
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2.2.1.239.2

// backanno -o hdl_core_riscv_lite_v2_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui hdl_core_riscv_lite_v2_impl_1.udb 
// Netlist created on Thu May 20 23:03:34 2021
// Netlist written on Thu May 20 23:04:50 2021
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( RGB2, RGB1, RGB0, BUZ_G, BUZ_L, UART_TX, VS_xDCS, VS_xCS, VS_RST, 
             APP_SS, uSD_SS, DES_SS, MOSI, SCK, OLED_RST, OLED_SS, OLED_DC, 
             BUZ_R, MISO, BTN_RIGHT, BTN_LEFT, BTN_UP, BTN_DN, BTN_BACK, 
             BTN_OK, BTN_INTERRUPT, uSD_CD, VS_DREQ, UART_RX, USBP, USBN );
  input  MISO, BTN_RIGHT, BTN_LEFT, BTN_UP, BTN_DN, BTN_BACK, BTN_OK, 
         BTN_INTERRUPT, uSD_CD, VS_DREQ, UART_RX, USBP, USBN;
  output RGB2, RGB1, RGB0, BUZ_G, BUZ_L, UART_TX, VS_xDCS, VS_xCS, VS_RST, 
         APP_SS, uSD_SS, DES_SS, MOSI, SCK, OLED_RST, OLED_SS, OLED_DC, BUZ_R;
  wire   \ardyFPGA_inst.rtc_inst.n61[13] , \ardyFPGA_inst.rtc_inst.n18748 , 
         \ardyFPGA_inst.rtc_inst.n10772 , \ardyFPGA_inst.CNT[13] , 
         \ardyFPGA_inst.n1150 , sys_clk, \ardyFPGA_inst.rtc_inst.n61[12] , 
         \ardyFPGA_inst.rtc_inst.n61[11] , \ardyFPGA_inst.rtc_inst.n18745 , 
         \ardyFPGA_inst.rtc_inst.CNT[12]_2 , \ardyFPGA_inst.rtc_inst.n10770 , 
         \ardyFPGA_inst.CNT[11] , \ardyFPGA_inst.rtc_inst.n61[10] , 
         \ardyFPGA_inst.rtc_inst.n61[9] , \ardyFPGA_inst.rtc_inst.n18742 , 
         \ardyFPGA_inst.rtc_inst.CNT[10]_2 , \ardyFPGA_inst.rtc_inst.n10768 , 
         \ardyFPGA_inst.rtc_inst.CNT[9]_2 , \ardyFPGA_inst.rtc_inst.n61[8] , 
         \ardyFPGA_inst.rtc_inst.n61[7] , \ardyFPGA_inst.rtc_inst.n18739 , 
         \ardyFPGA_inst.rtc_inst.CNT[8]_2 , \ardyFPGA_inst.rtc_inst.n10766 , 
         \ardyFPGA_inst.rtc_inst.CNT[7]_2 , \ardyFPGA_inst.rtc_inst.n61[6] , 
         \ardyFPGA_inst.rtc_inst.n61[5] , \ardyFPGA_inst.rtc_inst.n18736 , 
         \ardyFPGA_inst.rtc_inst.CNT[6]_2 , \ardyFPGA_inst.rtc_inst.n10764 , 
         \ardyFPGA_inst.rtc_inst.CNT[5]_2 , \ardyFPGA_inst.rtc_inst.n61[4] , 
         \ardyFPGA_inst.rtc_inst.n61[3] , \ardyFPGA_inst.rtc_inst.n18733 , 
         \ardyFPGA_inst.rtc_inst.CNT[4]_2 , \ardyFPGA_inst.rtc_inst.n10762 , 
         \ardyFPGA_inst.rtc_inst.CNT[3]_2 , \ardyFPGA_inst.rtc_inst.n61[2] , 
         \ardyFPGA_inst.rtc_inst.n61[1] , \ardyFPGA_inst.rtc_inst.n18730 , 
         \ardyFPGA_inst.rtc_inst.CNT[2]_2 , \ardyFPGA_inst.rtc_inst.n10760 , 
         \ardyFPGA_inst.rtc_inst.CNT[1]_2 , \ardyFPGA_inst.rtc_inst.n61[0] , 
         \ardyFPGA_inst.rtc_inst.n18727 , \ardyFPGA_inst.rtc_inst.CNT[0]_2 , 
         VCC_net, \ardyFPGA_inst.risc_v_inst.n82[14] , 
         \ardyFPGA_inst.risc_v_inst.n82[13] , 
         \ardyFPGA_inst.risc_v_inst.n18793 , 
         \ardyFPGA_inst.risc_v_inst.n10614 , 
         \ardyFPGA_inst.risc_v_inst.n10613 , 
         \ardyFPGA_inst.risc_v_inst.n10802 , 
         \ardyFPGA_inst.risc_v_inst.n10616 , 
         \ardyFPGA_inst.risc_v_inst.n10615 , \ardyFPGA_inst.risc_v_inst.n5455 , 
         \ardyFPGA_inst.risc_v_inst.PC[14] , 
         \ardyFPGA_inst.risc_v_inst.PC[15] , 
         \ardyFPGA_inst.risc_v_inst.n82[12] , 
         \ardyFPGA_inst.risc_v_inst.n82[11] , 
         \ardyFPGA_inst.risc_v_inst.n18787 , 
         \ardyFPGA_inst.risc_v_inst.n10618 , 
         \ardyFPGA_inst.risc_v_inst.n10617 , 
         \ardyFPGA_inst.risc_v_inst.n10800 , 
         \ardyFPGA_inst.risc_v_inst.n10620 , 
         \ardyFPGA_inst.risc_v_inst.n10619 , 
         \ardyFPGA_inst.risc_v_inst.PC[12] , 
         \ardyFPGA_inst.risc_v_inst.PC[13] , 
         \ardyFPGA_inst.risc_v_inst.n82[10] , 
         \ardyFPGA_inst.risc_v_inst.n82[9] , 
         \ardyFPGA_inst.risc_v_inst.n18781 , 
         \ardyFPGA_inst.risc_v_inst.n10622 , 
         \ardyFPGA_inst.risc_v_inst.n10621 , 
         \ardyFPGA_inst.risc_v_inst.n10798 , 
         \ardyFPGA_inst.risc_v_inst.n10624 , 
         \ardyFPGA_inst.risc_v_inst.n10623 , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[10] , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[11] , 
         \ardyFPGA_inst.risc_v_inst.n82[8] , 
         \ardyFPGA_inst.risc_v_inst.n82[7] , 
         \ardyFPGA_inst.risc_v_inst.n18775 , 
         \ardyFPGA_inst.risc_v_inst.n10626 , 
         \ardyFPGA_inst.risc_v_inst.n10625 , 
         \ardyFPGA_inst.risc_v_inst.n10796 , 
         \ardyFPGA_inst.risc_v_inst.n10628 , 
         \ardyFPGA_inst.risc_v_inst.n10627 , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[8] , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[9] , 
         \ardyFPGA_inst.risc_v_inst.n82[6] , 
         \ardyFPGA_inst.risc_v_inst.n82[5] , 
         \ardyFPGA_inst.risc_v_inst.n18769 , 
         \ardyFPGA_inst.risc_v_inst.n10630 , 
         \ardyFPGA_inst.risc_v_inst.n10629 , 
         \ardyFPGA_inst.risc_v_inst.n10794 , 
         \ardyFPGA_inst.risc_v_inst.n10632 , 
         \ardyFPGA_inst.risc_v_inst.n10631 , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[6] , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[7] , 
         \ardyFPGA_inst.risc_v_inst.n82[4] , 
         \ardyFPGA_inst.risc_v_inst.n82[3] , 
         \ardyFPGA_inst.risc_v_inst.n18763 , 
         \ardyFPGA_inst.risc_v_inst.n10634 , 
         \ardyFPGA_inst.risc_v_inst.n10633 , 
         \ardyFPGA_inst.risc_v_inst.n10792 , 
         \ardyFPGA_inst.risc_v_inst.n10636 , 
         \ardyFPGA_inst.risc_v_inst.n10635 , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[4] , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[5] , 
         \ardyFPGA_inst.risc_v_inst.n82[2] , 
         \ardyFPGA_inst.risc_v_inst.n82[1] , 
         \ardyFPGA_inst.risc_v_inst.n18754 , 
         \ardyFPGA_inst.risc_v_inst.n10638 , 
         \ardyFPGA_inst.risc_v_inst.n10637 , 
         \ardyFPGA_inst.risc_v_inst.n10790 , 
         \ardyFPGA_inst.risc_v_inst.n10640 , 
         \ardyFPGA_inst.risc_v_inst.n10639 , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[2] , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[3] , 
         \ardyFPGA_inst.risc_v_inst.n82[0] , 
         \ardyFPGA_inst.risc_v_inst.n18751 , 
         \ardyFPGA_inst.risc_v_inst.n10642 , 
         \ardyFPGA_inst.risc_v_inst.n10641 , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[1] , 
         \ardyFPGA_inst.risc_v_inst.n18796 , 
         \ardyFPGA_inst.risc_v_inst.n10787 , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[15] , 
         \ardyFPGA_inst.risc_v_inst.n18790 , 
         \ardyFPGA_inst.risc_v_inst.n10785 , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[13] , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[14] , 
         \ardyFPGA_inst.risc_v_inst.n18784 , 
         \ardyFPGA_inst.risc_v_inst.n10783 , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[11] , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[12] , 
         \ardyFPGA_inst.risc_v_inst.n18778 , 
         \ardyFPGA_inst.risc_v_inst.n10781 , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[9] , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[10] , 
         \ardyFPGA_inst.risc_v_inst.n18772 , 
         \ardyFPGA_inst.risc_v_inst.n10779 , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[7] , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[8] , 
         \ardyFPGA_inst.risc_v_inst.n18766 , 
         \ardyFPGA_inst.risc_v_inst.n10777 , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[5] , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[6] , 
         \ardyFPGA_inst.risc_v_inst.n18760 , 
         \ardyFPGA_inst.risc_v_inst.n10775 , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[3] , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[4] , 
         \ardyFPGA_inst.risc_v_inst.n18757 , 
         \ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[2] , 
         \ardyFPGA_inst.risc_v_inst.n18676 , 
         \ardyFPGA_inst.risc_v_inst.n10921 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[31] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[31] , 
         \ardyFPGA_inst.risc_v_inst.n18658 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[30] , 
         \ardyFPGA_inst.risc_v_inst.n10919 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[29] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[29] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[30] , 
         \ardyFPGA_inst.risc_v_inst.n18640 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[28] , 
         \ardyFPGA_inst.risc_v_inst.n10917 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[27] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[27] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[28] , 
         \ardyFPGA_inst.risc_v_inst.n18622 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[26] , 
         \ardyFPGA_inst.risc_v_inst.n10915 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[25] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[25] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[26] , 
         \ardyFPGA_inst.risc_v_inst.n18604 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[24] , 
         \ardyFPGA_inst.risc_v_inst.n10913 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[23] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[23] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[24] , 
         \ardyFPGA_inst.risc_v_inst.n18586 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[22] , 
         \ardyFPGA_inst.risc_v_inst.n10911 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[21] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[21] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[22] , 
         \ardyFPGA_inst.risc_v_inst.n18568 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[20] , 
         \ardyFPGA_inst.risc_v_inst.n10909 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[19] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[19] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[20] , 
         \ardyFPGA_inst.risc_v_inst.n18550 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[18] , 
         \ardyFPGA_inst.risc_v_inst.n10907 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[17] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[17] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[18] , 
         \ardyFPGA_inst.risc_v_inst.n18442 , 
         \ardyFPGA_inst.risc_v_inst.n10757 , 
         \ardyFPGA_inst.risc_v_inst.n10589 , 
         \ardyFPGA_inst.risc_v_inst.n10580 , \ardyFPGA_inst.data_addr[15] , 
         \ardyFPGA_inst.risc_v_inst.n18535 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[16] , 
         \ardyFPGA_inst.risc_v_inst.n10905 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[15] , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[15] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[15] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[16] , 
         \ardyFPGA_inst.risc_v_inst.n18529 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[14] , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[14] , 
         \ardyFPGA_inst.risc_v_inst.n10903 , 
         \ardyFPGA_inst.instruction_latch[13] , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[13] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[13] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[14] , 
         \ardyFPGA_inst.risc_v_inst.n18523 , 
         \ardyFPGA_inst.instruction_latch[12] , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[12] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_693[12] , 
         \ardyFPGA_inst.risc_v_inst.n18673 , 
         \ardyFPGA_inst.risc_v_inst.n10900 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[31] , 
         \ardyFPGA_inst.risc_v_inst.n18655 , 
         \ardyFPGA_inst.risc_v_inst.n10898 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[29] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[30] , 
         \ardyFPGA_inst.risc_v_inst.n18637 , 
         \ardyFPGA_inst.risc_v_inst.n10896 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[27] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[28] , 
         \ardyFPGA_inst.risc_v_inst.n18619 , 
         \ardyFPGA_inst.risc_v_inst.n10894 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[25] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[26] , 
         \ardyFPGA_inst.risc_v_inst.n18601 , 
         \ardyFPGA_inst.risc_v_inst.n10892 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[23] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[24] , 
         \ardyFPGA_inst.risc_v_inst.n18583 , 
         \ardyFPGA_inst.risc_v_inst.n10890 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[21] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[22] , 
         \ardyFPGA_inst.risc_v_inst.n18565 , 
         \ardyFPGA_inst.risc_v_inst.n10888 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[19] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[20] , 
         \ardyFPGA_inst.risc_v_inst.n18547 , 
         \ardyFPGA_inst.risc_v_inst.n10886 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[17] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[18] , 
         \ardyFPGA_inst.risc_v_inst.n18532 , 
         \ardyFPGA_inst.risc_v_inst.n10884 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[15] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[16] , 
         \ardyFPGA_inst.risc_v_inst.n18526 , 
         \ardyFPGA_inst.risc_v_inst.n10882 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[13] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[14] , 
         \ardyFPGA_inst.risc_v_inst.n18520 , 
         \ardyFPGA_inst.risc_v_inst.n10880 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[11] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[11] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[12] , 
         \ardyFPGA_inst.risc_v_inst.n18517 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[10] , 
         \ardyFPGA_inst.risc_v_inst.n10878 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[9] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[9] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[10] , 
         \ardyFPGA_inst.risc_v_inst.n18514 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[8] , 
         \ardyFPGA_inst.risc_v_inst.n10876 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[7] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[7] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[8] , 
         \ardyFPGA_inst.risc_v_inst.n18511 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[6] , 
         \ardyFPGA_inst.risc_v_inst.n10874 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[5] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[5] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[6] , 
         \ardyFPGA_inst.risc_v_inst.n18508 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[4] , 
         \ardyFPGA_inst.risc_v_inst.n10872 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[3] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[3] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[4] , 
         \ardyFPGA_inst.risc_v_inst.n18505 , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[2] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_427[2] , 
         \ardyFPGA_inst.risc_v_inst.n18439 , 
         \ardyFPGA_inst.risc_v_inst.n10582 , 
         \ardyFPGA_inst.risc_v_inst.n10755 , 
         \ardyFPGA_inst.risc_v_inst.n10584 , \ardyFPGA_inst.data_addr[13] , 
         \ardyFPGA_inst.data_addr[14] , \ardyFPGA_inst.risc_v_inst.n18436 , 
         \ardyFPGA_inst.risc_v_inst.n10586 , 
         \ardyFPGA_inst.risc_v_inst.n10753 , 
         \ardyFPGA_inst.risc_v_inst.n10588 , \ardyFPGA_inst.data_addr[11] , 
         \ardyFPGA_inst.data_addr[12] , \ardyFPGA_inst.risc_v_inst.n18433 , 
         \ardyFPGA_inst.risc_v_inst.n10591 , 
         \ardyFPGA_inst.risc_v_inst.n10590 , 
         \ardyFPGA_inst.risc_v_inst.n10751 , 
         \ardyFPGA_inst.risc_v_inst.n10593 , 
         \ardyFPGA_inst.risc_v_inst.n10592 , \ardyFPGA_inst.data_addr[9] , 
         \ardyFPGA_inst.data_addr[10] , \ardyFPGA_inst.risc_v_inst.n18430 , 
         \ardyFPGA_inst.risc_v_inst.n10595 , 
         \ardyFPGA_inst.risc_v_inst.n10594 , 
         \ardyFPGA_inst.risc_v_inst.n10749 , 
         \ardyFPGA_inst.risc_v_inst.n10597 , 
         \ardyFPGA_inst.risc_v_inst.n10596 , \ardyFPGA_inst.data_addr[7] , 
         \ardyFPGA_inst.data_addr[8] , \ardyFPGA_inst.risc_v_inst.n18427 , 
         \ardyFPGA_inst.risc_v_inst.n10599 , 
         \ardyFPGA_inst.risc_v_inst.n10598 , 
         \ardyFPGA_inst.risc_v_inst.n10747 , 
         \ardyFPGA_inst.risc_v_inst.n10601 , 
         \ardyFPGA_inst.risc_v_inst.n10600 , \ardyFPGA_inst.data_addr[5] , 
         \ardyFPGA_inst.data_addr[6] , \ardyFPGA_inst.risc_v_inst.n18424 , 
         \ardyFPGA_inst.risc_v_inst.n10603 , 
         \ardyFPGA_inst.risc_v_inst.n10602 , 
         \ardyFPGA_inst.risc_v_inst.n10745 , 
         \ardyFPGA_inst.risc_v_inst.n10605 , 
         \ardyFPGA_inst.risc_v_inst.n10604 , \ardyFPGA_inst.data_addr[3] , 
         \ardyFPGA_inst.data_addr[4] , \ardyFPGA_inst.risc_v_inst.n18421 , 
         \ardyFPGA_inst.risc_v_inst.n10607 , 
         \ardyFPGA_inst.risc_v_inst.n10606 , 
         \ardyFPGA_inst.risc_v_inst.n10743 , 
         \ardyFPGA_inst.risc_v_inst.n10609 , 
         \ardyFPGA_inst.risc_v_inst.n10608 , \ardyFPGA_inst.data_addr[1] , 
         \ardyFPGA_inst.data_addr[2] , \ardyFPGA_inst.risc_v_inst.n18418 , 
         \ardyFPGA_inst.risc_v_inst.n10611 , 
         \ardyFPGA_inst.risc_v_inst.n10610 , \ardyFPGA_inst.data_addr[0] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18652 , 
         \ardyFPGA_inst.risc_v_inst.n17723 , 
         \ardyFPGA_inst.risc_v_inst.n17874 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10867 , 
         \ardyFPGA_inst.risc_v_inst.n17724 , 
         \ardyFPGA_inst.risc_v_inst.n17875 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[29] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[30] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10869 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18634 , 
         \ardyFPGA_inst.risc_v_inst.n17727 , 
         \ardyFPGA_inst.risc_v_inst.n17856 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10865 , 
         \ardyFPGA_inst.risc_v_inst.n17729 , 
         \ardyFPGA_inst.risc_v_inst.n17822 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[27] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[28] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18616 , 
         \ardyFPGA_inst.risc_v_inst.n17733 , 
         \ardyFPGA_inst.risc_v_inst.rs1[26] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10863 , 
         \ardyFPGA_inst.risc_v_inst.n17732 , 
         \ardyFPGA_inst.risc_v_inst.n17869 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[25] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[26] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18598 , 
         \ardyFPGA_inst.risc_v_inst.n17735 , 
         \ardyFPGA_inst.risc_v_inst.n17840 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10861 , 
         \ardyFPGA_inst.risc_v_inst.n17736 , 
         \ardyFPGA_inst.risc_v_inst.rs1[23] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[23] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[24] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18577 , 
         \ardyFPGA_inst.risc_v_inst.n17741 , 
         \ardyFPGA_inst.risc_v_inst.n17849 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10859 , 
         \ardyFPGA_inst.risc_v_inst.n17740 , 
         \ardyFPGA_inst.risc_v_inst.n17852 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[21] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[22] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18562 , 
         \ardyFPGA_inst.risc_v_inst.n17748 , 
         \ardyFPGA_inst.risc_v_inst.n17834 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10857 , 
         \ardyFPGA_inst.risc_v_inst.n17745 , 
         \ardyFPGA_inst.risc_v_inst.n17853 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[19] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[20] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18544 , 
         \ardyFPGA_inst.risc_v_inst.n17751 , 
         \ardyFPGA_inst.risc_v_inst.rs1[18] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10855 , 
         \ardyFPGA_inst.risc_v_inst.n17752 , 
         \ardyFPGA_inst.risc_v_inst.n17867 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[17] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[18] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18502 , 
         \ardyFPGA_inst.risc_v_inst.n17758 , 
         \ardyFPGA_inst.risc_v_inst.n17845 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10853 , 
         \ardyFPGA_inst.risc_v_inst.n17755 , 
         \ardyFPGA_inst.risc_v_inst.n17872 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[15] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[16] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18499 , 
         \ardyFPGA_inst.risc_v_inst.n17760 , 
         \ardyFPGA_inst.risc_v_inst.n17858 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10851 , 
         \ardyFPGA_inst.risc_v_inst.n17759 , 
         \ardyFPGA_inst.risc_v_inst.n17864 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[13] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[14] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18496 , 
         \ardyFPGA_inst.risc_v_inst.n17763 , 
         \ardyFPGA_inst.risc_v_inst.n17871 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10849 , 
         \ardyFPGA_inst.risc_v_inst.n17764 , 
         \ardyFPGA_inst.risc_v_inst.n17861 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[11] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[12] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18493 , 
         \ardyFPGA_inst.risc_v_inst.n17768 , 
         \ardyFPGA_inst.risc_v_inst.n17828 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10847 , 
         \ardyFPGA_inst.risc_v_inst.n17769 , 
         \ardyFPGA_inst.risc_v_inst.n17838 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[9] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[10] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18490 , 
         \ardyFPGA_inst.risc_v_inst.n17773 , 
         \ardyFPGA_inst.risc_v_inst.n17847 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10845 , 
         \ardyFPGA_inst.risc_v_inst.n17774 , 
         \ardyFPGA_inst.risc_v_inst.n17862 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[7] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[8] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18487 , 
         \ardyFPGA_inst.risc_v_inst.n17789 , 
         \ardyFPGA_inst.risc_v_inst.n17839 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10843 , 
         \ardyFPGA_inst.risc_v_inst.n17790 , 
         \ardyFPGA_inst.risc_v_inst.n17825 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[5] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[6] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18484 , 
         \ardyFPGA_inst.risc_v_inst.n17800 , 
         \ardyFPGA_inst.risc_v_inst.n17842 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10841 , 
         \ardyFPGA_inst.risc_v_inst.n17801 , 
         \ardyFPGA_inst.risc_v_inst.n17826 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[3] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[4] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18481 , 
         \ardyFPGA_inst.risc_v_inst.n17807 , 
         \ardyFPGA_inst.risc_v_inst.n17832 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10839 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 , 
         \ardyFPGA_inst.risc_v_inst.n17833 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[1] , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[2] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18478 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 , 
         \ardyFPGA_inst.risc_v_inst.n17844 , 
         \ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[0] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18670 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10836 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[31] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[31] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18649 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[30] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10834 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[29] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[29] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[30] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18631 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[28] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10832 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[27] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[27] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[28] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18613 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[26] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10830 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[25] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[25] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[26] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18595 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[24] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10828 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[23] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[23] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[24] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18580 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[22] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10826 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[21] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[21] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[22] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18559 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[20] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10824 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[19] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[19] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[20] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18541 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[18] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10822 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[17] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[17] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[18] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18475 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[16] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10820 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[15] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[15] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[16] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18667 , n17722, 
         n17819, 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[31]_2 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18472 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[14] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10818 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[13] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[13] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[14] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18469 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[12] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10816 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[11] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[11] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[12] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18466 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[10] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10814 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[9] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[9] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[10] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18463 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[8] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10812 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[7] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[7] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[8] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18460 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[6] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10810 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[5] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[5] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[6] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18457 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[4] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10808 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[4] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18454 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[2] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10806 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[1] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[1] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[2] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18451 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[0] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[0] , 
         \ardyFPGA_inst.n13453 , \ardyFPGA_inst.n13451 , 
         \ardyFPGA_inst.n17876 , \led[0] , \led[1] , \ardyFPGA_inst.n17830 , 
         \ardyFPGA_inst.n1147 , \ardyFPGA_inst.n17978 , 
         \ardyFPGA_inst.rtc_inst.int_rst_int_n_N_53 , \ardyFPGA_inst.int_ack , 
         \ardyFPGA_inst.rtc_inst.int_rst_int_n , 
         \ardyFPGA_inst.rtc_inst.int_rst_int_p , 
         \ardyFPGA_inst.data_in[19]$n20 , 
         \ardyFPGA_inst.data_addr[15].sig_001.FeedThruLUT , 
         \ardyFPGA_inst.ram_select , \ardyFPGA_inst.genblk1.TMP_adj_1662[19] , 
         \ardyFPGA_inst.genblk1.TMP[19] , \ardyFPGA_inst.rom_select , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[4] , 
         \ardyFPGA_inst.data_in[1]$n44 , \ardyFPGA_inst.data_in[0]$n0 , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[1] , 
         \ardyFPGA_inst.rom_dp_inst.genblk1.TMP[1]_2 , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[0] , 
         \ardyFPGA_inst.risc_v_inst.n5513 , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[0] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[1] , 
         \ardyFPGA_inst.skip_execution.sig_002.FeedThruLUT , 
         \ardyFPGA_inst.skip_execution , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_del , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[1].sig_020.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[0].sig_003.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[0] , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[0] , 
         \ardyFPGA_inst.risc_v_inst.pc_delayed_1[1] , 
         \ardyFPGA_inst.n17901$n1 , \ardyFPGA_inst.reg_mstatus[3] , 
         \ardyFPGA_inst.risc_v_inst.n1983 , 
         \ardyFPGA_inst.risc_v_inst.enter_interrupt , 
         \ardyFPGA_inst.risc_v_inst.stage_cnt[1].sig_005.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.stage_cnt[0].sig_004.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.stage_cnt[1] , 
         \ardyFPGA_inst.risc_v_inst.stage_cnt[0] , 
         \ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] , 
         \ardyFPGA_inst.risc_v_inst.stage_cnt_del[1] , 
         \ardyFPGA_inst.data_in[13]$n31 , \ardyFPGA_inst.data_in[31]$n3 , 
         \ardyFPGA_inst.genblk1.TMP[13] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[13] , 
         \ardyFPGA_inst.genblk1.TMP[31] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[31] , 
         \ardyFPGA_inst.data_in[29]$n5 , \ardyFPGA_inst.data_in[30]$n4 , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[29] , 
         \ardyFPGA_inst.genblk1.TMP[29] , \ardyFPGA_inst.genblk1.TMP[30] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[30] , 
         \ardyFPGA_inst.data_in[27]$n7 , \ardyFPGA_inst.data_in[28]$n6 , 
         \ardyFPGA_inst.genblk1.TMP[27] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[27] , 
         \ardyFPGA_inst.genblk1.TMP[28] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[28] , 
         \ardyFPGA_inst.data_in[25]$n9 , \ardyFPGA_inst.data_in[26]$n8 , 
         \ardyFPGA_inst.genblk1.TMP[25] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[25] , 
         \ardyFPGA_inst.genblk1.TMP[26] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[26] , 
         \ardyFPGA_inst.data_in[23]$n13 , \ardyFPGA_inst.data_in[24]$n11 , 
         \ardyFPGA_inst.genblk1.TMP[23] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[23] , 
         \ardyFPGA_inst.genblk1.TMP[24] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[24] , 
         \ardyFPGA_inst.risc_v_inst.data_in[21]_2$n17 , 
         \ardyFPGA_inst.risc_v_inst.data_in[22]_2$n15 , 
         \ardyFPGA_inst.genblk1.TMP[21] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[21] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[22] , 
         \ardyFPGA_inst.genblk1.TMP[22] , \ardyFPGA_inst.data_in[19]$n21 , 
         \ardyFPGA_inst.data_in[20]$n19 , \ardyFPGA_inst.genblk1.TMP[20] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[20] , 
         \ardyFPGA_inst.data_in[17]$n25 , \ardyFPGA_inst.data_in[18]$n23 , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[17] , 
         \ardyFPGA_inst.genblk1.TMP[17] , \ardyFPGA_inst.genblk1.TMP[18] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[18] , 
         \ardyFPGA_inst.data_in[15]$n29 , \ardyFPGA_inst.data_in[16]$n27 , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[15] , 
         \ardyFPGA_inst.genblk1.TMP[15] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[16] , 
         \ardyFPGA_inst.genblk1.TMP[16] , \ardyFPGA_inst.data_in[11]$n34 , 
         \ardyFPGA_inst.data_in[14]$n30 , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[11] , 
         \ardyFPGA_inst.genblk1.TMP[11] , \ardyFPGA_inst.genblk1.TMP[14] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[14] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[11] , 
         \ardyFPGA_inst.data_in[5]$n40 , \ardyFPGA_inst.data_in[12]$n32 , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[5] , 
         \ardyFPGA_inst.genblk1.TMP[5] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[12] , 
         \ardyFPGA_inst.genblk1.TMP[12] , \ardyFPGA_inst.instruction_latch[5] , 
         \ardyFPGA_inst.n17979$n33 , \ardyFPGA_inst.risc_v_inst.n17815 , 
         \ardyFPGA_inst.data_in[9]$n36 , \ardyFPGA_inst.data_in[10]$n35 , 
         \ardyFPGA_inst.genblk1.TMP[9] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[9] , 
         \ardyFPGA_inst.genblk1.TMP[10] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[10] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[10] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[9] , 
         \ardyFPGA_inst.risc_v_inst.PC[14].sig_007.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.PC[15].sig_006.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.PC[12].sig_009.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.PC[13].sig_008.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[10].sig_011.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[11].sig_010.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[8].sig_013.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[9].sig_012.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[6].sig_015.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[7].sig_014.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[4].sig_017.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[5].sig_016.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[2].sig_019.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.pgm_addr[3].sig_018.FeedThruLUT , 
         \ardyFPGA_inst.data_in[7]$n38 , \ardyFPGA_inst.data_in[8]$n37 , 
         \ardyFPGA_inst.genblk1.TMP[7] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[7] , 
         \ardyFPGA_inst.genblk1.TMP[8] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[8] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[8] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[7] , 
         \ardyFPGA_inst.data_in[4]$n41 , \ardyFPGA_inst.data_in[6]$n39 , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[4] , 
         \ardyFPGA_inst.genblk1.TMP[4] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[6] , 
         \ardyFPGA_inst.genblk1.TMP[6] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[6] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[4] , 
         \ardyFPGA_inst.data_in[2]$n43 , \ardyFPGA_inst.data_in[3]$n42 , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[2] , 
         \ardyFPGA_inst.genblk1.TMP[2] , 
         \ardyFPGA_inst.genblk1.TMP_adj_1662[3] , 
         \ardyFPGA_inst.genblk1.TMP[3] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[3] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[2] , 
         \ardyFPGA_inst.risc_v_inst.stage_cnt_0__N_808[0] , 
         \ardyFPGA_inst.risc_v_inst.stage_cnt_0__N_808[1] , 
         \ardyFPGA_inst.risc_v_inst.n5300 , \ardyFPGA_inst.n17835 , 
         \ardyFPGA_inst.risc_v_inst.n22 , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[1] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[0] , \ardyFPGA_inst.n17739 , 
         \ardyFPGA_inst.n5460 , \ardyFPGA_inst.risc_v_inst.RIP[0] , 
         \ardyFPGA_inst.risc_v_inst.RIP[1] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[3] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[2] , 
         \ardyFPGA_inst.risc_v_inst.n17868 , \ardyFPGA_inst.n17829 , 
         \ardyFPGA_inst.risc_v_inst.RIP[2] , 
         \ardyFPGA_inst.risc_v_inst.RIP[3] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[5] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[4] , 
         \ardyFPGA_inst.risc_v_inst.n17824 , 
         \ardyFPGA_inst.risc_v_inst.n17841 , 
         \ardyFPGA_inst.risc_v_inst.RIP[4] , 
         \ardyFPGA_inst.risc_v_inst.RIP[5] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[7] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[6] , 
         \ardyFPGA_inst.risc_v_inst.n17860 , 
         \ardyFPGA_inst.risc_v_inst.n17837 , 
         \ardyFPGA_inst.risc_v_inst.RIP[6] , 
         \ardyFPGA_inst.risc_v_inst.RIP[7] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[9] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[8] , 
         \ardyFPGA_inst.risc_v_inst.n17836 , 
         \ardyFPGA_inst.risc_v_inst.n17846 , 
         \ardyFPGA_inst.risc_v_inst.RIP[8] , 
         \ardyFPGA_inst.risc_v_inst.RIP[9] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[11] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[10] , 
         \ardyFPGA_inst.risc_v_inst.n17859 , 
         \ardyFPGA_inst.risc_v_inst.n17827 , 
         \ardyFPGA_inst.risc_v_inst.RIP[10] , 
         \ardyFPGA_inst.risc_v_inst.RIP[11] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[13] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[12] , 
         \ardyFPGA_inst.risc_v_inst.n17863 , 
         \ardyFPGA_inst.risc_v_inst.n17870 , 
         \ardyFPGA_inst.risc_v_inst.RIP[12] , 
         \ardyFPGA_inst.risc_v_inst.RIP[13] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[15] , 
         \ardyFPGA_inst.risc_v_inst.RIP_15__N_784[14] , 
         \ardyFPGA_inst.risc_v_inst.n17823 , 
         \ardyFPGA_inst.risc_v_inst.n17857 , 
         \ardyFPGA_inst.risc_v_inst.RIP[14] , 
         \ardyFPGA_inst.risc_v_inst.RIP[15] , 
         \ardyFPGA_inst.risc_v_inst.data_in[21]_2$n16 , 
         \ardyFPGA_inst.data_in[20]$n18 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[0] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[1] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[8].sig_025.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[7].sig_021.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[0] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[1] , 
         \ardyFPGA_inst.risc_v_inst.rd[1] , \ardyFPGA_inst.risc_v_inst.rd[0] , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1505 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[1] , 
         \ardyFPGA_inst.risc_v_inst.n5056 , \ardyFPGA_inst.risc_v_inst.n80 , 
         \ardyFPGA_inst.risc_v_inst.n5059 , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1504 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[0] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[0] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[1] , 
         \ardyFPGA_inst.data_in[16]$n26 , \ardyFPGA_inst.data_in[15]$n28 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[0] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[1] , 
         \ardyFPGA_inst.data_in[17]$n24 , \ardyFPGA_inst.data_in[18]$n22 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[3] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[2] , 
         \ardyFPGA_inst.risc_v_inst.rd[30] , 
         \ardyFPGA_inst.risc_v_inst.rd[31] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1500 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[30] , 
         \ardyFPGA_inst.risc_v_inst.n85 , \ardyFPGA_inst.risc_v_inst.n17970 , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1503 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[31] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[31] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[30] , 
         \ardyFPGA_inst.risc_v_inst.rd[28] , 
         \ardyFPGA_inst.risc_v_inst.rd[29] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1495 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[28] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1499 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[29] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[29] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[28] , 
         \ardyFPGA_inst.risc_v_inst.rd[26] , 
         \ardyFPGA_inst.risc_v_inst.rd[27] , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[26] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1493 , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1494 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[27] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[27] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[26] , 
         \ardyFPGA_inst.risc_v_inst.rd[24] , 
         \ardyFPGA_inst.risc_v_inst.rd[25] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1491 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[24] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1492 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[25] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[25] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[24] , 
         \ardyFPGA_inst.risc_v_inst.rd[22] , 
         \ardyFPGA_inst.risc_v_inst.rd[23] , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[22] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1489 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[23] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1490 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[23] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[22] , 
         \ardyFPGA_inst.risc_v_inst.rd[20] , 
         \ardyFPGA_inst.risc_v_inst.rd[21] , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[20] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1478 , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1483 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[21] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[21] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[20] , 
         \ardyFPGA_inst.risc_v_inst.rd[18] , 
         \ardyFPGA_inst.risc_v_inst.rd[19] , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[18] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1488 , 
         \ardyFPGA_inst.risc_v_inst.n88 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[19] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[19] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[18] , 
         \ardyFPGA_inst.risc_v_inst.rd[16] , 
         \ardyFPGA_inst.risc_v_inst.rd[17] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1486 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[16] , 
         \ardyFPGA_inst.risc_v_inst.n88_adj_1487 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[17] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[17] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[16] , 
         \ardyFPGA_inst.risc_v_inst.rd[14] , 
         \ardyFPGA_inst.risc_v_inst.rd[15] , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[14] , 
         \ardyFPGA_inst.risc_v_inst.n89 , 
         \ardyFPGA_inst.risc_v_inst.n92_adj_1519 , 
         \ardyFPGA_inst.risc_v_inst.n92_adj_1520 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[15] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[15] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[14] , 
         \ardyFPGA_inst.risc_v_inst.rd[12] , 
         \ardyFPGA_inst.risc_v_inst.rd[13] , 
         \ardyFPGA_inst.risc_v_inst.n92_adj_1517 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[12] , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[13] , 
         \ardyFPGA_inst.risc_v_inst.n92_adj_1518 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[13] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[12] , 
         \ardyFPGA_inst.risc_v_inst.rd[10] , 
         \ardyFPGA_inst.risc_v_inst.rd[11] , \ardyFPGA_inst.risc_v_inst.n5065 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[10] , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1514 , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1516 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[11] , 
         \ardyFPGA_inst.risc_v_inst.n5066 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[11] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[10] , 
         \ardyFPGA_inst.risc_v_inst.rd[8] , \ardyFPGA_inst.risc_v_inst.rd[9] , 
         \ardyFPGA_inst.risc_v_inst.n5061 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[8] , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1512 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[9] , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1513 , 
         \ardyFPGA_inst.risc_v_inst.n5064 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[9] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[8] , 
         \ardyFPGA_inst.risc_v_inst.rd[6] , \ardyFPGA_inst.risc_v_inst.rd[7] , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1510 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[6] , 
         \ardyFPGA_inst.risc_v_inst.n5062 , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1511 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[7] , 
         \ardyFPGA_inst.risc_v_inst.n5063 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[7] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[6] , 
         \ardyFPGA_inst.risc_v_inst.rd[4] , \ardyFPGA_inst.risc_v_inst.rd[5] , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[4] , 
         \ardyFPGA_inst.risc_v_inst.n5055 , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1508 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[5] , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1509 , 
         \ardyFPGA_inst.risc_v_inst.n5060 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[5] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[4] , 
         \ardyFPGA_inst.risc_v_inst.rd[2] , \ardyFPGA_inst.risc_v_inst.rd[3] , 
         \ardyFPGA_inst.risc_v_inst.n5058 , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1506 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[2] , 
         \ardyFPGA_inst.risc_v_inst.n5057 , 
         \ardyFPGA_inst.risc_v_inst.rd_alu[3] , 
         \ardyFPGA_inst.risc_v_inst.n72_adj_1507 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[3] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[2] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[11].sig_022.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[4] , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[9].sig_024.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.instruction_latch[10].sig_023.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[3] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[2] , 
         \ardyFPGA_inst.n17754$n45 , \ardyFPGA_inst.data_in[24]$n10 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[4] , 
         \ardyFPGA_inst.risc_v_inst.data_in[22]_2$n14 , 
         \ardyFPGA_inst.data_in[23]$n12 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[3] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[2] , 
         \ardyFPGA_inst.risc_v_inst.reg_mstatus_7__N_775[3] , 
         \ardyFPGA_inst.n1969 , \ardyFPGA_inst.n13946 , 
         \ardyFPGA_inst.risc_v_inst.n2678 , 
         \pll_locked_buf[0].sig_027.FeedThruLUT , 
         \pll_locked_buf[1].sig_026.FeedThruLUT , \pll_locked_buf[0] , 
         \pll_locked_buf[1] , \pll_locked_buf[2] , pll_locked, 
         \sig_000.FeedThruLUT , \ardyFPGA_inst.risc_v_inst.n16568 , 
         \ardyFPGA_inst.data_in[7] , \ardyFPGA_inst.data_in[14] , 
         \ardyFPGA_inst.risc_v_inst.n16571 , \ardyFPGA_inst.data_in[13] , 
         \ardyFPGA_inst.risc_v_inst.n16574 , 
         \ardyFPGA_inst.risc_v_inst.n16577 , \ardyFPGA_inst.data_in[12] , 
         \ardyFPGA_inst.risc_v_inst.n16580 , 
         \ardyFPGA_inst.risc_v_inst.n16583 , \ardyFPGA_inst.data_in[11] , 
         \ardyFPGA_inst.risc_v_inst.n16586 , 
         \ardyFPGA_inst.risc_v_inst.n16589 , 
         \ardyFPGA_inst.risc_v_inst.n16592 , \ardyFPGA_inst.data_in[10] , 
         \ardyFPGA_inst.risc_v_inst.n16595 , \ardyFPGA_inst.data_in[9] , 
         \ardyFPGA_inst.risc_v_inst.n16598 , 
         \ardyFPGA_inst.risc_v_inst.n16601 , \ardyFPGA_inst.data_in[8] , 
         \ardyFPGA_inst.risc_v_inst.n16604 , 
         \ardyFPGA_inst.risc_v_inst.n16607 , 
         \ardyFPGA_inst.risc_v_inst.n17969 , \ardyFPGA_inst.risc_v_inst.n3 , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1482 , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1477 , \ardyFPGA_inst.data_in[19] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[19] , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1481 , \ardyFPGA_inst.data_in[20] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[20] , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1522 , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1526 , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1515 , \ardyFPGA_inst.data_in[23] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[23] , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1525 , \ardyFPGA_inst.data_in[24] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[24] , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1531 , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1535 , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1530 , \ardyFPGA_inst.data_in[25] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[25] , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1534 , \ardyFPGA_inst.data_in[26] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[26] , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1539 , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1543 , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1538 , \ardyFPGA_inst.data_in[27] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[27] , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1542 , \ardyFPGA_inst.data_in[28] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[28] , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1550 , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1554 , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1549 , \ardyFPGA_inst.data_in[29] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[29] , 
         \ardyFPGA_inst.risc_v_inst.n5105 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[30] , 
         \ardyFPGA_inst.risc_v_inst.n92 , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1553 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1551 , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1558 , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1565 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[31] , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1557 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1555 , 
         \ardyFPGA_inst.risc_v_inst.n76_adj_1560 , 
         \ardyFPGA_inst.risc_v_inst.n17980 , 
         \ardyFPGA_inst.risc_v_inst.n14506 , 
         \ardyFPGA_inst.risc_v_inst.n77_adj_1559 , 
         \ardyFPGA_inst.risc_v_inst.n17985 , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1564 , \ardyFPGA_inst.data_in[16] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[16] , 
         \ardyFPGA_inst.risc_v_inst.n13991 , \ardyFPGA_inst.risc_v_inst.n110 , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1569 , 
         \ardyFPGA_inst.risc_v_inst.n3_adj_1573 , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1568 , \ardyFPGA_inst.data_in[17] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[17] , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1572 , \ardyFPGA_inst.data_in[18] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[18] , 
         \ardyFPGA_inst.risc_v_inst.n698 , \ardyFPGA_inst.risc_v_inst.n492[8] , 
         \ardyFPGA_inst.risc_v_inst.n531[8] , 
         \ardyFPGA_inst.risc_v_inst.n17791 , 
         \ardyFPGA_inst.risc_v_inst.n509[8] , n605, 
         \ardyFPGA_inst.risc_v_inst.n17974 , 
         \ardyFPGA_inst.risc_v_inst.n17955 , 
         \ardyFPGA_inst.risc_v_inst.n492[13] , 
         \ardyFPGA_inst.risc_v_inst.n531[13] , 
         \ardyFPGA_inst.risc_v_inst.n509[13] , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] , 
         \ardyFPGA_inst.risc_v_inst.n531[11] , 
         \ardyFPGA_inst.risc_v_inst.n492[11] , 
         \ardyFPGA_inst.risc_v_inst.n509[11] , 
         \ardyFPGA_inst.risc_v_inst.n531[15] , 
         \ardyFPGA_inst.risc_v_inst.n492[15] , 
         \ardyFPGA_inst.risc_v_inst.n509[15] , 
         \ardyFPGA_inst.risc_v_inst.n492[14] , 
         \ardyFPGA_inst.risc_v_inst.n531[14] , 
         \ardyFPGA_inst.risc_v_inst.n509[14] , 
         \ardyFPGA_inst.risc_v_inst.n492[10] , 
         \ardyFPGA_inst.risc_v_inst.n531[10] , 
         \ardyFPGA_inst.risc_v_inst.n509[10] , 
         \ardyFPGA_inst.risc_v_inst.n17961 , \ardyFPGA_inst.risc_v_inst.n2 , 
         \ardyFPGA_inst.risc_v_inst.n16610 , \ardyFPGA_inst.risc_v_inst.n4 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_395[15] , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_1083 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1305 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1447 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1303 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1304 , 
         \ardyFPGA_inst.risc_v_inst.n17949 , 
         \ardyFPGA_inst.risc_v_inst.n13864 , 
         \ardyFPGA_inst.risc_v_inst.n531[12] , 
         \ardyFPGA_inst.risc_v_inst.n492[12] , 
         \ardyFPGA_inst.risc_v_inst.n509[12] , 
         \ardyFPGA_inst.risc_v_inst.n492[9] , 
         \ardyFPGA_inst.risc_v_inst.n531[9] , 
         \ardyFPGA_inst.risc_v_inst.n509[9] , 
         \ardyFPGA_inst.risc_v_inst.n17975 , 
         \ardyFPGA_inst.risc_v_inst.n492[6] , 
         \ardyFPGA_inst.risc_v_inst.n531[6] , 
         \ardyFPGA_inst.risc_v_inst.n509[6] , 
         \ardyFPGA_inst.risc_v_inst.n17965 , 
         \ardyFPGA_inst.risc_v_inst.n531[7] , 
         \ardyFPGA_inst.risc_v_inst.n492[7] , 
         \ardyFPGA_inst.risc_v_inst.n509[7] , 
         \ardyFPGA_inst.risc_v_inst.n17966 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1308 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1440 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1306 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1307 , 
         \ardyFPGA_inst.risc_v_inst.n492[4] , 
         \ardyFPGA_inst.risc_v_inst.n531[4] , 
         \ardyFPGA_inst.risc_v_inst.n509[4] , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[24] , 
         \ardyFPGA_inst.risc_v_inst.n492[5] , 
         \ardyFPGA_inst.risc_v_inst.n531[5] , 
         \ardyFPGA_inst.risc_v_inst.n509[5] , 
         \ardyFPGA_inst.risc_v_inst.n17962 , 
         \ardyFPGA_inst.risc_v_inst.n531[2] , 
         \ardyFPGA_inst.risc_v_inst.n492[2] , 
         \ardyFPGA_inst.risc_v_inst.n2046 , 
         \ardyFPGA_inst.risc_v_inst.n509[2] , \pll_locked_buf[3] , n657, 
         \ardyFPGA_inst.n17901 , \ardyFPGA_inst.n17984 , 
         \ardyFPGA_inst.risc_v_inst.n19 , 
         \ardyFPGA_inst.risc_v_inst.n20_adj_1609 , 
         \ardyFPGA_inst.risc_v_inst.n21 , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[20] , 
         \ardyFPGA_inst.risc_v_inst.n492[3] , 
         \ardyFPGA_inst.risc_v_inst.n531[3] , 
         \ardyFPGA_inst.risc_v_inst.n509[3] , 
         \ardyFPGA_inst.risc_v_inst.n17963 , 
         \ardyFPGA_inst.risc_v_inst.n492[1] , 
         \ardyFPGA_inst.risc_v_inst.n531[1] , \ardyFPGA_inst.risc_v_inst.n659 , 
         \ardyFPGA_inst.risc_v_inst.after_reset , 
         \ardyFPGA_inst.risc_v_inst.n509[1] , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[21] , 
         \ardyFPGA_inst.risc_v_inst.n18376 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1297 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1457 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1296 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1295 , 
         \ardyFPGA_inst.risc_v_inst.n18377 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1213 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1214 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1299 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1298 , 
         \ardyFPGA_inst.risc_v_inst.n18378 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1302 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1452 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1300 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1301 , 
         \ardyFPGA_inst.risc_v_inst.n18381 , 
         \ardyFPGA_inst.risc_v_inst.n8_adj_1604 , 
         \ardyFPGA_inst.risc_v_inst.n7_adj_1603 , 
         \ardyFPGA_inst.risc_v_inst.n52_adj_1606 , 
         \ardyFPGA_inst.risc_v_inst.n17877 , 
         \ardyFPGA_inst.risc_v_inst.n17881 , 
         \ardyFPGA_inst.risc_v_inst.n18382 , 
         \ardyFPGA_inst.risc_v_inst.n7_adj_1601 , 
         \ardyFPGA_inst.risc_v_inst.n8_adj_1602 , 
         \ardyFPGA_inst.risc_v_inst.n52 , \ardyFPGA_inst.risc_v_inst.n18383 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1427 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1283 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1282 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1281 , 
         \ardyFPGA_inst.risc_v_inst.n18384 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1280 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1422 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1279 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1278 , 
         \ardyFPGA_inst.risc_v_inst.n18385 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1416 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1277 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1275 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1276 , 
         \ardyFPGA_inst.risc_v_inst.n18386 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1274 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1409 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1272 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1273 , 
         \ardyFPGA_inst.risc_v_inst.n18387 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1245 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1405 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1243 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1244 , 
         \ardyFPGA_inst.risc_v_inst.n18388 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1401 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1250 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1249 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1248 , 
         \ardyFPGA_inst.risc_v_inst.n18389 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1396 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1242 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1240 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1241 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1552 , 
         \ardyFPGA_inst.risc_v_inst.n5122 , \ardyFPGA_inst.risc_v_inst.n18390 , 
         \ardyFPGA_inst.data_in[30] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1271 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1392 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1556 , 
         \ardyFPGA_inst.risc_v_inst.n18391 , \ardyFPGA_inst.data_in[31] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1388 , 
         \ardyFPGA_inst.risc_v_inst.n5008 , \ardyFPGA_inst.risc_v_inst.n5054 , 
         \ardyFPGA_inst.risc_v_inst.n4979 , \ardyFPGA_inst.risc_v_inst.n18393 , 
         \ardyFPGA_inst.risc_v_inst.n3999 , \ardyFPGA_inst.data_in[0] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1383 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1239 , 
         \ardyFPGA_inst.risc_v_inst.n4980 , \ardyFPGA_inst.risc_v_inst.n5001 , 
         \ardyFPGA_inst.risc_v_inst.n18394 , \ardyFPGA_inst.data_in[1] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1237 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1379 , 
         \ardyFPGA_inst.risc_v_inst.n18395 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1373 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1234 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1233 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1232 , 
         \ardyFPGA_inst.risc_v_inst.n18396 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1268 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1368 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1267 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1266 , 
         \ardyFPGA_inst.risc_v_inst.n18397 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1265 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1362 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1264 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1263 , 
         \ardyFPGA_inst.risc_v_inst.n18398 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1357 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1262 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1260 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1261 , 
         \ardyFPGA_inst.risc_v_inst.n18399 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1259 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1349 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1258 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1257 , 
         \ardyFPGA_inst.risc_v_inst.n18400 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1231 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1336 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1230 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1229 , 
         \ardyFPGA_inst.risc_v_inst.n18401 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1256 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1328 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1254 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1255 , 
         \ardyFPGA_inst.risc_v_inst.n18402 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1320 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1253 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1251 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1252 , 
         \ardyFPGA_inst.risc_v_inst.n18403 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1247 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1246 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1284 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1285 , 
         \ardyFPGA_inst.risc_v_inst.n18404 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1220 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1219 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1224 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1223 , 
         \ardyFPGA_inst.risc_v_inst.n77_adj_1590 , 
         \ardyFPGA_inst.risc_v_inst.n74_adj_1589 , 
         \ardyFPGA_inst.risc_v_inst.n5097 , \ardyFPGA_inst.risc_v_inst.n18405 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1205 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1204 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1208 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1209 , 
         \ardyFPGA_inst.risc_v_inst.n77_adj_1593 , 
         \ardyFPGA_inst.risc_v_inst.n74_adj_1592 , 
         \ardyFPGA_inst.risc_v_inst.n18406 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_c , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_c , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_c , 
         \ardyFPGA_inst.risc_v_inst.n77_adj_1595 , 
         \ardyFPGA_inst.risc_v_inst.n74_adj_1594 , 
         \ardyFPGA_inst.risc_v_inst.n18407 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1342 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1290 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1288 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1289 , 
         \ardyFPGA_inst.risc_v_inst.n18408 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1313 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1294 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1292 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1293 , 
         \ardyFPGA_inst.risc_v_inst.n57 , n17964, 
         \ardyFPGA_inst.risc_v_inst.n17953 , \ardyFPGA_inst.risc_v_inst.n36 , 
         \ardyFPGA_inst.risc_v_inst.n2938 , \ardyFPGA_inst.risc_v_inst.n51 , 
         \ardyFPGA_inst.risc_v_inst.n37 , \ardyFPGA_inst.risc_v_inst.n13929 , 
         \ardyFPGA_inst.risc_v_inst.n13939 , 
         \ardyFPGA_inst.risc_v_inst.n17954 , 
         \ardyFPGA_inst.risc_v_inst.n17814 , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] , 
         \ardyFPGA_inst.risc_v_inst.n13937 , n17976, 
         \ardyFPGA_inst.risc_v_inst.n17952 , 
         \ardyFPGA_inst.risc_v_inst.n17956 , \ardyFPGA_inst.data_in[5] , 
         \ardyFPGA_inst.risc_v_inst.n17882 , 
         \ardyFPGA_inst.risc_v_inst.n11729 , 
         \ardyFPGA_inst.risc_v_inst.n92_adj_1582 , 
         \ardyFPGA_inst.risc_v_inst.n83_adj_1583 , 
         \ardyFPGA_inst.risc_v_inst.n39 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13907 , 
         \ardyFPGA_inst.risc_v_inst.n33 , 
         \ardyFPGA_inst.risc_v_inst.data_in[21]_2 , 
         \ardyFPGA_inst.risc_v_inst.n25 , 
         \ardyFPGA_inst.risc_v_inst.n33_adj_1588 , 
         \ardyFPGA_inst.risc_v_inst.data_in[22]_2 , 
         \ardyFPGA_inst.risc_v_inst.n25_adj_1498 , 
         \ardyFPGA_inst.risc_v_inst.n4925 , \ardyFPGA_inst.risc_v_inst.n17957 , 
         \ardyFPGA_inst.n17979 , \ardyFPGA_inst.risc_v_inst.n17831 , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[1] , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[0] , 
         \ardyFPGA_inst.risc_v_inst.n13993 , 
         \ardyFPGA_inst.risc_v_inst.n17950 , 
         \ardyFPGA_inst.risc_v_inst.n17971 , 
         \ardyFPGA_inst.risc_v_inst.n17987 , 
         \ardyFPGA_inst.risc_v_inst.n17967 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13834 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17817 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17738 , 
         \ardyFPGA_inst.data_in[2] , \ardyFPGA_inst.risc_v_inst.n17811 , 
         \ardyFPGA_inst.risc_v_inst.n7_adj_1591 , 
         \ardyFPGA_inst.risc_v_inst.n13861 , \ardyFPGA_inst.data_in[6] , 
         \ardyFPGA_inst.risc_v_inst.n5289 , \ardyFPGA_inst.risc_v_inst.n15204 , 
         \ardyFPGA_inst.risc_v_inst.n17959 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17878 , n17960, 
         \ardyFPGA_inst.risc_v_inst.n63 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1211 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n38 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n35 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n62_c , n14393, n5448, 
         n62, n555, \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4050 , 
         \ardyFPGA_inst.risc_v_inst.n9_adj_1613 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1201 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13894 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n28 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4228 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1385 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2914 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_c , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1200 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1361 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[12] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1212 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3165 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17783 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17792 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17784 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[29] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17796 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1199 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1216 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4068 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1215 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13895 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13919 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4214 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1367 , 
         \ardyFPGA_inst.risc_v_inst.n17812 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17786 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14399 , 
         \ardyFPGA_inst.risc_v_inst.n41_adj_1614 , 
         \ardyFPGA_inst.risc_v_inst.n17924 , 
         \ardyFPGA_inst.risc_v_inst.rd_31__N_1010 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2078 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17793 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n22_c , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1227 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4268 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1226 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1372 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2952 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[19] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4218 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4140 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2163 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2193 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4084 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4078 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17797 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3924 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3246 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17803 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1311 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13942 , 
         \ardyFPGA_inst.risc_v_inst.n5176 , \ardyFPGA_inst.risc_v_inst.n5241 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n86 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17994 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[1] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17808 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17972 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8464 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n40_c , 
         \ardyFPGA_inst.risc_v_inst.n17900 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3810 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17778 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3802 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[16] 
         , \ardyFPGA_inst.risc_v_inst.n41_adj_1615 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4150 , 
         \ardyFPGA_inst.risc_v_inst.n17951 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[15] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1319 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4102 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1318 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13897 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2102 , 
         \ardyFPGA_inst.risc_v_inst.n17914 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3276 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1325 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17780 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[9] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n29 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4116 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1326 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3313 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1332 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[8] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1334 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4132 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17772 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13889 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17804 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14401 , 
         \ardyFPGA_inst.risc_v_inst.n41_adj_1616 , 
         \ardyFPGA_inst.risc_v_inst.n17922 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1353 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3400 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3082 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3384 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[6] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1354 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2898 , 
         \ardyFPGA_inst.risc_v_inst.n40 , \ardyFPGA_inst.risc_v_inst.n17908 , 
         \ardyFPGA_inst.risc_v_inst.n17907 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[1] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13909 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3496 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1365 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3480 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3149 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[4] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3163 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1366 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[20] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3331 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3188 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3337 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3042 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3528 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3544 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3520 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[3] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n11748 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17781 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1377 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3594 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3570 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3578 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[2] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3238 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[18] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3376 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3224 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3382 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3222 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14406 , 
         \ardyFPGA_inst.risc_v_inst.n41_adj_1618 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3856 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14925 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3848 , 
         \ardyFPGA_inst.risc_v_inst.n17902 , 
         \ardyFPGA_inst.risc_v_inst.n17933 , 
         \ardyFPGA_inst.risc_v_inst.n41_adj_1619 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14404 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3916 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17785 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4200 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1415 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4036 , 
         \ardyFPGA_inst.risc_v_inst.RD_SLL_SLLW_SLLI_SLLIW[22] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8478 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2875 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1431 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[23] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n40_adj_1462 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n60_adj_1463 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17720 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15111 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n48_adj_1466 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n58 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15113 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1470 , 
         \ardyFPGA_inst.risc_v_inst.n56 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15119 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n38_adj_1465 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15035 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17743 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n28_adj_1464 , 
         \ardyFPGA_inst.risc_v_inst.n30_adj_1625 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15037 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n36 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17742 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15021 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17747 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17746 , 
         \ardyFPGA_inst.risc_v_inst.n24 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15079 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1469 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17728 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15063 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17731 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17734 , 
         \ardyFPGA_inst.risc_v_inst.n44 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15081 , 
         \ardyFPGA_inst.risc_v_inst.n8_adj_1627 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n32 , 
         \ardyFPGA_inst.risc_v_inst.n17909 , 
         \ardyFPGA_inst.risc_v_inst.n17919 , \ardyFPGA_inst.risc_v_inst.n34_2 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n42 , 
         \ardyFPGA_inst.risc_v_inst.n17928 , 
         \ardyFPGA_inst.risc_v_inst.n17912 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n12 , 
         \ardyFPGA_inst.risc_v_inst.n17926 , 
         \ardyFPGA_inst.risc_v_inst.n17915 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n16 , 
         \ardyFPGA_inst.risc_v_inst.n17917 , 
         \ardyFPGA_inst.risc_v_inst.n17918 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[11] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n22_c , 
         \ardyFPGA_inst.risc_v_inst.n17921 , \ardyFPGA_inst.risc_v_inst.n50 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[27] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n14_c , 
         \ardyFPGA_inst.risc_v_inst.n26_adj_1624 , \ardyFPGA_inst.n13945 , 
         \ardyFPGA_inst.n17802 , \ardyFPGA_inst.n17810 , \ardyFPGA_inst.n14 , 
         \ardyFPGA_inst.n13 , \ardyFPGA_inst.n15 , \ardyFPGA_inst.n4887 , 
         \ardyFPGA_inst.n14484 , \ardyFPGA_inst.n8 , \ardyFPGA_inst.n17754 , 
         \ardyFPGA_inst.n17813 , \ardyFPGA_inst.ram_inst.n17744 , 
         \ardyFPGA_inst.n11 , \ardyFPGA_inst.genblk1.mem_b2_N_176 , 
         \ardyFPGA_inst.n20 , \ardyFPGA_inst.n54 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_163 , \ardyFPGA_inst.n10 , 
         \ardyFPGA_inst.rtc_inst.n11875 , \ardyFPGA_inst.rtc_inst.n12 , 
         \ardyFPGA_inst.rtc_inst.n11 , \ardyFPGA_inst.n17958 , 
         \ardyFPGA_inst.risc_v_inst.n117 , \ardyFPGA_inst.risc_v_inst.n73 , 
         \ardyFPGA_inst.risc_v_inst.n17993 , \ardyFPGA_inst.n15_adj_1632 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1480 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1479 , 
         \ardyFPGA_inst.risc_v_inst.n18380 , \ardyFPGA_inst.data_in[3] , 
         \ardyFPGA_inst.risc_v_inst.n83 , \ardyFPGA_inst.risc_v_inst.n17883 , 
         \ardyFPGA_inst.risc_v_inst.n7 , 
         \pll_locked_buf[2].sig_000.FeedThruLUT , 
         \ardyFPGA_inst.risc_v_inst.n14512 , 
         \ardyFPGA_inst.risc_v_inst.n14510 , \ardyFPGA_inst.risc_v_inst.n10_c , 
         \ardyFPGA_inst.risc_v_inst.n45 , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[22] , 
         \ardyFPGA_inst.data_in[4] , \ardyFPGA_inst.risc_v_inst.n5213 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1403 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1404 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[28] 
         , \ardyFPGA_inst.risc_v_inst.n73_adj_1484 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1485 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1497 , 
         \ardyFPGA_inst.risc_v_inst.n14470 , \ardyFPGA_inst.risc_v_inst.n5227 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1344 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1345 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[14] 
         , \ardyFPGA_inst.risc_v_inst.n18379 , 
         \ardyFPGA_inst.risc_v_inst.n17991 , \ardyFPGA_inst.risc_v_inst.n4933 , 
         \ardyFPGA_inst.risc_v_inst.n848[12] , 
         \ardyFPGA_inst.risc_v_inst.n777[11] , 
         \ardyFPGA_inst.risc_v_inst.n793[11] , 
         \ardyFPGA_inst.risc_v_inst.n17930 , 
         \ardyFPGA_inst.risc_v_inst.n848[13] , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1496 , 
         \ardyFPGA_inst.risc_v_inst.n777[12] , 
         \ardyFPGA_inst.risc_v_inst.n793[12] , 
         \ardyFPGA_inst.risc_v_inst.n17925 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1502 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1501 , 
         \ardyFPGA_inst.risc_v_inst.n4878 , \ardyFPGA_inst.risc_v_inst.n5369 , 
         \ardyFPGA_inst.risc_v_inst.n5355 , \ardyFPGA_inst.risc_v_inst.n14504 , 
         \ardyFPGA_inst.risc_v_inst.n84 , \ardyFPGA_inst.risc_v_inst.n17982 , 
         \ardyFPGA_inst.risc_v_inst.n18392 , \ardyFPGA_inst.risc_v_inst.rdw , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rdw_del , 
         \ardyFPGA_inst.risc_v_inst.n5228 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[13] 
         , \ardyFPGA_inst.risc_v_inst.n848[10] , 
         \ardyFPGA_inst.risc_v_inst.n793[9] , 
         \ardyFPGA_inst.risc_v_inst.n777[9] , 
         \ardyFPGA_inst.risc_v_inst.n17906 , 
         \ardyFPGA_inst.risc_v_inst.n848[11] , 
         \ardyFPGA_inst.risc_v_inst.n5214 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1407 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1408 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[27] 
         , \ardyFPGA_inst.risc_v_inst.n5215 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1411 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1412 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[26] 
         , \ardyFPGA_inst.risc_v_inst.n14931 , 
         \ardyFPGA_inst.risc_v_inst.n777[10] , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[7] , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1523 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1524 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1528 , 
         \ardyFPGA_inst.risc_v_inst.n848[8] , 
         \ardyFPGA_inst.risc_v_inst.n793[7] , 
         \ardyFPGA_inst.risc_v_inst.n777[7] , 
         \ardyFPGA_inst.risc_v_inst.n17916 , \ardyFPGA_inst.risc_v_inst.n5230 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1222 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1221 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[11] 
         , \ardyFPGA_inst.risc_v_inst.n848[9] , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1527 , 
         \ardyFPGA_inst.risc_v_inst.n5231 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1287 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1286 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[10] 
         , \ardyFPGA_inst.risc_v_inst.n793[8] , 
         \ardyFPGA_inst.risc_v_inst.n777[8] , 
         \ardyFPGA_inst.risc_v_inst.n17911 , 
         \ardyFPGA_inst.risc_v_inst.n848[6] , 
         \ardyFPGA_inst.risc_v_inst.n793[5] , 
         \ardyFPGA_inst.risc_v_inst.n777[5] , 
         \ardyFPGA_inst.risc_v_inst.n17910 , \ardyFPGA_inst.risc_v_inst.n5220 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1437 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1438 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17762 , 
         \ardyFPGA_inst.risc_v_inst.n848[7] , 
         \ardyFPGA_inst.risc_v_inst.n5222 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1450 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1449 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1533 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1532 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1537 , 
         \ardyFPGA_inst.risc_v_inst.n777[6] , 
         \ardyFPGA_inst.risc_v_inst.n793[6] , 
         \ardyFPGA_inst.risc_v_inst.n17923 , \ardyFPGA_inst.risc_v_inst.n5240 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3628 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3644 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1380 , 
         \ardyFPGA_inst.risc_v_inst.n848[4] , 
         \ardyFPGA_inst.risc_v_inst.n777[3] , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[11] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[4] , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1536 , 
         \ardyFPGA_inst.risc_v_inst.n848[5] , 
         \ardyFPGA_inst.risc_v_inst.n777[4] , 
         \ardyFPGA_inst.risc_v_inst.n793[4] , 
         \ardyFPGA_inst.risc_v_inst.n17905 , 
         \ardyFPGA_inst.risc_v_inst.n848[2] , 
         \ardyFPGA_inst.risc_v_inst.n5211 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[30] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1394 , 
         \ardyFPGA_inst.risc_v_inst.n777[1] , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[9] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[24] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[2] , 
         \ardyFPGA_inst.risc_v_inst.n848[3] , 
         \ardyFPGA_inst.risc_v_inst.n777[2] , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[10] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[3] , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1541 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1540 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1548 , 
         \ardyFPGA_inst.risc_v_inst.n777[0] , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_313[8] , 
         \ardyFPGA_inst.risc_v_inst.n8018 , \ardyFPGA_inst.risc_v_inst.n54_c , 
         \ardyFPGA_inst.risc_v_inst.rs1_ltu_rs2 , 
         \ardyFPGA_inst.risc_v_inst.rs1_lt_rs2 , 
         \ardyFPGA_inst.risc_v_inst.n10_adj_1544 , 
         \ardyFPGA_inst.risc_v_inst.n14000 , \ardyFPGA_inst.risc_v_inst.n9_c , 
         \ardyFPGA_inst.risc_v_inst.n17931 , \ardyFPGA_inst.risc_v_inst.n66 , 
         \ardyFPGA_inst.risc_v_inst.skip_execution_N_308 , 
         \ardyFPGA_inst.risc_v_inst.n34[0] , 
         \ardyFPGA_inst.risc_v_inst.n10_adj_1546 , 
         \ardyFPGA_inst.risc_v_inst.n474[0] , 
         \ardyFPGA_inst.risc_v_inst.n5472 , \ardyFPGA_inst.risc_v_inst.n4246 , 
         \ardyFPGA_inst.risc_v_inst.n23 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1547 , 
         \ardyFPGA_inst.risc_v_inst.n13932 , \ardyFPGA_inst.risc_v_inst.n8 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13934 , 
         \ardyFPGA_inst.risc_v_inst.n13965 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13966 , 
         \ardyFPGA_inst.risc_v_inst.n14490 , 
         \ardyFPGA_inst.risc_v_inst.n13984 , 
         \ardyFPGA_inst.risc_v_inst.n17981 , \ardyFPGA_inst.risc_v_inst.n91 , 
         \ardyFPGA_inst.risc_v_inst.n13933 , 
         \ardyFPGA_inst.risc_v_inst.n74_adj_1561 , 
         \ardyFPGA_inst.risc_v_inst.n14472 , 
         \ardyFPGA_inst.risc_v_inst.n14492 , 
         \ardyFPGA_inst.risc_v_inst.n17020 , 
         \ardyFPGA_inst.risc_v_inst.n17988 , 
         \ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1562 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1563 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1567 , 
         \ardyFPGA_inst.risc_v_inst.n13869 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1566 , 
         \ardyFPGA_inst.risc_v_inst.n73_adj_1570 , 
         \ardyFPGA_inst.risc_v_inst.n117_adj_1571 , 
         \ardyFPGA_inst.risc_v_inst.n87 , \ardyFPGA_inst.risc_v_inst.n17992 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1575 , 
         \ardyFPGA_inst.risc_v_inst.n4942 , 
         \ardyFPGA_inst.risc_v_inst.n89_adj_1599 , 
         \ardyFPGA_inst.risc_v_inst.n13981 , 
         \ardyFPGA_inst.risc_v_inst.n77_adj_1598 , 
         \ardyFPGA_inst.risc_v_inst.n4974 , \ardyFPGA_inst.risc_v_inst.n4996 , 
         \ardyFPGA_inst.risc_v_inst.n4975 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1576 , 
         \ardyFPGA_inst.risc_v_inst.n4931 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1577 , 
         \ardyFPGA_inst.risc_v_inst.n4997 , \ardyFPGA_inst.risc_v_inst.n4940 , 
         \ardyFPGA_inst.risc_v_inst.n4993 , \ardyFPGA_inst.risc_v_inst.n4972 , 
         \ardyFPGA_inst.risc_v_inst.n4976 , \ardyFPGA_inst.risc_v_inst.n4934 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1578 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1579 , 
         \ardyFPGA_inst.risc_v_inst.n4998 , \ardyFPGA_inst.risc_v_inst.n4939 , 
         \ardyFPGA_inst.risc_v_inst.n4994 , \ardyFPGA_inst.risc_v_inst.n4978 , 
         \ardyFPGA_inst.risc_v_inst.n4977 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1580 , 
         \ardyFPGA_inst.risc_v_inst.n4935 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1581 , 
         \ardyFPGA_inst.risc_v_inst.n4999 , \ardyFPGA_inst.risc_v_inst.n4936 , 
         \ardyFPGA_inst.data_in[15] , \ardyFPGA_inst.risc_v_inst.n4973 , 
         \ardyFPGA_inst.risc_v_inst.n5000 , \ardyFPGA_inst.risc_v_inst.n15219 , 
         \ardyFPGA_inst.risc_v_inst.n4981 , \ardyFPGA_inst.risc_v_inst.n4941 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1584 , 
         \ardyFPGA_inst.risc_v_inst.n4995 , \ardyFPGA_inst.risc_v_inst.n15216 , 
         \ardyFPGA_inst.risc_v_inst.n4932 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1585 , 
         \ardyFPGA_inst.risc_v_inst.n5002 , \ardyFPGA_inst.risc_v_inst.n4982 , 
         \ardyFPGA_inst.risc_v_inst.n15213 , \ardyFPGA_inst.risc_v_inst.n4983 , 
         \ardyFPGA_inst.risc_v_inst.n4937 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1586 , 
         \ardyFPGA_inst.risc_v_inst.n5003 , \ardyFPGA_inst.risc_v_inst.n15210 , 
         \ardyFPGA_inst.risc_v_inst.n4938 , 
         \ardyFPGA_inst.risc_v_inst.n87_adj_1587 , 
         \ardyFPGA_inst.risc_v_inst.n5004 , \ardyFPGA_inst.risc_v_inst.n15207 , 
         \ardyFPGA_inst.risc_v_inst.n5005 , 
         \ardyFPGA_inst.risc_v_inst.n77_adj_1597 , 
         \ardyFPGA_inst.risc_v_inst.n5006 , \ardyFPGA_inst.risc_v_inst.n15201 , 
         \ardyFPGA_inst.n17977 , \ardyFPGA_inst.risc_v_inst.n74_adj_1596 , 
         \ardyFPGA_inst.risc_v_inst.n4986 , 
         \ardyFPGA_inst.risc_v_inst.n793[14] , 
         \ardyFPGA_inst.risc_v_inst.n14452 , 
         \ardyFPGA_inst.risc_v_inst.n13870 , 
         \ardyFPGA_inst.risc_v_inst.n793[13] , 
         \ardyFPGA_inst.risc_v_inst.n777[13] , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 , \ardyFPGA_inst.n17939 , 
         \ardyFPGA_inst.n17940 , \ardyFPGA_inst.n14006 , 
         \ardyFPGA_inst.ram_inst.n17749 , \ardyFPGA_inst.ram_inst.n1894 , 
         \ardyFPGA_inst.n17983 , \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_201 , 
         \ardyFPGA_inst.risc_v_inst.n17989 , \ardyFPGA_inst.risc_v_inst.n98 , 
         \ardyFPGA_inst.risc_v_inst.n13962 , 
         \ardyFPGA_inst.risc_v_inst.n41_adj_1607 , 
         \ardyFPGA_inst.risc_v_inst.n41 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1432 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1433 , 
         \ardyFPGA_inst.risc_v_inst.n5219 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17766 , 
         \ardyFPGA_inst.risc_v_inst.n40_adj_1608 , 
         \ardyFPGA_inst.risc_v_inst.RD_SLL_SLLW_SLLI_SLLIW[21] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4052 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4044 , 
         \ardyFPGA_inst.risc_v_inst.n848[14] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17968 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17986 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5423 , 
         \ardyFPGA_inst.risc_v_inst.n848[15] , 
         \ardyFPGA_inst.risc_v_inst.n81_adj_1610 , 
         \ardyFPGA_inst.risc_v_inst.n17990 , 
         \ardyFPGA_inst.risc_v_inst.n777[14] , 
         \ardyFPGA_inst.risc_v_inst.n5216 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1418 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1419 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[25] 
         , \ardyFPGA_inst.risc_v_inst.n17973 , 
         \ardyFPGA_inst.risc_v_inst.n5237 , \ardyFPGA_inst.risc_v_inst.n13906 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1389 , 
         \ardyFPGA_inst.risc_v_inst.n5217 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1425 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1426 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[24] 
         , \ardyFPGA_inst.risc_v_inst.n5233 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1329 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1330 , 
         \ardyFPGA_inst.risc_v_inst.n5232 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1323 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1322 , 
         \ardyFPGA_inst.risc_v_inst.n5234 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1338 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1337 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[7] 
         , \ardyFPGA_inst.risc_v_inst.n5235 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1350 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1351 , 
         \ardyFPGA_inst.risc_v_inst.n5218 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1429 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1430 , 
         \ardyFPGA_inst.risc_v_inst.n5236 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1358 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1359 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[5] 
         , \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1363 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1364 , 
         \ardyFPGA_inst.risc_v_inst.n5221 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1445 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1446 , 
         \ardyFPGA_inst.risc_v_inst.n5223 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1454 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1455 , 
         \ardyFPGA_inst.risc_v_inst.n5238 , \ardyFPGA_inst.risc_v_inst.n5239 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1369 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1370 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1374 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1375 , 
         \ardyFPGA_inst.risc_v_inst.n5224 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1420 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1421 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[17] 
         , \ardyFPGA_inst.risc_v_inst.n5225 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1460 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1461 , 
         \ardyFPGA_inst.risc_v_inst.n5226 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1315 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1316 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[15] 
         , \ardyFPGA_inst.risc_v_inst.n5229 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1206 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1207 , 
         \ardyFPGA_inst.risc_v_inst.n5212 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1398 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1399 , 
         \ardyFPGA_inst.risc_v_inst.n14408 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[18] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15039 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[5] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2179 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[6] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2672 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2146 , 
         \ardyFPGA_inst.risc_v_inst.n17904 , 
         \ardyFPGA_inst.risc_v_inst.n17913 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4159 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4094 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2333 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2288 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4034 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8357 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2209 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2248 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4124 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[9] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2802 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[8] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[7] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[13] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17730 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15068 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17737 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14988 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15092 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17726 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17725 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17721 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[12] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14974 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17761 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[10] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17770 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[4] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15099 , 
         \ardyFPGA_inst.risc_v_inst.n54_adj_1612 , 
         \ardyFPGA_inst.risc_v_inst.n18 , 
         \ardyFPGA_inst.risc_v_inst.n20_adj_1611 , 
         \ardyFPGA_inst.risc_v_inst.n17932 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[12] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2796 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[31] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3776 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3132 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_c , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17880 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17756 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n6_adj_1195 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3116 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2990 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2912 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1453 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4105 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7957 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n1836 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2693 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2134 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13830 , 
         \ardyFPGA_inst.n17890 , \ardyFPGA_inst.n9 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[20] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4204 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4165 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2226 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17798 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13904 , 
         \ardyFPGA_inst.risc_v_inst.n17927 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3040 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2268 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2308 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4106 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4110 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[20] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1202 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4060 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3258 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3114 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4126 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3451 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3435 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2904 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2942 , 
         \ardyFPGA_inst.risc_v_inst.n17903 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2982 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2992 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2864 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2868 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3433 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3178 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3106 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3260 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[14] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2356 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[0] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1203 , 
         \ardyFPGA_inst.n17889 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[23] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1210 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n23 , 
         \ardyFPGA_inst.n17887 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[31] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1317 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17750 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n37 , 
         \ardyFPGA_inst.risc_v_inst.n17873 , \ardyFPGA_inst.risc_v_inst.n6 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[29] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3800 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3804 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3798 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3792 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2666 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3139 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2660 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3072 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3287 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4177 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4062 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4071 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4135 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[30] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1228 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2962 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2919 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[21] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2766 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2888 , 
         \ardyFPGA_inst.n17892 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[4] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1217 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[23] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15042 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15017 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15059 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1218 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3204 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1225 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17788 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17776 , 
         \ardyFPGA_inst.n17929 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[3] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2944 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2866 , 
         \ardyFPGA_inst.n17886 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[30] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1339 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4222 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1235 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1236 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1381 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3050 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2804 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2800 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3339 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1238 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n104 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n98 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3788 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3796 , 
         \ardyFPGA_inst.n17884 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[10] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[29] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1269 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1270 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1395 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17795 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17794 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1309 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1347 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3098 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1291 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3066 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14412 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3240 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1310 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3230 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3088 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13835 , 
         \ardyFPGA_inst.n17885 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[28] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8484 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15108 , 
         \ardyFPGA_inst.risc_v_inst.n6_adj_1626 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[28] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1312 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3790 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17787 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3355 , 
         \ardyFPGA_inst.risc_v_inst.n17920 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3786 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2628 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[25] , 
         \ardyFPGA_inst.n17948 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[27] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2_c , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4096 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4026 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[22] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13891 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[19] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2483 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1321 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13898 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1324 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17765 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[16] , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[26] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13963 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n28_adj_1335 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8065 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_c , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[17] , 
         \ardyFPGA_inst.n17943 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[25] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1327 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3894 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3890 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3892 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3903 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3427 , 
         \ardyFPGA_inst.n17946 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[26] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4119 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4011 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3826 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3818 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n21 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4005 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4076 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4014 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1331 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1333 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3794 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3784 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1410 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15084 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4074 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4087 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3959 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2403 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n42 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n47 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ORI_OR[7] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17771 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1340 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8071 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1341 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[24] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1346 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17757 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2650 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1348 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3518 , 
         \ardyFPGA_inst.n17888 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[21] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13910 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1352 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17775 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2457 , 
         \ardyFPGA_inst.risc_v_inst.n17818 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n34_c , 
         \ardyFPGA_inst.risc_v_inst.n2_adj_1617 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1356 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13911 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[5] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1360 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2812 , 
         \ardyFPGA_inst.n17891 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[22] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2676 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2810 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1442 , 
         \ardyFPGA_inst.n17899 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[15] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ORI_OR[3] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1371 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15005 , 
         \ardyFPGA_inst.n17934 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[16] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1376 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[2] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2816 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17753 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1378 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17799 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1382 , 
         \ardyFPGA_inst.n17895 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[13] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3814 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3620 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14998 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17779 , 
         \ardyFPGA_inst.n17897 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[14] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n1985 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15014 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1387 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17 , 
         \ardyFPGA_inst.risc_v_inst.n8355 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n26_c , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1390 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2632 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3912 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2701 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2602 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3866 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2568 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3957 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3820 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2509 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3961 , 
         \ardyFPGA_inst.n17893 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[12] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2695 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4028 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3844 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3846 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3850 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2703 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2598 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2540 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3941 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2431 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2378 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3896 , 
         \ardyFPGA_inst.n17947 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[11] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1397 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3879 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n48 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n49 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n61 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n53 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[9] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3870 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1402 , 
         \ardyFPGA_inst.n17945 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[10] , 
         \ardyFPGA_inst.n17942 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14964 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14951 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14979 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3950 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17782 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n45 , 
         \ardyFPGA_inst.risc_v_inst.n10_adj_1621 , 
         \ardyFPGA_inst.risc_v_inst.n9_adj_1620 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n41_adj_1414 , 
         \ardyFPGA_inst.risc_v_inst.n10_adj_1628 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1417 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3970 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[8] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1436 , 
         \ardyFPGA_inst.n17898 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[7] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1423 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3992 , 
         \ardyFPGA_inst.n17935 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[18] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3983 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1428 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1435 , 
         \ardyFPGA_inst.risc_v_inst.n17820 , 
         \ardyFPGA_inst.risc_v_inst.n17821 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[5] , 
         \ardyFPGA_inst.n18416 , \ardyFPGA_inst.n17941 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[1] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n56_c , 
         \ardyFPGA_inst.risc_v_inst.n26 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n60 , 
         \ardyFPGA_inst.risc_v_inst.n25_adj_1622 , 
         \ardyFPGA_inst.risc_v_inst.n22_adj_1623 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1443 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[19] , 
         \ardyFPGA_inst.risc_v_inst.n17851 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17767 , 
         \ardyFPGA_inst.n17936 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[17] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1448 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1451 , 
         \ardyFPGA_inst.n17944 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[2] , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14996 , 
         \ardyFPGA_inst.risc_v_inst.n30 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n59 , 
         \ardyFPGA_inst.n18409 , \ardyFPGA_inst.n17938 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[0] , 
         \ardyFPGA_inst.risc_v_inst.n17843 , \ardyFPGA_inst.n18413 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n44_c , 
         \ardyFPGA_inst.risc_v_inst.n14 , \ardyFPGA_inst.risc_v_inst.n17848 , 
         \ardyFPGA_inst.risc_v_inst.n17850 , 
         \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1459 , 
         \ardyFPGA_inst.risc_v_inst.n17855 , 
         \ardyFPGA_inst.risc_v_inst.n17854 , 
         \ardyFPGA_inst.risc_v_inst.n17866 , 
         \ardyFPGA_inst.risc_v_inst.n17865 , \ardyFPGA_inst.n17896 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[6] , 
         \ardyFPGA_inst.n17894 , \ardyFPGA_inst.n17937 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_170 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n14430 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n14456 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n3_adj_1197 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n6_adj_1196 , 
         \ardyFPGA_inst.ram_inst.n1884 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_210 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_169 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_168 , 
         \ardyFPGA_inst.ram_inst.n1880 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_206 , 
         \ardyFPGA_inst.ram_inst.n1886 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_212 , 
         \ardyFPGA_inst.ram_inst.n4250 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_189 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_185 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_187 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_191 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_171 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_193 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_199 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_195 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_197 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_220 , 
         \ardyFPGA_inst.ram_inst.n1892 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_218 , 
         \ardyFPGA_inst.ram_inst.n1890 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_216 , 
         \ardyFPGA_inst.ram_inst.n1888 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_214 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n14460 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n14426 , 
         \ardyFPGA_inst.risc_v_inst.regs_inst.n3 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_172 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_175 , 
         \ardyFPGA_inst.ram_inst.n14422 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b0_N_151 , 
         \ardyFPGA_inst.ram_inst.n1882 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_208 , \ardyFPGA_inst.n18411 , 
         \ardyFPGA_inst.n18412 , \ardyFPGA_inst.n18414 , 
         \ardyFPGA_inst.rtc_inst.int_rst_int_p_N_51 , 
         \ardyFPGA_inst.n17978$n2 , \ardyFPGA_inst.n18410 , 
         \ardyFPGA_inst.n18415 , \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_174 , 
         \ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_173 , GND_net, 
         \ardyFPGA_inst.n13449 , \led[2] , led_2__N_8, led_1__N_6, led_0__N_4, 
         clk, \PLL_inst.lscc_pll_inst.feedback_w ;

  ardyFPGA_inst_rtc_inst_SLICE_0 \ardyFPGA_inst.rtc_inst.SLICE_0 ( 
    .DI0(\ardyFPGA_inst.rtc_inst.n61[13] ), 
    .D1(\ardyFPGA_inst.rtc_inst.n18748 ), .D0(\ardyFPGA_inst.rtc_inst.n10772 ), 
    .C0(\ardyFPGA_inst.CNT[13] ), .LSR(\ardyFPGA_inst.n1150 ), .CLK(sys_clk), 
    .CIN0(\ardyFPGA_inst.rtc_inst.n10772 ), 
    .CIN1(\ardyFPGA_inst.rtc_inst.n18748 ), .Q0(\ardyFPGA_inst.CNT[13] ), 
    .F0(\ardyFPGA_inst.rtc_inst.n61[13] ), 
    .COUT0(\ardyFPGA_inst.rtc_inst.n18748 ));
  ardyFPGA_inst_rtc_inst_SLICE_1 \ardyFPGA_inst.rtc_inst.SLICE_1 ( 
    .DI1(\ardyFPGA_inst.rtc_inst.n61[12] ), 
    .DI0(\ardyFPGA_inst.rtc_inst.n61[11] ), 
    .D1(\ardyFPGA_inst.rtc_inst.n18745 ), 
    .C1(\ardyFPGA_inst.rtc_inst.CNT[12]_2 ), 
    .D0(\ardyFPGA_inst.rtc_inst.n10770 ), .C0(\ardyFPGA_inst.CNT[11] ), 
    .LSR(\ardyFPGA_inst.n1150 ), .CLK(sys_clk), 
    .CIN0(\ardyFPGA_inst.rtc_inst.n10770 ), 
    .CIN1(\ardyFPGA_inst.rtc_inst.n18745 ), .Q0(\ardyFPGA_inst.CNT[11] ), 
    .Q1(\ardyFPGA_inst.rtc_inst.CNT[12]_2 ), 
    .F0(\ardyFPGA_inst.rtc_inst.n61[11] ), 
    .F1(\ardyFPGA_inst.rtc_inst.n61[12] ), 
    .COUT1(\ardyFPGA_inst.rtc_inst.n10772 ), 
    .COUT0(\ardyFPGA_inst.rtc_inst.n18745 ));
  ardyFPGA_inst_rtc_inst_SLICE_2 \ardyFPGA_inst.rtc_inst.SLICE_2 ( 
    .DI1(\ardyFPGA_inst.rtc_inst.n61[10] ), 
    .DI0(\ardyFPGA_inst.rtc_inst.n61[9] ), 
    .D1(\ardyFPGA_inst.rtc_inst.n18742 ), 
    .C1(\ardyFPGA_inst.rtc_inst.CNT[10]_2 ), 
    .D0(\ardyFPGA_inst.rtc_inst.n10768 ), 
    .C0(\ardyFPGA_inst.rtc_inst.CNT[9]_2 ), .LSR(\ardyFPGA_inst.n1150 ), 
    .CLK(sys_clk), .CIN0(\ardyFPGA_inst.rtc_inst.n10768 ), 
    .CIN1(\ardyFPGA_inst.rtc_inst.n18742 ), 
    .Q0(\ardyFPGA_inst.rtc_inst.CNT[9]_2 ), 
    .Q1(\ardyFPGA_inst.rtc_inst.CNT[10]_2 ), 
    .F0(\ardyFPGA_inst.rtc_inst.n61[9] ), 
    .F1(\ardyFPGA_inst.rtc_inst.n61[10] ), 
    .COUT1(\ardyFPGA_inst.rtc_inst.n10770 ), 
    .COUT0(\ardyFPGA_inst.rtc_inst.n18742 ));
  ardyFPGA_inst_rtc_inst_SLICE_3 \ardyFPGA_inst.rtc_inst.SLICE_3 ( 
    .DI1(\ardyFPGA_inst.rtc_inst.n61[8] ), 
    .DI0(\ardyFPGA_inst.rtc_inst.n61[7] ), 
    .D1(\ardyFPGA_inst.rtc_inst.n18739 ), 
    .C1(\ardyFPGA_inst.rtc_inst.CNT[8]_2 ), 
    .D0(\ardyFPGA_inst.rtc_inst.n10766 ), 
    .C0(\ardyFPGA_inst.rtc_inst.CNT[7]_2 ), .LSR(\ardyFPGA_inst.n1150 ), 
    .CLK(sys_clk), .CIN0(\ardyFPGA_inst.rtc_inst.n10766 ), 
    .CIN1(\ardyFPGA_inst.rtc_inst.n18739 ), 
    .Q0(\ardyFPGA_inst.rtc_inst.CNT[7]_2 ), 
    .Q1(\ardyFPGA_inst.rtc_inst.CNT[8]_2 ), 
    .F0(\ardyFPGA_inst.rtc_inst.n61[7] ), .F1(\ardyFPGA_inst.rtc_inst.n61[8] ), 
    .COUT1(\ardyFPGA_inst.rtc_inst.n10768 ), 
    .COUT0(\ardyFPGA_inst.rtc_inst.n18739 ));
  ardyFPGA_inst_rtc_inst_SLICE_4 \ardyFPGA_inst.rtc_inst.SLICE_4 ( 
    .DI1(\ardyFPGA_inst.rtc_inst.n61[6] ), 
    .DI0(\ardyFPGA_inst.rtc_inst.n61[5] ), 
    .D1(\ardyFPGA_inst.rtc_inst.n18736 ), 
    .C1(\ardyFPGA_inst.rtc_inst.CNT[6]_2 ), 
    .D0(\ardyFPGA_inst.rtc_inst.n10764 ), 
    .C0(\ardyFPGA_inst.rtc_inst.CNT[5]_2 ), .LSR(\ardyFPGA_inst.n1150 ), 
    .CLK(sys_clk), .CIN0(\ardyFPGA_inst.rtc_inst.n10764 ), 
    .CIN1(\ardyFPGA_inst.rtc_inst.n18736 ), 
    .Q0(\ardyFPGA_inst.rtc_inst.CNT[5]_2 ), 
    .Q1(\ardyFPGA_inst.rtc_inst.CNT[6]_2 ), 
    .F0(\ardyFPGA_inst.rtc_inst.n61[5] ), .F1(\ardyFPGA_inst.rtc_inst.n61[6] ), 
    .COUT1(\ardyFPGA_inst.rtc_inst.n10766 ), 
    .COUT0(\ardyFPGA_inst.rtc_inst.n18736 ));
  ardyFPGA_inst_rtc_inst_SLICE_5 \ardyFPGA_inst.rtc_inst.SLICE_5 ( 
    .DI1(\ardyFPGA_inst.rtc_inst.n61[4] ), 
    .DI0(\ardyFPGA_inst.rtc_inst.n61[3] ), 
    .D1(\ardyFPGA_inst.rtc_inst.n18733 ), 
    .C1(\ardyFPGA_inst.rtc_inst.CNT[4]_2 ), 
    .D0(\ardyFPGA_inst.rtc_inst.n10762 ), 
    .C0(\ardyFPGA_inst.rtc_inst.CNT[3]_2 ), .LSR(\ardyFPGA_inst.n1150 ), 
    .CLK(sys_clk), .CIN0(\ardyFPGA_inst.rtc_inst.n10762 ), 
    .CIN1(\ardyFPGA_inst.rtc_inst.n18733 ), 
    .Q0(\ardyFPGA_inst.rtc_inst.CNT[3]_2 ), 
    .Q1(\ardyFPGA_inst.rtc_inst.CNT[4]_2 ), 
    .F0(\ardyFPGA_inst.rtc_inst.n61[3] ), .F1(\ardyFPGA_inst.rtc_inst.n61[4] ), 
    .COUT1(\ardyFPGA_inst.rtc_inst.n10764 ), 
    .COUT0(\ardyFPGA_inst.rtc_inst.n18733 ));
  ardyFPGA_inst_rtc_inst_SLICE_6 \ardyFPGA_inst.rtc_inst.SLICE_6 ( 
    .DI1(\ardyFPGA_inst.rtc_inst.n61[2] ), 
    .DI0(\ardyFPGA_inst.rtc_inst.n61[1] ), 
    .D1(\ardyFPGA_inst.rtc_inst.n18730 ), 
    .C1(\ardyFPGA_inst.rtc_inst.CNT[2]_2 ), 
    .D0(\ardyFPGA_inst.rtc_inst.n10760 ), 
    .C0(\ardyFPGA_inst.rtc_inst.CNT[1]_2 ), .LSR(\ardyFPGA_inst.n1150 ), 
    .CLK(sys_clk), .CIN0(\ardyFPGA_inst.rtc_inst.n10760 ), 
    .CIN1(\ardyFPGA_inst.rtc_inst.n18730 ), 
    .Q0(\ardyFPGA_inst.rtc_inst.CNT[1]_2 ), 
    .Q1(\ardyFPGA_inst.rtc_inst.CNT[2]_2 ), 
    .F0(\ardyFPGA_inst.rtc_inst.n61[1] ), .F1(\ardyFPGA_inst.rtc_inst.n61[2] ), 
    .COUT1(\ardyFPGA_inst.rtc_inst.n10762 ), 
    .COUT0(\ardyFPGA_inst.rtc_inst.n18730 ));
  ardyFPGA_inst_rtc_inst_SLICE_7 \ardyFPGA_inst.rtc_inst.SLICE_7 ( 
    .DI1(\ardyFPGA_inst.rtc_inst.n61[0] ), 
    .D1(\ardyFPGA_inst.rtc_inst.n18727 ), 
    .C1(\ardyFPGA_inst.rtc_inst.CNT[0]_2 ), .B1(VCC_net), 
    .LSR(\ardyFPGA_inst.n1150 ), .CLK(sys_clk), 
    .CIN1(\ardyFPGA_inst.rtc_inst.n18727 ), 
    .Q1(\ardyFPGA_inst.rtc_inst.CNT[0]_2 ), 
    .F1(\ardyFPGA_inst.rtc_inst.n61[0] ), 
    .COUT1(\ardyFPGA_inst.rtc_inst.n10760 ), 
    .COUT0(\ardyFPGA_inst.rtc_inst.n18727 ));
  ardyFPGA_inst_risc_v_inst_SLICE_8 \ardyFPGA_inst.risc_v_inst.SLICE_8 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.n82[14] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.n82[13] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n18793 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10614 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10802 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10616 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10615 ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5455 ), .CLK(sys_clk), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10802 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18793 ), 
    .Q0(\ardyFPGA_inst.risc_v_inst.PC[14] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.PC[15] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n82[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n82[14] ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18793 ));
  ardyFPGA_inst_risc_v_inst_SLICE_9 \ardyFPGA_inst.risc_v_inst.SLICE_9 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.n82[12] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.n82[11] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n18787 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10618 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10617 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10800 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10620 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10619 ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5455 ), .CLK(sys_clk), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10800 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18787 ), 
    .Q0(\ardyFPGA_inst.risc_v_inst.PC[12] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.PC[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n82[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n82[12] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10802 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18787 ));
  ardyFPGA_inst_risc_v_inst_SLICE_10 \ardyFPGA_inst.risc_v_inst.SLICE_10 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.n82[10] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.n82[9] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n18781 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10622 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10621 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10798 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10624 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10623 ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5455 ), .CLK(sys_clk), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10798 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18781 ), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pgm_addr[10] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pgm_addr[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n82[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n82[10] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10800 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18781 ));
  ardyFPGA_inst_risc_v_inst_SLICE_11 \ardyFPGA_inst.risc_v_inst.SLICE_11 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.n82[8] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.n82[7] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n18775 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10626 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10625 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10796 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10628 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10627 ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5455 ), .CLK(sys_clk), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10796 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18775 ), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pgm_addr[8] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pgm_addr[9] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n82[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n82[8] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10798 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18775 ));
  ardyFPGA_inst_risc_v_inst_SLICE_12 \ardyFPGA_inst.risc_v_inst.SLICE_12 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.n82[6] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.n82[5] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n18769 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10630 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10629 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10794 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10632 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10631 ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5455 ), .CLK(sys_clk), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10794 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18769 ), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pgm_addr[6] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pgm_addr[7] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n82[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n82[6] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10796 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18769 ));
  ardyFPGA_inst_risc_v_inst_SLICE_13 \ardyFPGA_inst.risc_v_inst.SLICE_13 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.n82[4] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.n82[3] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n18763 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10634 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10633 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10792 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10636 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10635 ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5455 ), .CLK(sys_clk), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10792 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18763 ), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pgm_addr[4] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pgm_addr[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n82[3] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n82[4] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10794 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18763 ));
  ardyFPGA_inst_risc_v_inst_SLICE_14 \ardyFPGA_inst.risc_v_inst.SLICE_14 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.n82[2] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.n82[1] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n18754 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10638 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10637 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10790 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10640 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10639 ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5455 ), .CLK(sys_clk), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10790 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18754 ), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pgm_addr[2] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pgm_addr[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n82[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n82[2] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10792 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18754 ));
  ardyFPGA_inst_risc_v_inst_SLICE_15 \ardyFPGA_inst.risc_v_inst.SLICE_15 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.n82[0] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n18751 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10642 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10641 ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5455 ), .CLK(sys_clk), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18751 ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pgm_addr[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n82[0] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10790 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18751 ));
  ardyFPGA_inst_risc_v_inst_SLICE_16 \ardyFPGA_inst.risc_v_inst.SLICE_16 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18796 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10787 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC[15] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10787 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18796 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[15] ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18796 ));
  ardyFPGA_inst_risc_v_inst_SLICE_17 \ardyFPGA_inst.risc_v_inst.SLICE_17 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18790 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.PC[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10785 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC[13] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10785 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18790 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[14] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10787 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18790 ));
  ardyFPGA_inst_risc_v_inst_SLICE_18 \ardyFPGA_inst.risc_v_inst.SLICE_18 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18784 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.PC[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10783 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[11] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10783 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18784 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[12] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10785 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18784 ));
  ardyFPGA_inst_risc_v_inst_SLICE_19 \ardyFPGA_inst.risc_v_inst.SLICE_19 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18778 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pgm_addr[10] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10781 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[9] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10781 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18778 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[10] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10783 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18778 ));
  ardyFPGA_inst_risc_v_inst_SLICE_20 \ardyFPGA_inst.risc_v_inst.SLICE_20 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18772 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pgm_addr[8] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10779 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[7] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10779 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18772 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[8] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10781 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18772 ));
  ardyFPGA_inst_risc_v_inst_SLICE_21 \ardyFPGA_inst.risc_v_inst.SLICE_21 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18766 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pgm_addr[6] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10777 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[5] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10777 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18766 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[6] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10779 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18766 ));
  ardyFPGA_inst_risc_v_inst_SLICE_22 \ardyFPGA_inst.risc_v_inst.SLICE_22 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18760 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pgm_addr[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10775 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[3] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10775 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18760 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[3] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[4] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10777 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18760 ));
  ardyFPGA_inst_risc_v_inst_SLICE_23 \ardyFPGA_inst.risc_v_inst.SLICE_23 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18757 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pgm_addr[2] ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18757 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[2] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10775 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18757 ));
  ardyFPGA_inst_risc_v_inst_SLICE_24 \ardyFPGA_inst.risc_v_inst.SLICE_24 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18676 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10921 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10921 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18676 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[31] ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18676 ));
  ardyFPGA_inst_risc_v_inst_SLICE_25 \ardyFPGA_inst.risc_v_inst.SLICE_25 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18658 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10919 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[29] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10919 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18658 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[29] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[30] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10921 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18658 ));
  ardyFPGA_inst_risc_v_inst_SLICE_26 \ardyFPGA_inst.risc_v_inst.SLICE_26 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18640 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[28] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10917 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[27] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10917 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18640 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[27] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[28] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10919 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18640 ));
  ardyFPGA_inst_risc_v_inst_SLICE_27 \ardyFPGA_inst.risc_v_inst.SLICE_27 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18622 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[26] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10915 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10915 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18622 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[25] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[26] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10917 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18622 ));
  ardyFPGA_inst_risc_v_inst_SLICE_28 \ardyFPGA_inst.risc_v_inst.SLICE_28 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18604 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[24] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10913 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[23] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10913 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18604 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[23] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[24] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10915 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18604 ));
  ardyFPGA_inst_risc_v_inst_SLICE_29 \ardyFPGA_inst.risc_v_inst.SLICE_29 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18586 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[22] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10911 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[21] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10911 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18586 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[21] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[22] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10913 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18586 ));
  ardyFPGA_inst_risc_v_inst_SLICE_30 \ardyFPGA_inst.risc_v_inst.SLICE_30 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18568 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[20] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10909 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[19] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10909 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18568 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[19] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[20] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10911 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18568 ));
  ardyFPGA_inst_risc_v_inst_SLICE_31 \ardyFPGA_inst.risc_v_inst.SLICE_31 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18550 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[18] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10907 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[17] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10907 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18550 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[17] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[18] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10909 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18550 ));
  ardyFPGA_inst_risc_v_inst_SLICE_32 \ardyFPGA_inst.risc_v_inst.SLICE_32 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18442 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10757 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10589 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10580 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10757 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18442 ), 
    .F0(\ardyFPGA_inst.data_addr[15] ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18442 ));
  ardyFPGA_inst_risc_v_inst_SLICE_33 \ardyFPGA_inst.risc_v_inst.SLICE_33 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18535 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[16] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10905 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[15] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[15] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10905 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18535 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[15] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[16] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10907 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18535 ));
  ardyFPGA_inst_risc_v_inst_SLICE_34 \ardyFPGA_inst.risc_v_inst.SLICE_34 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18529 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10903 ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[13] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10903 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18529 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[14] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10905 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18529 ));
  ardyFPGA_inst_risc_v_inst_SLICE_35 \ardyFPGA_inst.risc_v_inst.SLICE_35 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18523 ), 
    .C1(\ardyFPGA_inst.instruction_latch[12] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[12] ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18523 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[12] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10903 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18523 ));
  ardyFPGA_inst_risc_v_inst_SLICE_36 \ardyFPGA_inst.risc_v_inst.SLICE_36 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18673 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10900 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[31] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10900 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18673 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[31] ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18673 ));
  ardyFPGA_inst_risc_v_inst_SLICE_37 \ardyFPGA_inst.risc_v_inst.SLICE_37 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18655 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[30] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10898 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[29] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10898 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18655 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[29] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[30] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10900 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18655 ));
  ardyFPGA_inst_risc_v_inst_SLICE_38 \ardyFPGA_inst.risc_v_inst.SLICE_38 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18637 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[28] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10896 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[27] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10896 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18637 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[27] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[28] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10898 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18637 ));
  ardyFPGA_inst_risc_v_inst_SLICE_39 \ardyFPGA_inst.risc_v_inst.SLICE_39 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18619 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[26] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10894 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[25] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10894 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18619 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[25] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[26] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10896 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18619 ));
  ardyFPGA_inst_risc_v_inst_SLICE_40 \ardyFPGA_inst.risc_v_inst.SLICE_40 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18601 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[24] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10892 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[23] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10892 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18601 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[23] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[24] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10894 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18601 ));
  ardyFPGA_inst_risc_v_inst_SLICE_41 \ardyFPGA_inst.risc_v_inst.SLICE_41 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18583 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[22] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10890 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[21] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10890 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18583 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[21] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[22] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10892 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18583 ));
  ardyFPGA_inst_risc_v_inst_SLICE_42 \ardyFPGA_inst.risc_v_inst.SLICE_42 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18565 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[20] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10888 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[19] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10888 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18565 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[19] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[20] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10890 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18565 ));
  ardyFPGA_inst_risc_v_inst_SLICE_43 \ardyFPGA_inst.risc_v_inst.SLICE_43 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18547 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[18] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10886 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[17] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10886 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18547 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[17] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[18] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10888 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18547 ));
  ardyFPGA_inst_risc_v_inst_SLICE_44 \ardyFPGA_inst.risc_v_inst.SLICE_44 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18532 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[16] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10884 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[15] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10884 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18532 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[15] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[16] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10886 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18532 ));
  ardyFPGA_inst_risc_v_inst_SLICE_45 \ardyFPGA_inst.risc_v_inst.SLICE_45 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18526 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10882 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[13] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10882 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18526 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[14] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10884 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18526 ));
  ardyFPGA_inst_risc_v_inst_SLICE_46 \ardyFPGA_inst.risc_v_inst.SLICE_46 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18520 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_693[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10880 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[11] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10880 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18520 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[12] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10882 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18520 ));
  ardyFPGA_inst_risc_v_inst_SLICE_47 \ardyFPGA_inst.risc_v_inst.SLICE_47 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18517 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[10] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10878 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[9] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10878 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18517 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[10] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10880 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18517 ));
  ardyFPGA_inst_risc_v_inst_SLICE_48 \ardyFPGA_inst.risc_v_inst.SLICE_48 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18514 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[8] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10876 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[7] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10876 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18514 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[8] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10878 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18514 ));
  ardyFPGA_inst_risc_v_inst_SLICE_49 \ardyFPGA_inst.risc_v_inst.SLICE_49 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18511 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[6] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10874 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[5] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10874 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18511 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[6] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10876 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18511 ));
  ardyFPGA_inst_risc_v_inst_SLICE_50 \ardyFPGA_inst.risc_v_inst.SLICE_50 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18508 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10872 ), .C0(VCC_net), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[3] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10872 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18508 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[3] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[4] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10874 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18508 ));
  ardyFPGA_inst_risc_v_inst_SLICE_51 \ardyFPGA_inst.risc_v_inst.SLICE_51 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18505 ), .C1(VCC_net), 
    .B1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[2] ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18505 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[2] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10872 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18505 ));
  ardyFPGA_inst_risc_v_inst_SLICE_52 \ardyFPGA_inst.risc_v_inst.SLICE_52 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18439 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10589 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10582 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10755 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10589 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10584 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10755 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18439 ), 
    .F0(\ardyFPGA_inst.data_addr[13] ), .F1(\ardyFPGA_inst.data_addr[14] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10757 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18439 ));
  ardyFPGA_inst_risc_v_inst_SLICE_53 \ardyFPGA_inst.risc_v_inst.SLICE_53 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18436 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10589 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10586 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10753 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10589 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10588 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10753 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18436 ), 
    .F0(\ardyFPGA_inst.data_addr[11] ), .F1(\ardyFPGA_inst.data_addr[12] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10755 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18436 ));
  ardyFPGA_inst_risc_v_inst_SLICE_54 \ardyFPGA_inst.risc_v_inst.SLICE_54 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18433 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10591 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10590 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10751 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10593 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10592 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10751 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18433 ), 
    .F0(\ardyFPGA_inst.data_addr[9] ), .F1(\ardyFPGA_inst.data_addr[10] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10753 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18433 ));
  ardyFPGA_inst_risc_v_inst_SLICE_55 \ardyFPGA_inst.risc_v_inst.SLICE_55 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18430 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10595 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10594 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10749 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10597 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10596 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10749 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18430 ), 
    .F0(\ardyFPGA_inst.data_addr[7] ), .F1(\ardyFPGA_inst.data_addr[8] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10751 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18430 ));
  ardyFPGA_inst_risc_v_inst_SLICE_56 \ardyFPGA_inst.risc_v_inst.SLICE_56 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18427 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10599 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10598 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10747 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10601 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10600 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10747 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18427 ), 
    .F0(\ardyFPGA_inst.data_addr[5] ), .F1(\ardyFPGA_inst.data_addr[6] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10749 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18427 ));
  ardyFPGA_inst_risc_v_inst_SLICE_57 \ardyFPGA_inst.risc_v_inst.SLICE_57 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18424 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10603 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10602 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10745 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10605 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10604 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10745 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18424 ), 
    .F0(\ardyFPGA_inst.data_addr[3] ), .F1(\ardyFPGA_inst.data_addr[4] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10747 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18424 ));
  ardyFPGA_inst_risc_v_inst_SLICE_58 \ardyFPGA_inst.risc_v_inst.SLICE_58 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18421 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10607 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10606 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n10743 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10609 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n10608 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.n10743 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18421 ), 
    .F0(\ardyFPGA_inst.data_addr[1] ), .F1(\ardyFPGA_inst.data_addr[2] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10745 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18421 ));
  ardyFPGA_inst_risc_v_inst_SLICE_59 \ardyFPGA_inst.risc_v_inst.SLICE_59 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n18418 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10611 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n10610 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.n18418 ), 
    .F1(\ardyFPGA_inst.data_addr[0] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.n10743 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.n18418 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_60 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_60 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18652 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17723 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17874 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10867 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17724 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17875 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10867 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18652 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[29] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[30] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10869 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18652 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_61 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_61 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18634 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17727 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17856 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10865 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17729 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17822 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10865 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18634 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[27] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[28] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10867 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18634 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_62 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_62 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18616 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17733 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rs1[26] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10863 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17732 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17869 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10863 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18616 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[25] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[26] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10865 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18616 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_63 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_63 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18598 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17735 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17840 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10861 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17736 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rs1[23] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10861 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18598 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[23] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[24] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10863 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18598 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_64 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_64 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18577 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17741 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17849 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10859 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17740 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17852 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10859 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18577 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[21] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[22] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10861 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18577 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_65 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_65 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18562 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17748 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17834 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10857 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17745 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17853 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10857 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18562 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[19] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[20] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10859 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18562 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_66 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_66 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18544 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17751 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rs1[18] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10855 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17752 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17867 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10855 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18544 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[17] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[18] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10857 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18544 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_67 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_67 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18502 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17758 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17845 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10853 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17755 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17872 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10853 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18502 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[15] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[16] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10855 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18502 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_68 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_68 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18499 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17760 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17858 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10851 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17759 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17864 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10851 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18499 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[14] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10853 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18499 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_69 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_69 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18496 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17763 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17871 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10849 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17764 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17861 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10849 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18496 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[12] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10851 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18496 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_70 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_70 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18493 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17768 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17828 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10847 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17769 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17838 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10847 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18493 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[10] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10849 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18493 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_71 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_71 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18490 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17773 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17847 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10845 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17774 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17862 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10845 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18490 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[8] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10847 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18490 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_72 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_72 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18487 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17789 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17839 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10843 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17790 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17825 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10843 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18487 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[6] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10845 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18487 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_73 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_73 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18484 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17842 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10841 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17826 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10841 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18484 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[3] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[4] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10843 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18484 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_74 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_74 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18481 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17832 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10839 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17833 ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10839 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18481 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[2] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10841 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18481 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_75 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_75 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18478 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17844 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18478 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[0] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10839 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18478 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_76 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_76 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18670 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10836 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[31] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10836 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18670 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[31] ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18670 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_77 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_77 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18649 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[30] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10834 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[29] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10834 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18649 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[29] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[30] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10836 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18649 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_78 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_78 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18631 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[28] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10832 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[27] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10832 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18631 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[27] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[28] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10834 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18631 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_79 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_79 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[26] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10830 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[25] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10830 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[25] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[26] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10832 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18613 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_80 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_80 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18595 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[24] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10828 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[23] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10828 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18595 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[23] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[24] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10830 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18595 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_81 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_81 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18580 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[22] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10826 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[21] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10826 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18580 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[21] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[22] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10828 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18580 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_82 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_82 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18559 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[20] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10824 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[19] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10824 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18559 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[19] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[20] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10826 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18559 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_83 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_83 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18541 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[18] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10822 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[17] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10822 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18541 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[17] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[18] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10824 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18541 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_84 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_84 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18475 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[16] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10820 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[15] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10820 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18475 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[15] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[16] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10822 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18475 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_85 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_85 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18667 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10869 ), .C0(n17722), 
    .B0(n17819), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10869 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18667 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[31]_2 )
    , .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18667 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_86 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_86 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18472 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10818 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[13] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10818 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18472 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[14] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10820 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18472 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_87 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_87 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18469 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10816 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[11] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10816 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18469 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[12] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10818 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18469 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_88 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_88 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18466 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[10] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10814 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[9] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10814 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18466 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[10] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10816 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18466 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_89 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_89 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18463 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[8] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10812 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[7] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10812 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18463 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[8] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10814 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18463 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_90 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_90 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18460 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[6] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10810 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[5] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10810 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18460 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[6] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10812 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18460 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_91 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_91 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18457 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10808 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10808 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18457 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[4] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10810 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18457 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_92 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_92 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18454 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[1] ), 
    .CIN0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10806 ), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18454 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[2] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10808 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18454 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_93 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_93 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18451 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[0] ), .B1(VCC_net), 
    .CIN1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18451 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[0] ), 
    .COUT1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n10806 ), 
    .COUT0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n18451 ));
  ardyFPGA_inst_SLICE_96 \ardyFPGA_inst.SLICE_96 ( 
    .DI1(\ardyFPGA_inst.n13453 ), .DI0(\ardyFPGA_inst.n13451 ), 
    .D1(\ardyFPGA_inst.data_addr[2] ), .C1(\ardyFPGA_inst.data_addr[3] ), 
    .B1(\ardyFPGA_inst.n17876 ), .A1(\led[0] ), .D0(\led[1] ), 
    .C0(\ardyFPGA_inst.n17830 ), .B0(\ardyFPGA_inst.data_addr[3] ), 
    .A0(\ardyFPGA_inst.data_addr[2] ), .CE(\ardyFPGA_inst.n1147 ), 
    .LSR(\ardyFPGA_inst.n17978 ), .CLK(sys_clk), .Q0(\led[1] ), .Q1(\led[0] ), 
    .F0(\ardyFPGA_inst.n13451 ), .F1(\ardyFPGA_inst.n13453 ));
  ardyFPGA_inst_rtc_inst_SLICE_97 \ardyFPGA_inst.rtc_inst.SLICE_97 ( 
    .DI0(\ardyFPGA_inst.rtc_inst.int_rst_int_n_N_53 ), 
    .D0(\ardyFPGA_inst.int_ack ), .C0(\ardyFPGA_inst.rtc_inst.int_rst_int_n ), 
    .A0(\ardyFPGA_inst.rtc_inst.int_rst_int_p ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.rtc_inst.int_rst_int_n ), 
    .F0(\ardyFPGA_inst.rtc_inst.int_rst_int_n_N_53 ));
  ardyFPGA_inst_SLICE_99 \ardyFPGA_inst.SLICE_99 ( 
    .DI1(\ardyFPGA_inst.data_in[19]$n20 ), 
    .DI0(\ardyFPGA_inst.data_addr[15].sig_001.FeedThruLUT ), 
    .D1(\ardyFPGA_inst.ram_select ), 
    .C1(\ardyFPGA_inst.genblk1.TMP_adj_1662[19] ), 
    .B1(\ardyFPGA_inst.genblk1.TMP[19] ), .A1(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.data_addr[15] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.rom_select ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[4] ), 
    .F0(\ardyFPGA_inst.data_addr[15].sig_001.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.data_in[19]$n20 ));
  ardyFPGA_inst_SLICE_100 \ardyFPGA_inst.SLICE_100 ( 
    .DI1(\ardyFPGA_inst.data_in[1]$n44 ), .DI0(\ardyFPGA_inst.data_in[0]$n0 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP_adj_1662[1] ), 
    .C1(\ardyFPGA_inst.rom_select ), .B1(\ardyFPGA_inst.ram_select ), 
    .A1(\ardyFPGA_inst.rom_dp_inst.genblk1.TMP[1]_2 ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[0] ), 
    .C0(\ardyFPGA_inst.rom_dp_inst.genblk1.TMP[1]_2 ), 
    .B0(\ardyFPGA_inst.rom_select ), .A0(\ardyFPGA_inst.ram_select ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[0] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[1] ), 
    .F0(\ardyFPGA_inst.data_in[0]$n0 ), .F1(\ardyFPGA_inst.data_in[1]$n44 ));
  ardyFPGA_inst_SLICE_101 \ardyFPGA_inst.SLICE_101 ( 
    .DI0(\ardyFPGA_inst.skip_execution.sig_002.FeedThruLUT ), 
    .C0(\ardyFPGA_inst.skip_execution ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.skip_execution_del ), 
    .F0(\ardyFPGA_inst.skip_execution.sig_002.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_102 \ardyFPGA_inst.risc_v_inst.SLICE_102 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.pgm_addr[1].sig_020.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.pgm_addr[0].sig_003.FeedThruLUT ), 
    .C1(\ardyFPGA_inst.risc_v_inst.pgm_addr[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pgm_addr[0] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[0] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.pgm_addr[0].sig_003.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.pgm_addr[1].sig_020.FeedThruLUT ));
  ardyFPGA_inst_SLICE_103 \ardyFPGA_inst.SLICE_103 ( 
    .DI0(\ardyFPGA_inst.n17901$n1 ), 
    .D0(\ardyFPGA_inst.rtc_inst.int_rst_int_n ), 
    .C0(\ardyFPGA_inst.reg_mstatus[3] ), 
    .B0(\ardyFPGA_inst.rtc_inst.int_rst_int_p ), 
    .A0(\ardyFPGA_inst.skip_execution ), 
    .LSR(\ardyFPGA_inst.risc_v_inst.n1983 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.enter_interrupt ), 
    .F0(\ardyFPGA_inst.n17901$n1 ));
  ardyFPGA_inst_risc_v_inst_SLICE_104 \ardyFPGA_inst.risc_v_inst.SLICE_104 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1].sig_005.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0].sig_004.FeedThruLUT ), 
    .C1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0].sig_004.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1].sig_005.FeedThruLUT ));
  ardyFPGA_inst_SLICE_106 \ardyFPGA_inst.SLICE_106 ( 
    .DI1(\ardyFPGA_inst.data_in[13]$n31 ), 
    .DI0(\ardyFPGA_inst.data_in[31]$n3 ), .D1(\ardyFPGA_inst.genblk1.TMP[13] ), 
    .C1(\ardyFPGA_inst.rom_select ), .B1(\ardyFPGA_inst.ram_select ), 
    .A1(\ardyFPGA_inst.genblk1.TMP_adj_1662[13] ), 
    .D0(\ardyFPGA_inst.rom_select ), .C0(\ardyFPGA_inst.genblk1.TMP[31] ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[31] ), 
    .A0(\ardyFPGA_inst.ram_select ), .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), 
    .LSR(\ardyFPGA_inst.n17978 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .Q1(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.data_in[31]$n3 ), .F1(\ardyFPGA_inst.data_in[13]$n31 ));
  ardyFPGA_inst_SLICE_107 \ardyFPGA_inst.SLICE_107 ( 
    .DI1(\ardyFPGA_inst.data_in[29]$n5 ), .DI0(\ardyFPGA_inst.data_in[30]$n4 ), 
    .D1(\ardyFPGA_inst.rom_select ), .C1(\ardyFPGA_inst.ram_select ), 
    .B1(\ardyFPGA_inst.genblk1.TMP_adj_1662[29] ), 
    .A1(\ardyFPGA_inst.genblk1.TMP[29] ), .D0(\ardyFPGA_inst.ram_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP[30] ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[30] ), 
    .A0(\ardyFPGA_inst.rom_select ), .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), 
    .LSR(\ardyFPGA_inst.n17978 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[29] ), 
    .F0(\ardyFPGA_inst.data_in[30]$n4 ), .F1(\ardyFPGA_inst.data_in[29]$n5 ));
  ardyFPGA_inst_SLICE_109 \ardyFPGA_inst.SLICE_109 ( 
    .DI1(\ardyFPGA_inst.data_in[27]$n7 ), .DI0(\ardyFPGA_inst.data_in[28]$n6 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP[27] ), 
    .C1(\ardyFPGA_inst.genblk1.TMP_adj_1662[27] ), 
    .B1(\ardyFPGA_inst.rom_select ), .A1(\ardyFPGA_inst.ram_select ), 
    .D0(\ardyFPGA_inst.genblk1.TMP[28] ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[28] ), 
    .B0(\ardyFPGA_inst.ram_select ), .A0(\ardyFPGA_inst.rom_select ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[28] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[27] ), 
    .F0(\ardyFPGA_inst.data_in[28]$n6 ), .F1(\ardyFPGA_inst.data_in[27]$n7 ));
  ardyFPGA_inst_SLICE_111 \ardyFPGA_inst.SLICE_111 ( 
    .DI1(\ardyFPGA_inst.data_in[25]$n9 ), .DI0(\ardyFPGA_inst.data_in[26]$n8 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP[25] ), 
    .C1(\ardyFPGA_inst.genblk1.TMP_adj_1662[25] ), 
    .B1(\ardyFPGA_inst.rom_select ), .A1(\ardyFPGA_inst.ram_select ), 
    .D0(\ardyFPGA_inst.ram_select ), .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP[26] ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[26] ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[26] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .F0(\ardyFPGA_inst.data_in[26]$n8 ), .F1(\ardyFPGA_inst.data_in[25]$n9 ));
  ardyFPGA_inst_SLICE_113 \ardyFPGA_inst.SLICE_113 ( 
    .DI1(\ardyFPGA_inst.data_in[23]$n13 ), 
    .DI0(\ardyFPGA_inst.data_in[24]$n11 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP[23] ), .C1(\ardyFPGA_inst.ram_select ), 
    .B1(\ardyFPGA_inst.rom_select ), 
    .A1(\ardyFPGA_inst.genblk1.TMP_adj_1662[23] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP[24] ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[24] ), 
    .B0(\ardyFPGA_inst.ram_select ), .A0(\ardyFPGA_inst.rom_select ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[24] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[23] ), 
    .F0(\ardyFPGA_inst.data_in[24]$n11 ), .F1(\ardyFPGA_inst.data_in[23]$n13 ));
  ardyFPGA_inst_risc_v_inst_SLICE_115 \ardyFPGA_inst.risc_v_inst.SLICE_115 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.data_in[21]_2$n17 ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.data_in[22]_2$n15 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP[21] ), .C1(\ardyFPGA_inst.ram_select ), 
    .B1(\ardyFPGA_inst.rom_select ), 
    .A1(\ardyFPGA_inst.genblk1.TMP_adj_1662[21] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[22] ), 
    .C0(\ardyFPGA_inst.rom_select ), .B0(\ardyFPGA_inst.ram_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP[22] ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[22] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[21] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.data_in[22]_2$n15 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.data_in[21]_2$n17 ));
  ardyFPGA_inst_SLICE_117 \ardyFPGA_inst.SLICE_117 ( 
    .DI1(\ardyFPGA_inst.data_in[19]$n21 ), 
    .DI0(\ardyFPGA_inst.data_in[20]$n19 ), .D1(\ardyFPGA_inst.rom_select ), 
    .C1(\ardyFPGA_inst.genblk1.TMP[19] ), 
    .B1(\ardyFPGA_inst.genblk1.TMP_adj_1662[19] ), 
    .A1(\ardyFPGA_inst.ram_select ), .D0(\ardyFPGA_inst.ram_select ), 
    .C0(\ardyFPGA_inst.rom_select ), .B0(\ardyFPGA_inst.genblk1.TMP[20] ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[20] ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[20] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[19] ), 
    .F0(\ardyFPGA_inst.data_in[20]$n19 ), .F1(\ardyFPGA_inst.data_in[19]$n21 ));
  ardyFPGA_inst_SLICE_119 \ardyFPGA_inst.SLICE_119 ( 
    .DI1(\ardyFPGA_inst.data_in[17]$n25 ), 
    .DI0(\ardyFPGA_inst.data_in[18]$n23 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP_adj_1662[17] ), 
    .C1(\ardyFPGA_inst.ram_select ), .B1(\ardyFPGA_inst.rom_select ), 
    .A1(\ardyFPGA_inst.genblk1.TMP[17] ), .D0(\ardyFPGA_inst.genblk1.TMP[18] ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[18] ), 
    .B0(\ardyFPGA_inst.ram_select ), .A0(\ardyFPGA_inst.rom_select ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[18] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[17] ), 
    .F0(\ardyFPGA_inst.data_in[18]$n23 ), .F1(\ardyFPGA_inst.data_in[17]$n25 ));
  ardyFPGA_inst_SLICE_121 \ardyFPGA_inst.SLICE_121 ( 
    .DI1(\ardyFPGA_inst.data_in[15]$n29 ), 
    .DI0(\ardyFPGA_inst.data_in[16]$n27 ), .D1(\ardyFPGA_inst.rom_select ), 
    .C1(\ardyFPGA_inst.genblk1.TMP_adj_1662[15] ), 
    .B1(\ardyFPGA_inst.ram_select ), .A1(\ardyFPGA_inst.genblk1.TMP[15] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[16] ), 
    .C0(\ardyFPGA_inst.rom_select ), .B0(\ardyFPGA_inst.genblk1.TMP[16] ), 
    .A0(\ardyFPGA_inst.ram_select ), .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), 
    .LSR(\ardyFPGA_inst.n17978 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[16] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[15] ), 
    .F0(\ardyFPGA_inst.data_in[16]$n27 ), .F1(\ardyFPGA_inst.data_in[15]$n29 ));
  ardyFPGA_inst_SLICE_123 \ardyFPGA_inst.SLICE_123 ( 
    .DI1(\ardyFPGA_inst.data_in[11]$n34 ), 
    .DI0(\ardyFPGA_inst.data_in[14]$n30 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP_adj_1662[11] ), 
    .C1(\ardyFPGA_inst.rom_select ), .B1(\ardyFPGA_inst.ram_select ), 
    .A1(\ardyFPGA_inst.genblk1.TMP[11] ), .D0(\ardyFPGA_inst.rom_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP[14] ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[14] ), 
    .A0(\ardyFPGA_inst.ram_select ), .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), 
    .LSR(\ardyFPGA_inst.n17978 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[11] ), 
    .F0(\ardyFPGA_inst.data_in[14]$n30 ), .F1(\ardyFPGA_inst.data_in[11]$n34 ));
  ardyFPGA_inst_SLICE_125 \ardyFPGA_inst.SLICE_125 ( 
    .DI1(\ardyFPGA_inst.data_in[5]$n40 ), 
    .DI0(\ardyFPGA_inst.data_in[12]$n32 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP_adj_1662[5] ), 
    .C1(\ardyFPGA_inst.rom_select ), .B1(\ardyFPGA_inst.genblk1.TMP[5] ), 
    .A1(\ardyFPGA_inst.ram_select ), .D0(\ardyFPGA_inst.ram_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[12] ), 
    .B0(\ardyFPGA_inst.rom_select ), .A0(\ardyFPGA_inst.genblk1.TMP[12] ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.instruction_latch[12] ), 
    .Q1(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.data_in[12]$n32 ), .F1(\ardyFPGA_inst.data_in[5]$n40 ));
  ardyFPGA_inst_SLICE_126 \ardyFPGA_inst.SLICE_126 ( 
    .DI0(\ardyFPGA_inst.n17979$n33 ), 
    .C0(\ardyFPGA_inst.rtc_inst.int_rst_int_p ), 
    .B0(\ardyFPGA_inst.rtc_inst.int_rst_int_n ), 
    .LSR(\ardyFPGA_inst.risc_v_inst.n17815 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.int_ack ), .F0(\ardyFPGA_inst.n17979$n33 ));
  ardyFPGA_inst_SLICE_128 \ardyFPGA_inst.SLICE_128 ( 
    .DI1(\ardyFPGA_inst.data_in[9]$n36 ), 
    .DI0(\ardyFPGA_inst.data_in[10]$n35 ), .D1(\ardyFPGA_inst.rom_select ), 
    .C1(\ardyFPGA_inst.genblk1.TMP[9] ), .B1(\ardyFPGA_inst.ram_select ), 
    .A1(\ardyFPGA_inst.genblk1.TMP_adj_1662[9] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP[10] ), .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[10] ), 
    .A0(\ardyFPGA_inst.ram_select ), .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), 
    .LSR(\ardyFPGA_inst.n17978 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[10] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[9] ), 
    .F0(\ardyFPGA_inst.data_in[10]$n35 ), .F1(\ardyFPGA_inst.data_in[9]$n36 ));
  ardyFPGA_inst_risc_v_inst_SLICE_131 \ardyFPGA_inst.risc_v_inst.SLICE_131 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.PC[14].sig_007.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.PC[15].sig_006.FeedThruLUT ), 
    .C1(\ardyFPGA_inst.risc_v_inst.PC[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC[15] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[15] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.PC[15].sig_006.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.PC[14].sig_007.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_133 \ardyFPGA_inst.risc_v_inst.SLICE_133 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.PC[12].sig_009.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.PC[13].sig_008.FeedThruLUT ), 
    .D1(\ardyFPGA_inst.risc_v_inst.PC[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC[13] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[13] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.PC[13].sig_008.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.PC[12].sig_009.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_135 \ardyFPGA_inst.risc_v_inst.SLICE_135 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.pgm_addr[10].sig_011.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.pgm_addr[11].sig_010.FeedThruLUT ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[10] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[11] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[11] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[10] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.pgm_addr[11].sig_010.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.pgm_addr[10].sig_011.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_137 \ardyFPGA_inst.risc_v_inst.SLICE_137 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.pgm_addr[8].sig_013.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.pgm_addr[9].sig_012.FeedThruLUT ), 
    .D1(\ardyFPGA_inst.risc_v_inst.pgm_addr[8] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.pgm_addr[9] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[9] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[8] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.pgm_addr[9].sig_012.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.pgm_addr[8].sig_013.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_139 \ardyFPGA_inst.risc_v_inst.SLICE_139 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.pgm_addr[6].sig_015.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.pgm_addr[7].sig_014.FeedThruLUT ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[6] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[7] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[7] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.pgm_addr[7].sig_014.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.pgm_addr[6].sig_015.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_141 \ardyFPGA_inst.risc_v_inst.SLICE_141 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.pgm_addr[4].sig_017.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.pgm_addr[5].sig_016.FeedThruLUT ), 
    .D1(\ardyFPGA_inst.risc_v_inst.pgm_addr[4] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[5] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[5] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.pgm_addr[5].sig_016.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.pgm_addr[4].sig_017.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_143 \ardyFPGA_inst.risc_v_inst.SLICE_143 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.pgm_addr[2].sig_019.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.pgm_addr[3].sig_018.FeedThruLUT ), 
    .C1(\ardyFPGA_inst.risc_v_inst.pgm_addr[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.pgm_addr[3] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[3] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.pgm_addr[3].sig_018.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.pgm_addr[2].sig_019.FeedThruLUT ));
  ardyFPGA_inst_SLICE_147 \ardyFPGA_inst.SLICE_147 ( 
    .DI1(\ardyFPGA_inst.data_in[7]$n38 ), .DI0(\ardyFPGA_inst.data_in[8]$n37 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP[7] ), .C1(\ardyFPGA_inst.rom_select ), 
    .B1(\ardyFPGA_inst.genblk1.TMP_adj_1662[7] ), 
    .A1(\ardyFPGA_inst.ram_select ), .D0(\ardyFPGA_inst.rom_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP[8] ), .B0(\ardyFPGA_inst.ram_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[8] ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[8] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[7] ), 
    .F0(\ardyFPGA_inst.data_in[8]$n37 ), .F1(\ardyFPGA_inst.data_in[7]$n38 ));
  ardyFPGA_inst_SLICE_149 \ardyFPGA_inst.SLICE_149 ( 
    .DI1(\ardyFPGA_inst.data_in[4]$n41 ), .DI0(\ardyFPGA_inst.data_in[6]$n39 ), 
    .D1(\ardyFPGA_inst.ram_select ), .C1(\ardyFPGA_inst.rom_select ), 
    .B1(\ardyFPGA_inst.genblk1.TMP_adj_1662[4] ), 
    .A1(\ardyFPGA_inst.genblk1.TMP[4] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[6] ), 
    .C0(\ardyFPGA_inst.genblk1.TMP[6] ), .B0(\ardyFPGA_inst.rom_select ), 
    .A0(\ardyFPGA_inst.ram_select ), .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), 
    .LSR(\ardyFPGA_inst.n17978 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .F0(\ardyFPGA_inst.data_in[6]$n39 ), .F1(\ardyFPGA_inst.data_in[4]$n41 ));
  ardyFPGA_inst_SLICE_152 \ardyFPGA_inst.SLICE_152 ( 
    .DI1(\ardyFPGA_inst.data_in[2]$n43 ), .DI0(\ardyFPGA_inst.data_in[3]$n42 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP_adj_1662[2] ), 
    .C1(\ardyFPGA_inst.ram_select ), .B1(\ardyFPGA_inst.genblk1.TMP[2] ), 
    .A1(\ardyFPGA_inst.rom_select ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[3] ), 
    .C0(\ardyFPGA_inst.rom_select ), .B0(\ardyFPGA_inst.ram_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP[3] ), 
    .CE(\ardyFPGA_inst.risc_v_inst.n5513 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.data_in[3]$n42 ), .F1(\ardyFPGA_inst.data_in[2]$n43 ));
  ardyFPGA_inst_risc_v_inst_SLICE_155 \ardyFPGA_inst.risc_v_inst.SLICE_155 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.stage_cnt_0__N_808[0] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.stage_cnt_0__N_808[1] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5300 ), .B1(\ardyFPGA_inst.n17835 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n22 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5300 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.stage_cnt_0__N_808[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.stage_cnt_0__N_808[0] ));
  ardyFPGA_inst_risc_v_inst_SLICE_157 \ardyFPGA_inst.risc_v_inst.SLICE_157 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[1] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[0] ), 
    .D1(\ardyFPGA_inst.n17830 ), .C1(\ardyFPGA_inst.n17835 ), 
    .B1(\ardyFPGA_inst.n17739 ), .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[1] ), 
    .D0(\ardyFPGA_inst.n17835 ), .C0(\ardyFPGA_inst.n17739 ), 
    .B0(\ardyFPGA_inst.n17876 ), .A0(\ardyFPGA_inst.risc_v_inst.pgm_addr[0] ), 
    .CE(\ardyFPGA_inst.n5460 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.RIP[0] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.RIP[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[0] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[1] ));
  ardyFPGA_inst_risc_v_inst_SLICE_160 \ardyFPGA_inst.risc_v_inst.SLICE_160 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[3] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[2] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n17868 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[3] ), 
    .B1(\ardyFPGA_inst.n17739 ), .A1(\ardyFPGA_inst.n17835 ), 
    .D0(\ardyFPGA_inst.n17835 ), .C0(\ardyFPGA_inst.n17739 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[2] ), 
    .A0(\ardyFPGA_inst.n17829 ), .CE(\ardyFPGA_inst.n5460 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.RIP[2] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.RIP[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[2] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[3] ));
  ardyFPGA_inst_risc_v_inst_SLICE_162 \ardyFPGA_inst.risc_v_inst.SLICE_162 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[5] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[4] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n17824 ), .C1(\ardyFPGA_inst.n17739 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[5] ), 
    .A1(\ardyFPGA_inst.n17835 ), .D0(\ardyFPGA_inst.n17835 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[4] ), 
    .B0(\ardyFPGA_inst.n17739 ), .A0(\ardyFPGA_inst.risc_v_inst.n17841 ), 
    .CE(\ardyFPGA_inst.n5460 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.RIP[4] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.RIP[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[4] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[5] ));
  ardyFPGA_inst_risc_v_inst_SLICE_164 \ardyFPGA_inst.risc_v_inst.SLICE_164 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[7] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[6] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[7] ), 
    .C1(\ardyFPGA_inst.n17835 ), .B1(\ardyFPGA_inst.risc_v_inst.n17860 ), 
    .A1(\ardyFPGA_inst.n17739 ), .D0(\ardyFPGA_inst.n17835 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[6] ), 
    .B0(\ardyFPGA_inst.n17739 ), .A0(\ardyFPGA_inst.risc_v_inst.n17837 ), 
    .CE(\ardyFPGA_inst.n5460 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.RIP[6] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.RIP[7] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[6] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[7] ));
  ardyFPGA_inst_risc_v_inst_SLICE_166 \ardyFPGA_inst.risc_v_inst.SLICE_166 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[9] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[8] ), 
    .D1(\ardyFPGA_inst.n17835 ), .C1(\ardyFPGA_inst.risc_v_inst.n17836 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[9] ), 
    .A1(\ardyFPGA_inst.n17739 ), .D0(\ardyFPGA_inst.n17739 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17846 ), .B0(\ardyFPGA_inst.n17835 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[8] ), 
    .CE(\ardyFPGA_inst.n5460 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.RIP[8] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.RIP[9] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[8] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[9] ));
  ardyFPGA_inst_risc_v_inst_SLICE_168 \ardyFPGA_inst.risc_v_inst.SLICE_168 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[11] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[10] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[11] ), 
    .C1(\ardyFPGA_inst.n17739 ), .B1(\ardyFPGA_inst.n17835 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17859 ), .D0(\ardyFPGA_inst.n17739 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[10] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17827 ), .A0(\ardyFPGA_inst.n17835 ), 
    .CE(\ardyFPGA_inst.n5460 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.RIP[10] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.RIP[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[10] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[11] ));
  ardyFPGA_inst_risc_v_inst_SLICE_170 \ardyFPGA_inst.risc_v_inst.SLICE_170 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[13] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[12] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[13] ), 
    .C1(\ardyFPGA_inst.n17835 ), .B1(\ardyFPGA_inst.n17739 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17863 ), .D0(\ardyFPGA_inst.n17835 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17870 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[12] ), 
    .A0(\ardyFPGA_inst.n17739 ), .CE(\ardyFPGA_inst.n5460 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.RIP[12] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.RIP[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[12] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[13] ));
  ardyFPGA_inst_risc_v_inst_SLICE_172 \ardyFPGA_inst.risc_v_inst.SLICE_172 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[15] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[14] ), 
    .D1(\ardyFPGA_inst.n17739 ), .C1(\ardyFPGA_inst.risc_v_inst.n17823 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[15] ), 
    .A1(\ardyFPGA_inst.n17835 ), .D0(\ardyFPGA_inst.n17835 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17857 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[14] ), 
    .A0(\ardyFPGA_inst.n17739 ), .CE(\ardyFPGA_inst.n5460 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.RIP[14] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.RIP[15] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[14] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RIP_15__N_784[15] ));
  ardyFPGA_inst_SLICE_174 \ardyFPGA_inst.SLICE_174 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.data_in[21]_2$n16 ), 
    .DI0(\ardyFPGA_inst.data_in[20]$n18 ), 
    .D1(\ardyFPGA_inst.genblk1.TMP[21] ), 
    .C1(\ardyFPGA_inst.genblk1.TMP_adj_1662[21] ), 
    .B1(\ardyFPGA_inst.rom_select ), .A1(\ardyFPGA_inst.ram_select ), 
    .D0(\ardyFPGA_inst.ram_select ), .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP[20] ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[20] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[0] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[1] ), 
    .F0(\ardyFPGA_inst.data_in[20]$n18 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.data_in[21]_2$n16 ));
  ardyFPGA_inst_risc_v_inst_SLICE_175 \ardyFPGA_inst.risc_v_inst.SLICE_175 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.instruction_latch[8].sig_025.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.instruction_latch[7].sig_021.FeedThruLUT ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[8] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[7] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[0] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.instruction_latch[7].sig_021.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.instruction_latch[8].sig_025.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_176 \ardyFPGA_inst.risc_v_inst.SLICE_176 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[1] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[0] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n72_adj_1505 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[1] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5056 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5059 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n72_adj_1504 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[0] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[0] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[0] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[1] ));
  ardyFPGA_inst_SLICE_178 \ardyFPGA_inst.SLICE_178 ( 
    .DI1(\ardyFPGA_inst.data_in[16]$n26 ), 
    .DI0(\ardyFPGA_inst.data_in[15]$n28 ), .D1(\ardyFPGA_inst.rom_select ), 
    .C1(\ardyFPGA_inst.genblk1.TMP[16] ), 
    .B1(\ardyFPGA_inst.genblk1.TMP_adj_1662[16] ), 
    .A1(\ardyFPGA_inst.ram_select ), .D0(\ardyFPGA_inst.ram_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[15] ), 
    .B0(\ardyFPGA_inst.genblk1.TMP[15] ), .A0(\ardyFPGA_inst.rom_select ), 
    .CLK(sys_clk), .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[0] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[1] ), 
    .F0(\ardyFPGA_inst.data_in[15]$n28 ), .F1(\ardyFPGA_inst.data_in[16]$n26 ));
  ardyFPGA_inst_SLICE_180 \ardyFPGA_inst.SLICE_180 ( 
    .DI1(\ardyFPGA_inst.data_in[17]$n24 ), 
    .DI0(\ardyFPGA_inst.data_in[18]$n22 ), .D1(\ardyFPGA_inst.rom_select ), 
    .C1(\ardyFPGA_inst.genblk1.TMP_adj_1662[17] ), 
    .B1(\ardyFPGA_inst.ram_select ), .A1(\ardyFPGA_inst.genblk1.TMP[17] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[18] ), 
    .C0(\ardyFPGA_inst.ram_select ), .B0(\ardyFPGA_inst.genblk1.TMP[18] ), 
    .A0(\ardyFPGA_inst.rom_select ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[3] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[2] ), 
    .F0(\ardyFPGA_inst.data_in[18]$n22 ), .F1(\ardyFPGA_inst.data_in[17]$n24 ));
  ardyFPGA_inst_risc_v_inst_SLICE_183 \ardyFPGA_inst.risc_v_inst.SLICE_183 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[30] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[31] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n88_adj_1500 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[30] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1503 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_alu[31] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n85 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[31] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[31] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[30] ));
  ardyFPGA_inst_risc_v_inst_SLICE_185 \ardyFPGA_inst.risc_v_inst.SLICE_185 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[28] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[29] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n88_adj_1495 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[28] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n88_adj_1499 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_alu[29] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n85 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[29] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[28] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[29] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[28] ));
  ardyFPGA_inst_risc_v_inst_SLICE_187 \ardyFPGA_inst.risc_v_inst.SLICE_187 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[26] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[27] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[26] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n88_adj_1493 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1494 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[27] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[27] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[26] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[27] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[26] ));
  ardyFPGA_inst_risc_v_inst_SLICE_189 \ardyFPGA_inst.risc_v_inst.SLICE_189 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[24] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[25] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n88_adj_1491 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[24] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n88_adj_1492 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_alu[25] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17970 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[25] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[24] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[25] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[24] ));
  ardyFPGA_inst_risc_v_inst_SLICE_191 \ardyFPGA_inst.risc_v_inst.SLICE_191 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[22] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[23] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[22] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n88_adj_1489 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[23] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n88_adj_1490 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[23] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[22] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[23] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[22] ));
  ardyFPGA_inst_risc_v_inst_SLICE_193 \ardyFPGA_inst.risc_v_inst.SLICE_193 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[20] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[21] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[20] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n88_adj_1478 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n88_adj_1483 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[21] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[21] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[20] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[21] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[20] ));
  ardyFPGA_inst_risc_v_inst_SLICE_195 \ardyFPGA_inst.risc_v_inst.SLICE_195 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[18] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[19] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[18] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n88_adj_1488 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n88 ), .C0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[19] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[19] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[18] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[19] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[18] ));
  ardyFPGA_inst_risc_v_inst_SLICE_197 \ardyFPGA_inst.risc_v_inst.SLICE_197 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[16] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[17] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n88_adj_1486 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[16] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n88_adj_1487 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[17] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[17] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[16] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[17] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[16] ));
  ardyFPGA_inst_risc_v_inst_SLICE_199 \ardyFPGA_inst.risc_v_inst.SLICE_199 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[14] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[15] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[14] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n89 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92_adj_1519 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n92_adj_1520 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n89 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[15] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[15] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[15] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[14] ));
  ardyFPGA_inst_risc_v_inst_SLICE_201 \ardyFPGA_inst.risc_v_inst.SLICE_201 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[12] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[13] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n89 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92_adj_1517 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n89 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n92_adj_1518 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17970 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[13] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[12] ));
  ardyFPGA_inst_risc_v_inst_SLICE_203 \ardyFPGA_inst.risc_v_inst.SLICE_203 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[10] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[11] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n5065 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[10] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n72_adj_1514 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n72_adj_1516 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_alu[11] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5066 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[11] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[10] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[10] ));
  ardyFPGA_inst_risc_v_inst_SLICE_205 \ardyFPGA_inst.risc_v_inst.SLICE_205 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[8] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[9] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n5061 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[8] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n72_adj_1512 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[9] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n72_adj_1513 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5064 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[9] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[8] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[8] ));
  ardyFPGA_inst_risc_v_inst_SLICE_207 \ardyFPGA_inst.risc_v_inst.SLICE_207 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[6] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[7] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n72_adj_1510 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[6] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5062 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n72_adj_1511 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_alu[7] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5063 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[7] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[6] ));
  ardyFPGA_inst_risc_v_inst_SLICE_209 \ardyFPGA_inst.risc_v_inst.SLICE_209 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[4] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[5] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[4] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5055 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n72_adj_1508 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n72_adj_1509 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5060 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n80 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[5] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[4] ));
  ardyFPGA_inst_risc_v_inst_SLICE_211 \ardyFPGA_inst.risc_v_inst.SLICE_211 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rd[2] ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.rd[3] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n5058 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n72_adj_1506 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5057 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n72_adj_1507 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n80 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[3] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd[3] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd[2] ));
  ardyFPGA_inst_risc_v_inst_SLICE_214 \ardyFPGA_inst.risc_v_inst.SLICE_214 ( 
    .DI0(\ardyFPGA_inst.risc_v_inst.instruction_latch[11].sig_022.FeedThruLUT ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[11] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.instruction_latch[11].sig_022.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_215 \ardyFPGA_inst.risc_v_inst.SLICE_215 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.instruction_latch[9].sig_024.FeedThruLUT ), 
    .DI0(\ardyFPGA_inst.risc_v_inst.instruction_latch[10].sig_023.FeedThruLUT ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[9] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[10] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[3] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.instruction_latch[10].sig_023.FeedThruLUT ), 
    .F1(\ardyFPGA_inst.risc_v_inst.instruction_latch[9].sig_024.FeedThruLUT ));
  ardyFPGA_inst_SLICE_218 \ardyFPGA_inst.SLICE_218 ( 
    .DI1(\ardyFPGA_inst.n17754$n45 ), .DI0(\ardyFPGA_inst.data_in[24]$n10 ), 
    .D1(\ardyFPGA_inst.data_addr[14] ), .A1(\ardyFPGA_inst.data_addr[15] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP[24] ), .C0(\ardyFPGA_inst.ram_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[24] ), 
    .A0(\ardyFPGA_inst.rom_select ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[4] ), 
    .Q1(\ardyFPGA_inst.ram_select ), .F0(\ardyFPGA_inst.data_in[24]$n10 ), 
    .F1(\ardyFPGA_inst.n17754$n45 ));
  ardyFPGA_inst_SLICE_219 \ardyFPGA_inst.SLICE_219 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.data_in[22]_2$n14 ), 
    .DI0(\ardyFPGA_inst.data_in[23]$n12 ), .D1(\ardyFPGA_inst.ram_select ), 
    .C1(\ardyFPGA_inst.rom_select ), .B1(\ardyFPGA_inst.genblk1.TMP[22] ), 
    .A1(\ardyFPGA_inst.genblk1.TMP_adj_1662[22] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP[23] ), .C0(\ardyFPGA_inst.ram_select ), 
    .B0(\ardyFPGA_inst.rom_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[23] ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[3] ), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[2] ), 
    .F0(\ardyFPGA_inst.data_in[23]$n12 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.data_in[22]_2$n14 ));
  ardyFPGA_inst_risc_v_inst_SLICE_222 \ardyFPGA_inst.risc_v_inst.SLICE_222 ( 
    .DI0(\ardyFPGA_inst.risc_v_inst.reg_mstatus_7__N_775[3] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17868 ), .C0(\ardyFPGA_inst.n1969 ), 
    .B0(\ardyFPGA_inst.reg_mstatus[3] ), .A0(\ardyFPGA_inst.n13946 ), 
    .LSR(\ardyFPGA_inst.risc_v_inst.n2678 ), .CLK(sys_clk), 
    .Q0(\ardyFPGA_inst.reg_mstatus[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.reg_mstatus_7__N_775[3] ));
  SLICE_225 SLICE_225( .DI1(\pll_locked_buf[0].sig_027.FeedThruLUT ), 
    .DI0(\pll_locked_buf[1].sig_026.FeedThruLUT ), .C1(\pll_locked_buf[0] ), 
    .C0(\pll_locked_buf[1] ), .CLK(sys_clk), .Q0(\pll_locked_buf[2] ), 
    .Q1(\pll_locked_buf[1] ), .F0(\pll_locked_buf[1].sig_026.FeedThruLUT ), 
    .F1(\pll_locked_buf[0].sig_027.FeedThruLUT ));
  SLICE_227 SLICE_227( .DI0(pll_locked), .B0(\sig_000.FeedThruLUT ), 
    .CLK(sys_clk), .Q0(\pll_locked_buf[0] ), .F0(pll_locked));
  ardyFPGA_inst_risc_v_inst_SLICE_228 \ardyFPGA_inst.risc_v_inst.SLICE_228 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n16568 ), .B1(\ardyFPGA_inst.data_in[7] ), 
    .A1(\ardyFPGA_inst.data_in[14] ), .D0(\ardyFPGA_inst.data_in[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n16568 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n16571 ));
  ardyFPGA_inst_risc_v_inst_SLICE_230 \ardyFPGA_inst.risc_v_inst.SLICE_230 ( 
    .D1(\ardyFPGA_inst.data_in[13] ), .C1(\ardyFPGA_inst.risc_v_inst.n16574 ), 
    .B1(\ardyFPGA_inst.data_in[7] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.data_in[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[13] ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n16574 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n16577 ));
  ardyFPGA_inst_risc_v_inst_SLICE_232 \ardyFPGA_inst.risc_v_inst.SLICE_232 ( 
    .D1(\ardyFPGA_inst.data_in[12] ), .C1(\ardyFPGA_inst.risc_v_inst.n16580 ), 
    .B1(\ardyFPGA_inst.data_in[7] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.data_in[12] ), .F0(\ardyFPGA_inst.risc_v_inst.n16580 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n16583 ));
  ardyFPGA_inst_risc_v_inst_SLICE_234 \ardyFPGA_inst.risc_v_inst.SLICE_234 ( 
    .D1(\ardyFPGA_inst.data_in[11] ), .C1(\ardyFPGA_inst.risc_v_inst.n16586 ), 
    .B1(\ardyFPGA_inst.data_in[7] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.data_in[11] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[11] ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n16586 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n16589 ));
  ardyFPGA_inst_risc_v_inst_SLICE_236 \ardyFPGA_inst.risc_v_inst.SLICE_236 ( 
    .D1(\ardyFPGA_inst.data_in[7] ), .C1(\ardyFPGA_inst.risc_v_inst.n16592 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.data_in[10] ), 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[10] ), 
    .B0(\ardyFPGA_inst.data_in[10] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n16592 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n16595 ));
  ardyFPGA_inst_risc_v_inst_SLICE_238 \ardyFPGA_inst.risc_v_inst.SLICE_238 ( 
    .D1(\ardyFPGA_inst.data_in[9] ), .C1(\ardyFPGA_inst.risc_v_inst.n16598 ), 
    .B1(\ardyFPGA_inst.data_in[7] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[9] ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.data_in[9] ), .F0(\ardyFPGA_inst.risc_v_inst.n16598 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n16601 ));
  ardyFPGA_inst_risc_v_inst_SLICE_240 \ardyFPGA_inst.risc_v_inst.SLICE_240 ( 
    .D1(\ardyFPGA_inst.data_in[8] ), .C1(\ardyFPGA_inst.risc_v_inst.n16604 ), 
    .B1(\ardyFPGA_inst.data_in[7] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[8] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.data_in[8] ), .F0(\ardyFPGA_inst.risc_v_inst.n16604 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n16607 ));
  ardyFPGA_inst_risc_v_inst_SLICE_242 \ardyFPGA_inst.risc_v_inst.SLICE_242 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[20] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[19] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n3 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n3_adj_1482 ));
  ardyFPGA_inst_risc_v_inst_SLICE_243 \ardyFPGA_inst.risc_v_inst.SLICE_243 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1477 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[19] ), 
    .B0(\ardyFPGA_inst.data_in[19] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1477 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[19] ));
  ardyFPGA_inst_risc_v_inst_SLICE_245 \ardyFPGA_inst.risc_v_inst.SLICE_245 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1482 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1481 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.data_in[20] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[20] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1481 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[20] ));
  ardyFPGA_inst_risc_v_inst_SLICE_246 \ardyFPGA_inst.risc_v_inst.SLICE_246 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[24] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[23] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n3_adj_1522 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n3_adj_1526 ));
  ardyFPGA_inst_risc_v_inst_SLICE_247 \ardyFPGA_inst.risc_v_inst.SLICE_247 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1522 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1515 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[23] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.data_in[23] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1515 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[23] ));
  ardyFPGA_inst_risc_v_inst_SLICE_249 \ardyFPGA_inst.risc_v_inst.SLICE_249 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1526 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1525 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[24] ), 
    .B0(\ardyFPGA_inst.data_in[24] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1525 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[24] ));
  ardyFPGA_inst_risc_v_inst_SLICE_250 \ardyFPGA_inst.risc_v_inst.SLICE_250 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[26] ), 
    .C1(\ardyFPGA_inst.instruction_latch[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[25] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n3_adj_1531 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n3_adj_1535 ));
  ardyFPGA_inst_risc_v_inst_SLICE_251 \ardyFPGA_inst.risc_v_inst.SLICE_251 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1531 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1530 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[25] ), 
    .B0(\ardyFPGA_inst.data_in[25] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1530 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[25] ));
  ardyFPGA_inst_risc_v_inst_SLICE_253 \ardyFPGA_inst.risc_v_inst.SLICE_253 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1534 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n3_adj_1535 ), 
    .D0(\ardyFPGA_inst.data_in[26] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[26] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1534 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[26] ));
  ardyFPGA_inst_risc_v_inst_SLICE_254 \ardyFPGA_inst.risc_v_inst.SLICE_254 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[28] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[27] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n3_adj_1539 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n3_adj_1543 ));
  ardyFPGA_inst_risc_v_inst_SLICE_255 \ardyFPGA_inst.risc_v_inst.SLICE_255 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1539 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1538 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[27] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.data_in[27] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1538 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[27] ));
  ardyFPGA_inst_risc_v_inst_SLICE_257 \ardyFPGA_inst.risc_v_inst.SLICE_257 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1543 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1542 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.data_in[28] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[28] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1542 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[28] ));
  ardyFPGA_inst_risc_v_inst_SLICE_258 \ardyFPGA_inst.risc_v_inst.SLICE_258 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[30] ), 
    .C1(\ardyFPGA_inst.instruction_latch[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[29] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n3_adj_1550 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n3_adj_1554 ));
  ardyFPGA_inst_risc_v_inst_SLICE_259 \ardyFPGA_inst.risc_v_inst.SLICE_259 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1550 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1549 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[29] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.data_in[29] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1549 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[29] ));
  ardyFPGA_inst_risc_v_inst_SLICE_261 \ardyFPGA_inst.risc_v_inst.SLICE_261 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[30] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n3_adj_1554 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n2_adj_1553 ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[30] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n73_adj_1551 ));
  ardyFPGA_inst_risc_v_inst_SLICE_262 \ardyFPGA_inst.risc_v_inst.SLICE_262 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[16] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[31] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n3_adj_1558 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n3_adj_1565 ));
  ardyFPGA_inst_risc_v_inst_SLICE_263 \ardyFPGA_inst.risc_v_inst.SLICE_263 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[31] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n3_adj_1558 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n2_adj_1557 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[31] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n73_adj_1555 ));
  ardyFPGA_inst_risc_v_inst_SLICE_264 \ardyFPGA_inst.risc_v_inst.SLICE_264 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n76_adj_1560 ), 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n14506 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n76_adj_1560 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n77_adj_1559 ));
  ardyFPGA_inst_risc_v_inst_SLICE_265 \ardyFPGA_inst.risc_v_inst.SLICE_265 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17985 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17985 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n14506 ));
  ardyFPGA_inst_risc_v_inst_SLICE_267 \ardyFPGA_inst.risc_v_inst.SLICE_267 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1565 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1564 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[16] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.data_in[16] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1564 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[16] ));
  ardyFPGA_inst_risc_v_inst_SLICE_268 \ardyFPGA_inst.risc_v_inst.SLICE_268 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n13991 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13991 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n110 ));
  ardyFPGA_inst_risc_v_inst_SLICE_270 \ardyFPGA_inst.risc_v_inst.SLICE_270 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[18] ), 
    .C1(\ardyFPGA_inst.instruction_latch[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[17] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n3_adj_1569 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n3_adj_1573 ));
  ardyFPGA_inst_risc_v_inst_SLICE_271 \ardyFPGA_inst.risc_v_inst.SLICE_271 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1569 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1568 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .D0(\ardyFPGA_inst.data_in[17] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[17] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1568 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[17] ));
  ardyFPGA_inst_risc_v_inst_SLICE_273 \ardyFPGA_inst.risc_v_inst.SLICE_273 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3_adj_1573 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2_adj_1572 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[18] ), 
    .B0(\ardyFPGA_inst.data_in[18] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2_adj_1572 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[18] ));
  ardyFPGA_inst_risc_v_inst_SLICE_274 \ardyFPGA_inst.risc_v_inst.SLICE_274 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n492[8] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n531[8] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10627 ));
  ardyFPGA_inst_risc_v_inst_SLICE_275 \ardyFPGA_inst.risc_v_inst.SLICE_275 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RIP[8] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n509[8] ), .A1(n605), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[8] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17974 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[8] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[8] ));
  ardyFPGA_inst_risc_v_inst_SLICE_276 \ardyFPGA_inst.risc_v_inst.SLICE_276 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n492[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n531[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10617 ));
  ardyFPGA_inst_risc_v_inst_SLICE_277 \ardyFPGA_inst.risc_v_inst.SLICE_277 ( 
    .D1(n605), .C1(\ardyFPGA_inst.risc_v_inst.n509[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RIP[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[13] ));
  ardyFPGA_inst_risc_v_inst_SLICE_278 \ardyFPGA_inst.risc_v_inst.SLICE_278 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n531[11] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n492[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10621 ));
  ardyFPGA_inst_risc_v_inst_SLICE_279 \ardyFPGA_inst.risc_v_inst.SLICE_279 ( 
    .D1(n605), .C1(\ardyFPGA_inst.risc_v_inst.n509[11] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RIP[11] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[11] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[11] ));
  ardyFPGA_inst_risc_v_inst_SLICE_280 \ardyFPGA_inst.risc_v_inst.SLICE_280 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n531[15] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n492[15] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10613 ));
  ardyFPGA_inst_risc_v_inst_SLICE_281 \ardyFPGA_inst.risc_v_inst.SLICE_281 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RIP[15] ), .C1(n605), 
    .B1(\ardyFPGA_inst.risc_v_inst.n509[15] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[15] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[15] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[15] ));
  ardyFPGA_inst_risc_v_inst_SLICE_282 \ardyFPGA_inst.risc_v_inst.SLICE_282 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n492[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n531[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10615 ));
  ardyFPGA_inst_risc_v_inst_SLICE_283 \ardyFPGA_inst.risc_v_inst.SLICE_283 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n509[14] ), .C1(n605), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RIP[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[14] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[14] ));
  ardyFPGA_inst_risc_v_inst_SLICE_284 \ardyFPGA_inst.risc_v_inst.SLICE_284 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n492[10] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n531[10] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10623 ));
  ardyFPGA_inst_risc_v_inst_SLICE_285 \ardyFPGA_inst.risc_v_inst.SLICE_285 ( 
    .D1(n605), .C1(\ardyFPGA_inst.risc_v_inst.n509[10] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RIP[10] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17961 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[10] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[10] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[10] ));
  ardyFPGA_inst_risc_v_inst_SLICE_286 \ardyFPGA_inst.risc_v_inst.SLICE_286 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n2 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n16610 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n4 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[15] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n16610 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[15] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_289 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_289 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1305 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1447 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[19] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1303 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1304 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1305 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[19] ));
  ardyFPGA_inst_risc_v_inst_SLICE_290 \ardyFPGA_inst.risc_v_inst.SLICE_290 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n531[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n492[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10619 ));
  ardyFPGA_inst_risc_v_inst_SLICE_291 \ardyFPGA_inst.risc_v_inst.SLICE_291 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n509[12] ), .B1(n605), 
    .A1(\ardyFPGA_inst.risc_v_inst.RIP[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[12] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[12] ));
  ardyFPGA_inst_risc_v_inst_SLICE_292 \ardyFPGA_inst.risc_v_inst.SLICE_292 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n492[9] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n531[9] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10625 ));
  ardyFPGA_inst_risc_v_inst_SLICE_293 \ardyFPGA_inst.risc_v_inst.SLICE_293 ( 
    .D1(n605), .C1(\ardyFPGA_inst.risc_v_inst.n509[9] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RIP[9] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[9] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17975 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[9] ));
  ardyFPGA_inst_risc_v_inst_SLICE_294 \ardyFPGA_inst.risc_v_inst.SLICE_294 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n492[6] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n531[6] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10631 ));
  ardyFPGA_inst_risc_v_inst_SLICE_295 \ardyFPGA_inst.risc_v_inst.SLICE_295 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RIP[6] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17791 ), .B1(n605), 
    .A1(\ardyFPGA_inst.risc_v_inst.n509[6] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17965 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[6] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[6] ));
  ardyFPGA_inst_risc_v_inst_SLICE_296 \ardyFPGA_inst.risc_v_inst.SLICE_296 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n531[7] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n492[7] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10629 ));
  ardyFPGA_inst_risc_v_inst_SLICE_297 \ardyFPGA_inst.risc_v_inst.SLICE_297 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n509[7] ), .B1(n605), 
    .A1(\ardyFPGA_inst.risc_v_inst.RIP[7] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[7] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17966 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[7] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_299 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_299 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[20] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1308 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1440 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1306 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1307 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1308 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[20] ));
  ardyFPGA_inst_risc_v_inst_SLICE_300 \ardyFPGA_inst.risc_v_inst.SLICE_300 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n492[4] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n531[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10635 ));
  ardyFPGA_inst_risc_v_inst_SLICE_301 \ardyFPGA_inst.risc_v_inst.SLICE_301 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n509[4] ), .C1(n605), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RIP[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[24] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[4] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[4] ));
  ardyFPGA_inst_risc_v_inst_SLICE_302 \ardyFPGA_inst.risc_v_inst.SLICE_302 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n492[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n531[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10633 ));
  ardyFPGA_inst_risc_v_inst_SLICE_303 \ardyFPGA_inst.risc_v_inst.SLICE_303 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RIP[5] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n509[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), .A1(n605), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17962 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[5] ));
  ardyFPGA_inst_risc_v_inst_SLICE_304 \ardyFPGA_inst.risc_v_inst.SLICE_304 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n531[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n492[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10639 ));
  ardyFPGA_inst_risc_v_inst_SLICE_305 \ardyFPGA_inst.risc_v_inst.SLICE_305 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n2046 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n509[2] ), .A1(\pll_locked_buf[3] ), 
    .C0(n657), .A0(\ardyFPGA_inst.risc_v_inst.RIP[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n2046 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[2] ));
  ardyFPGA_inst_risc_v_inst_SLICE_306 \ardyFPGA_inst.risc_v_inst.SLICE_306 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n2678 ), .C1(\ardyFPGA_inst.n17901 ), 
    .B1(\pll_locked_buf[3] ), .A1(\ardyFPGA_inst.n17984 ), 
    .D0(\ardyFPGA_inst.rtc_inst.int_rst_int_n ), 
    .C0(\ardyFPGA_inst.reg_mstatus[3] ), 
    .B0(\ardyFPGA_inst.rtc_inst.int_rst_int_p ), 
    .A0(\ardyFPGA_inst.skip_execution ), .F0(\ardyFPGA_inst.n17901 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17791 ));
  ardyFPGA_inst_risc_v_inst_SLICE_307 \ardyFPGA_inst.risc_v_inst.SLICE_307 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n19 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n20_adj_1609 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n21 ), .A1(\pll_locked_buf[3] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[24] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[20] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n20_adj_1609 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n2678 ));
  ardyFPGA_inst_risc_v_inst_SLICE_308 \ardyFPGA_inst.risc_v_inst.SLICE_308 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n492[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n531[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10637 ));
  ardyFPGA_inst_risc_v_inst_SLICE_309 \ardyFPGA_inst.risc_v_inst.SLICE_309 ( 
    .D1(n605), .C1(\ardyFPGA_inst.risc_v_inst.n509[3] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RIP[3] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17963 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[3] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[3] ));
  ardyFPGA_inst_risc_v_inst_SLICE_310 \ardyFPGA_inst.risc_v_inst.SLICE_310 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n492[1] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n531[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.pgm_addr[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n492[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10641 ));
  ardyFPGA_inst_risc_v_inst_SLICE_311 \ardyFPGA_inst.risc_v_inst.SLICE_311 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RIP[1] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n509[1] ), .A1(n605), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[21] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pgm_addr[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n509[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n531[1] ));
  ardyFPGA_inst_risc_v_inst_SLICE_312 \ardyFPGA_inst.risc_v_inst.SLICE_312 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1486 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[16] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18376 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_313 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_313 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[16] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1297 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1457 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1296 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1295 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1297 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[16] ));
  ardyFPGA_inst_risc_v_inst_SLICE_314 \ardyFPGA_inst.risc_v_inst.SLICE_314 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1487 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[17] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18377 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_315 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_315 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1213 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1214 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[17] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1299 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1298 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1214 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[17] ));
  ardyFPGA_inst_risc_v_inst_SLICE_316 \ardyFPGA_inst.risc_v_inst.SLICE_316 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1488 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[18] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18378 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_317 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_317 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[18] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1302 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1452 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1300 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1301 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1302 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[18] ));
  ardyFPGA_inst_risc_v_inst_SLICE_318 \ardyFPGA_inst.risc_v_inst.SLICE_318 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1483 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[21] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18381 ));
  ardyFPGA_inst_risc_v_inst_SLICE_319 \ardyFPGA_inst.risc_v_inst.SLICE_319 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n8_adj_1604 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n7_adj_1603 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[21] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[21] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n52_adj_1606 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17877 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n7_adj_1603 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[21] ));
  ardyFPGA_inst_risc_v_inst_SLICE_320 \ardyFPGA_inst.risc_v_inst.SLICE_320 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1489 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[22] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18382 ));
  ardyFPGA_inst_risc_v_inst_SLICE_321 \ardyFPGA_inst.risc_v_inst.SLICE_321 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[22] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n7_adj_1601 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n8_adj_1602 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[22] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n52 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17877 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n7_adj_1601 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[22] ));
  ardyFPGA_inst_risc_v_inst_SLICE_322 \ardyFPGA_inst.risc_v_inst.SLICE_322 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1490 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[23] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18383 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_323 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_323 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1427 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1283 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[23] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1282 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1281 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1283 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[23] ));
  ardyFPGA_inst_risc_v_inst_SLICE_324 \ardyFPGA_inst.risc_v_inst.SLICE_324 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1491 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[24] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18384 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_325 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_325 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[24] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1280 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1422 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1279 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1278 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1280 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[24] ));
  ardyFPGA_inst_risc_v_inst_SLICE_326 \ardyFPGA_inst.risc_v_inst.SLICE_326 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1492 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[25] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18385 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_327 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_327 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1416 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1277 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[25] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1275 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1276 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1277 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[25] ));
  ardyFPGA_inst_risc_v_inst_SLICE_328 \ardyFPGA_inst.risc_v_inst.SLICE_328 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1493 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[26] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18386 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_329 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_329 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1274 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1409 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[26] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1272 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1273 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1274 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[26] ));
  ardyFPGA_inst_risc_v_inst_SLICE_330 \ardyFPGA_inst.risc_v_inst.SLICE_330 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1494 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[27] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18387 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_331 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_331 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[27] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1245 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1405 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1243 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1244 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1245 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[27] ));
  ardyFPGA_inst_risc_v_inst_SLICE_332 \ardyFPGA_inst.risc_v_inst.SLICE_332 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1495 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[28] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18388 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_333 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_333 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1401 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1250 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[28] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1249 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1248 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1250 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[28] ));
  ardyFPGA_inst_risc_v_inst_SLICE_334 \ardyFPGA_inst.risc_v_inst.SLICE_334 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[29] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1499 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18389 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_335 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_335 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1396 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1242 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[29] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1240 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1241 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1242 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[29] ));
  ardyFPGA_inst_risc_v_inst_SLICE_336 \ardyFPGA_inst.risc_v_inst.SLICE_336 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n88_adj_1500 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[30] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n117_adj_1552 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n73_adj_1551 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n88_adj_1500 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n18390 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_337 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_337 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[30] ), 
    .B1(\ardyFPGA_inst.data_in[30] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[30] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1271 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1392 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_alu[30] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n2_adj_1553 ));
  ardyFPGA_inst_risc_v_inst_SLICE_338 \ardyFPGA_inst.risc_v_inst.SLICE_338 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n73_adj_1555 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n117_adj_1556 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n88_adj_1503 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_alu[31] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18391 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1503 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_339 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_339 ( 
    .D1(\ardyFPGA_inst.data_in[31] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[31] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1388 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[31] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_alu[31] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n2_adj_1557 ));
  ardyFPGA_inst_risc_v_inst_SLICE_340 \ardyFPGA_inst.risc_v_inst.SLICE_340 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n5008 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n4979 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5059 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n72_adj_1504 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18393 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5059 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_341 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_341 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[0] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n3999 ), .A1(\ardyFPGA_inst.data_in[0] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1383 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1239 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_alu[0] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5008 ));
  ardyFPGA_inst_risc_v_inst_SLICE_342 \ardyFPGA_inst.risc_v_inst.SLICE_342 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n72_adj_1505 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5056 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n4980 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5001 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5056 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n18394 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_343 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_343 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n3999 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[1] ), 
    .B1(\ardyFPGA_inst.data_in[1] ), .A1(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1237 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1379 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_alu[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5001 ));
  ardyFPGA_inst_risc_v_inst_SLICE_344 \ardyFPGA_inst.risc_v_inst.SLICE_344 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n72_adj_1506 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5058 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_alu[2] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18395 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_345 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_345 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1373 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1234 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1233 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1232 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1234 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[2] ));
  ardyFPGA_inst_risc_v_inst_SLICE_346 \ardyFPGA_inst.risc_v_inst.SLICE_346 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n72_adj_1507 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5057 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18396 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_347 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_347 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[3] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1268 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1368 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1267 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1266 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1268 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[3] ));
  ardyFPGA_inst_risc_v_inst_SLICE_348 \ardyFPGA_inst.risc_v_inst.SLICE_348 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[4] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5055 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n72_adj_1508 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18397 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_349 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_349 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1265 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1362 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1264 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1263 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1265 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[4] ));
  ardyFPGA_inst_risc_v_inst_SLICE_350 \ardyFPGA_inst.risc_v_inst.SLICE_350 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n72_adj_1509 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5060 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18398 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_351 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_351 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1357 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1262 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[5] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1260 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1261 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1262 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[5] ));
  ardyFPGA_inst_risc_v_inst_SLICE_352 \ardyFPGA_inst.risc_v_inst.SLICE_352 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n5062 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[6] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n72_adj_1510 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18399 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_353 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_353 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1259 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1349 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[6] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1258 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1257 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1259 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[6] ));
  ardyFPGA_inst_risc_v_inst_SLICE_354 \ardyFPGA_inst.risc_v_inst.SLICE_354 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n72_adj_1511 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5063 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_alu[7] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18400 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_355 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_355 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[7] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1231 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1336 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1230 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1229 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1231 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[7] ));
  ardyFPGA_inst_risc_v_inst_SLICE_356 \ardyFPGA_inst.risc_v_inst.SLICE_356 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n72_adj_1512 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5061 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[8] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18401 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_357 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_357 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[8] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1256 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1328 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1254 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1255 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1256 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[8] ));
  ardyFPGA_inst_risc_v_inst_SLICE_358 \ardyFPGA_inst.risc_v_inst.SLICE_358 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n72_adj_1513 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5064 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[9] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18402 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_359 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_359 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1320 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1253 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[9] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1251 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1252 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1253 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[9] ));
  ardyFPGA_inst_risc_v_inst_SLICE_360 \ardyFPGA_inst.risc_v_inst.SLICE_360 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n72_adj_1514 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5065 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[10] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18403 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_361 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_361 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[10] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1247 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1246 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1284 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1285 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1247 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[10] ));
  ardyFPGA_inst_risc_v_inst_SLICE_362 \ardyFPGA_inst.risc_v_inst.SLICE_362 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n72_adj_1516 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5066 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n80 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18404 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_363 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_363 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[11] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1220 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1219 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1224 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1223 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1220 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[11] ));
  ardyFPGA_inst_risc_v_inst_SLICE_364 \ardyFPGA_inst.risc_v_inst.SLICE_364 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n92_adj_1517 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[12] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n89 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n77_adj_1590 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n74_adj_1589 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5097 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n92_adj_1517 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n18405 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_365 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_365 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1205 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1204 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1208 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1209 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1205 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[12] ));
  ardyFPGA_inst_risc_v_inst_SLICE_366 \ardyFPGA_inst.risc_v_inst.SLICE_366 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n89 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n92_adj_1518 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n77_adj_1593 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n74_adj_1592 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5097 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n92_adj_1518 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n18406 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_367 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_367 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_c ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_c ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_c ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_c ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[13] ));
  ardyFPGA_inst_risc_v_inst_SLICE_368 \ardyFPGA_inst.risc_v_inst.SLICE_368 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n92_adj_1519 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[14] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n89 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n77_adj_1595 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n74_adj_1594 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5097 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n92_adj_1519 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n18407 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_369 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_369 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1342 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1290 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1288 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1289 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1290 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[14] ));
  ardyFPGA_inst_risc_v_inst_SLICE_370 \ardyFPGA_inst.risc_v_inst.SLICE_370 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n92_adj_1520 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n89 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[15] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18408 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_371 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_371 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1313 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1294 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[15] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1292 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1293 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1294 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_alu[15] ));
  ardyFPGA_inst_risc_v_inst_SLICE_372 \ardyFPGA_inst.risc_v_inst.SLICE_372 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n57 ), .B1(n17964), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17953 ), .D0(\ardyFPGA_inst.n17835 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n36 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n2938 ), .A0(n17964), 
    .F0(\ardyFPGA_inst.risc_v_inst.n57 ), .F1(\ardyFPGA_inst.risc_v_inst.n51 ));
  ardyFPGA_inst_risc_v_inst_SLICE_374 \ardyFPGA_inst.risc_v_inst.SLICE_374 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n37 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n13929 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n13939 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17954 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17814 ), .B0(\pll_locked_buf[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13929 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5455 ));
  ardyFPGA_inst_risc_v_inst_SLICE_375 \ardyFPGA_inst.risc_v_inst.SLICE_375 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17955 ), .C1(n17964), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17953 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n13937 ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), .C0(n17976), 
    .B0(\ardyFPGA_inst.data_in[12] ), .A0(\ardyFPGA_inst.n17984 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17953 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n13939 ));
  ardyFPGA_inst_risc_v_inst_SLICE_376 \ardyFPGA_inst.risc_v_inst.SLICE_376 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17952 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17956 ), .A1(n17976), 
    .D0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C0(\ardyFPGA_inst.data_in[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17952 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n37 ));
  ardyFPGA_inst_risc_v_inst_SLICE_377 \ardyFPGA_inst.risc_v_inst.SLICE_377 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A1(\ardyFPGA_inst.data_in[14] ), .D0(\ardyFPGA_inst.genblk1.TMP[14] ), 
    .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[14] ), 
    .A0(\ardyFPGA_inst.ram_select ), .F0(\ardyFPGA_inst.data_in[14] ), 
    .F1(n17976));
  ardyFPGA_inst_risc_v_inst_SLICE_378 \ardyFPGA_inst.risc_v_inst.SLICE_378 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n11729 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92_adj_1582 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n83_adj_1583 ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n11729 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n39 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_379 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_379 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), .A1(n17819), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13907 ));
  ardyFPGA_inst_risc_v_inst_SLICE_380 \ardyFPGA_inst.risc_v_inst.SLICE_380 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n33 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.data_in[21]_2 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[21] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n33 ), .F1(\ardyFPGA_inst.risc_v_inst.n25 ));
  ardyFPGA_inst_risc_v_inst_SLICE_382 \ardyFPGA_inst.risc_v_inst.SLICE_382 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n33_adj_1588 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17969 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.data_in[22]_2 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[22] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n33_adj_1588 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n25_adj_1498 ));
  ardyFPGA_inst_risc_v_inst_SLICE_384 \ardyFPGA_inst.risc_v_inst.SLICE_384 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17814 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4925 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17954 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n13937 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17957 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17956 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13937 ), .F1(n657));
  ardyFPGA_inst_risc_v_inst_SLICE_385 \ardyFPGA_inst.risc_v_inst.SLICE_385 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .C1(\ardyFPGA_inst.data_in[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A1(\ardyFPGA_inst.instruction_latch[5] ), .D0(\ardyFPGA_inst.ram_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP[5] ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[5] ), 
    .A0(\ardyFPGA_inst.rom_select ), .F0(\ardyFPGA_inst.data_in[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17957 ));
  ardyFPGA_inst_risc_v_inst_SLICE_386 \ardyFPGA_inst.risc_v_inst.SLICE_386 ( 
    .D1(\ardyFPGA_inst.n17984 ), .C1(\ardyFPGA_inst.n17979 ), 
    .B1(\ardyFPGA_inst.reg_mstatus[3] ), .A1(\ardyFPGA_inst.skip_execution ), 
    .C0(\ardyFPGA_inst.rtc_inst.int_rst_int_n ), 
    .A0(\ardyFPGA_inst.rtc_inst.int_rst_int_p ), .F0(\ardyFPGA_inst.n17979 ), 
    .F1(\ardyFPGA_inst.n17835 ));
  ardyFPGA_inst_risc_v_inst_SLICE_387 \ardyFPGA_inst.risc_v_inst.SLICE_387 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17831 ), 
    .B1(\ardyFPGA_inst.skip_execution ), .A1(\ardyFPGA_inst.n17835 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[0] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17954 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17831 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n13993 ));
  ardyFPGA_inst_risc_v_inst_SLICE_388 \ardyFPGA_inst.risc_v_inst.SLICE_388 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17950 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17971 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17987 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17967 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17950 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13834 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_389 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_389 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[22] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[22] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17849 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17950 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17817 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17738 ));
  ardyFPGA_inst_risc_v_inst_SLICE_390 \ardyFPGA_inst.risc_v_inst.SLICE_390 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.data_in[2] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[2] ), 
    .C0(\ardyFPGA_inst.ram_select ), .B0(\ardyFPGA_inst.rom_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP[2] ), .F0(\ardyFPGA_inst.data_in[2] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17955 ));
  ardyFPGA_inst_risc_v_inst_SLICE_391 \ardyFPGA_inst.risc_v_inst.SLICE_391 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17811 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n7_adj_1591 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ), 
    .C0(\ardyFPGA_inst.n17835 ), .B0(\pll_locked_buf[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13861 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17811 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n659 ));
  ardyFPGA_inst_risc_v_inst_SLICE_392 \ardyFPGA_inst.risc_v_inst.SLICE_392 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .B1(\ardyFPGA_inst.data_in[6] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .D0(\ardyFPGA_inst.rom_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[6] ), 
    .B0(\ardyFPGA_inst.genblk1.TMP[6] ), .A0(\ardyFPGA_inst.ram_select ), 
    .F0(\ardyFPGA_inst.data_in[6] ), .F1(\ardyFPGA_inst.risc_v_inst.n17956 ));
  ardyFPGA_inst_risc_v_inst_SLICE_393 \ardyFPGA_inst.risc_v_inst.SLICE_393 ( 
    .D1(\ardyFPGA_inst.data_in[5] ), .C1(\ardyFPGA_inst.risc_v_inst.n5300 ), 
    .B1(\ardyFPGA_inst.n17984 ), .A1(\ardyFPGA_inst.instruction_latch[5] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n13993 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17956 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5300 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5289 ));
  ardyFPGA_inst_risc_v_inst_SLICE_394 \ardyFPGA_inst.risc_v_inst.SLICE_394 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[24] ), 
    .B1(\ardyFPGA_inst.data_in[24] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .D0(\ardyFPGA_inst.ram_select ), .C0(\ardyFPGA_inst.genblk1.TMP[24] ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[24] ), 
    .A0(\ardyFPGA_inst.rom_select ), .F0(\ardyFPGA_inst.data_in[24] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[24] ));
  ardyFPGA_inst_risc_v_inst_SLICE_396 \ardyFPGA_inst.risc_v_inst.SLICE_396 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.data_in[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_alu[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17987 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n15204 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_397 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_397 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17967 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17987 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17959 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17967 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17878 ));
  ardyFPGA_inst_risc_v_inst_SLICE_398 \ardyFPGA_inst.risc_v_inst.SLICE_398 ( 
    .D1(n17960), .C1(\ardyFPGA_inst.risc_v_inst.n63 ), .B1(n17964), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1211 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n38 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n35 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n62_c ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n63 ), .F1(n14393));
  SLICE_399 SLICE_399( .D1(n17976), .C1(n5448), .B1(n14393), .A1(n17960), 
    .D0(n62), .C0(n17722), .B0(n17819), .A0(n17964), .F0(n5448), .F1(n555));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_400 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_400 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17817 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4050 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1201 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13894 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_401 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_401 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1201 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n28 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4228 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1201 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1385 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_402 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_402 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2914 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_c ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1200 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_c ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1361 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_404 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_404 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[12] )
    , .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1212 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3165 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[12] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1209 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_405 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_405 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17783 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17792 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17783 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1212 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_406 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_406 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17784 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[4] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[29] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_407 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_407 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17796 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1199 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_408 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_408 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1216 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17817 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4068 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1215 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1216 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13895 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_409 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_409 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1215 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13919 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4214 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1215 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1367 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_410 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_410 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[4] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17971 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17786 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_412 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_412 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14399 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n41_adj_1614 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17786 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17764 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17924 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n41_adj_1614 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1219 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_415 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_415 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2078 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17793 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n22_c ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_416 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_416 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1227 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), .A1(n17819), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4268 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13907 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1227 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1226 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_417 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_417 ( .D1(n17819), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1372 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1227 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2952 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1372 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[19] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_418 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_418 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4218 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4140 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2163 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2193 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4218 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4084 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_419 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_419 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14399 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4078 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17797 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4084 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14399 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3924 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_420 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_420 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3246 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17803 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1311 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_422 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_422 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13942 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5241 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n86 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_423 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_423 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17994 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_424 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_424 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[1] )
    , .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17808 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17972 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8464 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17994 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17808 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n40_c ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_426 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_426 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17972 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17972 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_427 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_427 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3810 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17778 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3802 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3810 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[16] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_428 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_428 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17786 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n41_adj_1615 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4150 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1313 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_429 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_429 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17951 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17755 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[15] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[15] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17951 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n41_adj_1615 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_430 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_430 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17817 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1319 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4102 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1318 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1319 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13897 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_431 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_431 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17796 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2102 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17914 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17796 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1318 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_432 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_432 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3276 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1325 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17780 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1325 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[9] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_434 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_434 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n29 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4116 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2078 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n29 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1326 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_436 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_436 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3313 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1332 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17778 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1332 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[8] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_438 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_438 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17817 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1334 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4132 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17772 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1334 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13889 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_439 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_439 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17804 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[0] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17914 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17804 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17772 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_440 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_440 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14401 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n41_adj_1616 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17786 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17760 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17922 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n41_adj_1616 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1342 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_442 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_442 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1353 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3400 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3082 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3384 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3400 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[6] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_443 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_443 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1353 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1354 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2898 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1353 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n40 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_444 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_444 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17908 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17907 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17907 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2102 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_446 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_446 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17842 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13909 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1215 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13909 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1362 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_448 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_448 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3496 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1365 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3480 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3149 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3496 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[4] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_449 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_449 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1365 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17882 ), .A1(n17819), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3163 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1366 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1365 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[20] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_450 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_450 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3331 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3188 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3337 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3042 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3188 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3528 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_451 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_451 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1372 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3544 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3528 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3520 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3544 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[3] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_452 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_452 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n11748 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17832 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1373 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_453 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_453 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17781 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17804 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2102 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17781 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n11748 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_454 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_454 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1377 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3594 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3570 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3578 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3594 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[2] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_455 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_455 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1377 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17882 ), .A1(n17819), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1311 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3238 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1377 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[18] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_456 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_456 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3376 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3224 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3382 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3222 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3224 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3578 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_458 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_458 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14406 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n41_adj_1618 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3856 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14925 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3848 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14406 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1392 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_459 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_459 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17729 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17902 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17723 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17933 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n41_adj_1618 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n41_adj_1619 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_460 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_460 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n41_adj_1619 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14404 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3924 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3916 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14404 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1405 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_464 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_464 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17785 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17796 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4200 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17785 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1415 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_465 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_465 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4036 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1415 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.RD_SLL_SLLW_SLLI_SLLIW[22] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_466 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_466 ( .D1(n17819), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8478 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2875 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8478 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1431 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_467 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_467 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[23] )
    , .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[23] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1431 ), 
    .B0(n17819), .A0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[23] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1281 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_468 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_468 ( .D1(n17722), 
    .C1(n62), .B1(\ardyFPGA_inst.instruction_latch[12] ), .A1(n17819), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n40_adj_1462 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n60_adj_1463 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17720 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15111 ), .F0(n62), 
    .F1(\ardyFPGA_inst.risc_v_inst.n83_adj_1583 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_469 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_469 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n48_adj_1466 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n58 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17720 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15113 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1470 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n56 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15119 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17720 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n58 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n60_adj_1463 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_470 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_470 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n38_adj_1465 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15035 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17743 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n28_adj_1464 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n40_adj_1462 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_471 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_471 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n30_adj_1625 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15037 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n36 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17743 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17742 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15021 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17747 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17746 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15037 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n38_adj_1465 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_472 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_472 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n24 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15079 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1469 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17728 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17738 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15063 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17731 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17734 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15079 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n48_adj_1466 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_473 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_473 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n44 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15081 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17728 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n8_adj_1627 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1469 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_474 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_474 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17748 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.n32 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17909 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17751 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17745 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17919 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n32 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n34_2 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_476 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_476 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17732 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.n42 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17928 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17735 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17912 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17736 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n42 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n44 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_478 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_478 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17752 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.n12 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17926 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17758 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17774 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17915 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n12 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n30_adj_1625 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_480 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_480 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17741 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.n16 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17917 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17740 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17769 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17918 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n16 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n24 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_482 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_482 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[11] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[11] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17727 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.n22_c ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17921 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n50 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17861 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_483 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_483 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17733 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17902 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17729 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[27] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[27] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17902 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.regs_inst.n22_c ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_484 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_484 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17755 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.n14_c ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17951 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17760 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17759 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17922 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n14_c ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n26_adj_1624 ));
  ardyFPGA_inst_SLICE_486 \ardyFPGA_inst.SLICE_486 ( 
    .D1(\ardyFPGA_inst.data_addr[1] ), .C1(\ardyFPGA_inst.n13945 ), 
    .A1(\ardyFPGA_inst.data_addr[0] ), .D0(\ardyFPGA_inst.n13945 ), 
    .C0(\ardyFPGA_inst.n17835 ), .B0(\pll_locked_buf[3] ), 
    .A0(\ardyFPGA_inst.n17802 ), .F0(\ardyFPGA_inst.n5460 ), 
    .F1(\ardyFPGA_inst.n13946 ));
  ardyFPGA_inst_ram_inst_SLICE_487 \ardyFPGA_inst.ram_inst.SLICE_487 ( 
    .C1(\ardyFPGA_inst.data_addr[0] ), .B1(\ardyFPGA_inst.data_addr[1] ), 
    .A1(\ardyFPGA_inst.n13945 ), .C0(\ardyFPGA_inst.data_addr[1] ), 
    .B0(\ardyFPGA_inst.data_addr[0] ), .F0(\ardyFPGA_inst.n17802 ), 
    .F1(\ardyFPGA_inst.n17739 ));
  ardyFPGA_inst_SLICE_489 \ardyFPGA_inst.SLICE_489 ( 
    .D1(\ardyFPGA_inst.n17810 ), .C1(\ardyFPGA_inst.n14 ), 
    .B1(\ardyFPGA_inst.n13 ), .A1(\ardyFPGA_inst.n15 ), 
    .D0(\ardyFPGA_inst.data_addr[2] ), .C0(\ardyFPGA_inst.n4887 ), 
    .A0(\ardyFPGA_inst.data_addr[3] ), .F0(\ardyFPGA_inst.n14 ), 
    .F1(\ardyFPGA_inst.n13945 ));
  ardyFPGA_inst_SLICE_490 \ardyFPGA_inst.SLICE_490 ( 
    .D1(\ardyFPGA_inst.n4887 ), .C1(\ardyFPGA_inst.n14484 ), 
    .B1(\ardyFPGA_inst.n17810 ), .A1(\pll_locked_buf[3] ), 
    .C0(\ardyFPGA_inst.data_addr[14] ), .A0(\ardyFPGA_inst.data_addr[15] ), 
    .F0(\ardyFPGA_inst.n14484 ), .F1(\ardyFPGA_inst.n1147 ));
  ardyFPGA_inst_SLICE_493 \ardyFPGA_inst.SLICE_493 ( .C1(\ardyFPGA_inst.n8 ), 
    .B1(\ardyFPGA_inst.data_addr[10] ), .A1(\ardyFPGA_inst.data_addr[8] ), 
    .D0(\ardyFPGA_inst.data_addr[9] ), .C0(\ardyFPGA_inst.data_addr[13] ), 
    .B0(\ardyFPGA_inst.data_addr[12] ), .A0(\ardyFPGA_inst.data_addr[11] ), 
    .F0(\ardyFPGA_inst.n8 ), .F1(\ardyFPGA_inst.n4887 ));
  ardyFPGA_inst_SLICE_494 \ardyFPGA_inst.SLICE_494 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), .C1(\ardyFPGA_inst.n17754 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), .A1(\ardyFPGA_inst.n17813 ), 
    .C0(\ardyFPGA_inst.data_addr[15] ), .A0(\ardyFPGA_inst.data_addr[14] ), 
    .F0(\ardyFPGA_inst.n17754 ), .F1(\ardyFPGA_inst.ram_inst.n17744 ));
  ardyFPGA_inst_SLICE_496 \ardyFPGA_inst.SLICE_496 ( 
    .D1(\ardyFPGA_inst.data_addr[15] ), .C1(\ardyFPGA_inst.n11 ), 
    .B1(\ardyFPGA_inst.data_addr[14] ), .A1(\ardyFPGA_inst.n17813 ), 
    .D0(\ardyFPGA_inst.data_addr[1] ), .C0(\ardyFPGA_inst.data_addr[0] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[13] ), .F0(\ardyFPGA_inst.n11 ), 
    .F1(\ardyFPGA_inst.genblk1.mem_b2_N_176 ));
  ardyFPGA_inst_ram_inst_SLICE_497 \ardyFPGA_inst.ram_inst.SLICE_497 ( 
    .D1(\ardyFPGA_inst.data_addr[14] ), .C1(\ardyFPGA_inst.n17813 ), 
    .B1(\ardyFPGA_inst.data_addr[15] ), .A1(\ardyFPGA_inst.n20 ), 
    .D0(\ardyFPGA_inst.n54 ), .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.n17813 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_163 ));
  ardyFPGA_inst_rtc_inst_SLICE_498 \ardyFPGA_inst.rtc_inst.SLICE_498 ( 
    .D1(\ardyFPGA_inst.CNT[11] ), .C1(\ardyFPGA_inst.n10 ), 
    .B1(\pll_locked_buf[3] ), .A1(\ardyFPGA_inst.CNT[13] ), 
    .D0(\ardyFPGA_inst.rtc_inst.CNT[10]_2 ), 
    .C0(\ardyFPGA_inst.rtc_inst.n11875 ), 
    .B0(\ardyFPGA_inst.rtc_inst.CNT[12]_2 ), 
    .A0(\ardyFPGA_inst.rtc_inst.CNT[9]_2 ), .F0(\ardyFPGA_inst.n10 ), 
    .F1(\ardyFPGA_inst.n1150 ));
  ardyFPGA_inst_rtc_inst_SLICE_500 \ardyFPGA_inst.rtc_inst.SLICE_500 ( 
    .D1(\ardyFPGA_inst.rtc_inst.n12 ), .C1(\ardyFPGA_inst.rtc_inst.n11 ), 
    .B1(\ardyFPGA_inst.rtc_inst.CNT[7]_2 ), 
    .A1(\ardyFPGA_inst.rtc_inst.CNT[8]_2 ), 
    .D0(\ardyFPGA_inst.rtc_inst.CNT[1]_2 ), 
    .B0(\ardyFPGA_inst.rtc_inst.CNT[5]_2 ), 
    .A0(\ardyFPGA_inst.rtc_inst.CNT[2]_2 ), .F0(\ardyFPGA_inst.rtc_inst.n11 ), 
    .F1(\ardyFPGA_inst.rtc_inst.n11875 ));
  ardyFPGA_inst_rtc_inst_SLICE_501 \ardyFPGA_inst.rtc_inst.SLICE_501 ( 
    .D0(\ardyFPGA_inst.rtc_inst.CNT[4]_2 ), 
    .C0(\ardyFPGA_inst.rtc_inst.CNT[3]_2 ), 
    .B0(\ardyFPGA_inst.rtc_inst.CNT[0]_2 ), 
    .A0(\ardyFPGA_inst.rtc_inst.CNT[6]_2 ), .F0(\ardyFPGA_inst.rtc_inst.n12 ));
  ardyFPGA_inst_rtc_inst_SLICE_502 \ardyFPGA_inst.rtc_inst.SLICE_502 ( 
    .D1(\ardyFPGA_inst.n17958 ), .C1(\ardyFPGA_inst.reg_mstatus[3] ), 
    .B1(\pll_locked_buf[3] ), .A1(\ardyFPGA_inst.n17984 ), 
    .C0(\ardyFPGA_inst.skip_execution ), 
    .B0(\ardyFPGA_inst.rtc_inst.int_rst_int_p ), 
    .A0(\ardyFPGA_inst.rtc_inst.int_rst_int_n ), .F0(\ardyFPGA_inst.n17958 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17815 ));
  ardyFPGA_inst_risc_v_inst_SLICE_503 \ardyFPGA_inst.risc_v_inst.SLICE_503 ( 
    .D1(\ardyFPGA_inst.reg_mstatus[3] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n13861 ), .B1(\ardyFPGA_inst.n17958 ), 
    .A1(\ardyFPGA_inst.n17984 ), .C0(\ardyFPGA_inst.skip_execution ), 
    .B0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13861 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17814 ));
  ardyFPGA_inst_rtc_inst_SLICE_504 \ardyFPGA_inst.rtc_inst.SLICE_504 ( 
    .D1(\ardyFPGA_inst.rtc_inst.int_rst_int_n ), .C1(\ardyFPGA_inst.n17984 ), 
    .B1(\ardyFPGA_inst.skip_execution ), 
    .A1(\ardyFPGA_inst.rtc_inst.int_rst_int_p ), 
    .D0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), .F0(\ardyFPGA_inst.n17984 ), 
    .F1(\ardyFPGA_inst.n1969 ));
  ardyFPGA_inst_rom_dp_inst_SLICE_506 \ardyFPGA_inst.rom_dp_inst.SLICE_506 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[1] ), 
    .C1(\ardyFPGA_inst.data_in[1] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .D0(\ardyFPGA_inst.rom_select ), .C0(\ardyFPGA_inst.ram_select ), 
    .B0(\ardyFPGA_inst.rom_dp_inst.genblk1.TMP[1]_2 ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[1] ), 
    .F0(\ardyFPGA_inst.data_in[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[1] ));
  ardyFPGA_inst_rom_dp_inst_SLICE_508 \ardyFPGA_inst.rom_dp_inst.SLICE_508 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[0] ), 
    .C1(\ardyFPGA_inst.data_in[0] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .D0(\ardyFPGA_inst.ram_select ), .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.rom_dp_inst.genblk1.TMP[1]_2 ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[0] ), 
    .F0(\ardyFPGA_inst.data_in[0] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[0] ));
  ardyFPGA_inst_risc_v_inst_SLICE_510 \ardyFPGA_inst.risc_v_inst.SLICE_510 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n117 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[19] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73 ), .F1(\ardyFPGA_inst.risc_v_inst.n88 ));
  ardyFPGA_inst_risc_v_inst_SLICE_511 \ardyFPGA_inst.risc_v_inst.SLICE_511 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5097 ));
  ardyFPGA_inst_risc_v_inst_SLICE_513 \ardyFPGA_inst.risc_v_inst.SLICE_513 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17993 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[1] ), 
    .A1(\ardyFPGA_inst.instruction_latch[5] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17993 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5105 ));
  ardyFPGA_inst_risc_v_inst_SLICE_514 \ardyFPGA_inst.risc_v_inst.SLICE_514 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.data_addr[0] ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.data_addr[0] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.data_addr[1] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), .F0(\ardyFPGA_inst.n20 ), 
    .F1(\ardyFPGA_inst.n15_adj_1632 ));
  ardyFPGA_inst_risc_v_inst_SLICE_516 \ardyFPGA_inst.risc_v_inst.SLICE_516 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n117_adj_1480 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1479 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[20] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1479 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1478 ));
  ardyFPGA_inst_risc_v_inst_SLICE_517 \ardyFPGA_inst.risc_v_inst.SLICE_517 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n85 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n88_adj_1478 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[20] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18380 ));
  ardyFPGA_inst_risc_v_inst_SLICE_519 \ardyFPGA_inst.risc_v_inst.SLICE_519 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.data_in[3] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .D0(\ardyFPGA_inst.rom_select ), .C0(\ardyFPGA_inst.genblk1.TMP[3] ), 
    .B0(\ardyFPGA_inst.ram_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[3] ), 
    .F0(\ardyFPGA_inst.data_in[3] ), .F1(\ardyFPGA_inst.risc_v_inst.n17954 ));
  ardyFPGA_inst_risc_v_inst_SLICE_521 \ardyFPGA_inst.risc_v_inst.SLICE_521 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n83 ), 
    .B1(\ardyFPGA_inst.instruction_latch[5] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n83 ), .F1(\ardyFPGA_inst.risc_v_inst.n92 ));
  ardyFPGA_inst_risc_v_inst_SLICE_522 \ardyFPGA_inst.risc_v_inst.SLICE_522 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17883 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17954 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[1] ), .D0(n17976), 
    .C0(n17964), .A0(n17960), .F0(\ardyFPGA_inst.risc_v_inst.n17883 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n7 ));
  SLICE_525 SLICE_525( .DI1(\pll_locked_buf[2].sig_000.FeedThruLUT ), 
    .C1(\pll_locked_buf[2] ), .D0(\pll_locked_buf[3] ), .B0(n657), 
    .CLK(sys_clk), .Q1(\pll_locked_buf[3] ), .F0(n605), 
    .F1(\pll_locked_buf[2].sig_000.FeedThruLUT ));
  ardyFPGA_inst_risc_v_inst_SLICE_526 \ardyFPGA_inst.risc_v_inst.SLICE_526 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4925 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17954 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17974 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n14512 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n14510 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n10_c ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4925 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n45 ));
  ardyFPGA_inst_risc_v_inst_SLICE_527 \ardyFPGA_inst.risc_v_inst.SLICE_527 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[28] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A1(\ardyFPGA_inst.data_in[28] ), .D0(\ardyFPGA_inst.genblk1.TMP[28] ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[28] ), 
    .B0(\ardyFPGA_inst.ram_select ), .A0(\ardyFPGA_inst.rom_select ), 
    .F0(\ardyFPGA_inst.data_in[28] ), .F1(\ardyFPGA_inst.risc_v_inst.n17974 ));
  ardyFPGA_inst_risc_v_inst_SLICE_528 \ardyFPGA_inst.risc_v_inst.SLICE_528 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[22] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17975 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[21] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10_c ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n509[2] ));
  ardyFPGA_inst_risc_v_inst_SLICE_529 \ardyFPGA_inst.risc_v_inst.SLICE_529 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.data_in[4] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .D0(\ardyFPGA_inst.rom_select ), .C0(\ardyFPGA_inst.ram_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP[4] ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[4] ), 
    .F0(\ardyFPGA_inst.data_in[4] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ));
  ardyFPGA_inst_risc_v_inst_SLICE_530 \ardyFPGA_inst.risc_v_inst.SLICE_530 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[27] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[27] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[28] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5213 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17729 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_531 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_531 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1403 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1404 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5213 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[28] )
    , .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1403 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1249 ));
  ardyFPGA_inst_risc_v_inst_SLICE_532 \ardyFPGA_inst.risc_v_inst.SLICE_532 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1484 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n117_adj_1485 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n25 ), .B0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1484 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1483 ));
  ardyFPGA_inst_risc_v_inst_SLICE_533 \ardyFPGA_inst.risc_v_inst.SLICE_533 ( 
    .D1(\ardyFPGA_inst.instruction_latch[5] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[22] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[22] ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[21] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[21] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n117_adj_1485 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n117_adj_1497 ));
  ardyFPGA_inst_risc_v_inst_SLICE_534 \ardyFPGA_inst.risc_v_inst.SLICE_534 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17961 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17963 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17962 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[22] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[20] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17962 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[22] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17965 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n14510 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n19 ));
  ardyFPGA_inst_risc_v_inst_SLICE_535 \ardyFPGA_inst.risc_v_inst.SLICE_535 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[22] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.data_in[22]_2 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[22] ), 
    .C0(\ardyFPGA_inst.rom_select ), .B0(\ardyFPGA_inst.ram_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP[22] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.data_in[22]_2 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[22] ));
  ardyFPGA_inst_risc_v_inst_SLICE_536 \ardyFPGA_inst.risc_v_inst.SLICE_536 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17961 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n14470 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[24] ), 
    .D0(\ardyFPGA_inst.data_in[23] ), .C0(\ardyFPGA_inst.risc_v_inst.n17966 ), 
    .B0(\ardyFPGA_inst.n17984 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[23] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n14470 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n14512 ));
  ardyFPGA_inst_risc_v_inst_SLICE_537 \ardyFPGA_inst.risc_v_inst.SLICE_537 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .B1(\ardyFPGA_inst.data_in[31] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .D0(\ardyFPGA_inst.rom_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[31] ), 
    .B0(\ardyFPGA_inst.ram_select ), .A0(\ardyFPGA_inst.genblk1.TMP[31] ), 
    .F0(\ardyFPGA_inst.data_in[31] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ));
  ardyFPGA_inst_risc_v_inst_SLICE_538 \ardyFPGA_inst.risc_v_inst.SLICE_538 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[14] ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5227 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17759 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_539 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_539 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1344 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1345 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5227 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[14] )
    , .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1344 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1289 ));
  ardyFPGA_inst_risc_v_inst_SLICE_540 \ardyFPGA_inst.risc_v_inst.SLICE_540 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n85 ), .C0(\ardyFPGA_inst.risc_v_inst.n88 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[19] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n18379 ));
  ardyFPGA_inst_risc_v_inst_SLICE_541 \ardyFPGA_inst.risc_v_inst.SLICE_541 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .A1(\ardyFPGA_inst.instruction_latch[5] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.enter_interrupt ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[0] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_del ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n4933 ));
  ardyFPGA_inst_risc_v_inst_SLICE_542 \ardyFPGA_inst.risc_v_inst.SLICE_542 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.PC[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n848[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[12] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[12] ));
  ardyFPGA_inst_risc_v_inst_SLICE_544 \ardyFPGA_inst.risc_v_inst.SLICE_544 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n777[11] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n793[11] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17930 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10620 ));
  ardyFPGA_inst_risc_v_inst_SLICE_546 \ardyFPGA_inst.risc_v_inst.SLICE_546 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.PC[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n848[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[13] ));
  ardyFPGA_inst_risc_v_inst_SLICE_548 \ardyFPGA_inst.risc_v_inst.SLICE_548 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1496 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n117_adj_1497 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n25_adj_1498 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1496 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1489 ));
  ardyFPGA_inst_risc_v_inst_SLICE_550 \ardyFPGA_inst.risc_v_inst.SLICE_550 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n777[12] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n793[12] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17925 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[12] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10618 ));
  ardyFPGA_inst_risc_v_inst_SLICE_552 \ardyFPGA_inst.risc_v_inst.SLICE_552 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n117_adj_1502 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1501 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[23] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1501 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1490 ));
  ardyFPGA_inst_risc_v_inst_SLICE_553 \ardyFPGA_inst.risc_v_inst.SLICE_553 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[23] ), 
    .C1(\ardyFPGA_inst.n54 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[10] ), 
    .A1(\ardyFPGA_inst.instruction_latch[5] ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[23] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[23] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n117_adj_1502 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10605 ));
  ardyFPGA_inst_risc_v_inst_SLICE_554 \ardyFPGA_inst.risc_v_inst.SLICE_554 ( 
    .D1(\ardyFPGA_inst.instruction_latch[5] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4878 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5369 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5355 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n14504 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n84 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17982 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4878 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n18392 ));
  ardyFPGA_inst_risc_v_inst_SLICE_555 \ardyFPGA_inst.risc_v_inst.SLICE_555 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.rdw ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n5369 ), 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5355 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n4878 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.enter_interrupt ), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_del ), 
    .B0(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), .CLK(sys_clk), 
    .Q1(\ardyFPGA_inst.risc_v_inst.regs_inst.rdw_del ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5369 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rdw ));
  ardyFPGA_inst_risc_v_inst_SLICE_556 \ardyFPGA_inst.risc_v_inst.SLICE_556 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[12] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[13] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5228 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17763 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_557 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_557 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[13] )
    , .C0(\ardyFPGA_inst.risc_v_inst.n5228 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_c ));
  ardyFPGA_inst_io_bus_dmux_inst_SLICE_559 
    \ardyFPGA_inst.io_bus_dmux_inst.SLICE_559 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .B1(\ardyFPGA_inst.data_in[23] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[23] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP[23] ), .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.ram_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP_adj_1662[23] ), 
    .F0(\ardyFPGA_inst.data_in[23] ), .F1(\ardyFPGA_inst.risc_v_inst.n17963 ));
  ardyFPGA_inst_risc_v_inst_SLICE_560 \ardyFPGA_inst.risc_v_inst.SLICE_560 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.n848[10] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.pgm_addr[10] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[10] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[10] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[10] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[10] ));
  ardyFPGA_inst_risc_v_inst_SLICE_563 \ardyFPGA_inst.risc_v_inst.SLICE_563 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .B1(\ardyFPGA_inst.data_in[30] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .D0(\ardyFPGA_inst.ram_select ), .C0(\ardyFPGA_inst.genblk1.TMP[30] ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[30] ), 
    .A0(\ardyFPGA_inst.rom_select ), .F0(\ardyFPGA_inst.data_in[30] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17961 ));
  ardyFPGA_inst_risc_v_inst_SLICE_564 \ardyFPGA_inst.risc_v_inst.SLICE_564 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n793[9] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n777[9] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17961 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17906 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10624 ));
  ardyFPGA_inst_risc_v_inst_SLICE_566 \ardyFPGA_inst.risc_v_inst.SLICE_566 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pgm_addr[11] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n848[11] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[11] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[11] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[11] ));
  ardyFPGA_inst_risc_v_inst_SLICE_568 \ardyFPGA_inst.risc_v_inst.SLICE_568 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[26] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[26] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[27] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5214 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17733 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_569 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_569 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1407 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1408 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5214 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[27] )
    , .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1407 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1244 ));
  ardyFPGA_inst_risc_v_inst_SLICE_570 \ardyFPGA_inst.risc_v_inst.SLICE_570 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[25] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[25] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[26] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5215 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17732 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_571 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_571 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1411 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1412 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5215 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[26] )
    , .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1411 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1273 ));
  ardyFPGA_inst_risc_v_inst_SLICE_572 \ardyFPGA_inst.risc_v_inst.SLICE_572 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n14931 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n777[10] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[7] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[20] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17861 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[10] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10622 ));
  ardyFPGA_inst_risc_v_inst_SLICE_573 \ardyFPGA_inst.risc_v_inst.SLICE_573 ( 
    .D0(\ardyFPGA_inst.data_in[7] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[7] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[7] ));
  ardyFPGA_inst_risc_v_inst_SLICE_574 \ardyFPGA_inst.risc_v_inst.SLICE_574 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1523 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n117_adj_1524 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[24] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1523 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1491 ));
  ardyFPGA_inst_risc_v_inst_SLICE_575 \ardyFPGA_inst.risc_v_inst.SLICE_575 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[25] ), 
    .B1(\ardyFPGA_inst.instruction_latch[5] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[24] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[24] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n117_adj_1524 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n117_adj_1528 ));
  ardyFPGA_inst_risc_v_inst_SLICE_578 \ardyFPGA_inst.risc_v_inst.SLICE_578 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pgm_addr[8] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n848[8] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[8] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[8] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[8] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[8] ));
  ardyFPGA_inst_risc_v_inst_SLICE_580 \ardyFPGA_inst.risc_v_inst.SLICE_580 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n793[7] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n777[7] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17974 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17916 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10628 ));
  ardyFPGA_inst_risc_v_inst_SLICE_584 \ardyFPGA_inst.risc_v_inst.SLICE_584 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[10] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[10] ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5230 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17768 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_585 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_585 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1222 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1221 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[11] )
    , .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5230 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1221 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1223 ));
  ardyFPGA_inst_risc_v_inst_SLICE_586 \ardyFPGA_inst.risc_v_inst.SLICE_586 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n848[9] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[9] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[9] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[9] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[9] ));
  ardyFPGA_inst_risc_v_inst_SLICE_588 \ardyFPGA_inst.risc_v_inst.SLICE_588 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1527 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n117_adj_1528 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[25] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1527 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1492 ));
  ardyFPGA_inst_risc_v_inst_SLICE_590 \ardyFPGA_inst.risc_v_inst.SLICE_590 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[9] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[9] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[10] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5231 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17769 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_591 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_591 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1287 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1286 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[10] )
    , .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5231 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1286 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1285 ));
  ardyFPGA_inst_risc_v_inst_SLICE_593 \ardyFPGA_inst.risc_v_inst.SLICE_593 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .C1(\ardyFPGA_inst.data_in[29] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[29] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP[29] ), .C0(\ardyFPGA_inst.ram_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[29] ), 
    .A0(\ardyFPGA_inst.rom_select ), .F0(\ardyFPGA_inst.data_in[29] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17975 ));
  ardyFPGA_inst_risc_v_inst_SLICE_594 \ardyFPGA_inst.risc_v_inst.SLICE_594 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n793[8] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n777[8] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17911 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17975 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[8] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10626 ));
  ardyFPGA_inst_risc_v_inst_SLICE_596 \ardyFPGA_inst.risc_v_inst.SLICE_596 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pgm_addr[6] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n848[6] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[6] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[6] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[6] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[6] ));
  ardyFPGA_inst_io_bus_dmux_inst_SLICE_599 
    \ardyFPGA_inst.io_bus_dmux_inst.SLICE_599 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .C1(\ardyFPGA_inst.data_in[25] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .D0(\ardyFPGA_inst.ram_select ), .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[25] ), 
    .A0(\ardyFPGA_inst.genblk1.TMP[25] ), .F0(\ardyFPGA_inst.data_in[25] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17962 ));
  ardyFPGA_inst_risc_v_inst_SLICE_601 \ardyFPGA_inst.risc_v_inst.SLICE_601 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[26] ), 
    .C1(\ardyFPGA_inst.data_in[26] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP[26] ), .C0(\ardyFPGA_inst.ram_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[26] ), 
    .A0(\ardyFPGA_inst.rom_select ), .F0(\ardyFPGA_inst.data_in[26] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17965 ));
  ardyFPGA_inst_risc_v_inst_SLICE_602 \ardyFPGA_inst.risc_v_inst.SLICE_602 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n793[5] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n777[5] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17910 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17965 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10632 ));
  ardyFPGA_inst_risc_v_inst_SLICE_604 \ardyFPGA_inst.risc_v_inst.SLICE_604 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[20] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[20] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[21] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5220 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17748 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_605 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_605 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1437 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1438 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5220 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17762 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1437 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n52_adj_1606 ));
  ardyFPGA_inst_risc_v_inst_SLICE_606 \ardyFPGA_inst.risc_v_inst.SLICE_606 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n848[7] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[7] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[7] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .A0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[7] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[7] ));
  ardyFPGA_inst_risc_v_inst_SLICE_608 \ardyFPGA_inst.risc_v_inst.SLICE_608 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[18] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[18] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[19] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5222 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17751 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_609 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_609 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1450 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1449 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5222 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[19] )
    , .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1449 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1304 ));
  ardyFPGA_inst_risc_v_inst_SLICE_610 \ardyFPGA_inst.risc_v_inst.SLICE_610 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n117_adj_1533 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1532 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[26] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1532 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1493 ));
  ardyFPGA_inst_risc_v_inst_SLICE_611 \ardyFPGA_inst.risc_v_inst.SLICE_611 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[27] ), 
    .B1(\ardyFPGA_inst.instruction_latch[5] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[27] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[26] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[26] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n117_adj_1533 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n117_adj_1537 ));
  ardyFPGA_inst_risc_v_inst_SLICE_613 \ardyFPGA_inst.risc_v_inst.SLICE_613 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[27] ), 
    .B1(\ardyFPGA_inst.data_in[27] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP[27] ), .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[27] ), 
    .A0(\ardyFPGA_inst.ram_select ), .F0(\ardyFPGA_inst.data_in[27] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17966 ));
  ardyFPGA_inst_risc_v_inst_SLICE_614 \ardyFPGA_inst.risc_v_inst.SLICE_614 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n777[6] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n793[6] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17966 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17923 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[6] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10630 ));
  ardyFPGA_inst_risc_v_inst_SLICE_616 \ardyFPGA_inst.risc_v_inst.SLICE_616 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[0] ), 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[1] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5240 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5241 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_617 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_617 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[1] )
    , .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5240 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3628 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3644 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14925 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[1] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1380 ));
  ardyFPGA_inst_risc_v_inst_SLICE_620 \ardyFPGA_inst.risc_v_inst.SLICE_620 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n848[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[4] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[4] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[4] ));
  ardyFPGA_inst_risc_v_inst_SLICE_624 \ardyFPGA_inst.risc_v_inst.SLICE_624 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n14931 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n777[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10636 ));
  ardyFPGA_inst_risc_v_inst_SLICE_625 \ardyFPGA_inst.risc_v_inst.SLICE_625 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[11] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A1(\ardyFPGA_inst.data_in[11] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[11] ), 
    .C0(\ardyFPGA_inst.ram_select ), .B0(\ardyFPGA_inst.rom_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP[11] ), .F0(\ardyFPGA_inst.data_in[11] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[11] ));
  ardyFPGA_inst_risc_v_inst_SLICE_626 \ardyFPGA_inst.risc_v_inst.SLICE_626 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17842 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[24] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[4] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17842 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n777[3] ));
  ardyFPGA_inst_risc_v_inst_SLICE_628 \ardyFPGA_inst.risc_v_inst.SLICE_628 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1536 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n117_adj_1537 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[27] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1536 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1494 ));
  ardyFPGA_inst_risc_v_inst_SLICE_630 \ardyFPGA_inst.risc_v_inst.SLICE_630 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n848[5] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[5] ));
  ardyFPGA_inst_risc_v_inst_SLICE_634 \ardyFPGA_inst.risc_v_inst.SLICE_634 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n777[4] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n793[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17905 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17962 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[4] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10634 ));
  ardyFPGA_inst_risc_v_inst_SLICE_638 \ardyFPGA_inst.risc_v_inst.SLICE_638 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n848[2] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[2] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[2] ));
  ardyFPGA_inst_risc_v_inst_SLICE_640 \ardyFPGA_inst.risc_v_inst.SLICE_640 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5211 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[30] )
    , .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[30] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5211 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1394 ));
  ardyFPGA_inst_risc_v_inst_SLICE_642 \ardyFPGA_inst.risc_v_inst.SLICE_642 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n14931 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n777[1] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[9] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[22] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17832 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[1] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10640 ));
  ardyFPGA_inst_risc_v_inst_SLICE_643 \ardyFPGA_inst.risc_v_inst.SLICE_643 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .B1(\ardyFPGA_inst.data_in[9] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[9] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[9] ), 
    .C0(\ardyFPGA_inst.ram_select ), .B0(\ardyFPGA_inst.genblk1.TMP[9] ), 
    .A0(\ardyFPGA_inst.rom_select ), .F0(\ardyFPGA_inst.data_in[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[9] ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_645 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_645 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[24] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[24] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17832 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17840 ));
  ardyFPGA_inst_risc_v_inst_SLICE_646 \ardyFPGA_inst.risc_v_inst.SLICE_646 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pgm_addr[3] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n848[3] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[3] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[3] ));
  ardyFPGA_inst_risc_v_inst_SLICE_650 \ardyFPGA_inst.risc_v_inst.SLICE_650 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n14931 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n777[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[10] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10638 ));
  ardyFPGA_inst_risc_v_inst_SLICE_651 \ardyFPGA_inst.risc_v_inst.SLICE_651 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[10] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A1(\ardyFPGA_inst.data_in[10] ), .D0(\ardyFPGA_inst.genblk1.TMP[10] ), 
    .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[10] ), 
    .A0(\ardyFPGA_inst.ram_select ), .F0(\ardyFPGA_inst.data_in[10] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[10] ));
  ardyFPGA_inst_risc_v_inst_SLICE_652 \ardyFPGA_inst.risc_v_inst.SLICE_652 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17826 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17963 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[3] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17826 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n777[2] ));
  ardyFPGA_inst_risc_v_inst_SLICE_655 \ardyFPGA_inst.risc_v_inst.SLICE_655 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[21] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.data_in[21]_2 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .D0(\ardyFPGA_inst.ram_select ), .C0(\ardyFPGA_inst.genblk1.TMP[21] ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[21] ), 
    .A0(\ardyFPGA_inst.rom_select ), 
    .F0(\ardyFPGA_inst.risc_v_inst.data_in[21]_2 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[21] ));
  ardyFPGA_inst_risc_v_inst_SLICE_656 \ardyFPGA_inst.risc_v_inst.SLICE_656 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n117_adj_1541 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1540 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[28] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1540 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1495 ));
  ardyFPGA_inst_risc_v_inst_SLICE_657 \ardyFPGA_inst.risc_v_inst.SLICE_657 ( 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[29] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[29] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[28] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[28] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n117_adj_1541 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n117_adj_1548 ));
  ardyFPGA_inst_risc_v_inst_SLICE_658 \ardyFPGA_inst.risc_v_inst.SLICE_658 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n777[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n14931 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[8] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), .C0(\ardyFPGA_inst.data_in[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A0(\ardyFPGA_inst.n17984 ), .F0(\ardyFPGA_inst.risc_v_inst.n14931 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10642 ));
  ardyFPGA_inst_risc_v_inst_SLICE_659 \ardyFPGA_inst.risc_v_inst.SLICE_659 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .C1(\ardyFPGA_inst.data_in[8] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[8] ), 
    .D0(\ardyFPGA_inst.rom_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[8] ), 
    .B0(\ardyFPGA_inst.ram_select ), .A0(\ardyFPGA_inst.genblk1.TMP[8] ), 
    .F0(\ardyFPGA_inst.data_in[8] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[8] ));
  ardyFPGA_inst_risc_v_inst_SLICE_660 \ardyFPGA_inst.risc_v_inst.SLICE_660 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17833 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[21] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17833 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n777[0] ));
  ardyFPGA_inst_risc_v_inst_SLICE_662 \ardyFPGA_inst.risc_v_inst.SLICE_662 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n51 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n8018 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n45 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .C0(\ardyFPGA_inst.data_in[3] ), .B0(\ardyFPGA_inst.n17984 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n8018 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n54_c ));
  ardyFPGA_inst_risc_v_inst_SLICE_664 \ardyFPGA_inst.risc_v_inst.SLICE_664 ( 
    .D1(n17976), .C1(\ardyFPGA_inst.risc_v_inst.rs1_ltu_rs2 ), .B1(n17960), 
    .A1(\ardyFPGA_inst.n17835 ), .D0(n62), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .A0(n17722), 
    .F0(\ardyFPGA_inst.risc_v_inst.rs1_ltu_rs2 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n36 ));
  ardyFPGA_inst_risc_v_inst_SLICE_666 \ardyFPGA_inst.risc_v_inst.SLICE_666 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rs1_lt_rs2 ), .C1(n17960), 
    .B1(\ardyFPGA_inst.risc_v_inst.n63 ), .A1(n17976), 
    .D0(\ardyFPGA_inst.data_in[12] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), .F0(n17960), 
    .F1(\ardyFPGA_inst.risc_v_inst.n2938 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_667 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_667 ( .D1(n62), .C1(n17722), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[31] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[31] ), .F0(n17722), 
    .F1(\ardyFPGA_inst.risc_v_inst.rs1_lt_rs2 ));
  ardyFPGA_inst_risc_v_inst_SLICE_670 \ardyFPGA_inst.risc_v_inst.SLICE_670 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n10_adj_1544 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n14000 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_c ), .A1(\ardyFPGA_inst.skip_execution ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17931 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n7 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n14000 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n22 ));
  ardyFPGA_inst_risc_v_inst_SLICE_671 \ardyFPGA_inst.risc_v_inst.SLICE_671 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17954 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17956 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17957 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17957 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17954 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10_adj_1544 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n7_adj_1591 ));
  ardyFPGA_inst_risc_v_inst_SLICE_672 \ardyFPGA_inst.risc_v_inst.SLICE_672 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[1] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n66 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17956 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[0] ), .D0(n17976), 
    .C0(\ardyFPGA_inst.n17984 ), .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.data_in[13] ), .F0(\ardyFPGA_inst.risc_v_inst.n66 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n9_c ));
  ardyFPGA_inst_risc_v_inst_SLICE_675 \ardyFPGA_inst.risc_v_inst.SLICE_675 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_308 ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n54_c ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17931 ), .B1(\ardyFPGA_inst.n17835 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n13861 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .C0(\ardyFPGA_inst.data_in[6] ), .B0(\ardyFPGA_inst.n17984 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17957 ), .LSR(\ardyFPGA_inst.n17978 ), 
    .CLK(sys_clk), .Q1(\ardyFPGA_inst.skip_execution ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17931 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_308 ));
  ardyFPGA_inst_risc_v_inst_SLICE_676 \ardyFPGA_inst.risc_v_inst.SLICE_676 ( 
    .C0(\ardyFPGA_inst.n54 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10589 ));
  ardyFPGA_inst_risc_v_inst_SLICE_677 \ardyFPGA_inst.risc_v_inst.SLICE_677 ( 
    .D1(\ardyFPGA_inst.n54 ), .C1(\ardyFPGA_inst.risc_v_inst.n17914 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[0] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5355 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17982 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), .F0(\ardyFPGA_inst.n54 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10610 ));
  ardyFPGA_inst_risc_v_inst_SLICE_678 \ardyFPGA_inst.risc_v_inst.SLICE_678 ( 
    .DI1(\ardyFPGA_inst.risc_v_inst.n34[0] ), 
    .D1(\ardyFPGA_inst.risc_v_inst.n10_adj_1546 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n474[0] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5472 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[0] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[20] ), .CLK(sys_clk), 
    .Q1(\ardyFPGA_inst.risc_v_inst.pgm_addr[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5472 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n34[0] ));
  ardyFPGA_inst_risc_v_inst_SLICE_679 \ardyFPGA_inst.risc_v_inst.SLICE_679 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4246 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n13929 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17931 ), .D0(n17964), .C0(n555), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17953 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4246 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n698 ));
  ardyFPGA_inst_risc_v_inst_SLICE_680 \ardyFPGA_inst.risc_v_inst.SLICE_680 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.RIP[0] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n10_adj_1546 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[0] ), .A0(n605), 
    .F0(\ardyFPGA_inst.risc_v_inst.n474[0] ));
  ardyFPGA_inst_risc_v_inst_SLICE_681 \ardyFPGA_inst.risc_v_inst.SLICE_681 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17815 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n23 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5455 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n2678 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n23 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10_adj_1546 ));
  ardyFPGA_inst_risc_v_inst_SLICE_683 \ardyFPGA_inst.risc_v_inst.SLICE_683 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .C1(\ardyFPGA_inst.data_in[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.ram_select ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[13] ), 
    .B0(\ardyFPGA_inst.rom_select ), .A0(\ardyFPGA_inst.genblk1.TMP[13] ), 
    .F0(\ardyFPGA_inst.data_in[13] ), .F1(n17964));
  ardyFPGA_inst_risc_v_inst_SLICE_684 \ardyFPGA_inst.risc_v_inst.SLICE_684 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1547 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n117_adj_1548 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[29] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1547 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1499 ));
  ardyFPGA_inst_risc_v_inst_SLICE_689 \ardyFPGA_inst.risc_v_inst.SLICE_689 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[31] ), 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n117_adj_1552 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n117_adj_1556 ));
  ardyFPGA_inst_risc_v_inst_SLICE_690 \ardyFPGA_inst.risc_v_inst.SLICE_690 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[1] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n13932 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13932 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n8 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_691 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_691 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17971 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n13932 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17971 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13934 ));
  ardyFPGA_inst_risc_v_inst_SLICE_692 \ardyFPGA_inst.risc_v_inst.SLICE_692 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13965 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_693 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_693 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13966 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17817 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13965 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13934 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n14490 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17959 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13966 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8464 ));
  ardyFPGA_inst_risc_v_inst_SLICE_696 \ardyFPGA_inst.risc_v_inst.SLICE_696 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17971 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n13984 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17949 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_697 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_697 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17981 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[0] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5355 ));
  ardyFPGA_inst_risc_v_inst_SLICE_703 \ardyFPGA_inst.risc_v_inst.SLICE_703 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[0] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17982 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.enter_interrupt ), 
    .A0(\ardyFPGA_inst.risc_v_inst.skip_execution_del ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17982 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5054 ));
  ardyFPGA_inst_risc_v_inst_SLICE_704 \ardyFPGA_inst.risc_v_inst.SLICE_704 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n91 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n77_adj_1559 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n13933 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n74_adj_1561 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n14472 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n91 ), .F1(\ardyFPGA_inst.risc_v_inst.n84 ));
  ardyFPGA_inst_risc_v_inst_SLICE_705 \ardyFPGA_inst.risc_v_inst.SLICE_705 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .B1(\ardyFPGA_inst.instruction_latch[5] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17959 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n8 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n14492 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13933 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n14472 ));
  ardyFPGA_inst_risc_v_inst_SLICE_706 \ardyFPGA_inst.risc_v_inst.SLICE_706 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17981 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17959 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17020 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17981 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n14504 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_707 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_707 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17988 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[0] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17959 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ));
  ardyFPGA_inst_risc_v_inst_SLICE_710 \ardyFPGA_inst.risc_v_inst.SLICE_710 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1562 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n117_adj_1563 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[16] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1562 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1486 ));
  ardyFPGA_inst_risc_v_inst_SLICE_711 \ardyFPGA_inst.risc_v_inst.SLICE_711 ( 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[17] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[17] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[16] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[16] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n117_adj_1563 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n117_adj_1567 ));
  ardyFPGA_inst_risc_v_inst_SLICE_712 \ardyFPGA_inst.risc_v_inst.SLICE_712 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[1] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .B1(\ardyFPGA_inst.instruction_latch[5] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n13869 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n14492 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13869 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n74_adj_1561 ));
  ardyFPGA_inst_io_bus_dmux_inst_SLICE_715 
    \ardyFPGA_inst.io_bus_dmux_inst.SLICE_715 ( 
    .D1(\ardyFPGA_inst.ram_select ), .C1(\ardyFPGA_inst.rom_select ), 
    .B1(\ardyFPGA_inst.genblk1.TMP[17] ), 
    .A1(\ardyFPGA_inst.genblk1.TMP_adj_1662[17] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[16] ), 
    .C0(\ardyFPGA_inst.ram_select ), .B0(\ardyFPGA_inst.rom_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP[16] ), .F0(\ardyFPGA_inst.data_in[16] ), 
    .F1(\ardyFPGA_inst.data_in[17] ));
  ardyFPGA_inst_risc_v_inst_SLICE_716 \ardyFPGA_inst.risc_v_inst.SLICE_716 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n117_adj_1567 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1566 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[17] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1566 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1487 ));
  ardyFPGA_inst_risc_v_inst_SLICE_720 \ardyFPGA_inst.risc_v_inst.SLICE_720 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n73_adj_1570 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5122 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n117_adj_1571 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[18] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n73_adj_1570 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n88_adj_1488 ));
  ardyFPGA_inst_risc_v_inst_SLICE_721 \ardyFPGA_inst.risc_v_inst.SLICE_721 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[13] ), 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[18] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[18] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n117_adj_1571 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n77_adj_1593 ));
  ardyFPGA_inst_io_bus_dmux_inst_SLICE_723 
    \ardyFPGA_inst.io_bus_dmux_inst.SLICE_723 ( 
    .D1(\ardyFPGA_inst.rom_select ), .C1(\ardyFPGA_inst.ram_select ), 
    .B1(\ardyFPGA_inst.genblk1.TMP_adj_1662[19] ), 
    .A1(\ardyFPGA_inst.genblk1.TMP[19] ), .D0(\ardyFPGA_inst.genblk1.TMP[18] ), 
    .C0(\ardyFPGA_inst.genblk1.TMP_adj_1662[18] ), 
    .B0(\ardyFPGA_inst.ram_select ), .A0(\ardyFPGA_inst.rom_select ), 
    .F0(\ardyFPGA_inst.data_in[18] ), .F1(\ardyFPGA_inst.data_in[19] ));
  ardyFPGA_inst_risc_v_inst_SLICE_726 \ardyFPGA_inst.risc_v_inst.SLICE_726 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n87 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n4933 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1504 ));
  ardyFPGA_inst_risc_v_inst_SLICE_729 \ardyFPGA_inst.risc_v_inst.SLICE_729 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[1] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n3999 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n87_adj_1575 ));
  ardyFPGA_inst_risc_v_inst_SLICE_731 \ardyFPGA_inst.risc_v_inst.SLICE_731 ( 
    .C0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4980 ));
  ardyFPGA_inst_risc_v_inst_SLICE_732 \ardyFPGA_inst.risc_v_inst.SLICE_732 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n87_adj_1575 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4942 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4942 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1505 ));
  ardyFPGA_inst_risc_v_inst_SLICE_735 \ardyFPGA_inst.risc_v_inst.SLICE_735 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n89_adj_1599 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n13981 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n77_adj_1598 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17993 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17982 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13981 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n80 ));
  ardyFPGA_inst_risc_v_inst_SLICE_736 \ardyFPGA_inst.risc_v_inst.SLICE_736 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n4974 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4996 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n3999 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[2] ), 
    .B0(\ardyFPGA_inst.data_in[2] ), .A0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4996 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5058 ));
  ardyFPGA_inst_risc_v_inst_SLICE_737 \ardyFPGA_inst.risc_v_inst.SLICE_737 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[3] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[2] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4974 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n4975 ));
  ardyFPGA_inst_risc_v_inst_SLICE_738 \ardyFPGA_inst.risc_v_inst.SLICE_738 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n87_adj_1576 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4931 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4931 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1506 ));
  ardyFPGA_inst_risc_v_inst_SLICE_739 \ardyFPGA_inst.risc_v_inst.SLICE_739 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[3] ), 
    .C1(\ardyFPGA_inst.instruction_latch[12] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n87_adj_1576 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n87_adj_1577 ));
  ardyFPGA_inst_risc_v_inst_SLICE_742 \ardyFPGA_inst.risc_v_inst.SLICE_742 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n4975 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4997 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n3999 ), .A0(\ardyFPGA_inst.data_in[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4997 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5057 ));
  ardyFPGA_inst_risc_v_inst_SLICE_744 \ardyFPGA_inst.risc_v_inst.SLICE_744 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4940 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n87_adj_1577 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[3] ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4940 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1507 ));
  ardyFPGA_inst_risc_v_inst_SLICE_748 \ardyFPGA_inst.risc_v_inst.SLICE_748 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4993 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n4972 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[4] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n3999 ), .B0(\ardyFPGA_inst.data_in[4] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4993 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5055 ));
  ardyFPGA_inst_risc_v_inst_SLICE_749 \ardyFPGA_inst.risc_v_inst.SLICE_749 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92 ), .C0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4972 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n4976 ));
  ardyFPGA_inst_risc_v_inst_SLICE_750 \ardyFPGA_inst.risc_v_inst.SLICE_750 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4934 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n87_adj_1578 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[4] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4934 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1508 ));
  ardyFPGA_inst_risc_v_inst_SLICE_751 \ardyFPGA_inst.risc_v_inst.SLICE_751 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[5] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_alu[4] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n87_adj_1578 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n87_adj_1579 ));
  ardyFPGA_inst_risc_v_inst_SLICE_754 \ardyFPGA_inst.risc_v_inst.SLICE_754 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4998 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n4976 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[5] ), 
    .B0(\ardyFPGA_inst.data_in[5] ), .A0(\ardyFPGA_inst.risc_v_inst.n3999 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4998 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5060 ));
  ardyFPGA_inst_risc_v_inst_SLICE_756 \ardyFPGA_inst.risc_v_inst.SLICE_756 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4939 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n87_adj_1579 ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4939 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1509 ));
  ardyFPGA_inst_risc_v_inst_SLICE_760 \ardyFPGA_inst.risc_v_inst.SLICE_760 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4994 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n4978 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n3999 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[6] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5105 ), .A0(\ardyFPGA_inst.data_in[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4994 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5062 ));
  ardyFPGA_inst_risc_v_inst_SLICE_761 \ardyFPGA_inst.risc_v_inst.SLICE_761 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[7] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[6] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4978 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n4977 ));
  ardyFPGA_inst_risc_v_inst_SLICE_762 \ardyFPGA_inst.risc_v_inst.SLICE_762 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n87_adj_1580 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4935 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4935 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1510 ));
  ardyFPGA_inst_risc_v_inst_SLICE_763 \ardyFPGA_inst.risc_v_inst.SLICE_763 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C1(\ardyFPGA_inst.instruction_latch[13] ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[7] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[6] ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n87_adj_1580 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n87_adj_1581 ));
  ardyFPGA_inst_risc_v_inst_SLICE_766 \ardyFPGA_inst.risc_v_inst.SLICE_766 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4999 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n4977 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n3999 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[7] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5105 ), .A0(\ardyFPGA_inst.data_in[7] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4999 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5063 ));
  ardyFPGA_inst_risc_v_inst_SLICE_768 \ardyFPGA_inst.risc_v_inst.SLICE_768 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4936 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n87_adj_1581 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[7] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4936 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1511 ));
  ardyFPGA_inst_io_bus_dmux_inst_SLICE_773 
    \ardyFPGA_inst.io_bus_dmux_inst.SLICE_773 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.data_in[15] ), .A1(\ardyFPGA_inst.data_in[7] ), 
    .D0(\ardyFPGA_inst.ram_select ), .C0(\ardyFPGA_inst.rom_select ), 
    .B0(\ardyFPGA_inst.genblk1.TMP_adj_1662[7] ), 
    .A0(\ardyFPGA_inst.genblk1.TMP[7] ), .F0(\ardyFPGA_inst.data_in[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17969 ));
  ardyFPGA_inst_risc_v_inst_SLICE_774 \ardyFPGA_inst.risc_v_inst.SLICE_774 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n4973 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5000 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n16607 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n15219 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5000 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5061 ));
  ardyFPGA_inst_risc_v_inst_SLICE_775 \ardyFPGA_inst.risc_v_inst.SLICE_775 ( 
    .B1(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[9] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[8] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4973 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n4981 ));
  ardyFPGA_inst_risc_v_inst_SLICE_776 \ardyFPGA_inst.risc_v_inst.SLICE_776 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4941 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n87_adj_1584 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[8] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4941 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1512 ));
  ardyFPGA_inst_risc_v_inst_SLICE_777 \ardyFPGA_inst.risc_v_inst.SLICE_777 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[8] ), 
    .C1(\ardyFPGA_inst.instruction_latch[13] ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .A1(\ardyFPGA_inst.data_in[8] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[8] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n87_adj_1584 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n15219 ));
  ardyFPGA_inst_risc_v_inst_SLICE_780 \ardyFPGA_inst.risc_v_inst.SLICE_780 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n4981 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4995 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n15216 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n16601 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4995 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5064 ));
  ardyFPGA_inst_risc_v_inst_SLICE_782 \ardyFPGA_inst.risc_v_inst.SLICE_782 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4932 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n87_adj_1585 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[9] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4932 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1513 ));
  ardyFPGA_inst_risc_v_inst_SLICE_783 \ardyFPGA_inst.risc_v_inst.SLICE_783 ( 
    .D1(\ardyFPGA_inst.data_in[9] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[9] ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_alu[9] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n87_adj_1585 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n15216 ));
  ardyFPGA_inst_risc_v_inst_SLICE_786 \ardyFPGA_inst.risc_v_inst.SLICE_786 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5002 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n4982 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n16595 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n15213 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5002 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5065 ));
  ardyFPGA_inst_risc_v_inst_SLICE_787 \ardyFPGA_inst.risc_v_inst.SLICE_787 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[11] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92 ), .C0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[10] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4982 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n4983 ));
  ardyFPGA_inst_risc_v_inst_SLICE_788 \ardyFPGA_inst.risc_v_inst.SLICE_788 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4937 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n87_adj_1586 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[10] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4937 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1514 ));
  ardyFPGA_inst_risc_v_inst_SLICE_789 \ardyFPGA_inst.risc_v_inst.SLICE_789 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[10] ), 
    .C1(\ardyFPGA_inst.instruction_latch[12] ), 
    .B1(\ardyFPGA_inst.data_in[10] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[10] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n87_adj_1586 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n15213 ));
  ardyFPGA_inst_risc_v_inst_SLICE_792 \ardyFPGA_inst.risc_v_inst.SLICE_792 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5003 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n4983 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5054 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n16589 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n15210 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5003 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5066 ));
  ardyFPGA_inst_risc_v_inst_SLICE_794 \ardyFPGA_inst.risc_v_inst.SLICE_794 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n4938 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17992 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n87_adj_1587 ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[11] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17970 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4938 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n72_adj_1516 ));
  ardyFPGA_inst_risc_v_inst_SLICE_795 \ardyFPGA_inst.risc_v_inst.SLICE_795 ( 
    .D1(\ardyFPGA_inst.data_in[11] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[11] ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_alu[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n87_adj_1587 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n15210 ));
  ardyFPGA_inst_risc_v_inst_SLICE_800 \ardyFPGA_inst.risc_v_inst.SLICE_800 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5004 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n15207 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n16583 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5004 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n74_adj_1589 ));
  ardyFPGA_inst_risc_v_inst_SLICE_802 \ardyFPGA_inst.risc_v_inst.SLICE_802 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.data_in[12] ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_alu[12] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[12] ), 
    .C0(\ardyFPGA_inst.genblk1.TMP[12] ), .B0(\ardyFPGA_inst.rom_select ), 
    .A0(\ardyFPGA_inst.ram_select ), .F0(\ardyFPGA_inst.data_in[12] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n15207 ));
  ardyFPGA_inst_risc_v_inst_SLICE_806 \ardyFPGA_inst.risc_v_inst.SLICE_806 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5005 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n15204 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n16577 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5005 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n74_adj_1592 ));
  ardyFPGA_inst_risc_v_inst_SLICE_811 \ardyFPGA_inst.risc_v_inst.SLICE_811 ( 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[15] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[15] ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n77_adj_1595 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n77_adj_1597 ));
  ardyFPGA_inst_risc_v_inst_SLICE_812 \ardyFPGA_inst.risc_v_inst.SLICE_812 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[14] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n5006 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n16571 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n15201 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5006 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n74_adj_1594 ));
  ardyFPGA_inst_risc_v_inst_SLICE_814 \ardyFPGA_inst.risc_v_inst.SLICE_814 ( 
    .C1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_alu[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.data_in[14] ), .F0(\ardyFPGA_inst.risc_v_inst.n15201 ), 
    .F1(\ardyFPGA_inst.n17977 ));
  ardyFPGA_inst_risc_v_inst_SLICE_816 \ardyFPGA_inst.risc_v_inst.SLICE_816 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n77_adj_1597 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n74_adj_1596 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5097 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5105 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_395[15] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n4986 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n74_adj_1596 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n92_adj_1520 ));
  ardyFPGA_inst_risc_v_inst_SLICE_819 \ardyFPGA_inst.risc_v_inst.SLICE_819 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[0] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[15] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n92 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n4986 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n4979 ));
  ardyFPGA_inst_risc_v_inst_SLICE_821 \ardyFPGA_inst.risc_v_inst.SLICE_821 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17991 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n89_adj_1599 ));
  ardyFPGA_inst_risc_v_inst_SLICE_825 \ardyFPGA_inst.risc_v_inst.SLICE_825 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), .C1(\pll_locked_buf[3] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), .D0(\pll_locked_buf[3] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5289 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5513 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n1983 ));
  ardyFPGA_inst_io_bus_dmux_inst_SLICE_831 
    \ardyFPGA_inst.io_bus_dmux_inst.SLICE_831 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[15] ), 
    .C1(\ardyFPGA_inst.data_in[15] ), .B1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .A1(\ardyFPGA_inst.n17984 ), .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[15] ), 
    .C0(\ardyFPGA_inst.rom_select ), .B0(\ardyFPGA_inst.genblk1.TMP[15] ), 
    .A0(\ardyFPGA_inst.ram_select ), .F0(\ardyFPGA_inst.data_in[15] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n793[14] ));
  ardyFPGA_inst_risc_v_inst_SLICE_832 \ardyFPGA_inst.risc_v_inst.SLICE_832 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n659 ), .C1(\ardyFPGA_inst.data_in[29] ), 
    .B1(\ardyFPGA_inst.n17984 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[29] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[29] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[21] ), 
    .B0(\ardyFPGA_inst.data_in[29] ), .A0(\ardyFPGA_inst.n17984 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n14452 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n793[8] ));
  ardyFPGA_inst_risc_v_inst_SLICE_833 \ardyFPGA_inst.risc_v_inst.SLICE_833 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n13870 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17965 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17966 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17974 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n14452 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17931 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13993 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13870 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n21 ));
  ardyFPGA_inst_risc_v_inst_SLICE_834 \ardyFPGA_inst.risc_v_inst.SLICE_834 ( 
    .D1(\ardyFPGA_inst.data_in[12] ), .C1(\ardyFPGA_inst.n17984 ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n659 ), .D0(\ardyFPGA_inst.n17984 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.data_in[14] ), .A0(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n793[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n793[11] ));
  ardyFPGA_inst_risc_v_inst_SLICE_835 \ardyFPGA_inst.risc_v_inst.SLICE_835 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n777[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n793[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17922 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[13] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10616 ));
  ardyFPGA_inst_ram_inst_SLICE_837 \ardyFPGA_inst.ram_inst.SLICE_837 ( 
    .C1(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .B1(\ardyFPGA_inst.n17939 ), .A1(\ardyFPGA_inst.n17940 ), 
    .D0(\ardyFPGA_inst.n17802 ), .C0(\ardyFPGA_inst.n14006 ), 
    .B0(\ardyFPGA_inst.n17977 ), .A0(\ardyFPGA_inst.ram_inst.n17749 ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .F1(\ardyFPGA_inst.ram_inst.n1894 ));
  ardyFPGA_inst_ram_inst_SLICE_839 \ardyFPGA_inst.ram_inst.SLICE_839 ( 
    .D1(\ardyFPGA_inst.n15_adj_1632 ), .C1(\ardyFPGA_inst.ram_inst.n17749 ), 
    .B1(\ardyFPGA_inst.n17983 ), .A1(\ardyFPGA_inst.data_addr[1] ), 
    .D0(\ardyFPGA_inst.n54 ), .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.data_addr[15] ), .A0(\ardyFPGA_inst.data_addr[14] ), 
    .F0(\ardyFPGA_inst.ram_inst.n17749 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_201 ));
  ardyFPGA_inst_risc_v_inst_SLICE_840 \ardyFPGA_inst.risc_v_inst.SLICE_840 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17989 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17988 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17988 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n77_adj_1598 ));
  ardyFPGA_inst_risc_v_inst_SLICE_841 \ardyFPGA_inst.risc_v_inst.SLICE_841 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n77_adj_1598 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13981 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n98 ), .F0(\ardyFPGA_inst.risc_v_inst.n89 ));
  ardyFPGA_inst_risc_v_inst_SLICE_842 \ardyFPGA_inst.risc_v_inst.SLICE_842 ( 
    .D1(\ardyFPGA_inst.data_addr[14] ), .C1(\ardyFPGA_inst.n17983 ), 
    .B1(\ardyFPGA_inst.n17813 ), .A1(\ardyFPGA_inst.data_addr[15] ), 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), .F0(\ardyFPGA_inst.n17983 ), 
    .F1(\ardyFPGA_inst.n14006 ));
  ardyFPGA_inst_risc_v_inst_SLICE_844 \ardyFPGA_inst.risc_v_inst.SLICE_844 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_alu[0] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n13962 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n87 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_845 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_845 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17741 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17917 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17740 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17918 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n41_adj_1607 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n41 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_847 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_847 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1432 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1433 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5219 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17766 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1432 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n52 ));
  ardyFPGA_inst_risc_v_inst_SLICE_848 \ardyFPGA_inst.risc_v_inst.SLICE_848 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n40 ), .B0(\ardyFPGA_inst.risc_v_inst.n41 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.RD_SLL_SLLW_SLLI_SLLIW[22] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n8_adj_1602 ));
  ardyFPGA_inst_risc_v_inst_SLICE_852 \ardyFPGA_inst.risc_v_inst.SLICE_852 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n40_adj_1608 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.RD_SLL_SLLW_SLLI_SLLIW[21] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n41_adj_1607 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1361 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n40_adj_1608 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n8_adj_1604 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_853 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_853 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4052 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1385 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4044 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4050 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4052 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.RD_SLL_SLLW_SLLI_SLLIW[21] ));
  ardyFPGA_inst_risc_v_inst_SLICE_854 \ardyFPGA_inst.risc_v_inst.SLICE_854 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.PC[14] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n848[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[14] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[14] ));
  ardyFPGA_inst_risc_v_inst_SLICE_856 \ardyFPGA_inst.risc_v_inst.SLICE_856 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt[1] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[20] ), 
    .B1(\ardyFPGA_inst.data_in[20] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt[0] ), 
    .D0(\ardyFPGA_inst.genblk1.TMP_adj_1662[20] ), 
    .C0(\ardyFPGA_inst.rom_select ), .B0(\ardyFPGA_inst.ram_select ), 
    .A0(\ardyFPGA_inst.genblk1.TMP[20] ), .F0(\ardyFPGA_inst.data_in[20] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[20] ));
  ardyFPGA_inst_risc_v_inst_SLICE_858 \ardyFPGA_inst.risc_v_inst.SLICE_858 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17968 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n13984 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17971 ), 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13984 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17877 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_859 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_859 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n13984 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17986 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5423 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17986 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ));
  ardyFPGA_inst_risc_v_inst_SLICE_860 \ardyFPGA_inst.risc_v_inst.SLICE_860 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n848[15] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.PC[15] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.pc_delayed_1[15] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.after_reset ), 
    .B0(\ardyFPGA_inst.risc_v_inst.PC_FOR_AUIPC_AND_REL_JMP[15] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n848[15] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n492[15] ));
  ardyFPGA_inst_risc_v_inst_SLICE_862 \ardyFPGA_inst.risc_v_inst.SLICE_862 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n81_adj_1610 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17990 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n81_adj_1610 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n98 ));
  ardyFPGA_inst_risc_v_inst_SLICE_864 \ardyFPGA_inst.risc_v_inst.SLICE_864 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n698 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17791 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n793[14] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n777[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.skip_execution_N_313[31] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17955 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17951 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n777[14] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10614 ));
  ardyFPGA_inst_risc_v_inst_SLICE_870 \ardyFPGA_inst.risc_v_inst.SLICE_870 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[24] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[24] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[25] ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5216 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17735 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_871 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_871 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1418 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1419 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5216 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[25] )
    , .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1418 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1276 ));
  ardyFPGA_inst_risc_v_inst_SLICE_872 \ardyFPGA_inst.risc_v_inst.SLICE_872 ( 
    .D1(\ardyFPGA_inst.instruction_latch[5] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[4] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17973 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5237 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_873 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_873 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[30] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[30] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[31]_2 )
    , .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17973 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n13906 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1389 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17723 ));
  ardyFPGA_inst_risc_v_inst_SLICE_874 \ardyFPGA_inst.risc_v_inst.SLICE_874 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[23] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[23] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[24] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5217 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17736 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_875 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_875 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1425 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1426 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5217 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[24] )
    , .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1425 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1279 ));
  ardyFPGA_inst_risc_v_inst_SLICE_876 \ardyFPGA_inst.risc_v_inst.SLICE_876 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[7] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[7] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[8] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5233 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17774 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_877 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_877 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1329 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1330 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[8] )
    , .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5233 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1329 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1255 ));
  ardyFPGA_inst_risc_v_inst_SLICE_878 \ardyFPGA_inst.risc_v_inst.SLICE_878 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[8] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[8] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[9] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5232 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17773 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_879 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_879 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1323 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1322 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[9] )
    , .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5232 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1322 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1252 ));
  ardyFPGA_inst_risc_v_inst_SLICE_880 \ardyFPGA_inst.risc_v_inst.SLICE_880 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[6] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[6] ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[7] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5234 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17789 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_881 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_881 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1338 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1337 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[7] )
    , .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5234 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1337 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1230 ));
  ardyFPGA_inst_risc_v_inst_SLICE_882 \ardyFPGA_inst.risc_v_inst.SLICE_882 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[5] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[6] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5235 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17790 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_883 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_883 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1350 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1351 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[6] )
    , .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5235 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1350 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1258 ));
  ardyFPGA_inst_risc_v_inst_SLICE_884 \ardyFPGA_inst.risc_v_inst.SLICE_884 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[22] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[22] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[23] ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5218 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17741 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_885 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_885 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1429 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1430 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5218 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[23] )
    , .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1429 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1282 ));
  ardyFPGA_inst_risc_v_inst_SLICE_886 \ardyFPGA_inst.risc_v_inst.SLICE_886 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[21] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[21] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[22] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5219 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17740 ));
  ardyFPGA_inst_risc_v_inst_SLICE_888 \ardyFPGA_inst.risc_v_inst.SLICE_888 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[5] ), 
    .C0(\ardyFPGA_inst.instruction_latch[5] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5236 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17800 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_889 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_889 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1358 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1359 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[5] )
    , .C0(\ardyFPGA_inst.risc_v_inst.n5236 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1358 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1261 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_891 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_891 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1363 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1364 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[4] )
    , .B0(\ardyFPGA_inst.risc_v_inst.n5237 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1363 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1264 ));
  ardyFPGA_inst_risc_v_inst_SLICE_892 \ardyFPGA_inst.risc_v_inst.SLICE_892 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[19] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[19] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[20] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5221 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17745 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_893 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_893 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1445 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1446 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5221 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[20] )
    , .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1445 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1307 ));
  ardyFPGA_inst_risc_v_inst_SLICE_894 \ardyFPGA_inst.risc_v_inst.SLICE_894 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[17] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[17] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[18] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5223 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17752 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_895 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_895 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1454 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1455 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5223 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[18] )
    , .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1454 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1301 ));
  ardyFPGA_inst_risc_v_inst_SLICE_896 \ardyFPGA_inst.risc_v_inst.SLICE_896 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[2] ), 
    .C1(\ardyFPGA_inst.instruction_latch[12] ), 
    .B1(\ardyFPGA_inst.instruction_latch[5] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[3] ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5238 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n5239 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_897 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_897 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1369 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1370 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5238 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[3] )
    , .B0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1369 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1267 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_899 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_899 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1374 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1375 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[2] )
    , .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n5239 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1374 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1233 ));
  ardyFPGA_inst_risc_v_inst_SLICE_900 \ardyFPGA_inst.risc_v_inst.SLICE_900 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[16] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[16] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[17] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5224 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17758 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_901 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_901 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1420 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1421 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5224 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[17] )
    , .B0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1420 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1299 ));
  ardyFPGA_inst_risc_v_inst_SLICE_902 \ardyFPGA_inst.risc_v_inst.SLICE_902 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[15] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[15] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[16] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5225 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17755 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_903 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_903 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1460 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1461 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5225 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[16] )
    , .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1460 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1296 ));
  ardyFPGA_inst_risc_v_inst_SLICE_904 \ardyFPGA_inst.risc_v_inst.SLICE_904 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[14] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[14] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[15] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5226 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17760 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_905 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_905 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1315 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1316 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5226 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[15] )
    , .A0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1315 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1293 ));
  ardyFPGA_inst_risc_v_inst_SLICE_906 \ardyFPGA_inst.risc_v_inst.SLICE_906 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[11] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[11] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[12] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5229 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17764 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_907 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_907 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1206 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1207 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5229 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[12] )
    , .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1206 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1208 ));
  ardyFPGA_inst_risc_v_inst_SLICE_908 \ardyFPGA_inst.risc_v_inst.SLICE_908 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[28] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[28] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[29] ), 
    .C0(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n5212 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17727 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_909 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_909 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1398 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1399 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n5212 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[29] )
    , .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1398 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1241 ));
  ardyFPGA_inst_risc_v_inst_SLICE_910 \ardyFPGA_inst.risc_v_inst.SLICE_910 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[26] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[28] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n14408 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[27] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[29] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n14408 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n14492 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_912 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_912 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17751 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rs1[18] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17745 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17853 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[18] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[18] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rs1[18] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15039 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_914 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_914 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17905 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17910 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17905 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2179 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_915 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_915 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17910 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17923 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[6] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17910 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2672 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_916 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_916 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2146 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2179 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17904 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17913 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2146 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4200 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_917 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_917 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17913 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17905 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[4] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17913 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2163 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_918 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_918 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4159 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4094 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2333 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2288 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4094 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4034 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_919 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_919 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8357 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_920 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_920 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4159 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4200 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2209 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2248 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4159 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4102 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_922 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_922 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2288 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2248 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17911 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17906 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2248 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4124 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_923 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_923 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17916 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17911 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[9] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[9] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17911 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2802 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_924 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_924 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17916 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17923 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[8] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[8] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17916 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2209 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_925 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_925 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17910 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17923 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[7] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[7] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17923 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2193 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_926 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_926 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17925 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17922 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17925 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2333 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_928 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_928 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17730 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15068 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17731 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17728 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17737 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14988 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17734 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17738 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15068 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15092 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_929 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_929 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15092 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17726 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17725 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17721 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[27] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17822 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[27] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17726 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15113 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_932 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_932 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14974 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17761 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[10] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17769 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17770 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[4] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17838 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14974 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14988 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_933 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_933 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17761 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17730 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[10] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[10] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[10] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17828 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[10] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15099 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_934 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_934 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17723 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n54_adj_1612 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17933 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n18 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n20_adj_1611 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17721 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n54_adj_1612 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n56 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_935 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_935 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17763 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17724 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17932 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[29] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[29] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17724 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n20_adj_1611 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_936 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_936 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17930 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17924 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[11] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17924 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2288 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_937 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_937 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17930 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17924 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17930 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2796 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_939 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_939 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15099 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17721 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17726 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17725 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[29] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[29] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17875 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17721 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15119 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_940 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_940 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[20] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[20] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17834 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[24] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[24] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17840 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17731 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17743 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_942 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_942 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13894 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17759 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_943 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_943 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[31] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[31] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[13] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17864 ), .F1(n17819));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_945 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_945 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17878 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3776 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3776 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_946 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_946 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[13] )
    , .B1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3132 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_c ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[13] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_c ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_947 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_947 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[2] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[2] )
    , .D0(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8464 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17994 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17880 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1232 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_948 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_948 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17756 ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17864 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_951 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_951 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[0] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.n6_adj_1195 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[2] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[3] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[1] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n6_adj_1195 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_952 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_952 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3116 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2914 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2990 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2912 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2914 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3132 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_955 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_955 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1453 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17751 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rs1[18] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1199 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4105 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1453 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1452 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_956 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_956 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7957 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n1836 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7957 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1200 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_957 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_957 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17933 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[31] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[31] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2693 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_958 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_958 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17797 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2078 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2134 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17797 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13830 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_961 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_961 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17890 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[20] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[20] ), 
    .F0(\ardyFPGA_inst.n17890 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[20] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_962 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_962 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4204 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4165 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2193 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2226 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4204 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4050 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_964 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_964 ( .D1(n17819), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17798 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17798 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13904 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_965 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_965 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17926 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17927 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[0] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3040 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_966 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_966 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17784 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1200 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17784 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_c ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_968 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_968 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4204 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4228 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2134 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2163 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4228 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4116 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_970 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_970 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2268 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2308 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17924 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17906 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2268 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4165 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_971 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_971 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4106 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4165 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4110 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_973 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_973 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[20] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[20] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17834 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[20] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[20] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17834 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1202 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_975 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_975 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2226 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2268 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17911 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17916 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2226 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4140 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_976 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_976 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4060 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4124 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3258 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3114 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3116 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4126 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_977 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_977 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3451 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1361 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3116 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3435 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3451 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[5] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_978 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_978 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2904 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2942 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17903 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17912 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2904 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2990 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_979 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_979 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3114 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2990 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2982 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3040 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3114 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2992 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_980 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_980 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1200 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2912 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2868 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2912 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17780 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_982 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_982 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3433 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3258 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3178 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3106 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3258 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3260 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_986 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_986 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2796 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3178 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17922 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17925 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3178 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3337 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_987 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_987 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17922 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17951 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17922 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2356 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_989 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_989 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17743 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1202 ), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), 
    .A0(\ardyFPGA_inst.instruction_latch[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1446 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_992 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_992 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17844 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17833 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17844 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1203 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_995 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_995 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .C1(\ardyFPGA_inst.n17889 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[23] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[23] ), 
    .F0(\ardyFPGA_inst.n17889 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[23] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_996 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_996 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13895 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17871 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17763 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1204 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_997 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_997 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[12] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17871 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[12] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17871 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1210 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_998 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_998 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17871 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[31] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[31] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(n17819), .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n23 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[12] ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_999 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_999 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.n17887 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[31] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[31] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .F0(\ardyFPGA_inst.n17887 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[31] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1001 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1001 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1317 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17750 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1316 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1003 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1003 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17764 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17768 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17924 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17916 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17773 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n8_adj_1627 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n18 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1007 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1007 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[20] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[20] )
    , .B1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17950 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1306 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1008 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1008 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1210 ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1207 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1011 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1011 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n37 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17873 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n6 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17875 ), .D0(\ardyFPGA_inst.n9 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[29] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[29] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17873 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n38 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1012 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1012 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3163 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3149 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3800 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3804 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3163 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3165 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1014 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1014 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3798 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3792 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2666 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3139 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3792 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3149 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1017 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1017 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17951 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17922 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3139 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1018 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1018 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2660 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3072 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17919 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17927 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2660 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3798 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1019 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1019 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3072 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3139 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17926 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17915 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3072 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3222 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1020 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1020 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3287 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2666 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17930 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17925 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2666 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3382 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1022 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1022 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4124 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4177 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2179 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2209 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4177 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4068 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1023 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1023 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4126 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4132 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4062 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4068 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4071 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4135 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1024 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1024 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17842 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[30] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17874 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17720 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[4] ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1025 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1025 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[30] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[30] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17874 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17874 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1228 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1026 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1026 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4177 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4214 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2102 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2146 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4214 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4132 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1030 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1030 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3800 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3798 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2962 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2919 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3800 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3802 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1031 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1031 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17918 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17909 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[21] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[21] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17918 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2962 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1032 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1032 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17792 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3804 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2766 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2888 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3804 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17778 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1035 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1035 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17892 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[24] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[4] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[4] ), 
    .F0(\ardyFPGA_inst.n17892 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[4] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1036 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1036 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1217 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17734 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[23] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rs1[23] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[23] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1217 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1430 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1037 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1037 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17735 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17736 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rs1[23] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17840 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[23] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[23] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rs1[23] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15081 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1038 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1038 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[25] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[25] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17869 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[23] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[23] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rs1[23] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17734 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17728 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1039 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1039 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17738 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15042 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17734 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17737 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17743 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15017 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17742 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17747 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15042 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15059 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1040 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1040 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1218 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17842 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[4] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1218 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1364 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1044 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1044 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[11] )
    , .B1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[11] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3204 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1226 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[11] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1224 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1046 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1046 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1225 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17761 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[11] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17861 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1225 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1222 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1048 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1048 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17826 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17788 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17776 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1049 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1049 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.n17929 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[23] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[3] ), 
    .F0(\ardyFPGA_inst.n17929 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1050 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1050 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4034 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17785 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2952 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3188 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3204 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14401 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1051 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1051 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2944 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2866 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2982 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2942 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2944 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2952 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1053 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1053 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .C1(\ardyFPGA_inst.n17886 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[30] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[30] ), 
    .F0(\ardyFPGA_inst.n17886 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[30] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1055 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1055 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17786 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1339 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[7] )
    , .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4222 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1339 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1229 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1060 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1060 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1235 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1236 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1380 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1381 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1236 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1237 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1061 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1061 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17786 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n22_c ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1235 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1063 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1063 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3042 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2944 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3106 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3040 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3042 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3050 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1065 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1065 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3331 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3337 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2804 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3331 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3339 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1068 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1068 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1238 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n104 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n98 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n39 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13834 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n104 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1239 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1069 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1069 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13942 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[0] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3788 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3796 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14925 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13942 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1238 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1071 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1071 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[29] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[29] )
    , .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1240 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1073 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1073 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[27] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[27] )
    , .B1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1227 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[27] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1243 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1075 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1075 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n17884 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[29] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[29] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .F0(\ardyFPGA_inst.n17884 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[29] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1077 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1077 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[28] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[28] )
    , .A0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1248 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1079 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1079 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[9] )
    , .B0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[9] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1251 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1081 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1081 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[8] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[8] )
    , .B0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1254 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1083 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1083 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[6] )
    , .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1257 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1085 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1085 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[5] )
    , .B0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1260 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1087 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1087 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[10] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[10] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[29] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[29] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17875 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17828 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1089 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1089 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[19] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[19] )
    , .B1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[4] )
    , .C0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[4] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1263 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1303 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1091 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1091 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17786 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[3] )
    , .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13830 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1266 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1092 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1092 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1269 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1270 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17949 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1394 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1395 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1270 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8_adj_1271 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1093 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1093 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[30] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[30] )
    , .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17795 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17794 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[30] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1269 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1095 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1095 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[26] )
    , .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[26] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1311 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[26] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1272 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1097 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1097 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[25] )
    , .B1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[25] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17780 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[25] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1275 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1099 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1099 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[24] )
    , .C1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[24] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17778 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[24] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1278 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1103 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1103 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[10] )
    , .B0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[10] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1284 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1104 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1104 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17828 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13897 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17768 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1246 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1107 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1107 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1309 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[10] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[10] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17828 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[10] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1309 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1287 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1109 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1109 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[14] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[14] )
    , .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1347 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3098 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[14] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1288 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1110 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1110 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1291 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17721 ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[29] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[29] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17875 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1291 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1399 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1113 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1113 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[15] )
    , .B1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[15] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3066 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13904 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[15] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1292 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1115 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1115 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[16] )
    , .C0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[16] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1295 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1117 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1117 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[17] )
    , .B1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[17] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14412 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[17] )
    , .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1298 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1119 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1119 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[18] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[18] )
    , .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1300 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1124 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1124 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3240 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1310 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1311 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17882 ), .A0(n17819), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1310 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[10] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1126 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1126 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2992 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3260 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3224 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3238 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3240 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3276 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1127 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1127 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3230 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3088 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2919 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2888 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3088 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3238 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1131 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1131 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n86 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13835 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n83_adj_1583 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13834 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13835 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n98 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1133 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1133 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .B1(\ardyFPGA_inst.n17885 ), .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[28] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[28] ), 
    .F0(\ardyFPGA_inst.n17885 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[28] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1134 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1134 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8464 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17880 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17994 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17880 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8484 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1136 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1136 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n50 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17725 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15108 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n6_adj_1626 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[28] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17856 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[28] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17725 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1470 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1137 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1137 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[27] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[27] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[28] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[28] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17856 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17822 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1138 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1138 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1312 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17725 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17856 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[28] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[28] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1312 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1404 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1142 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1142 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2802 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3287 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17924 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17906 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3287 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3790 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1143 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1143 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17906 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17911 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[10] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[10] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17906 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2800 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1146 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1146 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17787 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3050 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2866 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4268 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17787 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3066 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1149 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1149 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3050 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3339 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3355 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1150 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1150 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2864 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2904 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17928 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17920 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2864 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2866 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1151 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1151 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3790 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3786 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4268 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2866 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2875 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3480 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1152 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1152 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2868 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n1836 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17933 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17932 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n1836 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4268 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1154 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1154 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.n17921 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17902 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[28] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[28] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17921 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2868 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1157 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1157 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17912 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17928 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[24] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[24] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17912 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2628 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1159 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1159 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.n17928 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17912 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[25] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[25] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17928 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2888 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1161 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1161 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .B1(\ardyFPGA_inst.n17948 ), .A1(\ardyFPGA_inst.n9 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[27] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[27] ), 
    .F0(\ardyFPGA_inst.n17948 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[27] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1162 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1162 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2_c ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17959 ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2_c ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5292 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1167 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1167 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4096 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4102 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4094 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4026 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4096 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4105 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1169 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1169 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17917 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17918 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[22] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[22] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17917 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2942 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1170 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1170 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13891 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17844 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17909 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17919 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2982 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1383 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1171 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1171 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17909 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17919 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[19] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[19] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17919 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2483 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1172 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1172 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1321 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17726 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[27] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17822 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[27] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1321 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1408 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1174 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1174 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13898 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17838 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17769 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17817 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1326 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13898 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1320 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1175 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1175 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17740 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17769 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17852 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17838 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[9] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[9] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17838 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15063 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1177 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1177 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1324 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17765 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[9] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[9] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17838 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1324 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1323 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1178 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1178 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17915 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17951 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[16] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[16] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17915 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3106 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1180 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1180 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17733 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17729 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rs1[26] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17822 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[26] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[26] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.rs1[26] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15108 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1183 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1183 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .A1(\ardyFPGA_inst.instruction_latch[5] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8464 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13963 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17880 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n28_adj_1335 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8065 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1184 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1184 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n17752 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_c ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17867 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1213 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1185 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1185 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[6] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[6] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[17] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[17] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17867 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17839 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1187 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1187 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17943 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[25] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[25] ), 
    .F0(\ardyFPGA_inst.n17943 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[25] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1188 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1188 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.n13962 ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17959 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8484 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2_c ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n13962 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13963 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1191 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1191 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17869 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[25] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[25] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[25] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[25] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17869 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1327 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1193 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1193 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3894 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17776 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3890 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4062 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3892 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3894 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3903 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1194 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1194 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3433 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3427 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2800 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2796 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3433 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3435 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1199 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1199 ( 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1327 ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17728 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1419 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1201 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1201 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.n17946 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[26] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[26] ), 
    .F0(\ardyFPGA_inst.n17946 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[26] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1203 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1203 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4119 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n22_c ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4110 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4116 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4119 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_c ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1204 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1204 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4011 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4222 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4218 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17797 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4222 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4150 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1205 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1205 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3826 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14925 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3818 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4150 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2693 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3826 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n21 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1206 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1206 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4005 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4011 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4140 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4076 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4011 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4014 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1208 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1208 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13889 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17847 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17773 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1328 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1209 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1209 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[8] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17847 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[8] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[8] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[8] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17847 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17770 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1213 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1213 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17770 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1331 ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[8] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17847 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[8] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1331 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1330 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1216 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1216 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17908 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17904 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17908 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2134 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1218 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1218 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1333 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17730 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[26] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rs1[26] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[26] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1333 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1412 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1220 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1220 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2078 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17914 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17907 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2078 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n28 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1221 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1221 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17914 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[0] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17914 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13919 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1222 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1222 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3802 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3794 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3790 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3792 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3794 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3313 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1225 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1225 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3794 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3784 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3788 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1226 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1226 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17733 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1410 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rs1[26] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[26] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rs1[26] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[26] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17730 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1409 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1227 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1227 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17725 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15084 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17721 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17726 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17731 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15059 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17728 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17730 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15084 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15111 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1228 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1228 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2308 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2356 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17930 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17925 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2308 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4076 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1229 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1229 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4078 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4084 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4076 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4074 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4078 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4087 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1237 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1237 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3959 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4106 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2356 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2403 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4106 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4044 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1240 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1240 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17879 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n42 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n13864 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n47 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n28_adj_1335 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n42 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1083 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1242 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1242 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ORI_OR[7] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[7] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17862 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[7] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[7] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ORI_OR[7] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1336 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1245 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1245 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17771 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1340 ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17862 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[7] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[7] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1340 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1338 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1246 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1246 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8065 ), 
    .C1(\ardyFPGA_inst.instruction_latch[12] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8071 ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8071 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n47 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1248 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1248 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1341 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17731 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17840 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[24] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[24] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1341 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1426 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1249 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1249 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17940 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[24] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[24] ), 
    .F0(\ardyFPGA_inst.n17940 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[24] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1251 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1251 ( 
    .D0(\ardyFPGA_inst.instruction_latch[13] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1346 ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17757 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1345 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1253 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1253 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17794 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17795 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[1] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17794 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1347 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1254 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1254 ( 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2898 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3082 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3098 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1255 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1255 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3088 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3246 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2766 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2650 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3246 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2898 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1256 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1256 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3355 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1348 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), .D0(n17819), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8357 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2875 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1348 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[7] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1258 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1258 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2804 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3518 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17916 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17923 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2804 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3427 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1260 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1260 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3230 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3222 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2962 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2660 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3230 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3082 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1263 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1263 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17888 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[21] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[21] ), 
    .F0(\ardyFPGA_inst.n17888 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[21] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1264 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1264 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13910 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17789 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17839 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17785 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13910 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1349 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1267 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1267 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1352 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17775 ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[6] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[6] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17839 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1352 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1351 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1271 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1271 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17921 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17932 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[29] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[29] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17932 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2650 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1273 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1273 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3376 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3382 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2802 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2672 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3376 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3384 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1274 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1274 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17903 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17917 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[23] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[23] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17903 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2919 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1279 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1279 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17919 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17927 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[18] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[18] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17927 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2457 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1280 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1280 ( .D1(n17819), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17818 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n34_c ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n2_adj_1617 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[31] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[31] ), 
    .A0(\ardyFPGA_inst.n9 ), .F0(\ardyFPGA_inst.risc_v_inst.n17818 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n35 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1282 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1282 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[15] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[15] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17872 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[21] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17852 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[21] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17737 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17750 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1283 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1283 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[5] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[21] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[21] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17852 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17825 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1284 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1284 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1356 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17737 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[21] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17852 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[21] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1356 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1438 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1286 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1286 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17920 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17902 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[26] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[26] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17920 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2766 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1290 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1290 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17790 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13911 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17825 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1201 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13911 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1357 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1293 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1293 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[5] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1360 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17825 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1360 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1359 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1294 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1294 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2812 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3518 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17905 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17910 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3518 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3520 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1297 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1297 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17891 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[22] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[22] ), 
    .F0(\ardyFPGA_inst.n17891 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[22] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1298 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1298 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3786 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2676 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2672 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2810 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3786 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3784 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1300 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1300 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2676 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2810 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17905 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17913 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2810 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3570 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1303 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1303 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1442 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17748 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17834 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n30_adj_1367 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4071 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1442 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1440 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1305 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1305 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[15] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17872 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[15] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[15] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[15] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17872 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1317 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1307 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1307 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17899 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[15] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[15] ), 
    .F0(\ardyFPGA_inst.n17899 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[15] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1308 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1308 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ORI_OR[3] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[3] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17826 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ORI_OR[3] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1368 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1311 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1311 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17788 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1371 ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .A1(\ardyFPGA_inst.instruction_latch[13] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[3] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17826 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1371 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1370 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1313 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1313 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17904 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17913 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17904 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2812 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1314 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1314 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n26_adj_1624 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15005 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17750 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1203 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17759 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17760 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17858 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17864 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15005 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n28_adj_1464 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1315 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1315 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[14] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17858 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[14] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17858 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1346 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1317 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1317 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .C1(\ardyFPGA_inst.n17934 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[16] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[16] ), 
    .F0(\ardyFPGA_inst.n17934 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[16] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1319 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1319 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1376 ), 
    .B1(\ardyFPGA_inst.instruction_latch[12] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17832 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1376 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1375 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1320 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1320 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17907 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17908 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17904 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17908 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2676 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2816 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1322 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1322 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17864 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[16] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17845 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[16] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17753 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17756 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1323 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1323 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[19] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[19] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[16] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[16] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17845 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17853 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1324 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1324 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.instruction_latch[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17753 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1378 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[16] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17845 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[16] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1378 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1461 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1327 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1327 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17799 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1382 ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17833 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17799 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1381 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1329 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1329 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17895 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[13] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[13] ), 
    .F0(\ardyFPGA_inst.n17895 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[13] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1331 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1331 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4005 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3814 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14925 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3818 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1332 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1332 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3260 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3620 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3427 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2812 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3620 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3628 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1334 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1334 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14412 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2816 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2992 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17780 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14412 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3644 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1339 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1339 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17771 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17775 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17756 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17825 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[5] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14998 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1341 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1341 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17804 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17779 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17786 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17779 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13891 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1345 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1345 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17897 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[14] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[14] ), 
    .F0(\ardyFPGA_inst.n17897 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[14] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1347 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1347 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3810 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n1985 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17914 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17907 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n1985 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3796 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1348 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1348 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17861 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[11] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[11] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17858 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17757 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17761 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1349 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1349 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17746 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15014 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17747 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17742 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17757 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14998 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17750 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17753 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15014 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15035 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1350 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1350 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[22] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17849 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[22] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[22] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[22] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17849 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1387 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1352 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1352 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[31]_2 )
    , .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17881 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n21 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17805 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n8355 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1354 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1354 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n23 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n26_c ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17877 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n43_adj_1389 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1390 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5012 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n8083 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n26_c ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n6_adj_1388 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1358 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1358 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2632 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3912 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2628 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2701 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3912 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3814 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1361 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1361 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1228 ), 
    .C1(\ardyFPGA_inst.instruction_latch[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17720 ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), .C0(n17722), 
    .B0(\ardyFPGA_inst.instruction_latch[13] ), .A0(n17819), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1390 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1395 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1363 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1363 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17933 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[30] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17933 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17803 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1364 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1364 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17921 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17902 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17932 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17921 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2632 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2602 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1366 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1366 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2632 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2701 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17902 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17920 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2701 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3866 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1369 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1369 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2628 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2568 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17917 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17903 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2568 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3957 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1370 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1370 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4074 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3820 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2403 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2457 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4074 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4005 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1372 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1372 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3912 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3820 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2509 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2568 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3820 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3916 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1375 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1375 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3959 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3957 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2457 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2509 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3959 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3961 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1376 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1376 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17926 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17915 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[17] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[17] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17926 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2403 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1380 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1380 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17909 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17918 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[20] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[20] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17909 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2509 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1383 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1383 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17893 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[12] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[12] ), 
    .F0(\ardyFPGA_inst.n17893 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[12] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1387 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1387 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14401 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2695 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17932 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17933 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2695 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3856 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1390 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1390 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4028 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3844 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3846 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2602 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3844 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3848 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1391 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1391 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4034 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4028 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4026 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3850 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4028 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4036 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1393 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1393 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2703 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2598 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17903 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17912 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2598 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3846 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1395 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1395 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2602 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2703 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17920 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17928 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2703 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3890 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1397 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1397 ( 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2540 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2598 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17918 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17917 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2540 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3892 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1398 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1398 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3846 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3850 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2483 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2540 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3850 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3941 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1400 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1400 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2431 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2378 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17915 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17951 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2378 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4026 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1402 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1402 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2431 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2483 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17927 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17926 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2431 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3896 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1409 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1409 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17947 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[11] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[11] ), 
    .F0(\ardyFPGA_inst.n17947 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[11] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1412 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1412 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1397 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17724 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17875 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3879 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1397 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1396 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1414 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1414 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n48 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n49 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n61 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n53 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n62_c ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1415 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1415 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17837 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17839 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17838 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17836 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[9] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.n9 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[9] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17836 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n49 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1416 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1416 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3866 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3870 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17776 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4044 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3957 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3870 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3879 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1420 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1420 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17727 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1402 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17856 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1216 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3903 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1402 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1401 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1423 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1423 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4060 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3896 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2333 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2378 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4060 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4062 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1425 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1425 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17945 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[10] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[10] ), 
    .F0(\ardyFPGA_inst.n17945 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[10] ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1427 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1427 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17942 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[29] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[9] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[9] ), 
    .F0(\ardyFPGA_inst.n17942 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[9] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1428 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1428 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[7] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17862 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[7] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[9] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17838 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[9] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17765 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17771 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1429 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1429 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[10] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14964 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17765 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17761 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17771 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14951 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17770 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17775 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14964 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14979 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1433 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1433 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3950 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1319 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4096 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3941 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3950 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1410 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1434 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1434 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17774 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17758 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17862 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17845 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[7] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[7] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17862 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15021 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1436 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1436 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n8355 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n5176 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17794 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n8355 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n13906 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1440 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1440 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17777 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17782 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17803 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2650 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17782 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[28] )
    );
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1442 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1442 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n45 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n10_adj_1621 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1620 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n41_adj_1414 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17922 ), .C0(\ardyFPGA_inst.n17897 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .A0(\ardyFPGA_inst.n9 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10_adj_1621 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1211 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1443 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1443 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17789 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17790 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17910 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .C0(\ardyFPGA_inst.n17895 ), 
    .B0(\ardyFPGA_inst.n9 ), .A0(\ardyFPGA_inst.risc_v_inst.n17925 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n9_adj_1620 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10_adj_1628 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1445 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1445 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17792 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n2650 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17803 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17792 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1366 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1446 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1446 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1417 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17869 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17732 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1416 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1447 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1447 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1326 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3970 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4110 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3961 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3970 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1417 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1450 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1450 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17795 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17816 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17900 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17933 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17795 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14_adj_1354 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1453 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1453 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17939 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[28] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[8] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[8] ), 
    .F0(\ardyFPGA_inst.n17939 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[8] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1455 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1455 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1436 ), 
    .C1(\ardyFPGA_inst.instruction_latch[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17746 ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[17] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17867 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[17] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1436 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1421 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1457 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1457 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17898 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[27] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[7] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[7] ), 
    .F0(\ardyFPGA_inst.n17898 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[7] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1458 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1458 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17840 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1423 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17735 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1334 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3992 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1423 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1422 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1461 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1461 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17935 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[18] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[18] ), 
    .F0(\ardyFPGA_inst.n17935 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[18] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1462 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1462 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3983 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4126 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3892 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3896 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3983 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n3992 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1468 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1468 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rs1[23] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1428 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17736 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1339 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4014 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1428 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1427 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1472 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1472 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1435 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17747 ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[18] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[18] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rs1[18] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1435 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1455 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1474 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1474 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.rs1[23] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17820 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17821 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17822 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[27] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[27] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.n9 ), .F0(\ardyFPGA_inst.risc_v_inst.n17820 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n34_c ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1476 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1476 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17868 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17824 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17825 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17826 ), .D0(\ardyFPGA_inst.n9 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[5] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17824 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n48 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1477 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1477 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[3] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[3] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[3] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[3] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.n9 ), .F0(\ardyFPGA_inst.risc_v_inst.n17868 ), 
    .F1(\ardyFPGA_inst.n18416 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1478 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1478 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17806 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n40_c ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17833 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17833 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1382 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1379 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1479 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1479 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17941 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[21] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[1] ), 
    .F0(\ardyFPGA_inst.n17941 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[1] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1480 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1480 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n56_c ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n26 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n60 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n25_adj_1622 ), .D0(\ardyFPGA_inst.n9 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17912 ), .B0(\ardyFPGA_inst.n17940 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n26 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n61 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1482 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1482 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[17] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17867 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[17] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[18] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.rs1[18] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[18] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17747 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17746 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1484 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1484 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17828 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n22_adj_1623 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1443 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17827 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.n17893 ), .A0(\ardyFPGA_inst.risc_v_inst.n17930 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n22_adj_1623 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n53 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1485 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1485 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[19] ), 
    .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[19] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[10] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[10] ), 
    .A0(\ardyFPGA_inst.n9 ), .F0(\ardyFPGA_inst.risc_v_inst.n17827 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17851 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1486 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1486 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17804 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17793 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[1] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[1] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17793 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17767 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1489 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1489 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17936 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[17] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[17] ), 
    .F0(\ardyFPGA_inst.n17936 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[17] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1490 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1490 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17745 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1448 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17853 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n13830 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4087 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1448 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1447 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1495 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1495 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1451 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17742 ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17853 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[19] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[19] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1451 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1450 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1497 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1497 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17944 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[22] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[2] ), 
    .F0(\ardyFPGA_inst.n17944 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[2] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1498 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1498 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[5] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[2] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17788 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[4] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[2] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17832 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[2] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14951 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1501 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1501 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17746 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14996 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17750 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17753 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.RD_XORI_XOR[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14979 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17757 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17756 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n14996 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15017 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1502 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1502 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17842 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n30 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17841 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n59 ), 
    .D0(\ardyFPGA_inst.n17939 ), .C0(\ardyFPGA_inst.risc_v_inst.n17916 ), 
    .B0(\ardyFPGA_inst.n9 ), .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n30 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n60 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1503 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1503 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[4] ), 
    .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[4] ), 
    .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17841 ), .F1(\ardyFPGA_inst.n18409 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1505 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1505 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17938 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[20] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[0] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[0] ), 
    .F0(\ardyFPGA_inst.n17938 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[0] ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1506 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1506 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17833 ), .C1(\ardyFPGA_inst.n17829 ), 
    .B1(\ardyFPGA_inst.n17830 ), .A1(\ardyFPGA_inst.risc_v_inst.n17832 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[2] ), 
    .A0(\ardyFPGA_inst.n9 ), .F0(\ardyFPGA_inst.n17829 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n56_c ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1508 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1508 ( 
    .D1(\ardyFPGA_inst.n17876 ), .C1(\ardyFPGA_inst.risc_v_inst.n17845 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17844 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17843 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[16] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[16] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17843 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n59 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1509 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1509 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[0] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[0] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[0] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[0] ), 
    .A0(\ardyFPGA_inst.n9 ), .F0(\ardyFPGA_inst.n17876 ), 
    .F1(\ardyFPGA_inst.n18413 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1510 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1510 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n44_c ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17849 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n14 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17848 ), .D0(\ardyFPGA_inst.n9 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[22] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[22] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17848 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n45 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1512 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1512 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17853 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17852 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17850 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17851 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[21] ), 
    .B0(\ardyFPGA_inst.n9 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[21] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17850 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n41_adj_1414 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1514 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1514 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17758 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1459 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.rd_31__N_1010 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17845 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17812 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17767 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4135 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n39_adj_1459 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n7_adj_1457 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1516 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1516 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17856 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17855 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17854 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rs1[26] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[28] ), 
    .B0(\ardyFPGA_inst.n9 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[28] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17854 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n44_c ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1517 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1517 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[17] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[17] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[26] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[26] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17855 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17866 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1518 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1518 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17860 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17859 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17862 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17861 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[11] ), 
    .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[11] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17859 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n37 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1520 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1520 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17866 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17867 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17865 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.rs1[18] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[18] ), 
    .B0(\ardyFPGA_inst.n9 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[18] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17865 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n52_adj_1443 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1523 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1523 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[6] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[6] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17839 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.TMP_31__N_1086[19] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17853 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.rd_31__N_1085 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[19] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17742 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17775 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1529 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1529 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17896 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[26] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[6] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[6] ), 
    .F0(\ardyFPGA_inst.n17896 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[6] ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1531 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1531 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17894 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[5] ), 
    .F0(\ardyFPGA_inst.n17894 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[5] ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1533 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1533 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1152 ), 
    .C1(\ardyFPGA_inst.n17937 ), .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[31] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[19] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[19] ), 
    .F0(\ardyFPGA_inst.n17937 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.TMP_31__N_1118[19] ));
  ardyFPGA_inst_ram_inst_SLICE_1535 \ardyFPGA_inst.ram_inst.SLICE_1535 ( 
    .D1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 ), 
    .C1(\ardyFPGA_inst.n17894 ), .B1(\ardyFPGA_inst.n17895 ), 
    .A1(\ardyFPGA_inst.n9 ), .D0(\ardyFPGA_inst.data_addr[1] ), 
    .C0(\ardyFPGA_inst.ram_inst.n17744 ), .A0(\ardyFPGA_inst.data_addr[0] ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_170 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1537 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1537 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.n14430 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.n14456 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.n3_adj_1197 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rdw_del ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[3] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[0] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n14456 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1538 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1538 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17928 ), .C1(\ardyFPGA_inst.n17943 ), 
    .B1(\ardyFPGA_inst.n9 ), .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17909 ), .C0(\ardyFPGA_inst.n17890 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .A0(\ardyFPGA_inst.n9 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n25_adj_1622 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n14 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1539 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1539 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[3] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.n6_adj_1196 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[0] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n6_adj_1196 ), 
    .F1(\ardyFPGA_inst.n9 ));
  ardyFPGA_inst_ram_inst_SLICE_1541 \ardyFPGA_inst.ram_inst.SLICE_1541 ( 
    .D1(\ardyFPGA_inst.n17894 ), .C1(\ardyFPGA_inst.n9 ), 
    .B1(\ardyFPGA_inst.ram_inst.n1884 ), 
    .A1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 ), 
    .C0(\ardyFPGA_inst.n17884 ), 
    .B0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .A0(\ardyFPGA_inst.n17895 ), .F0(\ardyFPGA_inst.ram_inst.n1884 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_210 ));
  ardyFPGA_inst_ram_inst_SLICE_1545 \ardyFPGA_inst.ram_inst.SLICE_1545 ( 
    .D1(\ardyFPGA_inst.n17899 ), .C1(\ardyFPGA_inst.n17898 ), 
    .B1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 ), 
    .C0(\ardyFPGA_inst.n17897 ), .B0(\ardyFPGA_inst.n9 ), 
    .A0(\ardyFPGA_inst.n17896 ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_169 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_168 ));
  ardyFPGA_inst_ram_inst_SLICE_1551 \ardyFPGA_inst.ram_inst.SLICE_1551 ( 
    .D1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 ), 
    .C1(\ardyFPGA_inst.ram_inst.n1880 ), .B1(\ardyFPGA_inst.n17898 ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .C0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .B0(\ardyFPGA_inst.n17887 ), .A0(\ardyFPGA_inst.n17899 ), 
    .F0(\ardyFPGA_inst.ram_inst.n1880 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_206 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1556 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1556 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17951 ), .B1(\ardyFPGA_inst.n17899 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17933 ), .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.n17886 ), .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n6 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n2_adj_1617 ));
  ardyFPGA_inst_ram_inst_SLICE_1559 \ardyFPGA_inst.ram_inst.SLICE_1559 ( 
    .D1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 ), 
    .C1(\ardyFPGA_inst.n17892 ), .B1(\ardyFPGA_inst.ram_inst.n1886 ), 
    .A1(\ardyFPGA_inst.n9 ), .D0(\ardyFPGA_inst.n17885 ), 
    .B0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .A0(\ardyFPGA_inst.n17893 ), .F0(\ardyFPGA_inst.ram_inst.n1886 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_212 ));
  ardyFPGA_inst_ram_inst_SLICE_1561 \ardyFPGA_inst.ram_inst.SLICE_1561 ( 
    .D1(\ardyFPGA_inst.n17888 ), .C1(\ardyFPGA_inst.n17894 ), 
    .B1(\ardyFPGA_inst.ram_inst.n4250 ), .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.ram_inst.n17744 ), 
    .C0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .B0(\ardyFPGA_inst.data_addr[1] ), .A0(\ardyFPGA_inst.data_addr[0] ), 
    .F0(\ardyFPGA_inst.ram_inst.n4250 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_189 ));
  ardyFPGA_inst_ram_inst_SLICE_1563 \ardyFPGA_inst.ram_inst.SLICE_1563 ( 
    .D1(\ardyFPGA_inst.n17891 ), .C1(\ardyFPGA_inst.n9 ), 
    .B1(\ardyFPGA_inst.ram_inst.n4250 ), .A1(\ardyFPGA_inst.n17896 ), 
    .D0(\ardyFPGA_inst.n17889 ), .C0(\ardyFPGA_inst.n17898 ), 
    .B0(\ardyFPGA_inst.n9 ), .A0(\ardyFPGA_inst.ram_inst.n4250 ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_185 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_187 ));
  ardyFPGA_inst_ram_inst_SLICE_1565 \ardyFPGA_inst.ram_inst.SLICE_1565 ( 
    .D1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 ), 
    .C1(\ardyFPGA_inst.n17892 ), .B1(\ardyFPGA_inst.n17893 ), 
    .A1(\ardyFPGA_inst.n9 ), .D0(\ardyFPGA_inst.n17892 ), 
    .C0(\ardyFPGA_inst.ram_inst.n4250 ), .B0(\ardyFPGA_inst.n9 ), 
    .A0(\ardyFPGA_inst.n17890 ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_191 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_171 ));
  ardyFPGA_inst_ram_inst_SLICE_1571 \ardyFPGA_inst.ram_inst.SLICE_1571 ( 
    .D1(\ardyFPGA_inst.ram_inst.n4250 ), .C1(\ardyFPGA_inst.n9 ), 
    .B1(\ardyFPGA_inst.n17938 ), .A1(\ardyFPGA_inst.n17934 ), 
    .D0(\ardyFPGA_inst.n9 ), .C0(\ardyFPGA_inst.n17937 ), 
    .B0(\ardyFPGA_inst.ram_inst.n4250 ), .A0(\ardyFPGA_inst.n17929 ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_193 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_199 ));
  ardyFPGA_inst_ram_inst_SLICE_1575 \ardyFPGA_inst.ram_inst.SLICE_1575 ( 
    .D1(\ardyFPGA_inst.ram_inst.n4250 ), .C1(\ardyFPGA_inst.n9 ), 
    .B1(\ardyFPGA_inst.n17936 ), .A1(\ardyFPGA_inst.n17941 ), 
    .D0(\ardyFPGA_inst.n9 ), .C0(\ardyFPGA_inst.n17935 ), 
    .B0(\ardyFPGA_inst.n17944 ), .A0(\ardyFPGA_inst.ram_inst.n4250 ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_195 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_197 ));
  ardyFPGA_inst_ram_inst_SLICE_1579 \ardyFPGA_inst.ram_inst.SLICE_1579 ( 
    .D1(\ardyFPGA_inst.n17938 ), .C1(\ardyFPGA_inst.n9 ), 
    .B1(\ardyFPGA_inst.ram_inst.n1894 ), 
    .A1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 ), 
    .D0(\ardyFPGA_inst.ram_inst.n17744 ), .B0(\ardyFPGA_inst.data_addr[1] ), 
    .A0(\ardyFPGA_inst.data_addr[0] ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_220 ));
  ardyFPGA_inst_ram_inst_SLICE_1583 \ardyFPGA_inst.ram_inst.SLICE_1583 ( 
    .D1(\ardyFPGA_inst.n9 ), .C1(\ardyFPGA_inst.ram_inst.n1892 ), 
    .B1(\ardyFPGA_inst.n17941 ), 
    .A1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 ), 
    .C0(\ardyFPGA_inst.n17943 ), 
    .B0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .A0(\ardyFPGA_inst.n17942 ), .F0(\ardyFPGA_inst.ram_inst.n1892 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_218 ));
  ardyFPGA_inst_ram_inst_SLICE_1587 \ardyFPGA_inst.ram_inst.SLICE_1587 ( 
    .D1(\ardyFPGA_inst.n17944 ), .C1(\ardyFPGA_inst.n9 ), 
    .B1(\ardyFPGA_inst.ram_inst.n1890 ), 
    .A1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 ), 
    .D0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .C0(\ardyFPGA_inst.n17945 ), .A0(\ardyFPGA_inst.n17946 ), 
    .F0(\ardyFPGA_inst.ram_inst.n1890 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_216 ));
  ardyFPGA_inst_ram_inst_SLICE_1591 \ardyFPGA_inst.ram_inst.SLICE_1591 ( 
    .D1(\ardyFPGA_inst.n17929 ), 
    .C1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 ), 
    .B1(\ardyFPGA_inst.n9 ), .A1(\ardyFPGA_inst.ram_inst.n1888 ), 
    .C0(\ardyFPGA_inst.n17947 ), .B0(\ardyFPGA_inst.n17948 ), 
    .A0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .F0(\ardyFPGA_inst.ram_inst.n1888 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_214 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1592 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1592 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rdw_del ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.n14460 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.n14426 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.n3 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[0] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[3] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n14460 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_31__N_948 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1593 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1593 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[4] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[1] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[4] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[1] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[4] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[4] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n14426 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.regs_inst.n14430 ));
  ardyFPGA_inst_ram_inst_SLICE_1595 \ardyFPGA_inst.ram_inst.SLICE_1595 ( 
    .D1(\ardyFPGA_inst.n9 ), .C1(\ardyFPGA_inst.n17939 ), 
    .B1(\ardyFPGA_inst.n17938 ), 
    .A1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 ), 
    .D0(\ardyFPGA_inst.n17929 ), .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 ), 
    .A0(\ardyFPGA_inst.n17947 ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_172 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_175 ));
  ardyFPGA_inst_ram_inst_SLICE_1596 \ardyFPGA_inst.ram_inst.SLICE_1596 ( 
    .D1(\ardyFPGA_inst.instruction_latch[12] ), 
    .C1(\ardyFPGA_inst.ram_inst.n17749 ), 
    .B1(\ardyFPGA_inst.instruction_latch[13] ), 
    .A1(\ardyFPGA_inst.ram_inst.n14422 ), .D0(\ardyFPGA_inst.data_addr[0] ), 
    .B0(\ardyFPGA_inst.data_addr[1] ), .F0(\ardyFPGA_inst.ram_inst.n14422 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b0_N_151 ));
  ardyFPGA_inst_ram_inst_SLICE_1600 \ardyFPGA_inst.ram_inst.SLICE_1600 ( 
    .D1(\ardyFPGA_inst.n9 ), .C1(\ardyFPGA_inst.ram_inst.n1882 ), 
    .B1(\ardyFPGA_inst.n17896 ), 
    .A1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_202 ), 
    .D0(\ardyFPGA_inst.n17897 ), 
    .C0(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_178 ), 
    .B0(\ardyFPGA_inst.n17886 ), .F0(\ardyFPGA_inst.ram_inst.n1882 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_208 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1606 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1606 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[6] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[6] ), 
    .A1(\ardyFPGA_inst.n9 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[6] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[6] ), 
    .B0(\ardyFPGA_inst.n9 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .F0(\ardyFPGA_inst.n18411 ), .F1(\ardyFPGA_inst.risc_v_inst.n17837 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1608 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1608 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[7] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[7] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[7] ), 
    .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[7] ), 
    .F0(\ardyFPGA_inst.n18412 ), .F1(\ardyFPGA_inst.risc_v_inst.n17860 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1610 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1610 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[1] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[1] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[1] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[1] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.n9 ), .F0(\ardyFPGA_inst.n18414 ), 
    .F1(\ardyFPGA_inst.n17830 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1646 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1646 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[1] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[0] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[0] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[1] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n5423 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17968 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1658 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1658 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1361 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17882 ), .A1(n17819), .D0(n17819), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15_adj_1353 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17882 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17800 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17766 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17762 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1662 \ardyFPGA_inst.risc_v_inst.SLICE_1662 
    ( .D0(\ardyFPGA_inst.risc_v_inst.n110 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17980 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17982 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17993 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n85 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1667 \ardyFPGA_inst.risc_v_inst.SLICE_1667 
    ( .D1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[12] ), 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), 
    .C0(\ardyFPGA_inst.instruction_latch[13] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), .A0(\ardyFPGA_inst.n54 ), 
    .F0(\ardyFPGA_inst.n17810 ), .F1(\ardyFPGA_inst.risc_v_inst.n77_adj_1590 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1668 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1668 ( 
    .D0(\ardyFPGA_inst.risc_v_inst.n10_adj_1628 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n15039 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17743 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n34_2 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n36 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1685 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1685 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[2] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2a_del[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1a_del[2] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rda_del[2] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.regs_inst.n3 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.regs_inst.n3_adj_1197 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1687 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1687 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[13] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[8] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[8] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17846 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17863 ));
  ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1705 
    \ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.SLICE_1705 ( 
    .D1(\ardyFPGA_inst.instruction_latch[13] ), 
    .C1(\ardyFPGA_inst.instruction_latch[12] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17844 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17809 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n17738 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n4_adj_1387 ), 
    .B0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.risc_v_alu_lite_inst.n46_adj_1433 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n92_adj_1582 ));
  SLICE_1708 SLICE_1708( .F0(VCC_net));
  ardyFPGA_inst_SLICE_1709 \ardyFPGA_inst.SLICE_1709 ( 
    .DI1(\ardyFPGA_inst.rtc_inst.int_rst_int_p_N_51 ), 
    .D1(\ardyFPGA_inst.rtc_inst.int_rst_int_n ), 
    .D0(\ardyFPGA_inst.data_addr[4] ), .C0(\ardyFPGA_inst.data_addr[6] ), 
    .B0(\ardyFPGA_inst.data_addr[15] ), .A0(\ardyFPGA_inst.data_addr[5] ), 
    .CE(\ardyFPGA_inst.n1150 ), .LSR(\ardyFPGA_inst.n17978 ), .CLK(sys_clk), 
    .Q1(\ardyFPGA_inst.rtc_inst.int_rst_int_p ), .F0(\ardyFPGA_inst.n15 ), 
    .F1(\ardyFPGA_inst.rtc_inst.int_rst_int_p_N_51 ));
  ardyFPGA_inst_SLICE_1710 \ardyFPGA_inst.SLICE_1710 ( 
    .C0(\ardyFPGA_inst.data_addr[14] ), .A0(\ardyFPGA_inst.data_addr[7] ), 
    .F0(\ardyFPGA_inst.n13 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1715 \ardyFPGA_inst.risc_v_inst.SLICE_1715 
    ( .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[20] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[20] ), 
    .B1(\ardyFPGA_inst.instruction_latch[5] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[19] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.rd_31__N_427[19] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n117 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n117_adj_1480 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1723 \ardyFPGA_inst.risc_v_inst.SLICE_1723 
    ( .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .A1(\ardyFPGA_inst.n54 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[29] ), 
    .B0(\ardyFPGA_inst.n54 ), .F0(\ardyFPGA_inst.risc_v_inst.n10593 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10591 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1725 \ardyFPGA_inst.risc_v_inst.SLICE_1725 
    ( .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[28] ), 
    .B1(\ardyFPGA_inst.n54 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[27] ), 
    .C0(\ardyFPGA_inst.n54 ), .F0(\ardyFPGA_inst.risc_v_inst.n10597 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10595 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1727 \ardyFPGA_inst.risc_v_inst.SLICE_1727 
    ( .D1(\ardyFPGA_inst.n54 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[26] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .A0(\ardyFPGA_inst.n54 ), .F0(\ardyFPGA_inst.risc_v_inst.n10601 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10599 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1730 \ardyFPGA_inst.risc_v_inst.SLICE_1730 
    ( .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[21] ), 
    .C1(\ardyFPGA_inst.instruction_latch[5] ), .B1(\ardyFPGA_inst.n54 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[8] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[24] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[11] ), 
    .B0(\ardyFPGA_inst.instruction_latch[5] ), .A0(\ardyFPGA_inst.n54 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10603 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10609 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1732 \ardyFPGA_inst.risc_v_inst.SLICE_1732 
    ( .D1(\ardyFPGA_inst.n54 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[20] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[7] ), 
    .A1(\ardyFPGA_inst.instruction_latch[5] ), 
    .D0(\ardyFPGA_inst.instruction_latch[5] ), .C0(\ardyFPGA_inst.n54 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[9] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[22] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10607 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10611 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1735 \ardyFPGA_inst.risc_v_inst.SLICE_1735 
    ( .D1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[1] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[0] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.stage_cnt_del[1] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17020 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17989 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1743 \ardyFPGA_inst.risc_v_inst.SLICE_1743 
    ( .D1(\ardyFPGA_inst.risc_v_inst.instruction_latch[25] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n659 ), .B1(\ardyFPGA_inst.data_in[25] ), 
    .A1(\ardyFPGA_inst.n17984 ), .D0(\ardyFPGA_inst.n17984 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n659 ), .B0(\ardyFPGA_inst.data_in[30] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.instruction_latch[30] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n793[9] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n793[4] ));
  ardyFPGA_inst_risc_v_inst_SLICE_1746 \ardyFPGA_inst.risc_v_inst.SLICE_1746 
    ( .D1(\ardyFPGA_inst.data_in[26] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.instruction_latch[26] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n659 ), .A1(\ardyFPGA_inst.n17984 ), 
    .D0(\ardyFPGA_inst.data_in[13] ), .C0(\ardyFPGA_inst.risc_v_inst.n659 ), 
    .B0(\ardyFPGA_inst.n17984 ), .A0(\ardyFPGA_inst.instruction_latch[13] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n793[12] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n793[5] ));
  ardyFPGA_inst_risc_v_inst_SLICE_1748 \ardyFPGA_inst.risc_v_inst.SLICE_1748 
    ( .D1(\ardyFPGA_inst.risc_v_inst.n659 ), .C1(\ardyFPGA_inst.n17984 ), 
    .B1(\ardyFPGA_inst.data_in[28] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.instruction_latch[28] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.instruction_latch[27] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n659 ), .B0(\ardyFPGA_inst.n17984 ), 
    .A0(\ardyFPGA_inst.data_in[27] ), .F0(\ardyFPGA_inst.risc_v_inst.n793[6] ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n793[7] ));
  ardyFPGA_inst_risc_v_inst_SLICE_1751 \ardyFPGA_inst.risc_v_inst.SLICE_1751 
    ( .DI1(\ardyFPGA_inst.n17978$n2 ), .C1(\pll_locked_buf[3] ), 
    .B0(\pll_locked_buf[3] ), .CLK(sys_clk), 
    .Q1(\ardyFPGA_inst.risc_v_inst.after_reset ), .F0(\ardyFPGA_inst.n17978 ), 
    .F1(\ardyFPGA_inst.n17978$n2 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1760 \ardyFPGA_inst.risc_v_inst.SLICE_1760 
    ( .D1(\ardyFPGA_inst.instruction_latch[5] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.instruction_latch[6] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.instruction_latch[14] ), 
    .A0(\ardyFPGA_inst.instruction_latch[5] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n14490 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17990 ));
  ardyFPGA_inst_risc_v_inst_SLICE_1764 \ardyFPGA_inst.risc_v_inst.SLICE_1764 
    ( .D1(\ardyFPGA_inst.risc_v_inst.rd_alu[15] ), 
    .B1(\ardyFPGA_inst.data_in[15] ), 
    .A1(\ardyFPGA_inst.instruction_latch[12] ), 
    .D0(\ardyFPGA_inst.instruction_latch[12] ), 
    .A0(\ardyFPGA_inst.data_in[15] ), .F0(\ardyFPGA_inst.risc_v_inst.n4 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n2 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1812 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1812 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.pgm_addr[10] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17906 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .A1(\ardyFPGA_inst.n54 ), 
    .D0(\ardyFPGA_inst.n54 ), .C0(\ardyFPGA_inst.risc_v_inst.pgm_addr[5] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17905 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10600 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10590 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1813 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1813 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n17801 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17807 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17904 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .C0(\ardyFPGA_inst.n54 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[3] ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17904 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10604 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n6_adj_1626 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1816 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1816 ( .D1(\ardyFPGA_inst.n54 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17907 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[1] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n17908 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.pgm_addr[2] ), .A0(\ardyFPGA_inst.n54 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10606 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10608 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1818 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1818 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .C1(\ardyFPGA_inst.n54 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17910 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.pgm_addr[6] ), .D0(\ardyFPGA_inst.n54 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17911 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pgm_addr[9] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10592 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10598 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1821 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1821 ( .D1(\ardyFPGA_inst.n54 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.n17916 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.pgm_addr[8] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17913 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.pgm_addr[4] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .A0(\ardyFPGA_inst.n54 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10602 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10594 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1825 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1825 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[2] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[2] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[5] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[5] ), 
    .A0(\ardyFPGA_inst.n9 ), .F0(\ardyFPGA_inst.n18410 ), 
    .F1(\ardyFPGA_inst.n18415 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1829 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1829 ( .D1(\ardyFPGA_inst.n54 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.pgm_addr[11] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17924 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.n17922 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.PC[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .A0(\ardyFPGA_inst.n54 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10582 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10588 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1832 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1832 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .C1(\ardyFPGA_inst.n54 ), 
    .B1(\ardyFPGA_inst.risc_v_inst.PC[13] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.n17925 ), .D0(\ardyFPGA_inst.n54 ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.n17923 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.pgm_addr[7] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10596 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10584 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1833 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1833 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[15] ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .B1(\ardyFPGA_inst.n9 ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[15] ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[14] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[14] ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.n9 ), .F0(\ardyFPGA_inst.risc_v_inst.n17857 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17823 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1835 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1835 ( 
    .D1(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.PC[15] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.n17951 ), .A1(\ardyFPGA_inst.n54 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.PC[12] ), 
    .C0(\ardyFPGA_inst.risc_v_inst.n9_adj_1613 ), .B0(\ardyFPGA_inst.n54 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.n17930 ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n10586 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n10580 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1841 
    \ardyFPGA_inst.risc_v_inst.regs_inst.SLICE_1841 ( .D1(\ardyFPGA_inst.n9 ), 
    .C1(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[12] ), 
    .B1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[12] ), 
    .A1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .D0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[23] ), 
    .C0(\ardyFPGA_inst.n9 ), 
    .B0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_31__N_950 ), 
    .A0(\ardyFPGA_inst.risc_v_inst.regs_inst.rd_del[23] ), 
    .F0(\ardyFPGA_inst.risc_v_inst.n17821 ), 
    .F1(\ardyFPGA_inst.risc_v_inst.n17870 ));
  ardyFPGA_inst_ram_inst_SLICE_1846 \ardyFPGA_inst.ram_inst.SLICE_1846 ( 
    .D1(\ardyFPGA_inst.n9 ), .C1(\ardyFPGA_inst.n17945 ), 
    .B1(\ardyFPGA_inst.n17944 ), 
    .A1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 ), 
    .D0(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_164 ), 
    .C0(\ardyFPGA_inst.n17942 ), .B0(\ardyFPGA_inst.n17941 ), 
    .A0(\ardyFPGA_inst.n9 ), 
    .F0(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_174 ), 
    .F1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_173 ));
  SLICE_1857 SLICE_1857( .F0(GND_net));
  SLICE_1858 SLICE_1858( .DI1(\ardyFPGA_inst.n13449 ), 
    .D1(\ardyFPGA_inst.data_addr[2] ), .C1(\ardyFPGA_inst.data_addr[3] ), 
    .B1(\ardyFPGA_inst.n17829 ), .A1(\led[2] ), .D0(\led[2] ), 
    .CE(\ardyFPGA_inst.n1147 ), .LSR(\ardyFPGA_inst.n17978 ), .CLK(sys_clk), 
    .Q1(\led[2] ), .F0(led_2__N_8), .F1(\ardyFPGA_inst.n13449 ));
  SLICE_1859 SLICE_1859( .A0(\led[1] ), .F0(led_1__N_6));
  SLICE_1860 SLICE_1860( .B0(\led[0] ), .F0(led_0__N_4));
  RGB2 RGB2_I( .PADDO(led_2__N_8), .RGB2(RGB2));
  RGB1 RGB1_I( .PADDO(led_1__N_6), .RGB1(RGB1));
  RGB0 RGB0_I( .PADDO(led_0__N_4), .RGB0(RGB0));
  ardyFPGA_inst_rom_dp_inst_mux_49 \ardyFPGA_inst.rom_dp_inst.mux_49 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA9(\ardyFPGA_inst.genblk1.TMP[31] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP[30] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP[29] ));
  ardyFPGA_inst_rom_dp_inst_mux_48 \ardyFPGA_inst.rom_dp_inst.mux_48 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA13(\ardyFPGA_inst.genblk1.TMP[28] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP[27] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP[26] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP[25] ));
  ardyFPGA_inst_rom_dp_inst_mux_47 \ardyFPGA_inst.rom_dp_inst.mux_47 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA13(\ardyFPGA_inst.genblk1.TMP[24] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP[23] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP[22] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP[21] ));
  ardyFPGA_inst_rom_dp_inst_mux_46 \ardyFPGA_inst.rom_dp_inst.mux_46 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA13(\ardyFPGA_inst.genblk1.TMP[20] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP[19] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP[18] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP[17] ));
  ardyFPGA_inst_rom_dp_inst_mux_45 \ardyFPGA_inst.rom_dp_inst.mux_45 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA13(\ardyFPGA_inst.genblk1.TMP[16] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP[15] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP[14] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP[13] ));
  ardyFPGA_inst_rom_dp_inst_mux_44 \ardyFPGA_inst.rom_dp_inst.mux_44 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA13(\ardyFPGA_inst.genblk1.TMP[12] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP[11] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP[10] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP[9] ));
  ardyFPGA_inst_rom_dp_inst_mux_43 \ardyFPGA_inst.rom_dp_inst.mux_43 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA13(\ardyFPGA_inst.genblk1.TMP[8] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP[7] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP[6] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP[5] ));
  ardyFPGA_inst_rom_dp_inst_mux_42 \ardyFPGA_inst.rom_dp_inst.mux_42 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA13(\ardyFPGA_inst.genblk1.TMP[4] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP[3] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP[2] ), 
    .RDATA1(\ardyFPGA_inst.rom_dp_inst.genblk1.TMP[1]_2 ));
  ardyFPGA_inst_risc_v_inst_regs_inst_REG_d00 
    \ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00 ( 
    .RADDR4(\ardyFPGA_inst.data_in[24] ), .RADDR3(\ardyFPGA_inst.data_in[23] ), 
    .RADDR2(\ardyFPGA_inst.risc_v_inst.data_in[22]_2 ), 
    .RADDR1(\ardyFPGA_inst.risc_v_inst.data_in[21]_2 ), 
    .RADDR0(\ardyFPGA_inst.data_in[20] ), 
    .WADDR4(\ardyFPGA_inst.risc_v_inst.instruction_latch[11] ), 
    .WADDR3(\ardyFPGA_inst.risc_v_inst.instruction_latch[10] ), 
    .WADDR2(\ardyFPGA_inst.risc_v_inst.instruction_latch[9] ), 
    .WADDR1(\ardyFPGA_inst.risc_v_inst.instruction_latch[8] ), 
    .WADDR0(\ardyFPGA_inst.risc_v_inst.instruction_latch[7] ), 
    .WDATA15(\ardyFPGA_inst.risc_v_inst.n18408 ), 
    .WDATA14(\ardyFPGA_inst.risc_v_inst.n18407 ), 
    .WDATA13(\ardyFPGA_inst.risc_v_inst.n18406 ), 
    .WDATA12(\ardyFPGA_inst.risc_v_inst.n18405 ), 
    .WDATA11(\ardyFPGA_inst.risc_v_inst.n18404 ), 
    .WDATA10(\ardyFPGA_inst.risc_v_inst.n18403 ), 
    .WDATA9(\ardyFPGA_inst.risc_v_inst.n18402 ), 
    .WDATA8(\ardyFPGA_inst.risc_v_inst.n18401 ), 
    .WDATA7(\ardyFPGA_inst.risc_v_inst.n18400 ), 
    .WDATA6(\ardyFPGA_inst.risc_v_inst.n18399 ), 
    .WDATA5(\ardyFPGA_inst.risc_v_inst.n18398 ), 
    .WDATA4(\ardyFPGA_inst.risc_v_inst.n18397 ), 
    .WDATA3(\ardyFPGA_inst.risc_v_inst.n18396 ), 
    .WDATA2(\ardyFPGA_inst.risc_v_inst.n18395 ), 
    .WDATA1(\ardyFPGA_inst.risc_v_inst.n18394 ), 
    .WDATA0(\ardyFPGA_inst.risc_v_inst.n18393 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.risc_v_inst.n18392 ), 
    .RDATA15(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[15] ), 
    .RDATA14(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[14] ), 
    .RDATA13(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[13] ), 
    .RDATA12(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[12] ), 
    .RDATA11(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[11] ), 
    .RDATA10(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[10] ), 
    .RDATA9(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[9] ), 
    .RDATA8(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[8] ), 
    .RDATA7(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[7] ), 
    .RDATA6(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[6] ), 
    .RDATA5(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[5] ), 
    .RDATA4(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[4] ), 
    .RDATA3(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[3] ), 
    .RDATA2(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[2] ), 
    .RDATA1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[1] ), 
    .RDATA0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[0] ));
  ardyFPGA_inst_risc_v_inst_regs_inst_REG0 
    \ardyFPGA_inst.risc_v_inst.regs_inst.REG0 ( 
    .RADDR4(\ardyFPGA_inst.data_in[19] ), .RADDR3(\ardyFPGA_inst.data_in[18] ), 
    .RADDR2(\ardyFPGA_inst.data_in[17] ), .RADDR1(\ardyFPGA_inst.data_in[16] ), 
    .RADDR0(\ardyFPGA_inst.data_in[15] ), 
    .WADDR4(\ardyFPGA_inst.risc_v_inst.instruction_latch[11] ), 
    .WADDR3(\ardyFPGA_inst.risc_v_inst.instruction_latch[10] ), 
    .WADDR2(\ardyFPGA_inst.risc_v_inst.instruction_latch[9] ), 
    .WADDR1(\ardyFPGA_inst.risc_v_inst.instruction_latch[8] ), 
    .WADDR0(\ardyFPGA_inst.risc_v_inst.instruction_latch[7] ), 
    .WDATA15(\ardyFPGA_inst.risc_v_inst.n18408 ), 
    .WDATA14(\ardyFPGA_inst.risc_v_inst.n18407 ), 
    .WDATA13(\ardyFPGA_inst.risc_v_inst.n18406 ), 
    .WDATA12(\ardyFPGA_inst.risc_v_inst.n18405 ), 
    .WDATA11(\ardyFPGA_inst.risc_v_inst.n18404 ), 
    .WDATA10(\ardyFPGA_inst.risc_v_inst.n18403 ), 
    .WDATA9(\ardyFPGA_inst.risc_v_inst.n18402 ), 
    .WDATA8(\ardyFPGA_inst.risc_v_inst.n18401 ), 
    .WDATA7(\ardyFPGA_inst.risc_v_inst.n18400 ), 
    .WDATA6(\ardyFPGA_inst.risc_v_inst.n18399 ), 
    .WDATA5(\ardyFPGA_inst.risc_v_inst.n18398 ), 
    .WDATA4(\ardyFPGA_inst.risc_v_inst.n18397 ), 
    .WDATA3(\ardyFPGA_inst.risc_v_inst.n18396 ), 
    .WDATA2(\ardyFPGA_inst.risc_v_inst.n18395 ), 
    .WDATA1(\ardyFPGA_inst.risc_v_inst.n18394 ), 
    .WDATA0(\ardyFPGA_inst.risc_v_inst.n18393 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.risc_v_inst.n18392 ), 
    .RDATA15(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[15] ), 
    .RDATA14(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[14] ), 
    .RDATA13(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[13] ), 
    .RDATA12(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[12] ), 
    .RDATA11(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[11] ), 
    .RDATA10(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[10] ), 
    .RDATA9(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[9] ), 
    .RDATA8(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[8] ), 
    .RDATA7(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[7] ), 
    .RDATA6(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[6] ), 
    .RDATA5(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[5] ), 
    .RDATA4(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[4] ), 
    .RDATA3(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[3] ), 
    .RDATA2(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[2] ), 
    .RDATA1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[1] ), 
    .RDATA0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[0] ));
  ardyFPGA_inst_risc_v_inst_regs_inst_REG_d01 
    \ardyFPGA_inst.risc_v_inst.regs_inst.REG_d01 ( 
    .RADDR4(\ardyFPGA_inst.data_in[24] ), .RADDR3(\ardyFPGA_inst.data_in[23] ), 
    .RADDR2(\ardyFPGA_inst.risc_v_inst.data_in[22]_2 ), 
    .RADDR1(\ardyFPGA_inst.risc_v_inst.data_in[21]_2 ), 
    .RADDR0(\ardyFPGA_inst.data_in[20] ), 
    .WADDR4(\ardyFPGA_inst.risc_v_inst.instruction_latch[11] ), 
    .WADDR3(\ardyFPGA_inst.risc_v_inst.instruction_latch[10] ), 
    .WADDR2(\ardyFPGA_inst.risc_v_inst.instruction_latch[9] ), 
    .WADDR1(\ardyFPGA_inst.risc_v_inst.instruction_latch[8] ), 
    .WADDR0(\ardyFPGA_inst.risc_v_inst.instruction_latch[7] ), 
    .WDATA15(\ardyFPGA_inst.risc_v_inst.n18391 ), 
    .WDATA14(\ardyFPGA_inst.risc_v_inst.n18390 ), 
    .WDATA13(\ardyFPGA_inst.risc_v_inst.n18389 ), 
    .WDATA12(\ardyFPGA_inst.risc_v_inst.n18388 ), 
    .WDATA11(\ardyFPGA_inst.risc_v_inst.n18387 ), 
    .WDATA10(\ardyFPGA_inst.risc_v_inst.n18386 ), 
    .WDATA9(\ardyFPGA_inst.risc_v_inst.n18385 ), 
    .WDATA8(\ardyFPGA_inst.risc_v_inst.n18384 ), 
    .WDATA7(\ardyFPGA_inst.risc_v_inst.n18383 ), 
    .WDATA6(\ardyFPGA_inst.risc_v_inst.n18382 ), 
    .WDATA5(\ardyFPGA_inst.risc_v_inst.n18381 ), 
    .WDATA4(\ardyFPGA_inst.risc_v_inst.n18380 ), 
    .WDATA3(\ardyFPGA_inst.risc_v_inst.n18379 ), 
    .WDATA2(\ardyFPGA_inst.risc_v_inst.n18378 ), 
    .WDATA1(\ardyFPGA_inst.risc_v_inst.n18377 ), 
    .WDATA0(\ardyFPGA_inst.risc_v_inst.n18376 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.risc_v_inst.n18392 ), 
    .RDATA15(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[31] ), 
    .RDATA14(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[30] ), 
    .RDATA13(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[29] ), 
    .RDATA12(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[28] ), 
    .RDATA11(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[27] ), 
    .RDATA10(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[26] ), 
    .RDATA9(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[25] ), 
    .RDATA8(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[24] ), 
    .RDATA7(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[23] ), 
    .RDATA6(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[22] ), 
    .RDATA5(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[21] ), 
    .RDATA4(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[20] ), 
    .RDATA3(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[19] ), 
    .RDATA2(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[18] ), 
    .RDATA1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[17] ), 
    .RDATA0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs2_int[16] ));
  ardyFPGA_inst_risc_v_inst_regs_inst_REG1 
    \ardyFPGA_inst.risc_v_inst.regs_inst.REG1 ( 
    .RADDR4(\ardyFPGA_inst.data_in[19] ), .RADDR3(\ardyFPGA_inst.data_in[18] ), 
    .RADDR2(\ardyFPGA_inst.data_in[17] ), .RADDR1(\ardyFPGA_inst.data_in[16] ), 
    .RADDR0(\ardyFPGA_inst.data_in[15] ), 
    .WADDR4(\ardyFPGA_inst.risc_v_inst.instruction_latch[11] ), 
    .WADDR3(\ardyFPGA_inst.risc_v_inst.instruction_latch[10] ), 
    .WADDR2(\ardyFPGA_inst.risc_v_inst.instruction_latch[9] ), 
    .WADDR1(\ardyFPGA_inst.risc_v_inst.instruction_latch[8] ), 
    .WADDR0(\ardyFPGA_inst.risc_v_inst.instruction_latch[7] ), 
    .WDATA15(\ardyFPGA_inst.risc_v_inst.n18391 ), 
    .WDATA14(\ardyFPGA_inst.risc_v_inst.n18390 ), 
    .WDATA13(\ardyFPGA_inst.risc_v_inst.n18389 ), 
    .WDATA12(\ardyFPGA_inst.risc_v_inst.n18388 ), 
    .WDATA11(\ardyFPGA_inst.risc_v_inst.n18387 ), 
    .WDATA10(\ardyFPGA_inst.risc_v_inst.n18386 ), 
    .WDATA9(\ardyFPGA_inst.risc_v_inst.n18385 ), 
    .WDATA8(\ardyFPGA_inst.risc_v_inst.n18384 ), 
    .WDATA7(\ardyFPGA_inst.risc_v_inst.n18383 ), 
    .WDATA6(\ardyFPGA_inst.risc_v_inst.n18382 ), 
    .WDATA5(\ardyFPGA_inst.risc_v_inst.n18381 ), 
    .WDATA4(\ardyFPGA_inst.risc_v_inst.n18380 ), 
    .WDATA3(\ardyFPGA_inst.risc_v_inst.n18379 ), 
    .WDATA2(\ardyFPGA_inst.risc_v_inst.n18378 ), 
    .WDATA1(\ardyFPGA_inst.risc_v_inst.n18377 ), 
    .WDATA0(\ardyFPGA_inst.risc_v_inst.n18376 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.risc_v_inst.n18392 ), 
    .RDATA15(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[31] ), 
    .RDATA14(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[30] ), 
    .RDATA13(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[29] ), 
    .RDATA12(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[28] ), 
    .RDATA11(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[27] ), 
    .RDATA10(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[26] ), 
    .RDATA9(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[25] ), 
    .RDATA8(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[24] ), 
    .RDATA7(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[23] ), 
    .RDATA6(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[22] ), 
    .RDATA5(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[21] ), 
    .RDATA4(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[20] ), 
    .RDATA3(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[19] ), 
    .RDATA2(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[18] ), 
    .RDATA1(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[17] ), 
    .RDATA0(\ardyFPGA_inst.risc_v_inst.regs_inst.rs1_int[16] ));
  ardyFPGA_inst_ram_inst_genblk1_mem_b11 
    \ardyFPGA_inst.ram_inst.genblk1.mem_b11 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .WADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .WADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .WADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .WADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .WADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .WADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .WADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .WADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .WADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WDATA13(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_168 ), 
    .WDATA9(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_169 ), 
    .WDATA5(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_170 ), 
    .WDATA1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_171 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_163 ), 
    .RDATA13(\ardyFPGA_inst.genblk1.TMP_adj_1662[15] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP_adj_1662[14] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP_adj_1662[13] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP_adj_1662[12] ));
  ardyFPGA_inst_ram_inst_genblk1_mem_b21 
    \ardyFPGA_inst.ram_inst.genblk1.mem_b21 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .WADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .WADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .WADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .WADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .WADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .WADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .WADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .WADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .WADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WDATA13(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_185 ), 
    .WDATA9(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_187 ), 
    .WDATA5(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_189 ), 
    .WDATA1(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_191 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.genblk1.mem_b2_N_176 ), 
    .RDATA13(\ardyFPGA_inst.genblk1.TMP_adj_1662[23] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP_adj_1662[22] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP_adj_1662[21] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP_adj_1662[20] ));
  ardyFPGA_inst_ram_inst_genblk1_mem_b31 
    \ardyFPGA_inst.ram_inst.genblk1.mem_b31 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .WADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .WADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .WADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .WADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .WADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .WADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .WADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .WADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .WADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WDATA13(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_206 ), 
    .WDATA9(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_208 ), 
    .WDATA5(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_210 ), 
    .WDATA1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_212 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_201 ), 
    .RDATA13(\ardyFPGA_inst.genblk1.TMP_adj_1662[31] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP_adj_1662[30] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP_adj_1662[29] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP_adj_1662[28] ));
  ardyFPGA_inst_ram_inst_genblk1_mem_b30 
    \ardyFPGA_inst.ram_inst.genblk1.mem_b30 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .WADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .WADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .WADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .WADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .WADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .WADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .WADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .WADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .WADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WDATA13(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_214 ), 
    .WDATA9(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_216 ), 
    .WDATA5(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_218 ), 
    .WDATA1(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_220 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.ram_inst.genblk1.mem_b3_N_201 ), 
    .RDATA13(\ardyFPGA_inst.genblk1.TMP_adj_1662[27] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP_adj_1662[26] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP_adj_1662[25] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP_adj_1662[24] ));
  ardyFPGA_inst_ram_inst_genblk1_mem_b20 
    \ardyFPGA_inst.ram_inst.genblk1.mem_b20 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .WADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .WADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .WADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .WADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .WADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .WADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .WADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .WADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .WADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WDATA13(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_193 ), 
    .WDATA9(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_195 ), 
    .WDATA5(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_197 ), 
    .WDATA1(\ardyFPGA_inst.ram_inst.genblk1.mem_b2_N_199 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.genblk1.mem_b2_N_176 ), 
    .RDATA13(\ardyFPGA_inst.genblk1.TMP_adj_1662[19] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP_adj_1662[18] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP_adj_1662[17] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP_adj_1662[16] ));
  ardyFPGA_inst_ram_inst_genblk1_mem_b10 
    \ardyFPGA_inst.ram_inst.genblk1.mem_b10 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .WADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .WADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .WADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .WADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .WADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .WADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .WADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .WADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .WADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WDATA13(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_172 ), 
    .WDATA9(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_173 ), 
    .WDATA5(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_174 ), 
    .WDATA1(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_175 ), .RCLKE(VCC_net), 
    .RCLK(sys_clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.ram_inst.genblk1.mem_b1_N_163 ), 
    .RDATA13(\ardyFPGA_inst.genblk1.TMP_adj_1662[11] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP_adj_1662[10] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP_adj_1662[9] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP_adj_1662[8] ));
  ardyFPGA_inst_ram_inst_genblk1_mem_b01 
    \ardyFPGA_inst.ram_inst.genblk1.mem_b01 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .WADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .WADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .WADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .WADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .WADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .WADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .WADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .WADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .WADDR0(\ardyFPGA_inst.data_addr[2] ), .WDATA13(\ardyFPGA_inst.n18412 ), 
    .WDATA9(\ardyFPGA_inst.n18411 ), .WDATA5(\ardyFPGA_inst.n18410 ), 
    .WDATA1(\ardyFPGA_inst.n18409 ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.ram_inst.genblk1.mem_b0_N_151 ), 
    .RDATA13(\ardyFPGA_inst.genblk1.TMP_adj_1662[7] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP_adj_1662[6] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP_adj_1662[5] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP_adj_1662[4] ));
  ardyFPGA_inst_ram_inst_genblk1_mem_b00 
    \ardyFPGA_inst.ram_inst.genblk1.mem_b00 ( 
    .RADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .RADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .RADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .RADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .RADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .RADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .RADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .RADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .RADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .RADDR0(\ardyFPGA_inst.data_addr[2] ), 
    .WADDR9(\ardyFPGA_inst.data_addr[11] ), 
    .WADDR8(\ardyFPGA_inst.data_addr[10] ), 
    .WADDR7(\ardyFPGA_inst.data_addr[9] ), 
    .WADDR6(\ardyFPGA_inst.data_addr[8] ), 
    .WADDR5(\ardyFPGA_inst.data_addr[7] ), 
    .WADDR4(\ardyFPGA_inst.data_addr[6] ), 
    .WADDR3(\ardyFPGA_inst.data_addr[5] ), 
    .WADDR2(\ardyFPGA_inst.data_addr[4] ), 
    .WADDR1(\ardyFPGA_inst.data_addr[3] ), 
    .WADDR0(\ardyFPGA_inst.data_addr[2] ), .WDATA13(\ardyFPGA_inst.n18416 ), 
    .WDATA9(\ardyFPGA_inst.n18415 ), .WDATA5(\ardyFPGA_inst.n18414 ), 
    .WDATA1(\ardyFPGA_inst.n18413 ), .RCLKE(VCC_net), .RCLK(sys_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .WCLK(sys_clk), 
    .WE(\ardyFPGA_inst.ram_inst.genblk1.mem_b0_N_151 ), 
    .RDATA13(\ardyFPGA_inst.genblk1.TMP_adj_1662[3] ), 
    .RDATA9(\ardyFPGA_inst.genblk1.TMP_adj_1662[2] ), 
    .RDATA5(\ardyFPGA_inst.genblk1.TMP_adj_1662[1] ), 
    .RDATA1(\ardyFPGA_inst.genblk1.TMP_adj_1662[0] ));
  HSOSC_inst HSOSC_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(clk));
  PLL_inst_lscc_pll_inst_u_PLL_B \PLL_inst.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk), .FEEDBACK(\PLL_inst.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\PLL_inst.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(sys_clk), .LOCK(\sig_000.FeedThruLUT ));
  BUZ_G BUZ_G_I( .PADDO(GND_net), .BUZ_G(BUZ_G));
  BUZ_L BUZ_L_I( .PADDO(GND_net), .BUZ_L(BUZ_L));
  UART_TX UART_TX_I( .PADDO(GND_net), .UART_TX(UART_TX));
  VS_xDCS VS_xDCS_I( .PADDO(GND_net), .VS_xDCS(VS_xDCS));
  VS_xCS VS_xCS_I( .PADDO(GND_net), .VS_xCS(VS_xCS));
  VS_RST VS_RST_I( .PADDO(GND_net), .VS_RST(VS_RST));
  APP_SS APP_SS_I( .PADDO(GND_net), .APP_SS(APP_SS));
  uSD_SS uSD_SS_I( .PADDO(GND_net), .uSD_SS(uSD_SS));
  DES_SS DES_SS_I( .PADDO(GND_net), .DES_SS(DES_SS));
  MOSI MOSI_I( .PADDO(GND_net), .MOSI(MOSI));
  SCK SCK_I( .PADDO(GND_net), .SCK(SCK));
  OLED_RST OLED_RST_I( .PADDO(GND_net), .OLED_RST(OLED_RST));
  OLED_SS OLED_SS_I( .PADDO(GND_net), .OLED_SS(OLED_SS));
  OLED_DC OLED_DC_I( .PADDO(GND_net), .OLED_DC(OLED_DC));
  BUZ_R BUZ_R_I( .PADDO(GND_net), .BUZ_R(BUZ_R));
endmodule

module ardyFPGA_inst_rtc_inst_SLICE_0 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \ardyFPGA_inst/rtc_inst/CNT_361_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ardyFPGA_inst_rtc_inst_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \ardyFPGA_inst/rtc_inst/CNT_361_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ardyFPGA_inst_rtc_inst_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \ardyFPGA_inst/rtc_inst/CNT_361_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ardyFPGA_inst_rtc_inst_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \ardyFPGA_inst/rtc_inst/CNT_361_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ardyFPGA_inst_rtc_inst_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \ardyFPGA_inst/rtc_inst/CNT_361_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ardyFPGA_inst_rtc_inst_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \ardyFPGA_inst/rtc_inst/CNT_361_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ardyFPGA_inst_rtc_inst_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \ardyFPGA_inst/rtc_inst/CNT_361_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ardyFPGA_inst_rtc_inst_SLICE_7 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \ardyFPGA_inst/rtc_inst/CNT_361_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/rtc_inst/CNT_361__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_8 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CE, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \ardyFPGA_inst/risc_v_inst/add_359_add_5_15 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_9 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CE, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \ardyFPGA_inst/risc_v_inst/add_359_add_5_13 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_10 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CE, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \ardyFPGA_inst/risc_v_inst/add_359_add_5_11 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_11 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CE, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \ardyFPGA_inst/risc_v_inst/add_359_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_12 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CE, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \ardyFPGA_inst/risc_v_inst/add_359_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_13 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CE, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \ardyFPGA_inst/risc_v_inst/add_359_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_14 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CE, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \ardyFPGA_inst/risc_v_inst/add_359_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_15 ( input DI1, D1, C1, B1, CE, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \ardyFPGA_inst/risc_v_inst/add_359_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_16 ( input D1, D0, C0, B0, CIN0, CIN1, 
    output F0, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/sub_293_add_2_add_5_15 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/sub_293_add_2_add_5_13 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/sub_293_add_2_add_5_11 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/sub_293_add_2_add_5_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_20 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/sub_293_add_2_add_5_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/sub_293_add_2_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_22 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/sub_293_add_2_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_23 ( input D1, C1, B1, CIN1, output F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ardyFPGA_inst/risc_v_inst/sub_293_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_24 ( input D1, D0, C0, CIN0, CIN1, 
    output F0, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_25 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_26 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_27 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_28 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_29 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_30 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_31 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_32 ( input D1, D0, C0, B0, CIN0, CIN1, 
    output F0, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_304_add_5_17 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_33 ( input D1, C1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_35 ( input D1, C1, B1, CIN1, output F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_38_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_36 ( input D1, D0, C0, B0, CIN0, CIN1, 
    output F0, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_31 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_37 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_29 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_27 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_25 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_23 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_21 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_19 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_17 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_15 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_13 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_11 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_48 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_51 ( input D1, C1, B1, CIN1, output F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ardyFPGA_inst/risc_v_inst/rd_31__I_159_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_304_add_5_15 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_304_add_5_13 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_304_add_5_11 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_55 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_304_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_304_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_57 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_304_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_58 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_304_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_59 ( input D1, C1, B1, CIN1, output F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ardyFPGA_inst/risc_v_inst/add_304_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_60 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_31 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_61 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_29 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_62 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_27 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_63 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_25 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_64 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_23 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_65 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_21 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_66 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_19 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_67 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_17 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_68 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_15 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_69 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_13 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_70 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_11 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_71 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_9 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_72 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_7 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_73 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_5 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_74 ( input D1, C1, 
    B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_3 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_75 ( input D1, C1, 
    B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_76 ( input D1, D0, 
    C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_33 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_77 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_78 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_79 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_80 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_81 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_82 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_83 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_84 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_85 ( input D1, D0, 
    C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_33 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_86 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_87 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_88 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_89 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_90 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_91 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_92 ( input D1, C1, 
    D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_93 ( input D1, C1, 
    B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_SLICE_96 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ardyFPGA_inst/i1_4_lut_adj_708 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40001 \ardyFPGA_inst/i1_4_lut_adj_707 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/led__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/led__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xAE2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xBE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_rtc_inst_SLICE_97 ( input DI0, D0, C0, A0, LSR, CLK, 
    output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40002 \ardyFPGA_inst/rtc_inst/int_rst_int_n_I_6_3_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20003 \ardyFPGA_inst/rtc_inst/int_rst_int_n_c ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20003 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module ardyFPGA_inst_SLICE_99 ( input DI1, DI0, D1, C1, B1, A1, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \ardyFPGA_inst.SLICE_99_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \ardyFPGA_inst.SLICE_99_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/rom_dp_inst/data_p2_rdy ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \ardyFPGA_inst.SLICE_100_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \ardyFPGA_inst.SLICE_100_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_101 ( input DI0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40008 \ardyFPGA_inst.SLICE_101_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/skip_execution_del_c ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_102 ( input DI1, DI0, C1, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \ardyFPGA_inst.risc_v_inst.SLICE_102_K1 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \ardyFPGA_inst.risc_v_inst.SLICE_102_K0 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_103 ( input DI0, D0, C0, B0, A0, LSR, CLK, output 
    Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40011 \ardyFPGA_inst.SLICE_103_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/enter_interrupt_c ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x1040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_104 ( input DI1, DI0, C1, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \ardyFPGA_inst.risc_v_inst.SLICE_104_K1 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \ardyFPGA_inst.risc_v_inst.SLICE_104_K0 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/stage_cnt_del_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/stage_cnt_del_i0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_SLICE_106 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40012 \ardyFPGA_inst.SLICE_106_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \ardyFPGA_inst.SLICE_106_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i31 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_107 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40014 \ardyFPGA_inst.SLICE_107_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \ardyFPGA_inst.SLICE_107_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i29 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_109 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \ardyFPGA_inst.SLICE_109_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \ardyFPGA_inst.SLICE_109_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i27 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i28 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_111 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \ardyFPGA_inst.SLICE_111_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \ardyFPGA_inst.SLICE_111_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i25 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i26 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_113 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40019 \ardyFPGA_inst.SLICE_113_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \ardyFPGA_inst.SLICE_113_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i23 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i24 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_115 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \ardyFPGA_inst.risc_v_inst.SLICE_115_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40021 \ardyFPGA_inst.risc_v_inst.SLICE_115_K0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i21 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i22 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_117 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40022 \ardyFPGA_inst.SLICE_117_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \ardyFPGA_inst.SLICE_117_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i19 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i20 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_119 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ardyFPGA_inst.SLICE_119_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \ardyFPGA_inst.SLICE_119_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i17 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i18 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_121 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ardyFPGA_inst.SLICE_121_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \ardyFPGA_inst.SLICE_121_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i16 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_123 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40026 \ardyFPGA_inst.SLICE_123_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \ardyFPGA_inst.SLICE_123_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_125 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40027 \ardyFPGA_inst.SLICE_125_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \ardyFPGA_inst.SLICE_125_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i5 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_126 ( input DI0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \ardyFPGA_inst.SLICE_126_K0 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/int_ack_o[0] ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_128 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40030 \ardyFPGA_inst.SLICE_128_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \ardyFPGA_inst.SLICE_128_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i9 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_131 ( input DI1, DI0, C1, D0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \ardyFPGA_inst.risc_v_inst.SLICE_131_K1 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \ardyFPGA_inst.risc_v_inst.SLICE_131_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_133 ( input DI1, DI0, D1, D0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 \ardyFPGA_inst.risc_v_inst.SLICE_133_K1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \ardyFPGA_inst.risc_v_inst.SLICE_133_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_135 ( input DI1, DI0, A1, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40034 \ardyFPGA_inst.risc_v_inst.SLICE_135_K1 ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \ardyFPGA_inst.risc_v_inst.SLICE_135_K0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_137 ( input DI1, DI0, D1, D0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 \ardyFPGA_inst.risc_v_inst.SLICE_137_K1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \ardyFPGA_inst.risc_v_inst.SLICE_137_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_139 ( input DI1, DI0, A1, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40034 \ardyFPGA_inst.risc_v_inst.SLICE_139_K1 ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \ardyFPGA_inst.risc_v_inst.SLICE_139_K0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_141 ( input DI1, DI0, D1, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 \ardyFPGA_inst.risc_v_inst.SLICE_141_K1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \ardyFPGA_inst.risc_v_inst.SLICE_141_K0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_143 ( input DI1, DI0, C1, C0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \ardyFPGA_inst.risc_v_inst.SLICE_143_K1 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \ardyFPGA_inst.risc_v_inst.SLICE_143_K0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/pc_delayed_1_i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_SLICE_147 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 \ardyFPGA_inst.SLICE_147_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \ardyFPGA_inst.SLICE_147_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i7 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i8 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_149 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \ardyFPGA_inst.SLICE_149_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \ardyFPGA_inst.SLICE_149_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i6 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_152 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \ardyFPGA_inst.SLICE_152_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \ardyFPGA_inst.SLICE_152_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ardyFPGA_inst/risc_v_inst/instruction_latch__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_155 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40041 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_519 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40042 \ardyFPGA_inst/risc_v_inst/i13859_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/stage_cnt__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/stage_cnt__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_157 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40043 \ardyFPGA_inst/risc_v_inst/mux_122_i2_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40044 \ardyFPGA_inst/risc_v_inst/mux_122_i1_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_160 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40045 \ardyFPGA_inst/risc_v_inst/mux_122_i4_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40046 \ardyFPGA_inst/risc_v_inst/mux_122_i3_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_162 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 \ardyFPGA_inst/risc_v_inst/mux_122_i6_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40048 \ardyFPGA_inst/risc_v_inst/mux_122_i5_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_164 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40049 \ardyFPGA_inst/risc_v_inst/mux_122_i8_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40048 \ardyFPGA_inst/risc_v_inst/mux_122_i7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_166 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40050 \ardyFPGA_inst/risc_v_inst/mux_122_i10_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40051 \ardyFPGA_inst/risc_v_inst/mux_122_i9_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_168 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40052 \ardyFPGA_inst/risc_v_inst/mux_122_i12_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40053 \ardyFPGA_inst/risc_v_inst/mux_122_i11_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_170 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40054 \ardyFPGA_inst/risc_v_inst/mux_122_i14_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40055 \ardyFPGA_inst/risc_v_inst/mux_122_i13_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_172 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40056 \ardyFPGA_inst/risc_v_inst/mux_122_i16_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40055 \ardyFPGA_inst/risc_v_inst/mux_122_i15_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/RIP_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_174 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 \ardyFPGA_inst.SLICE_174_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \ardyFPGA_inst.SLICE_174_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_175 ( input DI1, DI0, B1, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40057 \ardyFPGA_inst.risc_v_inst.SLICE_175_K1 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \ardyFPGA_inst.risc_v_inst.SLICE_175_K0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_176 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40058 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_559 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40059 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_554 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_178 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \ardyFPGA_inst.SLICE_178_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \ardyFPGA_inst.SLICE_178_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_i0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_180 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \ardyFPGA_inst.SLICE_180_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \ardyFPGA_inst.SLICE_180_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_183 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40062 \ardyFPGA_inst/risc_v_inst/i13947_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40063 \ardyFPGA_inst/risc_v_inst/i13956_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i30 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i31 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x51F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_185 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40064 \ardyFPGA_inst/risc_v_inst/i13941_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40065 \ardyFPGA_inst/risc_v_inst/i13944_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i28 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i29 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x45CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x0DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_187 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40066 \ardyFPGA_inst/risc_v_inst/i13931_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \ardyFPGA_inst/risc_v_inst/i13938_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i26 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i27 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x51F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x2A3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_189 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40068 \ardyFPGA_inst/risc_v_inst/i13925_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40069 \ardyFPGA_inst/risc_v_inst/i13928_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i24 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i25 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x4C5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x45CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_191 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40070 \ardyFPGA_inst/risc_v_inst/i13919_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40071 \ardyFPGA_inst/risc_v_inst/i13922_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i22 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i23 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x4C5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x51F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_193 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40072 \ardyFPGA_inst/risc_v_inst/i13913_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \ardyFPGA_inst/risc_v_inst/i13916_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i20 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i21 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x3F15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x0BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_195 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40074 \ardyFPGA_inst/risc_v_inst/i13907_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \ardyFPGA_inst/risc_v_inst/i13910_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i18 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i19 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x7707") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x23AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_197 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40076 \ardyFPGA_inst/risc_v_inst/i13901_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40077 \ardyFPGA_inst/risc_v_inst/i13904_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i16 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i17 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x0DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x23AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_199 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_623 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40078 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_628 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i14 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i15 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_201 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_616 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_618 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i12 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i13 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_203 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40079 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_605 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40080 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_610 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i11 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_205 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40079 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_595 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40081 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_600 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_207 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40082 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_584 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40083 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_589 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_209 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40084 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_574 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40085 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_579 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_211 ( input DI1, DI0, D1, C1, B1, A1, 
    D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40086 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_564 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40087 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_569 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rd_del_i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_214 ( input DI0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40010 \ardyFPGA_inst.risc_v_inst.SLICE_214_K0 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_215 ( input DI1, DI0, C1, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \ardyFPGA_inst.risc_v_inst.SLICE_215_K1 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \ardyFPGA_inst.risc_v_inst.SLICE_215_K0 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rda_del_i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_SLICE_218 ( input DI1, DI0, D1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40088 \ardyFPGA_inst.SLICE_218_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \ardyFPGA_inst.SLICE_218_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/ram_inst/data_rdy ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_219 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40090 \ardyFPGA_inst.SLICE_219_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \ardyFPGA_inst.SLICE_219_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_222 ( input DI0, D0, C0, B0, A0, LSR, 
    CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40092 \ardyFPGA_inst/risc_v_inst/mux_134_i4_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20093 \ardyFPGA_inst/risc_v_inst/reg_mstatus_i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20093 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_225 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 SLICE_225_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_225_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 pll_locked_buf_i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 pll_locked_buf_i2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_227 ( input DI0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40005 SLICE_227_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 pll_locked_buf_i0( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40094 \ardyFPGA_inst/risc_v_inst/n16568_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40095 \ardyFPGA_inst/risc_v_inst/instruction_latch[12]_bdd_4_lut_2 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40096 \ardyFPGA_inst/risc_v_inst/n16574_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40097 \ardyFPGA_inst/risc_v_inst/instruction_latch[12]_bdd_4_lut_3 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40096 \ardyFPGA_inst/risc_v_inst/n16580_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40098 \ardyFPGA_inst/risc_v_inst/instruction_latch[12]_bdd_4_lut_4 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40096 \ardyFPGA_inst/risc_v_inst/n16586_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40097 \ardyFPGA_inst/risc_v_inst/instruction_latch[12]_bdd_4_lut_5 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40099 \ardyFPGA_inst/risc_v_inst/n16592_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40100 \ardyFPGA_inst/risc_v_inst/instruction_latch[12]_bdd_4_lut_6 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40096 \ardyFPGA_inst/risc_v_inst/n16598_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40098 \ardyFPGA_inst/risc_v_inst/instruction_latch[12]_bdd_4_lut_7 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40096 \ardyFPGA_inst/risc_v_inst/n16604_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40101 \ardyFPGA_inst/risc_v_inst/instruction_latch[12]_bdd_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_242 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40102 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_20_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_19_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40104 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_19_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_19_i2_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_245 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40104 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_20_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_20_i2_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40107 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_24_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_23_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_247 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40109 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_23_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_23_i2_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_249 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40104 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_24_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_24_i2_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_250 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40112 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_26_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_25_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_251 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40109 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_25_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_25_i2_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_253 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40114 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_26_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_26_i2_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40102 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_28_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_27_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_255 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40104 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_27_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_27_i2_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40104 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_28_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_28_i2_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40112 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_30_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_29_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_259 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40104 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_29_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_29_i2_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40117 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_528 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40118 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_30_i7_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x8D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40102 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_16_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40119 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_533 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40120 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i7_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xAE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40121 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_537 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40122 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_540 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x2A72") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_265 ( input D1, C1, B1, A1, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40123 \ardyFPGA_inst/risc_v_inst/i12760_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40124 \ardyFPGA_inst/risc_v_inst/enter_interrupt_I_149_i6_2_lut_rep_650 
    ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_267 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40109 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_16_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_16_i2_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40125 \ardyFPGA_inst/risc_v_inst/i111_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40126 \ardyFPGA_inst/risc_v_inst/i2_3_lut_4_lut_adj_673 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xEE2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40112 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_18_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_17_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_271 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40109 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_17_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_17_i2_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_273 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40109 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_18_i7_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_18_i2_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_274 ( input D0, C0, B0, A0, output F0 );

  lut40127 \ardyFPGA_inst/risc_v_inst/i9488_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40102 \ardyFPGA_inst/risc_v_inst/mux_155_i9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40115 \ardyFPGA_inst/risc_v_inst/mux_149_i9_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_276 ( input D0, C0, B0, A0, output F0 );

  lut40128 \ardyFPGA_inst/risc_v_inst/i9478_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_277 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40129 \ardyFPGA_inst/risc_v_inst/mux_155_i14_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40111 \ardyFPGA_inst/risc_v_inst/mux_149_i14_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_278 ( input D0, C0, B0, A0, output F0 );

  lut40130 \ardyFPGA_inst/risc_v_inst/i9482_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_279 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40129 \ardyFPGA_inst/risc_v_inst/mux_155_i12_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40131 \ardyFPGA_inst/risc_v_inst/mux_149_i12_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_280 ( input D0, C0, B0, A0, output F0 );

  lut40132 \ardyFPGA_inst/risc_v_inst/i9474_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_281 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40133 \ardyFPGA_inst/risc_v_inst/mux_155_i16_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40134 \ardyFPGA_inst/risc_v_inst/mux_149_i16_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xEE4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_282 ( input D0, C0, B0, A0, output F0 );

  lut40127 \ardyFPGA_inst/risc_v_inst/i9476_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_283 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40135 \ardyFPGA_inst/risc_v_inst/mux_155_i15_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40131 \ardyFPGA_inst/risc_v_inst/mux_149_i15_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_284 ( input D0, C0, B0, A0, output F0 );

  lut40127 \ardyFPGA_inst/risc_v_inst/i9484_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_285 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40129 \ardyFPGA_inst/risc_v_inst/mux_155_i11_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \ardyFPGA_inst/risc_v_inst/mux_149_i11_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40096 \ardyFPGA_inst/risc_v_inst/n16610_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40097 \ardyFPGA_inst/risc_v_inst/instruction_latch[13]_bdd_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_289 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4506_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_275 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_290 ( input D0, C0, B0, A0, output F0 );

  lut40130 \ardyFPGA_inst/risc_v_inst/i9480_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40139 \ardyFPGA_inst/risc_v_inst/mux_155_i13_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40140 \ardyFPGA_inst/risc_v_inst/mux_149_i13_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_292 ( input D0, C0, B0, A0, output F0 );

  lut40127 \ardyFPGA_inst/risc_v_inst/i9486_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_293 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40129 \ardyFPGA_inst/risc_v_inst/mux_155_i10_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40106 \ardyFPGA_inst/risc_v_inst/mux_149_i10_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_294 ( input D0, C0, B0, A0, output F0 );

  lut40127 \ardyFPGA_inst/risc_v_inst/i9492_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_295 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40107 \ardyFPGA_inst/risc_v_inst/mux_155_i7_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \ardyFPGA_inst/risc_v_inst/mux_149_i7_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_296 ( input D0, C0, B0, A0, output F0 );

  lut40141 \ardyFPGA_inst/risc_v_inst/i9490_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_297 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40139 \ardyFPGA_inst/risc_v_inst/mux_155_i8_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40131 \ardyFPGA_inst/risc_v_inst/mux_149_i8_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_299 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4508_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_276 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_300 ( input D0, C0, B0, A0, output F0 );

  lut40128 \ardyFPGA_inst/risc_v_inst/i9496_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_301 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40135 \ardyFPGA_inst/risc_v_inst/mux_155_i5_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \ardyFPGA_inst/risc_v_inst/mux_149_i5_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_302 ( input D0, C0, B0, A0, output F0 );

  lut40128 \ardyFPGA_inst/risc_v_inst/i9494_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_303 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40144 \ardyFPGA_inst/risc_v_inst/mux_155_i6_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40111 \ardyFPGA_inst/risc_v_inst/mux_149_i6_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_304 ( input D0, C0, B0, A0, output F0 );

  lut40132 \ardyFPGA_inst/risc_v_inst/i9500_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_305 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40145 \ardyFPGA_inst/risc_v_inst/mux_155_i3_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40146 \ardyFPGA_inst/risc_v_inst/i1017_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40147 \ardyFPGA_inst/risc_v_inst/i5_2_lut_rep_456_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 
    \ardyFPGA_inst/rtc_inst/int_ack_o_0__I_110_2_lut_rep_566_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40148 \ardyFPGA_inst/risc_v_inst/i13964_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40149 \ardyFPGA_inst/risc_v_inst/i8_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x5557") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_308 ( input D0, C0, B0, A0, output F0 );

  lut40127 \ardyFPGA_inst/risc_v_inst/i9498_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_309 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40129 \ardyFPGA_inst/risc_v_inst/mux_155_i4_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \ardyFPGA_inst/risc_v_inst/mux_149_i4_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40150 \ardyFPGA_inst/risc_v_inst/i9502_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40151 \ardyFPGA_inst/risc_v_inst/i1656_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_311 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40102 \ardyFPGA_inst/risc_v_inst/mux_155_i2_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40110 \ardyFPGA_inst/risc_v_inst/mux_149_i2_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_312 ( input D0, C0, B0, A0, output F0 );

  lut40067 \ardyFPGA_inst/risc_v_inst/i13901_4_lut_rep_660 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_313 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4500_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_271 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_314 ( input D0, C0, B0, A0, output F0 );

  lut40154 \ardyFPGA_inst/risc_v_inst/i13904_4_lut_rep_661 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x0BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_315 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4502_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_272 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_316 ( input D0, C0, B0, A0, output F0 );

  lut40067 \ardyFPGA_inst/risc_v_inst/i13907_4_lut_rep_662 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_317 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4504_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_274 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_318 ( input D0, C0, B0, A0, output F0 );

  lut40157 \ardyFPGA_inst/risc_v_inst/i13916_4_lut_rep_665 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x2A3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40158 \ardyFPGA_inst/risc_v_inst/i6236_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_655 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_320 ( input D0, C0, B0, A0, output F0 );

  lut40157 \ardyFPGA_inst/risc_v_inst/i13919_4_lut_rep_666 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40160 \ardyFPGA_inst/risc_v_inst/i6278_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40161 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_652 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_322 ( input D0, C0, B0, A0, output F0 );

  lut40154 \ardyFPGA_inst/risc_v_inst/i13922_4_lut_rep_667 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_323 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40162 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4514_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_260 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_324 ( input D0, C0, B0, A0, output F0 );

  lut40067 \ardyFPGA_inst/risc_v_inst/i13925_4_lut_rep_668 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_325 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4516_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_259 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_326 ( input D0, C0, B0, A0, output F0 );

  lut40154 \ardyFPGA_inst/risc_v_inst/i13928_4_lut_rep_669 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_327 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4518_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_258 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_328 ( input D0, C0, B0, A0, output F0 );

  lut40067 \ardyFPGA_inst/risc_v_inst/i13931_4_lut_rep_670 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_329 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4520_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_257 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_330 ( input D0, C0, B0, A0, output F0 );

  lut40154 \ardyFPGA_inst/risc_v_inst/i13938_4_lut_rep_671 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_331 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4522_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_248 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_332 ( input D0, C0, B0, A0, output F0 );

  lut40154 \ardyFPGA_inst/risc_v_inst/i13941_4_lut_rep_672 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_333 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4524_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_249 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_334 ( input D0, C0, B0, A0, output F0 );

  lut40164 \ardyFPGA_inst/risc_v_inst/i13944_4_lut_rep_673 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x5F13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_335 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4526_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_247 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40165 \ardyFPGA_inst/risc_v_inst/i13947_4_lut_rep_674 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40166 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_527 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x0BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_337 ( input D1, C1, 
    B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_30_i2_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4528_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_338 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40169 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_532 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40069 \ardyFPGA_inst/risc_v_inst/i13956_4_lut_rep_675 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x2F20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_339 ( input D1, C1, 
    A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i2_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_340 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40172 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_555 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40059 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_677 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xD080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_341 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_557 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40171 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40174 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_678 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40175 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_560 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_343 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40176 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_562 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40177 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i18_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_344 ( input D0, C0, B0, A0, output F0 );

  lut40178 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_679 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_345 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4472_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_243 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_346 ( input D0, C0, B0, A0, output F0 );

  lut40179 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_680 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_347 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_255 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_348 ( input D0, C0, B0, A0, output F0 );

  lut40181 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_681 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_349 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4476_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_254 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_350 ( input D0, C0, B0, A0, output F0 );

  lut40179 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_682 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_351 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4478_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_253 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_352 ( input D0, C0, B0, A0, output F0 );

  lut40182 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_683 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_353 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4480_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_252 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_354 ( input D0, C0, B0, A0, output F0 );

  lut40178 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_684 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_355 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4482_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_356 ( input D0, C0, B0, A0, output F0 );

  lut40179 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_685 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_357 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4484_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_251 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_358 ( input D0, C0, B0, A0, output F0 );

  lut40179 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_686 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_359 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4486_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_250 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_360 ( input D0, C0, B0, A0, output F0 );

  lut40179 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_687 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_361 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4488_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_261 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_362 ( input D0, C0, B0, A0, output F0 );

  lut40179 \ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_688 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_363 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4490_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_262 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40004 \ardyFPGA_inst/risc_v_inst/i1_4_lut_rep_689 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40113 \ardyFPGA_inst/risc_v_inst/i121_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_365 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4492_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_265 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40183 \ardyFPGA_inst/risc_v_inst/i1_4_lut_rep_690 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40113 \ardyFPGA_inst/risc_v_inst/i121_4_lut_adj_619 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_367 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4494_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_266 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40004 \ardyFPGA_inst/risc_v_inst/i1_4_lut_rep_691 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40113 \ardyFPGA_inst/risc_v_inst/i121_4_lut_adj_624 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_369 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4496_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_267 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_370 ( input D0, C0, B0, A0, output F0 );

  lut40028 \ardyFPGA_inst/risc_v_inst/i1_4_lut_rep_692 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_371 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4498_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_270 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40184 \ardyFPGA_inst/risc_v_inst/i79_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40185 \ardyFPGA_inst/risc_v_inst/i77_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40186 \ardyFPGA_inst/risc_v_inst/i14022_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40187 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_700 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x2F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40188 \ardyFPGA_inst/risc_v_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40189 \ardyFPGA_inst/risc_v_inst/i6800_2_lut_rep_618_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x020A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40190 \ardyFPGA_inst/risc_v_inst/i54_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40191 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_617_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x80B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40192 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i15_3_lut_rep_641_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_46__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40193 \ardyFPGA_inst/risc_v_inst/i47_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40194 \ardyFPGA_inst/risc_v_inst/i2_3_lut_adj_592 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_379 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40195 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_244 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_547_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x0A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40197 \ardyFPGA_inst/risc_v_inst/i16_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40198 \ardyFPGA_inst/risc_v_inst/i21_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x2E3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_382 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40199 \ardyFPGA_inst/risc_v_inst/i16_3_lut_4_lut_adj_615 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40200 \ardyFPGA_inst/risc_v_inst/i21_3_lut_4_lut_adj_682 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x5F1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_384 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40201 \ardyFPGA_inst/risc_v_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40202 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40203 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i6_3_lut_rep_622_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_37__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_386 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40204 \ardyFPGA_inst/risc_v_inst/i67_2_lut_rep_500_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \ardyFPGA_inst/rtc_inst/int_rst_int_n_I_2_2_lut_rep_644 ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_387 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40206 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_706 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40207 \ardyFPGA_inst/risc_v_inst/i2_3_lut_rep_496 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40208 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_3_lut_4_lut_adj_278 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \ardyFPGA_inst/risc_v_inst/i2_3_lut_rep_615_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_389 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i45_2_lut_rep_403_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_rep_482_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x959A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40212 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i3_3_lut_rep_620_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_34__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40213 \ardyFPGA_inst/risc_v_inst/i4_4_lut_adj_667 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40214 \ardyFPGA_inst/risc_v_inst/i2_3_lut_rep_476_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40215 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i7_3_lut_rep_621_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_38__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40216 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_645 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40217 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_704 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40215 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i25_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_56__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_396 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40218 \ardyFPGA_inst/risc_v_inst/i13331_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40219 \ardyFPGA_inst/risc_v_inst/i2_3_lut_rep_652 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_397 ( input D1, C1, 
    B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40220 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_543_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_632_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_398 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40222 \ardyFPGA_inst/risc_v_inst/i12657_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i63_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 i164_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 i4403_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x5A33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xE724") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_400 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40226 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_469 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40227 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_13_i15_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_401 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40228 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6962_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_5_i7_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xC050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_402 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40230 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_21_i15_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_21_i14_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_404 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_232 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_12_i31_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x7530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_405 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40233 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2145_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1244_2_lut_rep_448_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xAFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_406 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40235 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1023_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1831_2_lut_rep_442_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFF2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_407 ( input D1, C1, 
    B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7218_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40238 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i770_3_lut_rep_466 
    ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_408 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40239 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_465 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40227 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_12_i15_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_409 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6961_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_20_i22_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x80A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_410 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12671_2_lut_rep_451_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6909_2_lut_rep_477_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFF2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_412 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_237 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_3_lut_4_lut_adj_221 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_415 ( input D1, C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40246 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_3_lut_4_lut_adj_444 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i769_3_lut_rep_472 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_416 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40248 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_11_i30_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_27_i7_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_417 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_19_i31_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_19_i15_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_418 ( input D1, C1, 
    A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3051_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3153_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_419 ( input D1, C1, 
    A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2891_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_11_i15_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_420 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40254 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_18_i14_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_26_i6_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_422 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40218 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i130_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_423 ( input C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_659 ( 
    .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_544_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_424 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40258 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40259 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7381_3_lut_rep_473_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_426 ( input D1, C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40260 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_481_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40261 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_637_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_427 ( input D1, C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40218 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_16_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2777_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_428 ( input D0, C0, 
    B0, A0, output F0 );

  lut40263 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_280 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_429 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40264 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_3_lut_4_lut_adj_222 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i16_3_lut_rep_616 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_430 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40265 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_467 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_10_i15_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_431 ( input D1, C1, 
    A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40266 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6939_2_lut_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40267 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i16_3_lut_rep_461_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_432 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40230 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_9_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_9_i30_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_434 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_9_i15_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_480 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_436 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40269 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_8_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_8_i30_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_438 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_468 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_8_i15_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_439 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_437_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_469_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xA022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_440 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_313 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_3_lut_4_lut_adj_220 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_442 ( input D1, C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40275 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_6_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2368_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_443 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40276 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_380 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_22_i15_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_444 ( input D1, C1, 
    B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40277 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1094_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i2_3_lut_rep_572 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_446 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40279 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_329 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_438 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_448 ( input D1, C1, 
    B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40281 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_4_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2464_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_449 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40282 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_20_i31_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_20_i15_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_450 ( input D1, C1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2496_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2156_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_451 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40045 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_3_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2512_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_452 ( input D0, C0, 
    B0, A0, output F0 );

  lut40284 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_340 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_453 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_3_lut_4_lut_adj_402 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_446_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_454 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40045 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_2_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2562_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_455 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40282 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_18_i31_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_18_i15_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_456 ( input D1, C1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2546_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2192_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_458 ( input D1, C1, 
    B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40287 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_368 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_30_i31_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xBAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_459 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40289 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_3_lut_4_lut_adj_227 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_3_lut_4_lut_adj_223 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_460 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40291 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_388 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40292 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_27_i31_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_464 ( input C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40293 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6965_2_lut_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_6_i7_3_lut_rep_450 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_465 ( input D0, C0, 
    B0, A0, output F0 );

  lut40283 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_22_i31_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_466 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40294 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_23_i15_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7377_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x4E44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_467 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_428 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40297 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_23_i31_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x30BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_468 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40298 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40299 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xE472") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_469 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40300 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_470 ( input D0, C0, 
    B0, A0, output F0 );

  lut40302 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i40_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_471 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i38_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13164_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xDC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x0023") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_472 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i48_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13206_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x1101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_473 ( input D0, C0, 
    B0, A0, output F0 );

  lut40302 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i46_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_474 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40306 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i34_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i32_3_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_476 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40308 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i44_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40309 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i42_3_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xDF4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_478 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40308 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i30_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i12_3_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_480 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40308 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i24_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i16_3_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_482 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40312 \ardyFPGA_inst/risc_v_inst/regs_inst/i7041_2_lut_rep_526_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i50_3_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_483 ( input D1, C1, B1, A1, 
    D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40313 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i22_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i28_3_lut_rep_567 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xBF2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_484 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40308 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i26_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i14_3_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_SLICE_486 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40315 \ardyFPGA_inst/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40316 \ardyFPGA_inst/i7358_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_487 ( input C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40317 \ardyFPGA_inst/ram_inst/i1_2_lut_rep_404_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 \ardyFPGA_inst/ram_inst/addr_1__I_0_5_i3_2_lut_rep_467 ( .A(GNDI), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_489 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40319 \ardyFPGA_inst/i1_4_lut_adj_709 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40219 \ardyFPGA_inst/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_490 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40320 \ardyFPGA_inst/risc_v_inst/i531_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40321 \ardyFPGA_inst/i12738_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x5D55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_493 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40322 \ardyFPGA_inst/i4_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 \ardyFPGA_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_494 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 \ardyFPGA_inst/ram_inst/i2_3_lut_rep_409_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40325 \ardyFPGA_inst/i13862_2_lut_rep_419 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40326 \ardyFPGA_inst/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40327 \ardyFPGA_inst/ram_inst/i22_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x2722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_497 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40328 \ardyFPGA_inst/ram_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40329 \ardyFPGA_inst/ram_inst/i1_2_lut_rep_478 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_rtc_inst_SLICE_498 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40330 \ardyFPGA_inst/risc_v_inst/i533_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40331 \ardyFPGA_inst/rtc_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xB333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_rtc_inst_SLICE_500 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40332 \ardyFPGA_inst/rtc_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40333 \ardyFPGA_inst/rtc_inst/i4_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_rtc_inst_SLICE_501 ( input D0, C0, B0, A0, output F0 );

  lut40334 \ardyFPGA_inst/rtc_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_rtc_inst_SLICE_502 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40335 \ardyFPGA_inst/risc_v_inst/i13935_2_lut_rep_480_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 \ardyFPGA_inst/rtc_inst/int_ack_o_0__I_111_2_lut_rep_623_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x0606") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_503 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40337 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_479_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40338 \ardyFPGA_inst/risc_v_inst/i2_3_lut_adj_675 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xB0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_rtc_inst_SLICE_504 ( input D1, C1, B1, A1, D0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40339 \ardyFPGA_inst/rtc_inst/i941_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40340 \ardyFPGA_inst/risc_v_inst/stage_cnt_1__I_0_i1_2_lut_rep_649 ( 
    .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_rom_dp_inst_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40341 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i2_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 \ardyFPGA_inst/rom_dp_inst/bus_in_33__I_0_i1_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_rom_dp_inst_SLICE_508 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40343 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i1_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40344 \ardyFPGA_inst/rom_dp_inst/bus_in_32__I_0_i1_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_510 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40345 \ardyFPGA_inst/risc_v_inst/i113_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40346 \ardyFPGA_inst/risc_v_inst/i114_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xCE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_511 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40347 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_676 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \ardyFPGA_inst/risc_v_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_513 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40349 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_550 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40350 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_658 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_514 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40351 \ardyFPGA_inst/risc_v_inst/i31_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40352 \ardyFPGA_inst/risc_v_inst/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x303C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x5152") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_516 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40353 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_481 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40354 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_482 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_517 ( input D0, C0, B0, A0, output F0 );

  lut40067 \ardyFPGA_inst/risc_v_inst/i13913_4_lut_rep_664 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_519 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40212 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i4_3_lut_rep_619_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_35__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_521 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40355 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_549 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40356 \ardyFPGA_inst/risc_v_inst/i1_3_lut_4_lut_adj_683 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_522 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40357 \ardyFPGA_inst/risc_v_inst/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40358 \ardyFPGA_inst/risc_v_inst/i2_2_lut_rep_548_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_525 ( input DI1, C1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40009 SLICE_525_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40359 i235_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 pll_locked_buf_i3( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_526 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40360 \ardyFPGA_inst/risc_v_inst/i81_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40361 \ardyFPGA_inst/risc_v_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_527 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40362 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i29_3_lut_rep_639_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_60__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_528 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40363 \ardyFPGA_inst/risc_v_inst/mux_149_i3_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40364 \ardyFPGA_inst/risc_v_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_529 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40365 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i5_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40366 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_36__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_530 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40367 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i794_3_lut_rep_394 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40368 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_531 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40369 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_383 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_385 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_532 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40370 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_484 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40371 \ardyFPGA_inst/risc_v_inst/i17_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_533 ( input D1, C1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_489 ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40372 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_486 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_534 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40373 \ardyFPGA_inst/risc_v_inst/i7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40374 \ardyFPGA_inst/risc_v_inst/i12764_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_535 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40341 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i23_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \ardyFPGA_inst/risc_v_inst/i56_4_lut_adj_654 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_536 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40375 \ardyFPGA_inst/risc_v_inst/i12766_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40376 \ardyFPGA_inst/risc_v_inst/i12724_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_537 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40377 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i32_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40378 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_63__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_538 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40367 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i780_3_lut_rep_424 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_485 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_539 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40369 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_314 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_316 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_540 ( input D0, C0, B0, A0, output F0 );

  lut40067 \ardyFPGA_inst/risc_v_inst/i13910_4_lut_rep_663 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_541 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40380 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_635 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40381 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_635_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_542 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40277 \ardyFPGA_inst/risc_v_inst/mux_148_i13_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \ardyFPGA_inst/risc_v_inst/mux_142_i13_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_544 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40383 \ardyFPGA_inst/risc_v_inst/i9848_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40384 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i12_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_546 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40385 \ardyFPGA_inst/risc_v_inst/mux_148_i14_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 \ardyFPGA_inst/risc_v_inst/mux_142_i14_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_548 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40387 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_487 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40388 \ardyFPGA_inst/risc_v_inst/i17_4_lut_adj_488 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_550 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40389 \ardyFPGA_inst/risc_v_inst/i9849_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40390 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i13_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0x5044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_552 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40345 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_490 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40391 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_491 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x8D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_553 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40392 \ardyFPGA_inst/risc_v_inst/i9856_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40278 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_493 ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x0D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40393 \ardyFPGA_inst/risc_v_inst/i6793_4_lut_rep_676 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40394 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_535 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x1032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_555 ( input DI1, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40395 \ardyFPGA_inst/risc_v_inst/i6793_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40396 \ardyFPGA_inst/risc_v_inst/i1_3_lut_4_lut_adj_650 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/regs_inst/rdw_del_c ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_556 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40397 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i779_3_lut_rep_428 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_492 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_557 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_io_bus_dmux_inst_SLICE_559 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40377 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i24_3_lut_rep_628_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_55__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_560 ( input C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40401 \ardyFPGA_inst/risc_v_inst/mux_148_i11_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \ardyFPGA_inst/risc_v_inst/mux_142_i11_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_563 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40377 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i31_3_lut_rep_626_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_62__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_564 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40403 \ardyFPGA_inst/risc_v_inst/i9846_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40404 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i10_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_566 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40277 \ardyFPGA_inst/risc_v_inst/mux_148_i12_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40405 \ardyFPGA_inst/risc_v_inst/mux_142_i12_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_568 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40397 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i793_3_lut_rep_398 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_494 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_569 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40369 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_389 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_391 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_570 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40408 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i792_3_lut_rep_397 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_495 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_571 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40369 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_398 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_400 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_572 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40409 \ardyFPGA_inst/risc_v_inst/i9847_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40410 \ardyFPGA_inst/risc_v_inst/mux_288_i11_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_573 ( input D0, C0, B0, A0, output F0 );

  lut40200 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i8_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_574 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40370 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_496 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40391 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_497 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_575 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_502 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40405 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_498 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_578 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/mux_148_i9_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \ardyFPGA_inst/risc_v_inst/mux_142_i9_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_580 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40413 \ardyFPGA_inst/risc_v_inst/i9842_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40414 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i8_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_584 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40415 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i777_3_lut_rep_433 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40416 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_499 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_585 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_238 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40371 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_240 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_586 ( input D1, C1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/mux_148_i10_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40418 \ardyFPGA_inst/risc_v_inst/mux_142_i10_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_588 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40370 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_500 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40419 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_501 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0x8B88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_590 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40420 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i776_3_lut_rep_434 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_503 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_591 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_264 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_273 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_593 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40203 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i30_3_lut_rep_640_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_61__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_594 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40422 \ardyFPGA_inst/risc_v_inst/i9845_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40423 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i9_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_596 ( input D1, C1, B1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40277 \ardyFPGA_inst/risc_v_inst/mux_148_i7_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40424 \ardyFPGA_inst/risc_v_inst/mux_142_i7_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_io_bus_dmux_inst_SLICE_599 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40341 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i26_3_lut_rep_627_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_57__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40343 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i27_3_lut_rep_630_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_58__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40413 \ardyFPGA_inst/risc_v_inst/i9839_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40426 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i6_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_604 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40427 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i787_3_lut_rep_413 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_504 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_605 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_440 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_441 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_606 ( input D1, C1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/mux_148_i8_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \ardyFPGA_inst/risc_v_inst/mux_142_i8_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_608 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40367 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i785_3_lut_rep_416 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_505 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_609 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_452 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_455 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40353 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_506 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40391 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_507 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_611 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40431 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_513 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_508 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_613 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40432 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i28_3_lut_rep_631_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_59__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40389 \ardyFPGA_inst/risc_v_inst/i9840_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40433 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i7_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_616 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40258 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_510 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40434 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_509 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_617 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40281 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_349 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40435 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12670_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_620 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40436 \ardyFPGA_inst/risc_v_inst/mux_148_i5_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \ardyFPGA_inst/risc_v_inst/mux_142_i5_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_624 ( input D0, C0, B0, A0, output F0 );

  lut40438 \ardyFPGA_inst/risc_v_inst/i9835_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_625 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40362 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i12_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_43__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_626 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40439 \ardyFPGA_inst/risc_v_inst/mux_288_i4_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40440 \ardyFPGA_inst/risc_v_inst/regs_inst/i7048_2_lut_rep_507_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_628 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40370 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_511 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40391 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_512 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_630 ( input D1, C1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/mux_148_i6_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 \ardyFPGA_inst/risc_v_inst/mux_142_i6_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_634 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40383 \ardyFPGA_inst/risc_v_inst/i9836_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40441 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i5_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_638 ( input C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40363 \ardyFPGA_inst/risc_v_inst/mux_148_i3_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \ardyFPGA_inst/risc_v_inst/mux_142_i3_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_640 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40268 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_371 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_514 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_642 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40409 \ardyFPGA_inst/risc_v_inst/i9833_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40442 \ardyFPGA_inst/risc_v_inst/mux_288_i2_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_643 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40443 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i10_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_41__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_645 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40444 \ardyFPGA_inst/risc_v_inst/regs_inst/i7028_2_lut_rep_505_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40445 \ardyFPGA_inst/risc_v_inst/regs_inst/i7050_2_lut_rep_497_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_646 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/mux_148_i4_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ardyFPGA_inst/risc_v_inst/mux_142_i4_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_650 ( input D0, C0, B0, A0, output F0 );

  lut40438 \ardyFPGA_inst/risc_v_inst/i9834_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_651 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40192 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i11_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_42__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_652 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40439 \ardyFPGA_inst/risc_v_inst/mux_288_i3_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40446 \ardyFPGA_inst/risc_v_inst/regs_inst/i7049_2_lut_rep_491_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0xE020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_655 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40341 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i22_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \ardyFPGA_inst/risc_v_inst/i56_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_656 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40353 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_515 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40447 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_516 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xAE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_657 ( input C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40448 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_526 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40314 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_517 ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_658 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40449 \ardyFPGA_inst/risc_v_inst/i9829_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40450 \ardyFPGA_inst/risc_v_inst/i13031_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x4540") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0x2700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_659 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40203 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i9_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40378 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_40__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_660 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40439 \ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40446 \ardyFPGA_inst/risc_v_inst/regs_inst/i7051_2_lut_rep_498_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_662 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40451 \ardyFPGA_inst/risc_v_inst/i78_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40452 \ardyFPGA_inst/risc_v_inst/i6923_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0x2E22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40453 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_518 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40454 \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i64_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xBE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xBF2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40455 \ardyFPGA_inst/risc_v_inst/i1906_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40200 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i13_3_lut_rep_625_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0x4BE1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_667 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40456 \ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__I_0_i64_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i798_3_lut_rep_387 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0x8F08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40457 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_520 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40458 \ardyFPGA_inst/risc_v_inst/i4_4_lut_adj_522 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0x4505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_671 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40459 \ardyFPGA_inst/risc_v_inst/i2_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40460 \ardyFPGA_inst/risc_v_inst/i4_4_lut_adj_523 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_672 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40461 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_521 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40462 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_647 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0xFF35") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_675 ( input DI1, D1, C1, B1, A1, D0, C0, 
    B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40463 \ardyFPGA_inst/risc_v_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40286 \ardyFPGA_inst/risc_v_inst/i12673_2_lut_rep_596_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/skip_execution_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_676 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40464 \ardyFPGA_inst/risc_v_inst/i9838_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_677 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40465 \ardyFPGA_inst/risc_v_inst/regs_inst/i9471_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40466 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_701 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_678 ( input DI1, D1, C1, B1, A1, D0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40467 \ardyFPGA_inst/risc_v_inst/PC_i1_i1_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40278 \ardyFPGA_inst/risc_v_inst/i4423_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/risc_v_inst/PC_i0_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_679 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40468 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40469 \ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_680 ( input D0, C0, B0, A0, output F0 );

  lut40421 \ardyFPGA_inst/risc_v_inst/mux_146_i1_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_681 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40470 \ardyFPGA_inst/risc_v_inst/i1_3_lut_4_lut_adj_705 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40471 \ardyFPGA_inst/risc_v_inst/i28_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x3733") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_683 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40203 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i14_3_lut_rep_629_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_45__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40472 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_524 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40391 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_525 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_689 ( input D1, C1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40473 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_534 ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_530 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_690 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40474 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_548 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40475 \ardyFPGA_inst/risc_v_inst/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0x0070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_691 ( input D1, C1, 
    B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40476 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_293 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40477 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_636_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_692 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40478 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_529 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_693 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40479 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_290 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40480 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_292 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0x0888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0xF100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_696 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40481 \ardyFPGA_inst/risc_v_inst/i2_3_lut_rep_614_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40482 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_531 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_697 ( input D1, C1, 
    B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40483 \ardyFPGA_inst/risc_v_inst/i2_3_lut_4_lut_adj_646 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40484 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7202_2_lut_rep_645 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_703 ( input D1, C1, B1, A1, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40485 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_406 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40486 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_647 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_704 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40487 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_536 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40488 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_538 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0x22A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_705 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40489 \ardyFPGA_inst/risc_v_inst/i12726_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40490 \ardyFPGA_inst/risc_v_inst/i4_4_lut_adj_539 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_706 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40491 \ardyFPGA_inst/risc_v_inst/i12758_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40492 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_646 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_707 ( input D1, C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40493 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40494 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_624_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_710 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40370 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_541 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40354 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_542 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_711 ( input C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40448 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_547 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40314 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_543 ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_712 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40495 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_544 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40496 \ardyFPGA_inst/risc_v_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0x000B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_io_bus_dmux_inst_SLICE_715 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40497 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_49__I_0_i1_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_48__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_716 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40353 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_545 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40346 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_546 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_720 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40370 \ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_551 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40391 \ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_552 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_721 ( input D1, C1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40473 \ardyFPGA_inst/risc_v_inst/i125_3_lut_adj_621 ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_553 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_io_bus_dmux_inst_SLICE_723 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40014 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_51__I_0_i1_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_50__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_726 ( input D1, C1, B1, A1, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40498 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40499 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_657 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_729 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40500 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_672 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40501 \ardyFPGA_inst/risc_v_inst/i2966_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_731 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40502 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_563 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_732 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40503 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_561 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40504 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_634 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_735 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40505 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_639 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40506 \ardyFPGA_inst/risc_v_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0xEFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_736 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40507 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_565 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40508 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_567 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_737 ( input C1, B1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40509 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_573 ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40510 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_568 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_738 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40503 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_566 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40511 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_633 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_739 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40220 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_670 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40512 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_671 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_742 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40507 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_570 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40513 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_572 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_744 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40514 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_571 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40515 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_748 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40516 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_575 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40517 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_577 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_749 ( input C1, B1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40509 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_583 ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40502 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_578 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40514 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_576 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40518 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_636 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_751 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40519 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_668 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40520 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_669 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_754 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40521 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_580 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40522 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_582 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_756 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40173 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_581 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40504 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_637 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_760 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40516 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_585 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40523 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_587 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_761 ( input D1, B1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40524 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_594 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40525 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_588 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_762 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40526 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_586 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40527 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_638 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_763 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40528 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_664 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40529 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_666 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_766 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40516 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_590 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40523 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_593 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40530 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_591 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40531 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_640 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_io_bus_dmux_inst_SLICE_773 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40251 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_15_i1_3_lut_rep_634 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40425 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_39__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40507 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_596 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40532 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_598 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_775 ( input B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40533 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_604 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40510 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_599 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_776 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40173 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_597 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40511 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_641 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_777 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40534 \ardyFPGA_inst/risc_v_inst/i13346_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40535 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_663 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_780 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40507 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_601 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40536 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_603 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_782 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40176 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_602 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40537 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_642 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_783 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40269 \ardyFPGA_inst/risc_v_inst/i13343_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40538 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_662 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_786 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40521 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_606 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40539 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_608 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_787 ( input D1, B1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40524 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_614 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40502 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_609 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_788 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40514 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_607 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40540 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_643 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_789 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40541 \ardyFPGA_inst/risc_v_inst/i13340_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40542 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_661 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_792 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40516 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_611 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40532 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_613 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_794 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40514 \ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_612 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40543 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_644 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_795 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40269 \ardyFPGA_inst/risc_v_inst/i13337_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40542 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_660 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_800 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40193 \ardyFPGA_inst/risc_v_inst/i122_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40175 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_617 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_802 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40281 \ardyFPGA_inst/risc_v_inst/i13334_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40038 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_44__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_806 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40544 \ardyFPGA_inst/risc_v_inst/i122_4_lut_adj_620 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40175 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_622 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_811 ( input C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40363 \ardyFPGA_inst/risc_v_inst/i125_3_lut_adj_631 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \ardyFPGA_inst/risc_v_inst/i125_3_lut_adj_626 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_812 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40193 \ardyFPGA_inst/risc_v_inst/i122_4_lut_adj_625 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40532 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_627 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_814 ( input C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40545 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_642 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \ardyFPGA_inst/risc_v_inst/i13328_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_816 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40144 \ardyFPGA_inst/risc_v_inst/i121_4_lut_adj_629 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40048 \ardyFPGA_inst/risc_v_inst/i122_4_lut_adj_630 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_819 ( input C1, B1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40509 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_558 ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40510 \ardyFPGA_inst/risc_v_inst/i1_2_lut_adj_632 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_821 ( input D1, C1, B1, A1, D0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40546 \ardyFPGA_inst/risc_v_inst/i1_3_lut_4_lut_adj_674 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40340 \ardyFPGA_inst/risc_v_inst/i6774_2_lut_rep_656 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_825 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40547 \ardyFPGA_inst/risc_v_inst/i13961_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 \ardyFPGA_inst/risc_v_inst/i13877_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0x53FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_io_bus_dmux_inst_SLICE_831 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40507 \ardyFPGA_inst/risc_v_inst/i7057_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40025 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_47__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_832 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40549 \ardyFPGA_inst/risc_v_inst/i7063_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40550 \ardyFPGA_inst/risc_v_inst/i12706_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_833 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40551 \ardyFPGA_inst/risc_v_inst/i9_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40552 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_665 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_834 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40553 \ardyFPGA_inst/risc_v_inst/i7060_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40554 \ardyFPGA_inst/risc_v_inst/i7058_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0x8A80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_835 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40389 \ardyFPGA_inst/risc_v_inst/i9850_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40555 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i14_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_837 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40363 \ardyFPGA_inst/ram_inst/i866_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40556 \ardyFPGA_inst/ram_inst/i1_4_lut_adj_217 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_839 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40557 \ardyFPGA_inst/ram_inst/i1_4_lut_adj_218 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40531 \ardyFPGA_inst/ram_inst/i1_2_lut_rep_414_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_840 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40558 \ardyFPGA_inst/risc_v_inst/i2_3_lut_4_lut_adj_649 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40350 \ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_841 ( input D0, C0, B0, A0, output F0 );

  lut40559 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_702 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_842 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40560 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_699 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_648 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_844 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40561 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40562 \ardyFPGA_inst/risc_v_inst/i2_3_lut_4_lut_adj_651 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_845 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40563 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40564 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_3_lut_4_lut_adj_219 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_847 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_433 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_434 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_848 ( input D0, C0, B0, A0, output F0 );

  lut40566 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_653 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_852 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40567 \ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_656 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40568 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_366 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_853 ( input D1, C1, 
    B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40569 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_21_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3019_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_854 ( input C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40385 \ardyFPGA_inst/risc_v_inst/mux_148_i15_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 \ardyFPGA_inst/risc_v_inst/mux_142_i15_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_856 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40432 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_31__I_0_i21_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \ardyFPGA_inst/io_bus_dmux_inst/bus_in_52__I_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_858 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40572 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_542_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40573 \ardyFPGA_inst/risc_v_inst/i1_3_lut_4_lut_adj_657 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_859 ( input D1, C1, 
    B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40574 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_432 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40492 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_651 ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_860 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/mux_148_i16_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \ardyFPGA_inst/risc_v_inst/mux_142_i16_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_862 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40575 \ardyFPGA_inst/risc_v_inst/i1_4_lut_adj_703 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40576 \ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_659 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0xFF31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_864 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40413 \ardyFPGA_inst/risc_v_inst/i9851_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40577 \ardyFPGA_inst/risc_v_inst/regs_inst/mux_288_i15_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_870 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40397 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i791_3_lut_rep_400 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40578 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_677 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_871 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_409 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_411 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_872 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40579 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_689 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40580 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_638_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_873 ( input D1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40581 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i797_3_lut_rep_388 
    ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_364 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_874 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40397 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i790_3_lut_rep_401 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40582 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_678 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_875 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_418 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40583 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_420 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_876 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40408 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i774_3_lut_rep_439 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_679 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_877 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_300 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_302 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_878 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40584 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i775_3_lut_rep_438 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40585 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_680 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_879 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40586 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_288 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40371 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_294 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_880 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40367 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i773_3_lut_rep_454 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40587 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_684 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_881 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_307 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_310 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_882 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40408 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i772_3_lut_rep_455 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40588 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_685 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_883 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_319 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40371 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_321 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_884 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40367 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i789_3_lut_rep_406 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40578 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_686 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_885 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_426 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_429 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_886 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40397 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i788_3_lut_rep_405 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_687 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_888 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40589 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i771_3_lut_rep_465 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_688 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0x5F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_889 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40369 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_325 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_327 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_891 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_330 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_332 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_892 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40367 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i786_3_lut_rep_410 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40582 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_690 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_893 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_446 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_448 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_894 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40420 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i784_3_lut_rep_417 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_691 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_895 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_460 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40590 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_462 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40591 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_693 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40585 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_692 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_897 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_336 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_338 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_899 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_341 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_343 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_900 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40408 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i783_3_lut_rep_423 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_694 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_901 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_413 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_427 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_902 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40408 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i782_3_lut_rep_420 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_695 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_903 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_472 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40583 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_474 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_904 ( input D1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40592 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i781_3_lut_rep_425 
    ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_696 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_905 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_281 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40593 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_283 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_906 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40408 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i778_3_lut_rep_429 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_697 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_907 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_231 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40590 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_233 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_908 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40589 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i795_3_lut_rep_392 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \ardyFPGA_inst/risc_v_inst/i1_2_lut_3_lut_4_lut_adj_698 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_909 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_376 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40590 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i69_4_lut_adj_378 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_910 ( input D1, C1, B1, A1, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40491 \ardyFPGA_inst/risc_v_inst/i12746_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40124 \ardyFPGA_inst/risc_v_inst/i12666_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_912 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40594 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13166_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40595 \ardyFPGA_inst/risc_v_inst/regs_inst/i7034_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0x9009") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_914 ( input D1, C1, 
    B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1713_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40424 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i6_3_lut_rep_570 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_915 ( input D1, C1, A1, D0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40596 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1642_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i7_3_lut_rep_575 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_916 ( input D1, C1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3128_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1717_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_917 ( input D1, C1, B1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1715_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i5_3_lut_rep_578 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_918 ( input D1, C1, 
    B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3001_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3061_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_919 ( input D1, C1, 
    B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40597 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7260_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40598 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i768_3_lut_rep_471 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_920 ( input D1, C1, 
    B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40277 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3069_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3065_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_922 ( input D1, C1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3091_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1705_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_923 ( input C1, B1, A1, D0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40448 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1772_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i10_3_lut_rep_576 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_924 ( input D1, C1, 
    B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40599 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1709_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40405 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i9_3_lut_rep_581 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_925 ( input D1, C1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1711_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i8_3_lut_rep_588 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_926 ( input D1, C1, 
    A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1697_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40570 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i14_3_lut_rep_590 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_928 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40600 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13195_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0x00EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_929 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40602 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40603 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i55_2_lut_rep_391_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0x87B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_932 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40604 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13115_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40605 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13101_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0x0201") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_933 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40606 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13226_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40607 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i21_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0x93C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_934 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40308 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40608 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_935 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40609 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40610 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_936 ( input D1, C1, 
    B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40277 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1701_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i12_3_lut_rep_589 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_937 ( input D1, C1, B1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2218_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i13_3_lut_rep_595 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_939 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40611 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13246_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40607 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i59_2_lut_rep_386_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0x0E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_940 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40612 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i41_2_lut_rep_408_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40613 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i49_2_lut_rep_396_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0x93C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0x9A56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_942 ( input D0, C0, 
    B0, A0, output F0 );

  lut40614 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_943 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40615 \ardyFPGA_inst/risc_v_inst/regs_inst/i7021_2_lut_rep_484_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40595 \ardyFPGA_inst/risc_v_inst/regs_inst/i7039_2_lut_rep_529_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_945 ( input D1, C1, 
    B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40616 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_296 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40617 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_3_lut_4_lut_3_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0xBBEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_946 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40618 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_228 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_13_i31_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_947 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40619 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_342 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40620 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6915_2_lut_rep_470_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x3B0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0xFF1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_948 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40621 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_351 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0xA044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0x0C88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_951 ( input D1, C1, B1, A1, 
    D0, B0, output F0, F1 );
  wire   GNDI;

  lut40623 \ardyFPGA_inst/risc_v_inst/regs_inst/i4_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40624 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_952 ( input D1, C1, 
    B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2100_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1883_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_955 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_458 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40626 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_459 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_956 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40627 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i17_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40628 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6862_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0x4E44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0x2E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_957 ( input D1, C1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40596 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1663_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i32_3_lut_rep_565 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_958 ( input D1, C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40629 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_457 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3201_3_lut_rep_462 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_961 ( input D1, C1, B1, A1, 
    D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i743_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40571 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i21_3_lut_rep_555 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0x5F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_962 ( input C1, B1, 
    A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3017_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3132_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_964 ( input D1, C1, 
    B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40631 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_285 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40632 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_3_lut_rep_463 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0x5700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_965 ( input C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40448 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2008_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40633 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i742_3_lut_rep_474 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_966 ( input D1, C1, 
    B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2106_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40634 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_449 ( 
    .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_968 ( input D1, C1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3083_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3170_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_970 ( input D1, C1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3130_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1703_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_971 ( input D0, C0, 
    B0, output F0 );
  wire   GNDI;

  lut40382 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3077_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_973 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40635 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40550 \ardyFPGA_inst/risc_v_inst/regs_inst/i7032_2_lut_rep_499_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0x2A20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_975 ( input C1, B1, 
    A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3047_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1707_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_976 ( input C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40636 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3093_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2084_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_977 ( input D1, C1, 
    B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_5_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40405 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2419_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_978 ( input D1, C1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1875_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1742_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_979 ( input D1, C1, 
    B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40599 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1960_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2082_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_980 ( input D1, C1, 
    B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40411 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_25_i7_3_lut_rep_445 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1803_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_982 ( input D1, C1, 
    B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2228_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2226_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_986 ( input D1, C1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2305_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1762_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_987 ( input D1, C1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1695_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i15_3_lut_rep_587 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_989 ( input D0, C0, 
    B0, A0, output F0 );

  lut40637 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_449 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0x9180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_992 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40638 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i4_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40639 \ardyFPGA_inst/risc_v_inst/regs_inst/i6898_2_lut_rep_509_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0x4D44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_995 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40640 \ardyFPGA_inst/risc_v_inst/regs_inst/i759_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i24_3_lut_rep_554 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0x2A7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_996 ( input D0, C0, 
    B0, A0, output F0 );

  lut40284 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_229 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_997 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40641 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_367 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \ardyFPGA_inst/risc_v_inst/regs_inst/i7040_2_lut_rep_536_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0x2A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_998 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40642 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i25_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40643 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_230 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0x939C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0xBFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_999 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40644 \ardyFPGA_inst/risc_v_inst/regs_inst/i767_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i32_3_lut_rep_552 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0x1BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1001 ( input D1, 
    C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40645 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_284 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40646 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6986_2_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0x9810") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1003 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40306 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i18_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40647 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i8_3_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0xBF2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1007 ( input D1, 
    C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40648 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_447 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40649 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7073_3_lut_rep_546 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1008 ( input D0, 
    C0, B0, A0, output F0 );

  lut40650 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_234 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0x9180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1011 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40651 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i38_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40652 \ardyFPGA_inst/risc_v_inst/regs_inst/i6992_2_lut_rep_538_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1012 ( input D1, 
    C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2133_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2131_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1014 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2117_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2759_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1017 ( input D0, 
    C0, A0, output F0 );
  wire   GNDI;

  lut40136 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2107_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1018 ( input C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40431 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2765_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1974_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1019 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2190_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2040_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1020 ( input D1, 
    C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2350_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1764_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1022 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3035_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3095_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1023 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40653 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7290_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40654 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7285_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1024 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i9_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40655 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i61_2_lut_rep_385_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0x95A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1025 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40641 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_242 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40656 \ardyFPGA_inst/risc_v_inst/regs_inst/i7022_2_lut_rep_539_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0xA0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1026 ( input D1, 
    C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3099_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3146_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1030 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2769_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2767_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1031 ( input D1, 
    C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1930_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i22_3_lut_rep_583 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1032 ( input D1, 
    C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2775_3_lut_rep_443 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2771_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1035 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i747_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i5_3_lut_rep_557 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1036 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40645 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_430 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_235 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1037 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40657 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13208_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40658 \ardyFPGA_inst/risc_v_inst/regs_inst/i7029_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0x8241") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0xCA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1038 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i51_2_lut_rep_393_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40655 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i47_2_lut_rep_399_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1039 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40659 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13186_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40660 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13169_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1040 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40661 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_333 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40662 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_236 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0x9180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0x7400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1044 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40618 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_239 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_11_i31_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1046 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40663 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_241 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40664 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_373 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0xA044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0x44C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1048 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40665 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13286_2_lut_rep_441_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40666 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i7_2_lut_rep_453_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0x3011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0x959A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1049 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40667 \ardyFPGA_inst/risc_v_inst/regs_inst/i746_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i4_3_lut_rep_594 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0x1DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1050 ( input C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40636 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_2_Mux_14_i15_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2172_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1051 ( input C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40385 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1920_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1912_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1053 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40640 \ardyFPGA_inst/risc_v_inst/regs_inst/i766_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i31_3_lut_rep_551 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1055 ( input D1, 
    C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40668 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_309 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40669 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1060 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40670 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_245 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40671 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_347 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1061 ( input D0, 
    C0, B0, A0, output F0 );

  lut40672 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_348 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1063 ( input D1, 
    C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40596 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2018_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2313_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1065 ( input C1, 
    B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40385 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2307_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2299_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1068 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40670 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40673 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1069 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40674 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_354 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40675 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_356 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0x44F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1071 ( input D0, 
    C0, B0, A0, output F0 );

  lut40676 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_377 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0x7530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1073 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40648 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_390 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40677 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i946_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1075 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40678 \ardyFPGA_inst/risc_v_inst/regs_inst/i765_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i30_3_lut_rep_549 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0x53F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1077 ( input D0, 
    C0, B0, A0, output F0 );

  lut40679 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_384 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0x50DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1079 ( input D0, 
    C0, B0, A0, output F0 );

  lut40680 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_289 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0x50DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1081 ( input D0, 
    C0, B0, A0, output F0 );

  lut40681 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_301 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1083 ( input D0, 
    C0, B0, A0, output F0 );

  lut40682 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_320 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0x30BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1085 ( input D0, 
    C0, B0, A0, output F0 );

  lut40681 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_326 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1087 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40683 \ardyFPGA_inst/risc_v_inst/regs_inst/i7042_2_lut_rep_493_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \ardyFPGA_inst/risc_v_inst/regs_inst/i7023_2_lut_rep_540_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0xCA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1089 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40648 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_454 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40684 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_331 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1091 ( input D0, 
    C0, B0, A0, output F0 );

  lut40682 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_337 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1092 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40670 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_256 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40671 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_369 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1093 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_370 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40685 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1045_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1095 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_399 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40686 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1800_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1097 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40687 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_410 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40688 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1812_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0x50DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1099 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40689 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_419 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40690 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1832_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0x7530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1103 ( input D0, 
    C0, B0, A0, output F0 );

  lut40680 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_268 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1104 ( input D0, 
    C0, B0, A0, output F0 );

  lut40691 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_263 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1107 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40621 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_277 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40692 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_387 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0x7020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1109 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_315 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_14_i31_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1110 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40621 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_379 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40693 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_269 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0x0A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1113 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40687 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_282 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_15_i31_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1115 ( input D0, 
    C0, B0, A0, output F0 );

  lut40684 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_473 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1117 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40687 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_422 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_17_i31_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1119 ( input D0, 
    C0, B0, A0, output F0 );

  lut40676 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_461 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1124 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40694 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_10_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40695 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_10_i30_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1126 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2244_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2208_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1127 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2206_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1859_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1131 ( input D1, 
    C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40696 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1133 ( input D1, C1, B1, A1, 
    D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40697 \ardyFPGA_inst/risc_v_inst/regs_inst/i764_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i29_3_lut_rep_550 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0x707F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1134 ( input D1, 
    C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40698 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7383_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12704_2_lut_rep_545 ( 
    .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1136 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40699 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i52_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40603 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i57_2_lut_rep_390_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0xFB08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1137 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40700 \ardyFPGA_inst/risc_v_inst/regs_inst/i7025_2_lut_rep_487_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \ardyFPGA_inst/risc_v_inst/regs_inst/i7024_2_lut_rep_521_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1138 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40645 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_386 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40701 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_279 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0x3A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1142 ( input D1, 
    C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2757_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1638_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1143 ( input D1, C1, B1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1770_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i11_3_lut_rep_571 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1146 ( input D1, 
    C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2034_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1843_3_lut_rep_452 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1149 ( input D0, 
    C0, B0, output F0 );
  wire   GNDI;

  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2323_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1150 ( input D1, 
    C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1835_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1738_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1151 ( input D1, 
    C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40702 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2448_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6957_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1152 ( input D1, 
    C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3227_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1730_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1154 ( input C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40431 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1734_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i29_3_lut_rep_586 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1157 ( input D1, C1, B1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1675_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i25_3_lut_rep_577 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1159 ( input C1, B1, A1, D0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1624_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i26_3_lut_rep_593 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1161 ( input D1, C1, B1, A1, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40697 \ardyFPGA_inst/risc_v_inst/regs_inst/i763_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i28_3_lut_rep_613 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1162 ( input D1, 
    C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40703 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40704 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/instruction_14__N_999_I_0_i4_2_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0xDDDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1167 ( input D1, 
    C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40705 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7288_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3063_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1169 ( input C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40363 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1910_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i23_3_lut_rep_582 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1170 ( input D1, 
    C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40706 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_352 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40571 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1750_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1171 ( input D1, C1, B1, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40599 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1685_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i20_3_lut_rep_584 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1172 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40663 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_392 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_286 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1174 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40707 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_287 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40708 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_466 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1175 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40709 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13190_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \ardyFPGA_inst/risc_v_inst/regs_inst/i7043_2_lut_rep_503_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0x8421") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1177 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40663 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_295 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40710 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_393 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0x2A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1178 ( input D1, 
    C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2074_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i17_3_lut_rep_580 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1180 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40711 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13235_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40712 \ardyFPGA_inst/risc_v_inst/regs_inst/i7026_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0x8421") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1183 ( input C1, 
    A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40713 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6969_2_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40714 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_308 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1184 ( input D0, 
    C0, B0, A0, output F0 );

  lut40715 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_291 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1185 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40700 \ardyFPGA_inst/risc_v_inst/regs_inst/i7046_2_lut_rep_504_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40595 \ardyFPGA_inst/risc_v_inst/regs_inst/i7035_2_lut_rep_532_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1187 ( input D1, C1, B1, A1, 
    D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i761_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40571 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i26_3_lut_rep_608 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1188 ( input C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40716 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40717 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_297 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0x9090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1191 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40718 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_298 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40719 \ardyFPGA_inst/risc_v_inst/regs_inst/i7027_2_lut_rep_534_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0x4E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1193 ( input D1, 
    C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40720 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7271_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2861_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1194 ( input C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40431 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2403_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2401_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1199 ( input D0, 
    C0, B0, A0, output F0 );

  lut40721 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_412 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0xC022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1201 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40667 \ardyFPGA_inst/risc_v_inst/regs_inst/i762_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i27_3_lut_rep_611 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1203 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40722 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_394 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40723 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7289_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1204 ( input D1, 
    C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3116_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3186_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1205 ( input D1, 
    C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40724 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_362 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2793_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1206 ( input D1, 
    C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40503 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7281_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2978_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1208 ( input D0, 
    C0, B0, A0, output F0 );

  lut40284 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_299 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1209 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40725 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i17_2_lut_rep_435_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40726 \ardyFPGA_inst/risc_v_inst/regs_inst/i7044_2_lut_rep_512_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0x87D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1213 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40727 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_303 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_414 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0x9180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1216 ( input D1, 
    C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1719_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i3_3_lut_rep_573 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1218 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40663 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_401 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_304 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1220 ( input D1, 
    C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40728 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_adj_478 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1048_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1221 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40729 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_425 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i1_3_lut_rep_579 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1222 ( input D1, 
    C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2281_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2761_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1225 ( input D0, 
    C0, B0, output F0 );
  wire   GNDI;

  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2755_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1226 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40730 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_395 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40731 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0x87D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1227 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40732 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13238_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40733 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13211_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1228 ( input C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40431 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3043_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1699_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1229 ( input D1, 
    C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40734 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7287_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3045_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1237 ( input C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40448 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3011_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3073_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1240 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40735 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_305 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40736 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i47_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0x8D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1242 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40737 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_306 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_5_i8_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0xC0EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1245 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40727 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_311 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40738 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_417 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0x7200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1246 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40739 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i50_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40740 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6975_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1248 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40645 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_421 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40628 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_312 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1249 ( input D1, C1, B1, A1, 
    D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i760_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i25_3_lut_rep_605 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1251 ( input D0, 
    C0, B0, A0, output F0 );

  lut40721 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_317 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1253 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40741 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2073_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40742 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1871_2_lut_rep_459_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0xCFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1254 ( input C0, 
    B0, A0, output F0 );
  wire   GNDI;

  lut40110 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2066_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1255 ( input D1, 
    C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1867_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2749_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1256 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40230 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_7_i31_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40743 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_7_i30_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0x2E22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1258 ( input D1, 
    C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2395_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1774_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1260 ( input D1, 
    C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2050_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2198_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1263 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i757_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i22_3_lut_rep_553 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1264 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_318 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40744 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_403 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1267 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40621 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_322 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40745 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_476 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0x4C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1271 ( input D1, 
    C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1659_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40570 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i30_3_lut_rep_597 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1273 ( input C1, 
    B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40385 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2352_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2344_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1274 ( input D1, 
    C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1626_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i24_3_lut_rep_568 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1279 ( input D1, C1, B1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40277 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1687_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40405 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i19_3_lut_rep_592 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1280 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40746 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i35_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40595 \ardyFPGA_inst/risc_v_inst/regs_inst/i6990_2_lut_rep_483_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1282 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i31_2_lut_rep_415_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40731 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i43_2_lut_rep_402_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1283 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40700 \ardyFPGA_inst/risc_v_inst/regs_inst/i7047_2_lut_rep_490_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40656 \ardyFPGA_inst/risc_v_inst/regs_inst/i7031_2_lut_rep_517_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1284 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40645 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_442 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_323 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1286 ( input D1, 
    C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40596 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1622_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40418 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i27_3_lut_rep_585 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1290 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40730 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_324 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40747 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_431 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1293 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40661 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_328 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40748 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_477 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0x08C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1294 ( input D1, 
    C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2488_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2486_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1297 ( input D1, C1, B1, A1, 
    D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i758_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i23_3_lut_rep_556 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1298 ( input C1, 
    B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2751_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2753_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1300 ( input D1, 
    C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2538_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1780_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1303 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_443 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40749 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_445 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1305 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40750 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_334 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \ardyFPGA_inst/risc_v_inst/regs_inst/i7037_2_lut_rep_537_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0x40E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1307 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i737_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i16_3_lut_rep_564 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1308 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40751 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_335 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40752 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_5_i4_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1311 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40727 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_339 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40692 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_397 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1313 ( input D1, 
    C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40473 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1782_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i4_3_lut_rep_569 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1314 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40753 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i28_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40754 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13132_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0x8241") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1315 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40755 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_357 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40756 \ardyFPGA_inst/risc_v_inst/regs_inst/i7038_2_lut_rep_523_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0x44C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1317 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40757 \ardyFPGA_inst/risc_v_inst/regs_inst/i738_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i17_3_lut_rep_599 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0x4C7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1319 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40758 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_344 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40664 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_453 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0xC022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1320 ( input C1, 
    B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40448 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1786_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1646_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1322 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40759 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i27_2_lut_rep_421_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40760 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i33_2_lut_rep_418_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0xA656") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0x993C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1323 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40549 \ardyFPGA_inst/risc_v_inst/regs_inst/i7033_2_lut_rep_518_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40761 \ardyFPGA_inst/risc_v_inst/regs_inst/i7036_2_lut_rep_510_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1324 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40762 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_475 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_345 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0xA00C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1327 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40763 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_350 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40731 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i3_2_lut_rep_464_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0x8850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1329 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40764 \ardyFPGA_inst/risc_v_inst/regs_inst/i756_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i14_3_lut_rep_560 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0x3F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1331 ( input D1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40765 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2785_3_lut ( 
    .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40766 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13052_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1332 ( input D1, 
    C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2596_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2588_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1334 ( input C1, 
    B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40431 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2612_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_17_i15_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1339 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40767 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13125_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40655 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i11_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1341 ( input D1, 
    C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40768 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_404 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40769 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_444_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1345 ( input D1, C1, B1, A1, 
    D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40764 \ardyFPGA_inst/risc_v_inst/regs_inst/i736_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i15_3_lut_rep_562 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1347 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2763_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i956_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1348 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40770 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i23_2_lut_rep_426_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40607 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i29_2_lut_rep_422_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0x8B74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1349 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40771 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13162_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40772 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13141_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0x5545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1350 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40773 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_358 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \ardyFPGA_inst/risc_v_inst/regs_inst/i7030_2_lut_rep_514_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0x7020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1352 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40774 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_359 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40775 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_361 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1354 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40776 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_360 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40777 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_363 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1358 ( input D1, 
    C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2781_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2879_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1361 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40778 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_372 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40779 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_365 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0xA404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0x8012") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1363 ( input D1, C1, B1, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40599 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i916_3_lut_rep_468 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i31_3_lut_rep_598 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1364 ( input D1, 
    B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40780 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1572_3_lut ( 
    .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1602_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1366 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2833_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1671_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1369 ( input D1, 
    C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2924_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1679_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1370 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2972_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3041_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1372 ( input D1, 
    C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2883_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2787_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1375 ( input D1, 
    C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2928_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2926_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1376 ( input D1, 
    C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40596 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1691_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i18_3_lut_rep_591 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1380 ( input D1, 
    C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1683_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_int_31__I_0_i21_3_lut_rep_574 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1383 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40764 \ardyFPGA_inst/risc_v_inst/regs_inst/i755_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i13_3_lut_rep_558 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1387 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2823_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1665_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1390 ( input D1, 
    C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2815_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2811_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1391 ( input D1, 
    C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40252 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3003_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2995_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1393 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40277 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2813_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1677_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1395 ( input D1, 
    C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40277 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2857_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1673_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1397 ( input C1, 
    B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2859_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1681_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1398 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2908_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2817_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1400 ( input D1, 
    C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40412 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2993_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40570 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1693_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1402 ( input D1, 
    C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2863_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1689_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1409 ( input D1, C1, B1, A1, 
    D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i754_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i12_3_lut_rep_612 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1412 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_374 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40781 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_375 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1414 ( input D0, 
    C0, B0, A0, output F0 );

  lut40782 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i62_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1415 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40783 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i49_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40726 \ardyFPGA_inst/risc_v_inst/regs_inst/i7012_2_lut_rep_501_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1416 ( input D1, 
    C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40784 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7268_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2837_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1420 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40785 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_381 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40626 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_382 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1423 ( input D1, 
    C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40702 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3029_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3027_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1425 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40764 \ardyFPGA_inst/risc_v_inst/regs_inst/i753_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i11_3_lut_rep_610 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1427 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i752_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i10_3_lut_rep_607 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1428 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40786 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i15_2_lut_rep_436_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40787 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i19_2_lut_rep_430_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0x87B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0x939C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1429 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40788 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13106_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40789 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13091_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0x3323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1433 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40422 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_396 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40790 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7275_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1434 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40711 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13148_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40554 \ardyFPGA_inst/risc_v_inst/regs_inst/i7045_2_lut_rep_527_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1436 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40791 \ardyFPGA_inst/risc_v_inst/regs_inst/i2_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40792 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7258_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1440 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1651_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40793 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6856_2_lut_rep_447_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0xC0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1442 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40206 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i46_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40794 
    \ardyFPGA_inst/risc_v_inst/regs_inst/equal_12214_i10_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0x6CA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1443 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40308 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i10_3_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40795 
    \ardyFPGA_inst/risc_v_inst/regs_inst/equal_12214_i9_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0x6AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1445 ( input D1, 
    C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40796 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_20_i14_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1821_3_lut_rep_457 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1446 ( input D0, 
    C0, B0, A0, output F0 );

  lut40284 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_407 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1447 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40797 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_408 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7277_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1450 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40365 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1872_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40639 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i6810_2_lut_rep_460_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1453 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40764 \ardyFPGA_inst/risc_v_inst/regs_inst/i751_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i9_3_lut_rep_604 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1455 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40778 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_437 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_464 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1457 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i750_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i8_3_lut_rep_563 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1458 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40279 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_415 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40781 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_416 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1461 ( input D1, C1, B1, A1, 
    D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i740_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40571 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i19_3_lut_rep_600 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1462 ( input D1, 
    C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40516 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i7279_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2950_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1468 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40798 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_423 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40781 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_424 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1472 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40621 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_463 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40745 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_435 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1474 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40799 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i34_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \ardyFPGA_inst/risc_v_inst/regs_inst/i6994_2_lut_rep_485_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1476 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40800 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i48_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40801 \ardyFPGA_inst/risc_v_inst/regs_inst/i7016_2_lut_rep_489_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1477 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40312 \ardyFPGA_inst/risc_v_inst/regs_inst/i7018_2_lut_rep_700 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \ardyFPGA_inst/risc_v_inst/regs_inst/i7018_2_lut_rep_533_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1478 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40802 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_346 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40803 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_439 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0x08A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1479 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40764 \ardyFPGA_inst/risc_v_inst/regs_inst/i744_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i2_3_lut_rep_606 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1480 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40623 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i61_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40804 
    \ardyFPGA_inst/risc_v_inst/regs_inst/equal_12214_i26_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0x6CA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1482 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40725 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i35_2_lut_rep_411_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40731 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i37_2_lut_rep_412_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1484 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40805 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i53_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40806 
    \ardyFPGA_inst/risc_v_inst/regs_inst/equal_12214_i22_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0x6AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1485 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40807 \ardyFPGA_inst/risc_v_inst/regs_inst/i7002_2_lut_rep_516_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40808 \ardyFPGA_inst/risc_v_inst/regs_inst/i7011_2_lut_rep_492_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1486 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40809 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_432_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40810 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2855_2_lut_rep_458_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0x880C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1489 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i739_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i18_3_lut_rep_601 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1490 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40785 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_450 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40781 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_451 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1495 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40621 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_456 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40738 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_4_lut_adj_479 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1497 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40764 \ardyFPGA_inst/risc_v_inst/regs_inst/i745_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i3_3_lut_rep_609 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1498 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40811 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13078_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40655 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i5_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1501 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40812 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13144_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13123_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1502 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40813 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i60_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40814 
    \ardyFPGA_inst/risc_v_inst/regs_inst/equal_12214_i30_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0x6CA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1503 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40700 \ardyFPGA_inst/risc_v_inst/regs_inst/i7017_2_lut_rep_693 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \ardyFPGA_inst/risc_v_inst/regs_inst/i7017_2_lut_rep_506_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1505 ( input D1, C1, B1, A1, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40386 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1506 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40799 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i56_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40808 \ardyFPGA_inst/risc_v_inst/regs_inst/i7019_2_lut_rep_494_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1508 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40815 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i59_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40793 \ardyFPGA_inst/risc_v_inst/regs_inst/i7005_2_lut_rep_508_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1509 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40816 \ardyFPGA_inst/risc_v_inst/regs_inst/i6899_2_lut_rep_697 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40817 \ardyFPGA_inst/risc_v_inst/regs_inst/i6899_2_lut_rep_541_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0x8A80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1510 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40818 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i45_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40639 \ardyFPGA_inst/risc_v_inst/regs_inst/i6999_2_lut_rep_513_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1512 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40819 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i41_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40820 \ardyFPGA_inst/risc_v_inst/regs_inst/i7000_2_lut_rep_515_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1514 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40730 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_470 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40749 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_471 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1516 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40821 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i44_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40712 \ardyFPGA_inst/risc_v_inst/regs_inst/i6993_2_lut_rep_519_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1517 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40822 \ardyFPGA_inst/risc_v_inst/regs_inst/i7004_2_lut_rep_531_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40793 \ardyFPGA_inst/risc_v_inst/regs_inst/i6995_2_lut_rep_520_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1518 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40823 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i37_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \ardyFPGA_inst/risc_v_inst/regs_inst/i7010_2_lut_rep_524_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1520 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40824 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/equal_12214_i52_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40820 \ardyFPGA_inst/risc_v_inst/regs_inst/i7003_2_lut_rep_530_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1523 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i13_2_lut_rep_440_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40603 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i39_2_lut_rep_407_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1529 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i749_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i7_3_lut_rep_561 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1531 ( input D1, C1, B1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40630 \ardyFPGA_inst/risc_v_inst/regs_inst/i748_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40437 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i6_3_lut_rep_559 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1533 ( input D1, C1, B1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40764 \ardyFPGA_inst/risc_v_inst/regs_inst/i741_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i20_3_lut_rep_602 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_ram_inst_SLICE_1535 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40176 \ardyFPGA_inst/ram_inst/i6790_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40825 \ardyFPGA_inst/ram_inst/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1537 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40826 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40827 \ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1538 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40828 
    \ardyFPGA_inst/risc_v_inst/regs_inst/equal_12214_i14_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40794 
    \ardyFPGA_inst/risc_v_inst/regs_inst/equal_12214_i25_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0x6AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1539 ( input D1, C1, B1, A1, 
    D0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \ardyFPGA_inst/risc_v_inst/regs_inst/i4_4_lut_adj_224 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_2_lut_adj_225 ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1541 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40830 \ardyFPGA_inst/ram_inst/i6824_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40131 \ardyFPGA_inst/ram_inst/i856_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1545 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40503 \ardyFPGA_inst/ram_inst/i6788_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40532 \ardyFPGA_inst/ram_inst/i6789_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_ram_inst_SLICE_1551 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40516 \ardyFPGA_inst/ram_inst/i6820_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40372 \ardyFPGA_inst/ram_inst/i852_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1556 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40831 
    \ardyFPGA_inst/risc_v_inst/regs_inst/equal_12214_i2_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40832 
    \ardyFPGA_inst/risc_v_inst/regs_inst/equal_12214_i6_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0x6CA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0x6AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1559 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40176 \ardyFPGA_inst/ram_inst/i6825_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40402 \ardyFPGA_inst/ram_inst/i858_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_ram_inst_SLICE_1561 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40503 \ardyFPGA_inst/ram_inst/i6813_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40833 \ardyFPGA_inst/ram_inst/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1563 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40498 \ardyFPGA_inst/ram_inst/i6812_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40723 \ardyFPGA_inst/ram_inst/i6809_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_ram_inst_SLICE_1565 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40176 \ardyFPGA_inst/ram_inst/i6795_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40790 \ardyFPGA_inst/ram_inst/i6815_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_ram_inst_SLICE_1571 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40834 \ardyFPGA_inst/ram_inst/i6819_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40539 \ardyFPGA_inst/ram_inst/i6816_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0xC0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1575 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40835 \ardyFPGA_inst/ram_inst/i6818_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40836 \ardyFPGA_inst/ram_inst/i6817_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0xA0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1579 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40830 \ardyFPGA_inst/ram_inst/i6845_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40837 \ardyFPGA_inst/ram_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1583 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40521 \ardyFPGA_inst/ram_inst/i6844_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40131 \ardyFPGA_inst/ram_inst/i864_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_ram_inst_SLICE_1587 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40830 \ardyFPGA_inst/ram_inst/i6827_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40136 \ardyFPGA_inst/ram_inst/i862_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_ram_inst_SLICE_1591 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40838 \ardyFPGA_inst/ram_inst/i6826_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40111 \ardyFPGA_inst/ram_inst/i860_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1592 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40839 \ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40840 \ardyFPGA_inst/risc_v_inst/regs_inst/i12714_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1593 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40821 \ardyFPGA_inst/risc_v_inst/regs_inst/i12684_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40841 \ardyFPGA_inst/risc_v_inst/regs_inst/i12680_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1595 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40521 \ardyFPGA_inst/ram_inst/i6808_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40842 \ardyFPGA_inst/ram_inst/i6797_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0xE020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1596 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40843 \ardyFPGA_inst/ram_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40624 \ardyFPGA_inst/ram_inst/i12677_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0x10D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_ram_inst_SLICE_1600 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40521 \ardyFPGA_inst/ram_inst/i6821_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40437 \ardyFPGA_inst/ram_inst/i854_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1606 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40844 \ardyFPGA_inst/risc_v_inst/regs_inst/i7015_2_lut_rep_502_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40756 \ardyFPGA_inst/risc_v_inst/regs_inst/i7015_2_lut_rep_695 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1608 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40845 \ardyFPGA_inst/risc_v_inst/regs_inst/i7014_2_lut_rep_525_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \ardyFPGA_inst/risc_v_inst/regs_inst/i7014_2_lut_rep_696 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0xAC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1610 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40312 \ardyFPGA_inst/risc_v_inst/regs_inst/i7020_2_lut_rep_495_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \ardyFPGA_inst/risc_v_inst/regs_inst/i7020_2_lut_rep_698 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1646 ( input D1, 
    C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40846 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_rep_633_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40847 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut_adj_405 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1658 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40282 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_21_i31_3_lut_rep_427_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40848 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_4__I_0_Mux_22_i31_3_lut_rep_431_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1662 ( input D0, C0, B0, A0, output F0 );

  lut40849 \ardyFPGA_inst/risc_v_inst/i2_3_lut_4_lut_adj_648 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1667 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40473 \ardyFPGA_inst/risc_v_inst/i125_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40540 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_475_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1668 ( input D0, 
    C0, B0, A0, output F0 );

  lut40850 
    \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i36_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0xBA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1685 ( input D1, C1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40851 \ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_4__I_0_i3_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 \ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_4__I_0_i3_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1687 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40853 \ardyFPGA_inst/risc_v_inst/regs_inst/i7008_2_lut_rep_528_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40793 \ardyFPGA_inst/risc_v_inst/regs_inst/i7013_2_lut_rep_511_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_risc_v_alu_lite_inst_SLICE_1705 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40854 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i131_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40650 \ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i70_4_lut_adj_436 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0x8006") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1708 ( output F0 );
  wire   GNDI;

  lut40855 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_1709 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40856 \ardyFPGA_inst/rtc_inst/i687_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40857 \ardyFPGA_inst/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \ardyFPGA_inst/rtc_inst/int_rst_int_p_c ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_SLICE_1710 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40858 \ardyFPGA_inst/i4_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1715 ( input D1, C1, B1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40411 \ardyFPGA_inst/risc_v_inst/i110_3_lut_adj_483 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40424 \ardyFPGA_inst/risc_v_inst/i110_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1723 ( input B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40859 \ardyFPGA_inst/risc_v_inst/i9837_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \ardyFPGA_inst/risc_v_inst/i9830_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1725 ( input D1, B1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40860 \ardyFPGA_inst/risc_v_inst/i9827_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40861 \ardyFPGA_inst/risc_v_inst/i9826_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1727 ( input D1, C1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40862 \ardyFPGA_inst/risc_v_inst/i9825_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40863 \ardyFPGA_inst/risc_v_inst/i9824_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1730 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40864 \ardyFPGA_inst/risc_v_inst/i9854_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40865 \ardyFPGA_inst/risc_v_inst/i9857_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0x2320") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1732 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40866 \ardyFPGA_inst/risc_v_inst/i9853_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40867 \ardyFPGA_inst/risc_v_inst/i9855_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0x00D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1735 ( input D1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40868 \ardyFPGA_inst/risc_v_inst/i1_2_lut_rep_654 ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 \ardyFPGA_inst/risc_v_inst/i12740_rep_66_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0xFF55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1743 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40869 \ardyFPGA_inst/risc_v_inst/i7067_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40656 \ardyFPGA_inst/risc_v_inst/i7062_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1746 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40700 \ardyFPGA_inst/risc_v_inst/i7066_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40440 \ardyFPGA_inst/risc_v_inst/i7059_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1748 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40845 \ardyFPGA_inst/risc_v_inst/i7064_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40446 \ardyFPGA_inst/risc_v_inst/i7065_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1751 ( input DI1, C1, B0, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40870 \ardyFPGA_inst.risc_v_inst.SLICE_1751_K1 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40871 \ardyFPGA_inst/risc_v_inst/i723_1_lut_rep_643 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ardyFPGA_inst/risc_v_inst/after_reset_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1760 ( input D1, B1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40872 \ardyFPGA_inst/risc_v_inst/i6759_2_lut_rep_655 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \ardyFPGA_inst/risc_v_inst/i12744_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_SLICE_1764 ( input D1, B1, A1, D0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40874 
    \ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_15_i2_3_lut ( 
    .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40875 \ardyFPGA_inst/risc_v_inst/i7239_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1812 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40796 \ardyFPGA_inst/risc_v_inst/regs_inst/i9451_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40876 \ardyFPGA_inst/risc_v_inst/regs_inst/i9461_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1813 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40306 
    \ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i6_3_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40877 \ardyFPGA_inst/risc_v_inst/regs_inst/i9465_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1816 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40878 \ardyFPGA_inst/risc_v_inst/regs_inst/i9469_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40879 \ardyFPGA_inst/risc_v_inst/regs_inst/i9467_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1818 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40880 \ardyFPGA_inst/risc_v_inst/regs_inst/i9459_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40881 \ardyFPGA_inst/risc_v_inst/regs_inst/i9453_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1821 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40882 \ardyFPGA_inst/risc_v_inst/regs_inst/i9455_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40883 \ardyFPGA_inst/risc_v_inst/regs_inst/i9463_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1825 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40549 \ardyFPGA_inst/risc_v_inst/regs_inst/i7019_2_lut_rep_699 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40817 \ardyFPGA_inst/risc_v_inst/regs_inst/i7016_2_lut_rep_694 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1829 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40884 \ardyFPGA_inst/risc_v_inst/regs_inst/i9449_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40883 \ardyFPGA_inst/risc_v_inst/regs_inst/i9443_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1832 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40885 \ardyFPGA_inst/risc_v_inst/regs_inst/i9445_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40881 \ardyFPGA_inst/risc_v_inst/regs_inst/i9457_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1833 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40312 \ardyFPGA_inst/risc_v_inst/regs_inst/i7006_2_lut_rep_488_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40719 \ardyFPGA_inst/risc_v_inst/regs_inst/i7007_2_lut_rep_522_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1835 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40886 \ardyFPGA_inst/risc_v_inst/regs_inst/i9441_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \ardyFPGA_inst/risc_v_inst/regs_inst/i9447_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_SLICE_1841 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40822 \ardyFPGA_inst/risc_v_inst/regs_inst/i7009_2_lut_rep_535_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \ardyFPGA_inst/risc_v_inst/regs_inst/i6998_2_lut_rep_486_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_ram_inst_SLICE_1846 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40521 \ardyFPGA_inst/ram_inst/i6802_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40887 \ardyFPGA_inst/ram_inst/i6805_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1857 ( output F0 );
  wire   GNDI;

  lut40888 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1858 ( input DI1, D1, C1, B1, A1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \ardyFPGA_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40889 led_2__I_0_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ardyFPGA_inst/led__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1859 ( input A0, output F0 );
  wire   GNDI;

  lut40890 led_1__I_0_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1860 ( input B0, output F0 );
  wire   GNDI;

  lut40871 led_0__I_0_1_lut( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB2 ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_OD_B RGB2_BB_OD( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_OD_B ( input T_N, I, output O, inout B );

  BB_OD INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB1 ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_OD_B RGB1_BB_OD( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB0 ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_OD_B RGB0_BB_OD( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ardyFPGA_inst_rom_dp_inst_mux_49 ( input RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B_B \ardyFPGA_inst.rom_dp_inst.mux_49_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0010000000100120000001110120013100000000002000110322033300010000";

    defparam INST10.INIT_1 = "0x0113000001110113011103330222000100000000000002220230000100010000";

    defparam INST10.INIT_2 = "0x0111013100200012000000020010021201110111011101310000000000000131";

    defparam INST10.INIT_3 = "0x0000000002330000000001110111011100000111000001110111000000000000";

    defparam INST10.INIT_4 = "0x0000001100000111011103330000011101110000000000000333011100000000";

    defparam INST10.INIT_5 = "0x0111000000000000000001110000000000000000002001110000022200000000";

    defparam INST10.INIT_6 = "0x0222011101110000000001000111010000000000000000000000000001110000";

    defparam INST10.INIT_7 = "0x0000000000000202022202220222000000200222000002220000000000000000";

    defparam INST10.INIT_8 = "0x0000000001110222011100000111020000000000000002000222020202220200";

    defparam INST10.INIT_9 = "0x0000011100000111000000000000000000000000011100000000000000000111";

    defparam INST10.INIT_A = "0x0000000002220000022002200000000002000222000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000020002220000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000011000000000000000002220000";

    defparam INST10.INIT_D = "0x0222000000000222000000000222000000000000022202220222000000000000";

    defparam INST10.INIT_E = "0x0000000002220001022202220222000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000100000100000222000000010222000000000111000100000000";
endmodule

module ardyFPGA_inst_rom_dp_inst_mux_48 ( input RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0891 \ardyFPGA_inst.rom_dp_inst.mux_48_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0891 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0110000000000110000111110010111300000000101311012232331300110000";

    defparam INST10.INIT_1 = "0x3313000011113331111133332220101111100000000022220000101111100000";

    defparam INST10.INIT_2 = "0x1010111100002200000022000000222011301111111011110000000000001100";

    defparam INST10.INIT_3 = "0x0000000032120000000010001111110000001111001011011111000000020000";

    defparam INST10.INIT_4 = "0x0000011100001010111133330201031311110002000000003213111100000000";

    defparam INST10.INIT_5 = "0x1111000000000000000011110000000000000000000010100000222200000000";

    defparam INST10.INIT_6 = "0x2022001111010011000003231101001000000000000000110000000011110000";

    defparam INST10.INIT_7 = "0x0002001100000200222220022022000000002222000022020011000000000000";

    defparam INST10.INIT_8 = "0x1200002011332222111100001111020200000011000022222222002222220002";

    defparam INST10.INIT_9 = "0x0000301100003111100000000200200000110000110131110000011100001131";

    defparam INST10.INIT_A = "0x0010001022300001200120230001000120232223000100000000000000000000";

    defparam INST10.INIT_B = "0x0000000001000011221122330011001100110011001300120012001200100010";

    defparam INST10.INIT_C = "0x0002000000000000000000000000000200021113000200020000000022220200";

    defparam INST10.INIT_D = "0x2230001000122232001000102223020100010001220322232223000100020000";

    defparam INST10.INIT_E = "0x0000000022201000212023022031001100110011001300110011201100100010";

    defparam INST10.INIT_F = "0x0000000100000101011000002202000001102220000000001111000120000000";
endmodule

module ardyFPGA_inst_rom_dp_inst_mux_47 ( input RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0892 \ardyFPGA_inst.rom_dp_inst.mux_47_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0892 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x1210000001010002110013110222111100000200120000003100133110100100";

    defparam INST10.INIT_1 = "0x3311010112001131110031112020011011000222001222223310300001300220";

    defparam INST10.INIT_2 = "0x0100111302220220010113310001012103001111100011130000200202000232";

    defparam INST10.INIT_3 = "0x0222000202000000000011101333010200003000000000301311022002000000";

    defparam INST10.INIT_4 = "0x0202131202020322133330000000001013330220000012222311111100000110";

    defparam INST10.INIT_5 = "0x1212021202020303020203120230003001110002033000001000033020000202";

    defparam INST10.INIT_6 = "0x0330032031100220020033221000020202020202020202020202020212020202";

    defparam INST10.INIT_7 = "0x0000000000000000222223300331122212222000001000000000002000001002";

    defparam INST10.INIT_8 = "0x0200000012222222233201310101023200000000000030202222032332220230";

    defparam INST10.INIT_9 = "0x0000133002200020033101120220002203200222000010100331311101131111";

    defparam INST10.INIT_A = "0x3020302021110111033003100101010103002322001100110212023202210003";

    defparam INST10.INIT_B = "0x0031101011111111113033321101110133003102301312111210101030233023";

    defparam INST10.INIT_C = "0x3010120003302100203122002220000001311200022000010200101222330300";

    defparam INST10.INIT_D = "0x1010300221122322003000203130110012321002233023202232000011101100";

    defparam INST10.INIT_E = "0x0220000202000001021002223310110010301000011003202012000011101120";

    defparam INST10.INIT_F = "0x0000010000001100010000002200000011100020000001001000023000200000";
endmodule

module ardyFPGA_inst_rom_dp_inst_mux_46 ( input RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0893 \ardyFPGA_inst.rom_dp_inst.mux_46_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0893 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000002000330020201031112020113100000000002200000000333300200022";

    defparam INST10.INIT_1 = "0x1131001100111133001011112222002200222020002020202222000000100000";

    defparam INST10.INIT_2 = "0x0001113120301030101110320010223200301133001011312000000120012021";

    defparam INST10.INIT_3 = "0x2200002022320022203100333311113110000000001100111111000000210023";

    defparam INST10.INIT_4 = "0x3022203220220032313300220031003331330002002020003233113330200022";

    defparam INST10.INIT_5 = "0x3133203220323032202231330032203210100032001211110022202200222022";

    defparam INST10.INIT_6 = "0x2222313111312030002020201111203220222032202220332022302220222022";

    defparam INST10.INIT_7 = "0x0033003100220022322232330013303220331122001300330011202200000022";

    defparam INST10.INIT_8 = "0x0022122202002000301110320033201100310031002210302233003322320011";

    defparam INST10.INIT_9 = "0x3022020000221311222210113211021100130022311102000211320000331200";

    defparam INST10.INIT_A = "0x3000000010000000322200201000002210222222100000003022002230220022";

    defparam INST10.INIT_B = "0x0020002012022000120222221020002010002000100020001000200030000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000011001100110011000002102030002020200020";

    defparam INST10.INIT_D = "0x0022002000222022002000200022002222000200222200202200020002020000";

    defparam INST10.INIT_E = "0x2200021022220020222220200022020200200022002220220202020002000020";

    defparam INST10.INIT_F = "0x0011001000110000000000002233003200312222102202020022202202000022";
endmodule

module ardyFPGA_inst_rom_dp_inst_mux_45 ( input RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0894 \ardyFPGA_inst.rom_dp_inst.mux_45_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0894 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x2002040026001520340235121500151004002402260015003500373204002600";

    defparam INST10.INIT_1 = "0x1100110031023310100031102322220022020200100010012222200030022002";

    defparam INST10.INIT_2 = "0x1000112011001110110033101110332213003310100011302102300230021000";

    defparam INST10.INIT_3 = "0x2000020032222200130033023100131112013000310231123112210212003200";

    defparam INST10.INIT_4 = "0x3003300220021300113210223300330031222122210010003222331002003203";

    defparam INST10.INIT_5 = "0x3111300030013011210031111300120011011201311113111000302320002002";

    defparam INST10.INIT_6 = "0x3223333333113222221033221311300021003100201020002010300130002100";

    defparam INST10.INIT_7 = "0x3301310022122300222033233123100030012200130113011300021001003200";

    defparam INST10.INIT_8 = "0x2202100110200100101132023111330331033100201030003300330332203301";

    defparam INST10.INIT_9 = "0x3001100202221113000111001202111231220010111100021303000031010000";

    defparam INST10.INIT_A = "0x3003300330011201322330011001320132013201120110013203320132033001";

    defparam INST10.INIT_B = "0x1003000112031001120132213201300130033003300330033003300330033003";

    defparam INST10.INIT_C = "0x3001300330033003200330033102310331023102210230201001020012010003";

    defparam INST10.INIT_D = "0x3201100330013001120310033201320332013001322312013001320110011201";

    defparam INST10.INIT_E = "0x2200300022220202322210013001120310033201120130233201320332011003";

    defparam INST10.INIT_F = "0x1300120113011300000000003322320033002222320130013000202222020202";
endmodule

module ardyFPGA_inst_rom_dp_inst_mux_44 ( input RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0895 \ardyFPGA_inst.rom_dp_inst.mux_44_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0895 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0020223000312075003600160024102400240024002600260004300400240004";

    defparam INST10.INIT_1 = "0x0021012100310033003200102000000000220033203200302000000000300010";

    defparam INST10.INIT_2 = "0x0021202101211030003010331032201020120210003020300022000000120021";

    defparam INST10.INIT_3 = "0x0022202220100010012100330033302200110000120100310031000022020210";

    defparam INST10.INIT_4 = "0x0031001200100032203220222013201120332222002200022010001100310022";

    defparam INST10.INIT_5 = "0x1020003000201122002210220010003200022033113210002020002200220022";

    defparam INST10.INIT_6 = "0x2000102030220030203220301000001010100010001000130013001300020020";

    defparam INST10.INIT_7 = "0x2122023300330022003220012200003310320033010001000013003300022022";

    defparam INST10.INIT_8 = "0x0211001300000020021010320122021300330211003300300031103000330122";

    defparam INST10.INIT_9 = "0x0032000200221022220000220011001100132033102200120010021122110213";

    defparam INST10.INIT_A = "0x0212022100000111211001210120021100320023000001310130012301022033";

    defparam INST10.INIT_B = "0x0021022300200313031203030302021300300223000001130130012301220211";

    defparam INST10.INIT_C = "0x0001022002020202021202030200021100310031001132130030203002000201";

    defparam INST10.INIT_D = "0x0301010223220122012200332031003300332032201000300210220100030001";

    defparam INST10.INIT_E = "0x0033203220000002200001132311013301330110211221322132012303030321";

    defparam INST10.INIT_F = "0x0012001300120011000000102011001000312011001100302200202200320031";
endmodule

module ardyFPGA_inst_rom_dp_inst_mux_43 ( input RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0896 \ardyFPGA_inst.rom_dp_inst.mux_43_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0896 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0111156242010400104610461146114400440046225532443144136620550277";

    defparam INST10.INIT_1 = "0x1000001111023300320030000033023323112202330010000133211112001200";

    defparam INST10.INIT_2 = "0x1200100000131100110133003300132311223100120010000013001300131002";

    defparam INST10.INIT_3 = "0x2313230010221222021133003302231100233000201113001100021100332011";

    defparam INST10.INIT_4 = "0x0003100210021302110012000033112233000033201130000023122213002300";

    defparam INST10.INIT_5 = "0x0213300222030013021320131122120202011300021300331022032221110102";

    defparam INST10.INIT_6 = "0x0122221303113202120133000133100212033102330300020203200332020013";

    defparam INST10.INIT_7 = "0x0022110033012211320000230223010330033200030002221300130302111200";

    defparam INST10.INIT_8 = "0x1100002310222011011120112311110232001122330130012100100333012100";

    defparam INST10.INIT_9 = "0x0201100200130211002302010102100231021103011130000003120202011022";

    defparam INST10.INIT_A = "0x0003000320010023002320012001002322012201002320010003220300032001";

    defparam INST10.INIT_B = "0x0201102200012201020102010001200100030003000300030003000300030003";

    defparam INST10.INIT_C = "0x2000110032002100020110002311310013011100130110221202120020013200";

    defparam INST10.INIT_D = "0x0222110210222100220031001222230022023300102203002000112210220122";

    defparam INST10.INIT_E = "0x0302130000330013102213221222230020001322102203022002130010220100";

    defparam INST10.INIT_F = "0x0033112210223320011111000033022231001122022320011022201312002200";
endmodule

module ardyFPGA_inst_rom_dp_inst_mux_42 ( input RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0897 \ardyFPGA_inst.rom_dp_inst.mux_42_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0897 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0113144374437403504350537043705360624042615370637043527361534173";

    defparam INST10.INIT_1 = "0x3013202310033013302330130233013301133003300320030333211310031013";

    defparam INST10.INIT_2 = "0x3003301320033003302330033023122310033013300330130013001300033003";

    defparam INST10.INIT_3 = "0x2013301312231033200310033013211300233003000300031013001300132003";

    defparam INST10.INIT_4 = "0x0003100310133003301330030003100330130013201330030223103330030003";

    defparam INST10.INIT_5 = "0x0113100300030003001301131023300320232003200301331003000320131013";

    defparam INST10.INIT_6 = "0x0223211321133003301330030133100310131003101310031013000310030013";

    defparam INST10.INIT_7 = "0x0003300310132013302302230003300330033003200300233003301320333003";

    defparam INST10.INIT_8 = "0x1003000310032013200300032003000300031003301330033023100330232003";

    defparam INST10.INIT_9 = "0x2003100321130113000320031003000330033013211310030003300320031003";

    defparam INST10.INIT_A = "0x0003000320030023022320032023000320032023002320030003200300032003";

    defparam INST10.INIT_B = "0x0003000300032003200320232003200300030003000300030003000300030003";

    defparam INST10.INIT_C = "0x2003000300030003000300030013000310031003101310032003300320030003";

    defparam INST10.INIT_D = "0x0003000300032003000300030003000320032003022320032003000300030023";

    defparam INST10.INIT_E = "0x3003300303331003122300030003000300030023000320032003000300030003";

    defparam INST10.INIT_F = "0x2021202120211201011110010223102330031233002320031003211310031003";
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_REG_d00 ( input RADDR4, RADDR3, 
    RADDR2, RADDR1, RADDR0, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, 
    WDATA14, WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, 
    WDATA6, WDATA5, WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, 
    WCLKE, WCLK, WE, output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, 
    RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, 
    RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR4_dly, WCLK_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, 
         WDATA11_dly, WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, 
         WDATA6_dly, WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, 
         WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0898 \ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00_EBR_B ( 
    .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(GNDI), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), 
    .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), 
    .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), 
    .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), 
    .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), 
    .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), 
    .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0898 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_REG0 ( input RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR4_dly, WCLK_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, 
         WDATA11_dly, WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, 
         WDATA6_dly, WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, 
         WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0899 \ardyFPGA_inst.risc_v_inst.regs_inst.REG0_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(WDATA15_dly), 
    .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), 
    .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0899 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_REG_d01 ( input RADDR4, RADDR3, 
    RADDR2, RADDR1, RADDR0, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, 
    WDATA14, WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, 
    WDATA6, WDATA5, WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, 
    WCLKE, WCLK, WE, output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, 
    RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, 
    RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR4_dly, WCLK_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, 
         WDATA11_dly, WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, 
         WDATA6_dly, WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, 
         WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0900 \ardyFPGA_inst.risc_v_inst.regs_inst.REG_d01_EBR_B ( 
    .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(GNDI), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), 
    .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), 
    .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), 
    .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), 
    .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), 
    .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), 
    .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0900 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_risc_v_inst_regs_inst_REG1 ( input RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR4_dly, WCLK_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, 
         WDATA11_dly, WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, 
         WDATA6_dly, WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, 
         WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0901 \ardyFPGA_inst.risc_v_inst.regs_inst.REG1_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(WDATA15_dly), 
    .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), 
    .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0901 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_ram_inst_genblk1_mem_b11 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR9, WADDR8, 
    WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA13, 
    WDATA9, WDATA5, WDATA1, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA13, 
    RDATA9, RDATA5, RDATA1 );
  wire   GNDI, RADDR9_dly, RCLK_dly, RADDR8_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR9_dly, WCLK_dly, WADDR8_dly, WADDR7_dly, WADDR6_dly, 
         WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA13_dly, WDATA9_dly, WDATA5_dly, WDATA1_dly, 
         RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0902 \ardyFPGA_inst.ram_inst.genblk1.mem_b11_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9_dly), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(WADDR9_dly), 
    .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(WDATA13_dly), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(WDATA5_dly), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(WDATA1_dly), .WDATA0(GNDI), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(RDATA13), 
    .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), .RDATA8(), .RDATA7(), 
    .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR9, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR9_dly);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR9, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR9_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0902 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_ram_inst_genblk1_mem_b21 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR9, WADDR8, 
    WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA13, 
    WDATA9, WDATA5, WDATA1, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA13, 
    RDATA9, RDATA5, RDATA1 );
  wire   GNDI, RADDR9_dly, RCLK_dly, RADDR8_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR9_dly, WCLK_dly, WADDR8_dly, WADDR7_dly, WADDR6_dly, 
         WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA13_dly, WDATA9_dly, WDATA5_dly, WDATA1_dly, 
         RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0903 \ardyFPGA_inst.ram_inst.genblk1.mem_b21_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9_dly), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(WADDR9_dly), 
    .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(WDATA13_dly), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(WDATA5_dly), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(WDATA1_dly), .WDATA0(GNDI), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(RDATA13), 
    .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), .RDATA8(), .RDATA7(), 
    .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR9, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR9_dly);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR9, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR9_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0903 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_ram_inst_genblk1_mem_b31 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR9, WADDR8, 
    WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA13, 
    WDATA9, WDATA5, WDATA1, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA13, 
    RDATA9, RDATA5, RDATA1 );
  wire   GNDI, RADDR9_dly, RCLK_dly, RADDR8_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR9_dly, WCLK_dly, WADDR8_dly, WADDR7_dly, WADDR6_dly, 
         WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA13_dly, WDATA9_dly, WDATA5_dly, WDATA1_dly, 
         RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0904 \ardyFPGA_inst.ram_inst.genblk1.mem_b31_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9_dly), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(WADDR9_dly), 
    .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(WDATA13_dly), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(WDATA5_dly), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(WDATA1_dly), .WDATA0(GNDI), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(RDATA13), 
    .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), .RDATA8(), .RDATA7(), 
    .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR9, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR9_dly);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR9, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR9_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0904 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_ram_inst_genblk1_mem_b30 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR9, WADDR8, 
    WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA13, 
    WDATA9, WDATA5, WDATA1, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA13, 
    RDATA9, RDATA5, RDATA1 );
  wire   GNDI, RADDR9_dly, RCLK_dly, RADDR8_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR9_dly, WCLK_dly, WADDR8_dly, WADDR7_dly, WADDR6_dly, 
         WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA13_dly, WDATA9_dly, WDATA5_dly, WDATA1_dly, 
         RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0905 \ardyFPGA_inst.ram_inst.genblk1.mem_b30_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9_dly), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(WADDR9_dly), 
    .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(WDATA13_dly), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(WDATA5_dly), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(WDATA1_dly), .WDATA0(GNDI), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(RDATA13), 
    .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), .RDATA8(), .RDATA7(), 
    .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR9, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR9_dly);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR9, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR9_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0905 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_ram_inst_genblk1_mem_b20 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR9, WADDR8, 
    WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA13, 
    WDATA9, WDATA5, WDATA1, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA13, 
    RDATA9, RDATA5, RDATA1 );
  wire   GNDI, RADDR9_dly, RCLK_dly, RADDR8_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR9_dly, WCLK_dly, WADDR8_dly, WADDR7_dly, WADDR6_dly, 
         WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA13_dly, WDATA9_dly, WDATA5_dly, WDATA1_dly, 
         RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0906 \ardyFPGA_inst.ram_inst.genblk1.mem_b20_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9_dly), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(WADDR9_dly), 
    .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(WDATA13_dly), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(WDATA5_dly), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(WDATA1_dly), .WDATA0(GNDI), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(RDATA13), 
    .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), .RDATA8(), .RDATA7(), 
    .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR9, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR9_dly);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR9, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR9_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0906 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_ram_inst_genblk1_mem_b10 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR9, WADDR8, 
    WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA13, 
    WDATA9, WDATA5, WDATA1, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA13, 
    RDATA9, RDATA5, RDATA1 );
  wire   GNDI, RADDR9_dly, RCLK_dly, RADDR8_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR9_dly, WCLK_dly, WADDR8_dly, WADDR7_dly, WADDR6_dly, 
         WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA13_dly, WDATA9_dly, WDATA5_dly, WDATA1_dly, 
         RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0907 \ardyFPGA_inst.ram_inst.genblk1.mem_b10_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9_dly), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(WADDR9_dly), 
    .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(WDATA13_dly), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(WDATA5_dly), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(WDATA1_dly), .WDATA0(GNDI), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(RDATA13), 
    .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), .RDATA8(), .RDATA7(), 
    .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR9, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR9_dly);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR9, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR9_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0907 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_ram_inst_genblk1_mem_b01 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR9, WADDR8, 
    WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA13, 
    WDATA9, WDATA5, WDATA1, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA13, 
    RDATA9, RDATA5, RDATA1 );
  wire   GNDI, RADDR9_dly, RCLK_dly, RADDR8_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR9_dly, WCLK_dly, WADDR8_dly, WADDR7_dly, WADDR6_dly, 
         WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA13_dly, WDATA9_dly, WDATA5_dly, WDATA1_dly, 
         RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0908 \ardyFPGA_inst.ram_inst.genblk1.mem_b01_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9_dly), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(WADDR9_dly), 
    .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(WDATA13_dly), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(WDATA5_dly), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(WDATA1_dly), .WDATA0(GNDI), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(RDATA13), 
    .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), .RDATA8(), .RDATA7(), 
    .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR9, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR9_dly);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR9, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR9_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0908 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ardyFPGA_inst_ram_inst_genblk1_mem_b00 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR9, WADDR8, 
    WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA13, 
    WDATA9, WDATA5, WDATA1, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA13, 
    RDATA9, RDATA5, RDATA1 );
  wire   GNDI, RADDR9_dly, RCLK_dly, RADDR8_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR9_dly, WCLK_dly, WADDR8_dly, WADDR7_dly, WADDR6_dly, 
         WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA13_dly, WDATA9_dly, WDATA5_dly, WDATA1_dly, 
         RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0909 \ardyFPGA_inst.ram_inst.genblk1.mem_b00_EBR_B ( .RADDR10(GNDI), 
    .RADDR9(RADDR9_dly), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(WADDR9_dly), 
    .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(WDATA13_dly), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(WDATA5_dly), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(WDATA1_dly), .WDATA0(GNDI), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(RDATA13), 
    .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), .RDATA8(), .RDATA7(), 
    .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR9, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR9_dly);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR9, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR9_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0909 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module HSOSC_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B HSOSC_inst_HSOSC_CORE( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module PLL_inst_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL, LOCK );
  wire   GNDI;

  PLL_B_B \PLL_inst.lscc_pll_inst.u_PLL_B_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK(LOCK));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "2";
  defparam INST10.DIVF = "63";
  defparam INST10.DIVQ = "6";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "48.000000";
endmodule

module BUZ_G ( input PADDO, output BUZ_G );
  wire   VCCI;

  BB_B_B BUZ_G_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(BUZ_G));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => BUZ_G) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module BUZ_L ( input PADDO, output BUZ_L );
  wire   VCCI;

  BB_B_B BUZ_L_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(BUZ_L));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => BUZ_L) = (0:0:0,0:0:0);
  endspecify

endmodule

module UART_TX ( input PADDO, output UART_TX );
  wire   VCCI;

  BB_B_B UART_TX_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(UART_TX));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => UART_TX) = (0:0:0,0:0:0);
  endspecify

endmodule

module VS_xDCS ( input PADDO, output VS_xDCS );
  wire   VCCI;

  BB_B_B VS_xDCS_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(VS_xDCS));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VS_xDCS) = (0:0:0,0:0:0);
  endspecify

endmodule

module VS_xCS ( input PADDO, output VS_xCS );
  wire   VCCI;

  BB_B_B VS_xCS_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(VS_xCS));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VS_xCS) = (0:0:0,0:0:0);
  endspecify

endmodule

module VS_RST ( input PADDO, output VS_RST );
  wire   VCCI;

  BB_B_B VS_RST_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(VS_RST));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VS_RST) = (0:0:0,0:0:0);
  endspecify

endmodule

module APP_SS ( input PADDO, output APP_SS );
  wire   VCCI;

  BB_B_B APP_SS_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(APP_SS));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => APP_SS) = (0:0:0,0:0:0);
  endspecify

endmodule

module uSD_SS ( input PADDO, output uSD_SS );
  wire   VCCI;

  BB_B_B uSD_SS_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(uSD_SS));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => uSD_SS) = (0:0:0,0:0:0);
  endspecify

endmodule

module DES_SS ( input PADDO, output DES_SS );
  wire   VCCI;

  BB_B_B DES_SS_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(DES_SS));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => DES_SS) = (0:0:0,0:0:0);
  endspecify

endmodule

module MOSI ( input PADDO, output MOSI );
  wire   VCCI;

  BB_B_B MOSI_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(MOSI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => MOSI) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCK ( input PADDO, output SCK );
  wire   VCCI;

  BB_B_B SCK_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(SCK));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => SCK) = (0:0:0,0:0:0);
  endspecify

endmodule

module OLED_RST ( input PADDO, output OLED_RST );
  wire   VCCI;

  BB_B_B OLED_RST_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(OLED_RST));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => OLED_RST) = (0:0:0,0:0:0);
  endspecify

endmodule

module OLED_SS ( input PADDO, output OLED_SS );
  wire   VCCI;

  BB_B_B OLED_SS_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(OLED_SS));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => OLED_SS) = (0:0:0,0:0:0);
  endspecify

endmodule

module OLED_DC ( input PADDO, output OLED_DC );
  wire   VCCI;

  BB_B_B OLED_DC_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(OLED_DC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => OLED_DC) = (0:0:0,0:0:0);
  endspecify

endmodule

module BUZ_R ( input PADDO, output BUZ_R );
  wire   VCCI;

  BB_B_B BUZ_R_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(BUZ_R));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => BUZ_R) = (0:0:0,0:0:0);
  endspecify

endmodule
