// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Relu_1_relu351 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V7_dout,
        in_V_V7_empty_n,
        in_V_V7_read,
        out_V_V22_din,
        out_V_V22_full_n,
        out_V_V22_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] in_V_V7_dout;
input   in_V_V7_empty_n;
output   in_V_V7_read;
output  [15:0] out_V_V22_din;
input   out_V_V22_full_n;
output   out_V_V22_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V7_read;
reg out_V_V22_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_relu_fu_18_ap_start;
wire    grp_relu_fu_18_ap_done;
wire    grp_relu_fu_18_ap_idle;
wire    grp_relu_fu_18_ap_ready;
wire    grp_relu_fu_18_in_V_V_read;
wire   [15:0] grp_relu_fu_18_out_V_V_din;
wire    grp_relu_fu_18_out_V_V_write;
reg    grp_relu_fu_18_ap_start_reg;
reg    ap_block_state1_ignore_call2;
wire    ap_CS_fsm_state2;
reg   [1:0] ap_NS_fsm;
reg    ap_block_state1;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 grp_relu_fu_18_ap_start_reg = 1'b0;
end

relu grp_relu_fu_18(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_relu_fu_18_ap_start),
    .ap_done(grp_relu_fu_18_ap_done),
    .ap_idle(grp_relu_fu_18_ap_idle),
    .ap_ready(grp_relu_fu_18_ap_ready),
    .in_V_V_dout(in_V_V7_dout),
    .in_V_V_empty_n(in_V_V7_empty_n),
    .in_V_V_read(grp_relu_fu_18_in_V_V_read),
    .out_V_V_din(grp_relu_fu_18_out_V_V_din),
    .out_V_V_full_n(out_V_V22_full_n),
    .out_V_V_write(grp_relu_fu_18_out_V_V_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_relu_fu_18_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_relu_fu_18_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_relu_fu_18_ap_start_reg <= 1'b1;
        end else if ((grp_relu_fu_18_ap_ready == 1'b1)) begin
            grp_relu_fu_18_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((grp_relu_fu_18_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_relu_fu_18_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V7_read = grp_relu_fu_18_in_V_V_read;
    end else begin
        in_V_V7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_V_V22_write = grp_relu_fu_18_out_V_V_write;
    end else begin
        out_V_V22_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_relu_fu_18_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call2 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign grp_relu_fu_18_ap_start = grp_relu_fu_18_ap_start_reg;

assign out_V_V22_din = grp_relu_fu_18_out_V_V_din;

endmodule //Relu_1_relu351
