# Timing-Analysis-Projects-using-Verilog-and-Perl

Designs given under the folders in this repository are written using verilog. Testbench is created for each module. For Design Verilfication the test vectors are generated using Perl Program and compared in testbench. 

For more information check ReadMe file under each folder.
