-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

-- DATE "05/28/2024 11:45:24"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	toplevel IS
    PORT (
	VGA_VS : OUT std_logic;
	CLOCK_50 : IN std_logic;
	key : IN std_logic_vector(1 DOWNTO 0);
	PS2_DAT : INOUT std_logic;
	PS2_CLK : INOUT std_logic;
	sw : IN std_logic_vector(9 DOWNTO 0);
	VGA_HS : OUT std_logic;
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(1 DOWNTO 0);
	VGA_B : OUT std_logic_vector(3 DOWNTO 0);
	VGA_G : OUT std_logic_vector(3 DOWNTO 0);
	VGA_R : OUT std_logic_vector(3 DOWNTO 0)
	);
END toplevel;

-- Design Ports Information
-- VGA_VS	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sw[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[2]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[3]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[2]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[1]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_DAT	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_CLK	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF toplevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_key : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sw : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sw[9]~input_o\ : std_logic;
SIGNAL \sw[8]~input_o\ : std_logic;
SIGNAL \sw[7]~input_o\ : std_logic;
SIGNAL \sw[6]~input_o\ : std_logic;
SIGNAL \sw[5]~input_o\ : std_logic;
SIGNAL \sw[4]~input_o\ : std_logic;
SIGNAL \sw[3]~input_o\ : std_logic;
SIGNAL \sw[2]~input_o\ : std_logic;
SIGNAL \sw[1]~input_o\ : std_logic;
SIGNAL \sw[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \inst5|filter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst5|Equal2~0_combout\ : std_logic;
SIGNAL \inst5|Equal1~0_combout\ : std_logic;
SIGNAL \inst5|MOUSE_CLK_FILTER~0_combout\ : std_logic;
SIGNAL \inst5|MOUSE_CLK_FILTER~q\ : std_logic;
SIGNAL \inst5|SHIFTOUT[9]~feeder_combout\ : std_logic;
SIGNAL \inst5|inhibit_wait_count[0]~0_combout\ : std_logic;
SIGNAL \inst5|Add0~41_sumout\ : std_logic;
SIGNAL \inst5|Add0~42\ : std_logic;
SIGNAL \inst5|Add0~37_sumout\ : std_logic;
SIGNAL \inst5|Add0~38\ : std_logic;
SIGNAL \inst5|Add0~33_sumout\ : std_logic;
SIGNAL \inst5|Add0~34\ : std_logic;
SIGNAL \inst5|Add0~29_sumout\ : std_logic;
SIGNAL \inst5|inhibit_wait_count[4]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add0~30\ : std_logic;
SIGNAL \inst5|Add0~25_sumout\ : std_logic;
SIGNAL \inst5|inhibit_wait_count[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add0~26\ : std_logic;
SIGNAL \inst5|Add0~21_sumout\ : std_logic;
SIGNAL \inst5|Add0~22\ : std_logic;
SIGNAL \inst5|Add0~17_sumout\ : std_logic;
SIGNAL \inst5|Add0~18\ : std_logic;
SIGNAL \inst5|Add0~13_sumout\ : std_logic;
SIGNAL \inst5|Add0~14\ : std_logic;
SIGNAL \inst5|Add0~9_sumout\ : std_logic;
SIGNAL \inst5|inhibit_wait_count[9]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add0~10\ : std_logic;
SIGNAL \inst5|Add0~5_sumout\ : std_logic;
SIGNAL \inst5|inhibit_wait_count[10]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add0~6\ : std_logic;
SIGNAL \inst5|Add0~1_sumout\ : std_logic;
SIGNAL \inst5|Selector0~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.INHIBIT_TRANS~q\ : std_logic;
SIGNAL \inst5|Selector1~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.LOAD_COMMAND~q\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \inst5|INCNT~3_combout\ : std_logic;
SIGNAL \inst5|mouse_state.LOAD_COMMAND2~q\ : std_logic;
SIGNAL \inst5|OUTCNT~2_combout\ : std_logic;
SIGNAL \inst5|send_char~0_combout\ : std_logic;
SIGNAL \inst5|send_char~q\ : std_logic;
SIGNAL \inst5|output_ready~0_combout\ : std_logic;
SIGNAL \inst5|OUTCNT~1_combout\ : std_logic;
SIGNAL \inst5|OUTCNT~3_combout\ : std_logic;
SIGNAL \inst5|OUTCNT~0_combout\ : std_logic;
SIGNAL \inst5|LessThan0~0_combout\ : std_logic;
SIGNAL \inst5|output_ready~q\ : std_logic;
SIGNAL \inst5|Selector3~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.WAIT_OUTPUT_READY~q\ : std_logic;
SIGNAL \inst5|READ_CHAR~0_combout\ : std_logic;
SIGNAL \inst5|READ_CHAR~q\ : std_logic;
SIGNAL \inst5|INCNT[3]~1_combout\ : std_logic;
SIGNAL \inst5|INCNT~4_combout\ : std_logic;
SIGNAL \inst5|INCNT~2_combout\ : std_logic;
SIGNAL \inst5|INCNT~0_combout\ : std_logic;
SIGNAL \inst5|LessThan1~0_combout\ : std_logic;
SIGNAL \inst5|iready_set~0_combout\ : std_logic;
SIGNAL \inst5|iready_set~feeder_combout\ : std_logic;
SIGNAL \inst5|iready_set~q\ : std_logic;
SIGNAL \inst5|Selector4~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.WAIT_CMD_ACK~q\ : std_logic;
SIGNAL \inst5|mouse_state.INPUT_PACKETS~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.INPUT_PACKETS~q\ : std_logic;
SIGNAL \inst5|Selector6~0_combout\ : std_logic;
SIGNAL \inst5|send_data~q\ : std_logic;
SIGNAL \inst5|MOUSE_DATA_BUF~0_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[8]~3_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[7]~feeder_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[4]~2_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[3]~1_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[2]~0_combout\ : std_logic;
SIGNAL \inst5|MOUSE_DATA_BUF~q\ : std_logic;
SIGNAL \inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\ : std_logic;
SIGNAL \inst5|WideOr4~combout\ : std_logic;
SIGNAL \inst2|Add1~33_sumout\ : std_logic;
SIGNAL \inst2|v_count[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|Add0~21_sumout\ : std_logic;
SIGNAL \inst2|Add0~34\ : std_logic;
SIGNAL \inst2|Add0~37_sumout\ : std_logic;
SIGNAL \inst2|h_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add0~38\ : std_logic;
SIGNAL \inst2|Add0~29_sumout\ : std_logic;
SIGNAL \inst2|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|Add0~22\ : std_logic;
SIGNAL \inst2|Add0~25_sumout\ : std_logic;
SIGNAL \inst2|Add0~26\ : std_logic;
SIGNAL \inst2|Add0~9_sumout\ : std_logic;
SIGNAL \inst2|Add0~10\ : std_logic;
SIGNAL \inst2|Add0~13_sumout\ : std_logic;
SIGNAL \inst2|h_count[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|Add0~14\ : std_logic;
SIGNAL \inst2|Add0~17_sumout\ : std_logic;
SIGNAL \inst2|Add0~18\ : std_logic;
SIGNAL \inst2|Add0~5_sumout\ : std_logic;
SIGNAL \inst2|Add0~6\ : std_logic;
SIGNAL \inst2|Add0~1_sumout\ : std_logic;
SIGNAL \inst2|Add0~2\ : std_logic;
SIGNAL \inst2|Add0~33_sumout\ : std_logic;
SIGNAL \inst2|LessThan1~0_combout\ : std_logic;
SIGNAL \inst2|process_0~4_combout\ : std_logic;
SIGNAL \inst2|Add1~38\ : std_logic;
SIGNAL \inst2|Add1~5_sumout\ : std_logic;
SIGNAL \inst2|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|v_count[9]~0_combout\ : std_logic;
SIGNAL \inst2|Add1~6\ : std_logic;
SIGNAL \inst2|Add1~1_sumout\ : std_logic;
SIGNAL \inst2|Add1~2\ : std_logic;
SIGNAL \inst2|Add1~29_sumout\ : std_logic;
SIGNAL \inst2|v_count[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|Add1~30\ : std_logic;
SIGNAL \inst2|Add1~21_sumout\ : std_logic;
SIGNAL \inst2|Add1~22\ : std_logic;
SIGNAL \inst2|Add1~17_sumout\ : std_logic;
SIGNAL \inst2|Add1~18\ : std_logic;
SIGNAL \inst2|Add1~13_sumout\ : std_logic;
SIGNAL \inst2|Add1~14\ : std_logic;
SIGNAL \inst2|Add1~9_sumout\ : std_logic;
SIGNAL \inst2|process_0~5_combout\ : std_logic;
SIGNAL \inst2|Add1~10\ : std_logic;
SIGNAL \inst2|Add1~25_sumout\ : std_logic;
SIGNAL \inst2|process_0~6_combout\ : std_logic;
SIGNAL \inst2|process_0~7_combout\ : std_logic;
SIGNAL \inst2|Add1~34\ : std_logic;
SIGNAL \inst2|Add1~37_sumout\ : std_logic;
SIGNAL \inst2|v_count[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|process_0~0_combout\ : std_logic;
SIGNAL \inst2|LessThan7~0_combout\ : std_logic;
SIGNAL \inst2|process_0~1_combout\ : std_logic;
SIGNAL \inst2|vert_sync~q\ : std_logic;
SIGNAL \inst2|vert_sync_out~q\ : std_logic;
SIGNAL \inst2|process_0~3_combout\ : std_logic;
SIGNAL \inst2|process_0~2_combout\ : std_logic;
SIGNAL \inst2|process_0~8_combout\ : std_logic;
SIGNAL \inst2|horiz_sync~q\ : std_logic;
SIGNAL \inst2|horiz_sync_out~q\ : std_logic;
SIGNAL \inst5|new_cursor_row[8]~0_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[7]~0_combout\ : std_logic;
SIGNAL \inst5|PACKET_COUNT~0_combout\ : std_logic;
SIGNAL \inst5|SHIFTIN[1]~0_combout\ : std_logic;
SIGNAL \inst5|Equal4~0_combout\ : std_logic;
SIGNAL \inst5|right_button~0_combout\ : std_logic;
SIGNAL \inst5|Equal3~0_combout\ : std_logic;
SIGNAL \inst5|Add4~9_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[0]~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst5|new_cursor_row[9]~1_combout\ : std_logic;
SIGNAL \inst5|Add4~29_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[7]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add4~11\ : std_logic;
SIGNAL \inst5|Add4~27\ : std_logic;
SIGNAL \inst5|Add4~23\ : std_logic;
SIGNAL \inst5|Add4~19\ : std_logic;
SIGNAL \inst5|Add4~15\ : std_logic;
SIGNAL \inst5|Add4~37_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add4~33_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[6]~feeder_combout\ : std_logic;
SIGNAL \inst5|LessThan5~1_combout\ : std_logic;
SIGNAL \inst5|LessThan5~0_combout\ : std_logic;
SIGNAL \inst5|LessThan5~2_combout\ : std_logic;
SIGNAL \inst5|cursor_row~6_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR1[1]~0_combout\ : std_logic;
SIGNAL \inst5|Add4~10\ : std_logic;
SIGNAL \inst5|Add4~25_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_row~11_combout\ : std_logic;
SIGNAL \inst5|cursor_row[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add4~26\ : std_logic;
SIGNAL \inst5|Add4~21_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[2]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_row~10_combout\ : std_logic;
SIGNAL \inst5|cursor_row[2]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add4~22\ : std_logic;
SIGNAL \inst5|Add4~17_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[3]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_row~9_combout\ : std_logic;
SIGNAL \inst5|Add4~18\ : std_logic;
SIGNAL \inst5|Add4~13_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[4]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_row~7_combout\ : std_logic;
SIGNAL \inst5|cursor_row~8_combout\ : std_logic;
SIGNAL \inst5|Add4~14\ : std_logic;
SIGNAL \inst5|Add4~39\ : std_logic;
SIGNAL \inst5|Add4~35\ : std_logic;
SIGNAL \inst5|Add4~31\ : std_logic;
SIGNAL \inst5|Add4~6\ : std_logic;
SIGNAL \inst5|Add4~7\ : std_logic;
SIGNAL \inst5|Add4~1_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[9]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_row~12_combout\ : std_logic;
SIGNAL \inst5|cursor_row~13_combout\ : std_logic;
SIGNAL \inst5|Add4~38\ : std_logic;
SIGNAL \inst5|Add4~34\ : std_logic;
SIGNAL \inst5|Add4~30\ : std_logic;
SIGNAL \inst5|Add4~5_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[8]~feeder_combout\ : std_logic;
SIGNAL \inst5|RECV_UART~0_combout\ : std_logic;
SIGNAL \inst5|RECV_UART~1_combout\ : std_logic;
SIGNAL \inst5|RECV_UART~2_combout\ : std_logic;
SIGNAL \inst5|cursor_row~2_combout\ : std_logic;
SIGNAL \inst5|cursor_row~3_combout\ : std_logic;
SIGNAL \inst5|cursor_row~0_combout\ : std_logic;
SIGNAL \inst5|cursor_row~1_combout\ : std_logic;
SIGNAL \inst5|cursor_row~4_combout\ : std_logic;
SIGNAL \inst5|cursor_row~5_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out~0_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[5]~1_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[4]~2_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[3]~3_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[2]~4_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[1]~5_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[3]~6_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[7]~1_combout\ : std_logic;
SIGNAL \inst5|cursor_column~4_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[0]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~17_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[0]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_column~7_combout\ : std_logic;
SIGNAL \inst5|cursor_column[3]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~18\ : std_logic;
SIGNAL \inst5|Add5~37_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_column~9_combout\ : std_logic;
SIGNAL \inst5|cursor_column[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~38\ : std_logic;
SIGNAL \inst5|Add5~33_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[2]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_column~8_combout\ : std_logic;
SIGNAL \inst5|Add5~34\ : std_logic;
SIGNAL \inst5|Add5~29_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[3]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_column~6_combout\ : std_logic;
SIGNAL \inst5|cursor_column[4]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~30\ : std_logic;
SIGNAL \inst5|Add5~25_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[4]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~1_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[6]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~26\ : std_logic;
SIGNAL \inst5|Add5~21_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|RECV_UART~3_combout\ : std_logic;
SIGNAL \inst5|cursor_column~5_combout\ : std_logic;
SIGNAL \inst5|cursor_column[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~22\ : std_logic;
SIGNAL \inst5|Add5~2\ : std_logic;
SIGNAL \inst5|Add5~10\ : std_logic;
SIGNAL \inst5|Add5~5_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[8]~feeder_combout\ : std_logic;
SIGNAL \inst5|LessThan9~0_combout\ : std_logic;
SIGNAL \inst7|Equal0~0_combout\ : std_logic;
SIGNAL \inst5|cursor_column~2_combout\ : std_logic;
SIGNAL \inst5|cursor_column[2]~1_combout\ : std_logic;
SIGNAL \inst5|Add5~6\ : std_logic;
SIGNAL \inst5|Add5~13_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[9]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_column~3_combout\ : std_logic;
SIGNAL \inst5|Add5~9_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_column[7]~feeder_combout\ : std_logic;
SIGNAL \inst5|RECV_UART~4_combout\ : std_logic;
SIGNAL \inst5|cursor_column~0_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[6]~0_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[5]~6_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[4]~1_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[3]~5_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[2]~4_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[1]~3_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[0]~2_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR1[1]~1_combout\ : std_logic;
SIGNAL \inst5|right_button~feeder_combout\ : std_logic;
SIGNAL \inst5|right_button~q\ : std_logic;
SIGNAL \inst5|left_button~q\ : std_logic;
SIGNAL \inst2|LessThan6~0_combout\ : std_logic;
SIGNAL \inst14|Add0~3_combout\ : std_logic;
SIGNAL \inst2|LessThan7~1_combout\ : std_logic;
SIGNAL \inst2|v_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|pixel_row[6]~feeder_combout\ : std_logic;
SIGNAL \inst14|Add0~2_combout\ : std_logic;
SIGNAL \inst14|Add0~4_combout\ : std_logic;
SIGNAL \inst14|Mux2~5_combout\ : std_logic;
SIGNAL \inst14|Mux2~4_combout\ : std_logic;
SIGNAL \inst14|Mux2~6_combout\ : std_logic;
SIGNAL \inst14|Add0~0_combout\ : std_logic;
SIGNAL \inst14|Mux2~48_combout\ : std_logic;
SIGNAL \inst14|Mux2~14_combout\ : std_logic;
SIGNAL \inst14|Mux2~28_combout\ : std_logic;
SIGNAL \inst14|Mux2~39_combout\ : std_logic;
SIGNAL \inst14|Mux2~40_combout\ : std_logic;
SIGNAL \inst14|Mux2~46_combout\ : std_logic;
SIGNAL \inst14|Mux2~45_combout\ : std_logic;
SIGNAL \inst14|Mux2~47_combout\ : std_logic;
SIGNAL \inst14|Mux2~58_combout\ : std_logic;
SIGNAL \inst14|Mux2~35_combout\ : std_logic;
SIGNAL \inst14|Add0~1_combout\ : std_logic;
SIGNAL \inst14|Mux2~60_combout\ : std_logic;
SIGNAL \inst14|Mux2~41_combout\ : std_logic;
SIGNAL \inst14|Mux6~4_combout\ : std_logic;
SIGNAL \inst14|Mux2~34_combout\ : std_logic;
SIGNAL \inst14|Mux2~7_combout\ : std_logic;
SIGNAL \inst14|Mux2~11_combout\ : std_logic;
SIGNAL \inst14|Mux2~12_combout\ : std_logic;
SIGNAL \inst14|Mux2~13_combout\ : std_logic;
SIGNAL \inst14|Mux6~0_combout\ : std_logic;
SIGNAL \inst14|Mux1~34_combout\ : std_logic;
SIGNAL \inst14|Mux1~7_combout\ : std_logic;
SIGNAL \inst14|Mux1~48_combout\ : std_logic;
SIGNAL \inst14|Mux1~14_combout\ : std_logic;
SIGNAL \inst14|Mux1~5_combout\ : std_logic;
SIGNAL \inst14|Mux1~4_combout\ : std_logic;
SIGNAL \inst14|Mux1~6_combout\ : std_logic;
SIGNAL \inst14|Mux1~58_combout\ : std_logic;
SIGNAL \inst14|Mux1~35_combout\ : std_logic;
SIGNAL \inst14|Mux1~46_combout\ : std_logic;
SIGNAL \inst14|Mux1~45_combout\ : std_logic;
SIGNAL \inst14|Mux1~47_combout\ : std_logic;
SIGNAL \inst14|Mux1~39_combout\ : std_logic;
SIGNAL \inst14|Mux1~28_combout\ : std_logic;
SIGNAL \inst14|Mux1~40_combout\ : std_logic;
SIGNAL \inst14|Mux1~60_combout\ : std_logic;
SIGNAL \inst14|Mux1~41_combout\ : std_logic;
SIGNAL \inst14|Mux5~4_combout\ : std_logic;
SIGNAL \inst14|Mux1~12_combout\ : std_logic;
SIGNAL \inst14|Mux1~11_combout\ : std_logic;
SIGNAL \inst14|Mux1~13_combout\ : std_logic;
SIGNAL \inst14|Mux5~0_combout\ : std_logic;
SIGNAL \inst14|Mux8~49_combout\ : std_logic;
SIGNAL \inst14|Mux8~24_combout\ : std_logic;
SIGNAL \inst14|Mux8~12_combout\ : std_logic;
SIGNAL \inst14|Mux8~22_combout\ : std_logic;
SIGNAL \inst14|Mux8~23_combout\ : std_logic;
SIGNAL \inst14|Mux8~34_combout\ : std_logic;
SIGNAL \inst14|Mux8~7_combout\ : std_logic;
SIGNAL \inst14|Mux8~40_combout\ : std_logic;
SIGNAL \inst14|Mux8~39_combout\ : std_logic;
SIGNAL \inst14|Mux8~41_combout\ : std_logic;
SIGNAL \inst14|Mux8~46_combout\ : std_logic;
SIGNAL \inst14|Mux8~50_combout\ : std_logic;
SIGNAL \inst14|Mux8~47_combout\ : std_logic;
SIGNAL \inst14|Mux8~11_combout\ : std_logic;
SIGNAL \inst14|Mux8~54_combout\ : std_logic;
SIGNAL \inst14|Mux8~60_combout\ : std_logic;
SIGNAL \inst14|Mux8~35_combout\ : std_logic;
SIGNAL \inst14|Mux4~4_combout\ : std_logic;
SIGNAL \inst14|Mux8~5_combout\ : std_logic;
SIGNAL \inst14|Mux8~4_combout\ : std_logic;
SIGNAL \inst14|Mux8~6_combout\ : std_logic;
SIGNAL \inst14|Mux4~0_combout\ : std_logic;
SIGNAL \inst14|Mux8~48_combout\ : std_logic;
SIGNAL \inst14|Mux8~61_combout\ : std_logic;
SIGNAL \inst14|Mux8~42_combout\ : std_logic;
SIGNAL \inst14|Mux8~14_combout\ : std_logic;
SIGNAL \inst14|Mux8~18_combout\ : std_logic;
SIGNAL \inst14|Mux8~13_combout\ : std_logic;
SIGNAL \inst14|Mux8~0_combout\ : std_logic;
SIGNAL \inst14|Mux3~5_combout\ : std_logic;
SIGNAL \inst14|Mux3~4_combout\ : std_logic;
SIGNAL \inst14|Mux3~6_combout\ : std_logic;
SIGNAL \inst14|Mux3~48_combout\ : std_logic;
SIGNAL \inst14|Mux3~14_combout\ : std_logic;
SIGNAL \inst14|Mux3~34_combout\ : std_logic;
SIGNAL \inst14|Mux3~7_combout\ : std_logic;
SIGNAL \inst14|Mux3~46_combout\ : std_logic;
SIGNAL \inst14|Mux3~45_combout\ : std_logic;
SIGNAL \inst14|Mux3~47_combout\ : std_logic;
SIGNAL \inst14|Mux3~18_combout\ : std_logic;
SIGNAL \inst14|Mux3~39_combout\ : std_logic;
SIGNAL \inst14|Mux3~40_combout\ : std_logic;
SIGNAL \inst14|Mux3~53_combout\ : std_logic;
SIGNAL \inst14|Mux3~35_combout\ : std_logic;
SIGNAL \inst14|Mux3~60_combout\ : std_logic;
SIGNAL \inst14|Mux3~41_combout\ : std_logic;
SIGNAL \inst14|Mux7~4_combout\ : std_logic;
SIGNAL \inst14|Mux3~12_combout\ : std_logic;
SIGNAL \inst14|Mux3~11_combout\ : std_logic;
SIGNAL \inst14|Mux3~13_combout\ : std_logic;
SIGNAL \inst14|Mux7~0_combout\ : std_logic;
SIGNAL \inst14|Equal0~0_combout\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \inst3|game_running~feeder_combout\ : std_logic;
SIGNAL \inst3|game_running~q\ : std_logic;
SIGNAL \inst3|cloud_motion[3]~2_combout\ : std_logic;
SIGNAL \inst3|Add25~25_sumout\ : std_logic;
SIGNAL \inst3|cloud_motion~1_combout\ : std_logic;
SIGNAL \inst3|cloud_motion[2]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add25~26\ : std_logic;
SIGNAL \inst3|Add25~21_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~5_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos[1]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add25~22\ : std_logic;
SIGNAL \inst3|Add25~18\ : std_logic;
SIGNAL \inst3|Add25~13_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~3_combout\ : std_logic;
SIGNAL \inst3|Add25~14\ : std_logic;
SIGNAL \inst3|Add25~33_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~8_combout\ : std_logic;
SIGNAL \inst3|Add25~34\ : std_logic;
SIGNAL \inst3|Add25~29_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~7_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos[5]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add25~30\ : std_logic;
SIGNAL \inst3|Add25~41_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~10_combout\ : std_logic;
SIGNAL \inst3|Add25~42\ : std_logic;
SIGNAL \inst3|Add25~37_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~9_combout\ : std_logic;
SIGNAL \inst3|Add25~38\ : std_logic;
SIGNAL \inst3|Add25~10\ : std_logic;
SIGNAL \inst3|Add25~5_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~1_combout\ : std_logic;
SIGNAL \inst3|Add25~6\ : std_logic;
SIGNAL \inst3|Add25~1_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~0_combout\ : std_logic;
SIGNAL \inst3|Add25~17_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~4_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos[2]~feeder_combout\ : std_logic;
SIGNAL \inst3|LessThan31~0_combout\ : std_logic;
SIGNAL \inst3|LessThan49~0_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~6_combout\ : std_logic;
SIGNAL \inst3|Add25~9_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_x_pos~2_combout\ : std_logic;
SIGNAL \inst3|LessThan31~1_combout\ : std_logic;
SIGNAL \inst3|top_cloud2_height~0_combout\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \inst8|LessThan0~3_combout\ : std_logic;
SIGNAL \inst8|feedback~combout\ : std_logic;
SIGNAL \inst8|LessThan0~0_combout\ : std_logic;
SIGNAL \inst8|LessThan1~0_combout\ : std_logic;
SIGNAL \inst8|current_state[4]~0_combout\ : std_logic;
SIGNAL \inst8|Add0~10\ : std_logic;
SIGNAL \inst8|Add0~6\ : std_logic;
SIGNAL \inst8|Add0~1_sumout\ : std_logic;
SIGNAL \inst8|Add2~30\ : std_logic;
SIGNAL \inst8|Add2~26\ : std_logic;
SIGNAL \inst8|Add2~22\ : std_logic;
SIGNAL \inst8|Add2~18\ : std_logic;
SIGNAL \inst8|Add2~14\ : std_logic;
SIGNAL \inst8|Add2~10\ : std_logic;
SIGNAL \inst8|Add2~6\ : std_logic;
SIGNAL \inst8|Add2~1_sumout\ : std_logic;
SIGNAL \inst8|current_state[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|Add1~30\ : std_logic;
SIGNAL \inst8|Add1~26\ : std_logic;
SIGNAL \inst8|Add1~22\ : std_logic;
SIGNAL \inst8|Add1~18\ : std_logic;
SIGNAL \inst8|Add1~14\ : std_logic;
SIGNAL \inst8|Add1~10\ : std_logic;
SIGNAL \inst8|Add1~6\ : std_logic;
SIGNAL \inst8|Add1~1_sumout\ : std_logic;
SIGNAL \inst8|current_state~2_combout\ : std_logic;
SIGNAL \inst8|current_state[8]~feeder_combout\ : std_logic;
SIGNAL \inst8|current_state[7]~3_combout\ : std_logic;
SIGNAL \inst8|Add2~21_sumout\ : std_logic;
SIGNAL \inst8|Add1~21_sumout\ : std_logic;
SIGNAL \inst8|Add0~21_sumout\ : std_logic;
SIGNAL \inst8|current_state~9_combout\ : std_logic;
SIGNAL \inst8|current_state[3]~feeder_combout\ : std_logic;
SIGNAL \inst8|Add0~34\ : std_logic;
SIGNAL \inst8|Add0~30\ : std_logic;
SIGNAL \inst8|Add0~26\ : std_logic;
SIGNAL \inst8|Add0~22\ : std_logic;
SIGNAL \inst8|Add0~18\ : std_logic;
SIGNAL \inst8|Add0~13_sumout\ : std_logic;
SIGNAL \inst8|Add2~13_sumout\ : std_logic;
SIGNAL \inst8|Add1~13_sumout\ : std_logic;
SIGNAL \inst8|current_state~7_combout\ : std_logic;
SIGNAL \inst8|Add0~17_sumout\ : std_logic;
SIGNAL \inst8|Add1~17_sumout\ : std_logic;
SIGNAL \inst8|current_state[4]~5_combout\ : std_logic;
SIGNAL \inst8|Add2~17_sumout\ : std_logic;
SIGNAL \inst8|current_state~8_combout\ : std_logic;
SIGNAL \inst8|LessThan0~1_combout\ : std_logic;
SIGNAL \inst8|Add0~33_sumout\ : std_logic;
SIGNAL \inst8|LessThan0~2_combout\ : std_logic;
SIGNAL \inst8|current_state~12_combout\ : std_logic;
SIGNAL \inst8|current_state[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|Add0~14\ : std_logic;
SIGNAL \inst8|Add0~9_sumout\ : std_logic;
SIGNAL \inst8|Add1~9_sumout\ : std_logic;
SIGNAL \inst8|Add2~9_sumout\ : std_logic;
SIGNAL \inst8|current_state~6_combout\ : std_logic;
SIGNAL \inst8|Add2~25_sumout\ : std_logic;
SIGNAL \inst8|Add0~25_sumout\ : std_logic;
SIGNAL \inst8|Add1~25_sumout\ : std_logic;
SIGNAL \inst8|current_state~10_combout\ : std_logic;
SIGNAL \inst8|Add1~29_sumout\ : std_logic;
SIGNAL \inst8|Add2~29_sumout\ : std_logic;
SIGNAL \inst8|Add0~29_sumout\ : std_logic;
SIGNAL \inst8|current_state~11_combout\ : std_logic;
SIGNAL \inst8|process_0~0_combout\ : std_logic;
SIGNAL \inst8|process_0~1_combout\ : std_logic;
SIGNAL \inst8|current_state[4]~1_combout\ : std_logic;
SIGNAL \inst8|Add0~5_sumout\ : std_logic;
SIGNAL \inst8|Add1~5_sumout\ : std_logic;
SIGNAL \inst8|Add2~5_sumout\ : std_logic;
SIGNAL \inst8|current_state~4_combout\ : std_logic;
SIGNAL \inst2|pixel_row[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|LessThan30~0_combout\ : std_logic;
SIGNAL \inst3|LessThan30~1_combout\ : std_logic;
SIGNAL \inst3|LessThan30~2_combout\ : std_logic;
SIGNAL \inst3|LessThan30~3_combout\ : std_logic;
SIGNAL \inst2|pixel_row[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add9~38_cout\ : std_logic;
SIGNAL \inst3|Add9~34_cout\ : std_logic;
SIGNAL \inst3|Add9~30_cout\ : std_logic;
SIGNAL \inst3|Add9~26_cout\ : std_logic;
SIGNAL \inst3|Add9~22_cout\ : std_logic;
SIGNAL \inst3|Add9~18_cout\ : std_logic;
SIGNAL \inst3|Add9~14_cout\ : std_logic;
SIGNAL \inst3|Add9~10_cout\ : std_logic;
SIGNAL \inst3|Add9~6_cout\ : std_logic;
SIGNAL \inst3|Add9~1_sumout\ : std_logic;
SIGNAL \inst3|top_cloud2_on~0_combout\ : std_logic;
SIGNAL \inst3|Add23~33_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[0]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add23~30\ : std_logic;
SIGNAL \inst3|Add23~25_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[2]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add23~26\ : std_logic;
SIGNAL \inst3|Add23~21_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[3]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add23~22\ : std_logic;
SIGNAL \inst3|Add23~17_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[4]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add23~18\ : std_logic;
SIGNAL \inst3|Add23~13_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[5]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add23~14\ : std_logic;
SIGNAL \inst3|Add23~41_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[6]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add23~42\ : std_logic;
SIGNAL \inst3|Add23~37_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[7]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add23~38\ : std_logic;
SIGNAL \inst3|Add23~9_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[8]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add23~10\ : std_logic;
SIGNAL \inst3|Add23~5_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[9]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add23~6\ : std_logic;
SIGNAL \inst3|Add23~1_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[10]~feeder_combout\ : std_logic;
SIGNAL \inst3|LessThan16~0_combout\ : std_logic;
SIGNAL \inst3|LessThan16~1_combout\ : std_logic;
SIGNAL \inst3|LessThan47~0_combout\ : std_logic;
SIGNAL \inst3|Add23~34\ : std_logic;
SIGNAL \inst3|Add23~29_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_x_pos[1]~feeder_combout\ : std_logic;
SIGNAL \inst3|top_cloud1_height~0_combout\ : std_logic;
SIGNAL \inst3|Add5~38_cout\ : std_logic;
SIGNAL \inst3|Add5~34_cout\ : std_logic;
SIGNAL \inst3|Add5~30_cout\ : std_logic;
SIGNAL \inst3|Add5~26_cout\ : std_logic;
SIGNAL \inst3|Add5~22_cout\ : std_logic;
SIGNAL \inst3|Add5~18_cout\ : std_logic;
SIGNAL \inst3|Add5~14_cout\ : std_logic;
SIGNAL \inst3|Add5~10_cout\ : std_logic;
SIGNAL \inst3|Add5~6_cout\ : std_logic;
SIGNAL \inst3|Add5~1_sumout\ : std_logic;
SIGNAL \inst3|LessThan20~0_combout\ : std_logic;
SIGNAL \inst3|LessThan20~1_combout\ : std_logic;
SIGNAL \inst3|LessThan20~2_combout\ : std_logic;
SIGNAL \inst3|LessThan20~3_combout\ : std_logic;
SIGNAL \inst3|top_cloud1_on~0_combout\ : std_logic;
SIGNAL \inst3|Add15~30\ : std_logic;
SIGNAL \inst3|Add15~26\ : std_logic;
SIGNAL \inst3|Add15~22\ : std_logic;
SIGNAL \inst3|Add15~9_sumout\ : std_logic;
SIGNAL \inst3|Add15~21_sumout\ : std_logic;
SIGNAL \inst3|Add15~29_sumout\ : std_logic;
SIGNAL \inst3|Add15~25_sumout\ : std_logic;
SIGNAL \inst3|LessThan34~0_combout\ : std_logic;
SIGNAL \inst3|LessThan34~1_combout\ : std_logic;
SIGNAL \inst3|LessThan34~2_combout\ : std_logic;
SIGNAL \inst3|Add15~10\ : std_logic;
SIGNAL \inst3|Add15~14\ : std_logic;
SIGNAL \inst3|Add15~5_sumout\ : std_logic;
SIGNAL \inst3|Add15~13_sumout\ : std_logic;
SIGNAL \inst3|LessThan34~3_combout\ : std_logic;
SIGNAL \inst3|Add15~6\ : std_logic;
SIGNAL \inst3|Add15~1_sumout\ : std_logic;
SIGNAL \inst3|Add15~2\ : std_logic;
SIGNAL \inst3|Add15~17_sumout\ : std_logic;
SIGNAL \inst3|Add11~1_combout\ : std_logic;
SIGNAL \inst3|LessThan24~0_combout\ : std_logic;
SIGNAL \inst3|Add11~0_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_on~1_combout\ : std_logic;
SIGNAL \inst3|Add7~0_combout\ : std_logic;
SIGNAL \inst3|LessThan25~0_combout\ : std_logic;
SIGNAL \inst3|LessThan25~1_combout\ : std_logic;
SIGNAL \inst3|LessThan25~2_combout\ : std_logic;
SIGNAL \inst3|LessThan25~3_combout\ : std_logic;
SIGNAL \inst3|Add7~1_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_on~1_combout\ : std_logic;
SIGNAL \inst3|Add4~0_combout\ : std_logic;
SIGNAL \inst2|pixel_column[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|LessThan18~4_combout\ : std_logic;
SIGNAL \inst3|Add4~1_combout\ : std_logic;
SIGNAL \inst3|LessThan18~0_combout\ : std_logic;
SIGNAL \inst3|LessThan18~1_combout\ : std_logic;
SIGNAL \inst3|LessThan17~1_combout\ : std_logic;
SIGNAL \inst3|LessThan18~2_combout\ : std_logic;
SIGNAL \inst3|LessThan18~3_combout\ : std_logic;
SIGNAL \inst3|LessThan18~5_combout\ : std_logic;
SIGNAL \inst3|LessThan17~4_combout\ : std_logic;
SIGNAL \inst3|LessThan17~0_combout\ : std_logic;
SIGNAL \inst3|LessThan17~5_combout\ : std_logic;
SIGNAL \inst3|LessThan17~2_combout\ : std_logic;
SIGNAL \inst3|LessThan17~3_combout\ : std_logic;
SIGNAL \inst3|LessThan17~6_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud1_on~0_combout\ : std_logic;
SIGNAL \inst3|Add10~0_combout\ : std_logic;
SIGNAL \inst3|LessThan32~5_combout\ : std_logic;
SIGNAL \inst3|LessThan32~4_combout\ : std_logic;
SIGNAL \inst3|LessThan32~2_combout\ : std_logic;
SIGNAL \inst3|LessThan32~1_combout\ : std_logic;
SIGNAL \inst3|LessThan32~0_combout\ : std_logic;
SIGNAL \inst3|LessThan32~3_combout\ : std_logic;
SIGNAL \inst3|LessThan32~6_combout\ : std_logic;
SIGNAL \inst3|Add10~1_combout\ : std_logic;
SIGNAL \inst3|LessThan28~4_combout\ : std_logic;
SIGNAL \inst3|LessThan28~1_combout\ : std_logic;
SIGNAL \inst3|LessThan28~0_combout\ : std_logic;
SIGNAL \inst3|LessThan28~2_combout\ : std_logic;
SIGNAL \inst3|LessThan28~3_combout\ : std_logic;
SIGNAL \inst3|LessThan28~5_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud2_on~0_combout\ : std_logic;
SIGNAL \inst3|blue~0_combout\ : std_logic;
SIGNAL \inst14|Mux1~30_combout\ : std_logic;
SIGNAL \inst14|Mux1~59_combout\ : std_logic;
SIGNAL \inst14|Mux1~61_combout\ : std_logic;
SIGNAL \inst14|Mux1~54_combout\ : std_logic;
SIGNAL \inst14|Mux9~4_combout\ : std_logic;
SIGNAL \inst14|Mux1~29_combout\ : std_logic;
SIGNAL \inst14|Mux9~0_combout\ : std_logic;
SIGNAL \inst14|Mux2~53_combout\ : std_logic;
SIGNAL \inst14|Mux2~49_combout\ : std_logic;
SIGNAL \inst14|Mux2~24_combout\ : std_logic;
SIGNAL \inst14|Mux2~20_combout\ : std_logic;
SIGNAL \inst14|Mux2~18_combout\ : std_logic;
SIGNAL \inst14|Mux2~19_combout\ : std_logic;
SIGNAL \inst14|Mux2~0_combout\ : std_logic;
SIGNAL \inst14|Mux1~53_combout\ : std_logic;
SIGNAL \inst14|Mux1~49_combout\ : std_logic;
SIGNAL \inst14|Mux1~24_combout\ : std_logic;
SIGNAL \inst14|Mux1~20_combout\ : std_logic;
SIGNAL \inst14|Mux1~18_combout\ : std_logic;
SIGNAL \inst14|Mux1~19_combout\ : std_logic;
SIGNAL \inst14|Mux1~0_combout\ : std_logic;
SIGNAL \inst14|Mux8~28_combout\ : std_logic;
SIGNAL \inst14|Mux8~29_combout\ : std_logic;
SIGNAL \inst14|Mux8~30_combout\ : std_logic;
SIGNAL \inst14|Mux8~55_combout\ : std_logic;
SIGNAL \inst14|Mux8~59_combout\ : std_logic;
SIGNAL \inst14|Mux0~4_combout\ : std_logic;
SIGNAL \inst14|Mux0~0_combout\ : std_logic;
SIGNAL \inst14|Mux3~20_combout\ : std_logic;
SIGNAL \inst14|Mux3~54_combout\ : std_logic;
SIGNAL \inst14|Mux3~61_combout\ : std_logic;
SIGNAL \inst14|Mux3~49_combout\ : std_logic;
SIGNAL \inst14|Mux11~4_combout\ : std_logic;
SIGNAL \inst14|Mux3~19_combout\ : std_logic;
SIGNAL \inst14|Mux11~0_combout\ : std_logic;
SIGNAL \inst14|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|toolbox_on~1_combout\ : std_logic;
SIGNAL \inst3|toolbox_on~2_combout\ : std_logic;
SIGNAL \inst3|LessThan11~0_combout\ : std_logic;
SIGNAL \inst3|red~3_combout\ : std_logic;
SIGNAL \inst3|red~4_combout\ : std_logic;
SIGNAL \inst3|LessThan9~0_combout\ : std_logic;
SIGNAL \inst3|red~9_combout\ : std_logic;
SIGNAL \inst14|Mux3~55_combout\ : std_logic;
SIGNAL \inst14|Mux3~59_combout\ : std_logic;
SIGNAL \inst14|Mux3~30_combout\ : std_logic;
SIGNAL \inst14|Mux3~26_combout\ : std_logic;
SIGNAL \inst14|Mux3~24_combout\ : std_logic;
SIGNAL \inst14|Mux3~25_combout\ : std_logic;
SIGNAL \inst14|Mux3~0_combout\ : std_logic;
SIGNAL \inst14|Mux2~59_combout\ : std_logic;
SIGNAL \inst14|Mux2~61_combout\ : std_logic;
SIGNAL \inst14|Mux2~54_combout\ : std_logic;
SIGNAL \inst14|Mux10~4_combout\ : std_logic;
SIGNAL \inst14|Mux2~30_combout\ : std_logic;
SIGNAL \inst14|Mux2~29_combout\ : std_logic;
SIGNAL \inst14|Mux10~0_combout\ : std_logic;
SIGNAL \inst3|Add21~30\ : std_logic;
SIGNAL \inst3|Add21~25_sumout\ : std_logic;
SIGNAL \inst3|Add21~26\ : std_logic;
SIGNAL \inst3|Add21~21_sumout\ : std_logic;
SIGNAL \inst3|Add21~22\ : std_logic;
SIGNAL \inst3|Add21~17_sumout\ : std_logic;
SIGNAL \inst3|Add21~18\ : std_logic;
SIGNAL \inst3|Add21~10\ : std_logic;
SIGNAL \inst3|Add21~13_sumout\ : std_logic;
SIGNAL \inst3|ball_y_motion~1_combout\ : std_logic;
SIGNAL \inst3|ball_y_motion~2_combout\ : std_logic;
SIGNAL \inst3|Add21~5_sumout\ : std_logic;
SIGNAL \inst3|ball_y_pos[2]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add21~6\ : std_logic;
SIGNAL \inst3|Add21~1_sumout\ : std_logic;
SIGNAL \inst3|ball_y_pos[3]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add21~2\ : std_logic;
SIGNAL \inst3|Add21~29_sumout\ : std_logic;
SIGNAL \inst11|rom_address~0_combout\ : std_logic;
SIGNAL \inst3|ball_y_motion~0_combout\ : std_logic;
SIGNAL \inst3|Add21~9_sumout\ : std_logic;
SIGNAL \inst3|Add3~18\ : std_logic;
SIGNAL \inst3|Add3~14\ : std_logic;
SIGNAL \inst3|Add3~10\ : std_logic;
SIGNAL \inst3|Add3~6\ : std_logic;
SIGNAL \inst3|Add3~1_sumout\ : std_logic;
SIGNAL \inst3|LessThan15~0_combout\ : std_logic;
SIGNAL \inst3|Add3~5_sumout\ : std_logic;
SIGNAL \inst3|ball_on~3_combout\ : std_logic;
SIGNAL \inst3|ball_on~4_combout\ : std_logic;
SIGNAL \inst3|Add2~1_combout\ : std_logic;
SIGNAL \inst3|Add3~2\ : std_logic;
SIGNAL \inst3|Add3~21_sumout\ : std_logic;
SIGNAL \inst3|Add2~0_combout\ : std_logic;
SIGNAL \inst3|LessThan14~0_combout\ : std_logic;
SIGNAL \inst3|ball_on~5_combout\ : std_logic;
SIGNAL \inst3|Add3~13_sumout\ : std_logic;
SIGNAL \inst3|Add3~9_sumout\ : std_logic;
SIGNAL \inst3|LessThan15~1_combout\ : std_logic;
SIGNAL \inst3|Add3~17_sumout\ : std_logic;
SIGNAL \inst3|LessThan15~2_combout\ : std_logic;
SIGNAL \inst3|LessThan15~3_combout\ : std_logic;
SIGNAL \inst3|ball_on~1_combout\ : std_logic;
SIGNAL \inst3|ball_on~0_combout\ : std_logic;
SIGNAL \inst3|ball_on~2_combout\ : std_logic;
SIGNAL \inst3|ball_on~6_combout\ : std_logic;
SIGNAL \inst3|Add27~25_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~6_combout\ : std_logic;
SIGNAL \inst3|Add27~26\ : std_logic;
SIGNAL \inst3|Add27~21_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~5_combout\ : std_logic;
SIGNAL \inst3|Add27~22\ : std_logic;
SIGNAL \inst3|Add27~17_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~4_combout\ : std_logic;
SIGNAL \inst3|Add27~18\ : std_logic;
SIGNAL \inst3|Add27~13_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~3_combout\ : std_logic;
SIGNAL \inst3|Add27~14\ : std_logic;
SIGNAL \inst3|Add27~34\ : std_logic;
SIGNAL \inst3|Add27~29_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~7_combout\ : std_logic;
SIGNAL \inst3|Add27~30\ : std_logic;
SIGNAL \inst3|Add27~41_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~10_combout\ : std_logic;
SIGNAL \inst3|Add27~42\ : std_logic;
SIGNAL \inst3|Add27~37_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~9_combout\ : std_logic;
SIGNAL \inst3|Add27~38\ : std_logic;
SIGNAL \inst3|Add27~9_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~2_combout\ : std_logic;
SIGNAL \inst3|Add27~10\ : std_logic;
SIGNAL \inst3|Add27~5_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~1_combout\ : std_logic;
SIGNAL \inst3|LessThan40~1_combout\ : std_logic;
SIGNAL \inst3|Add27~33_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~8_combout\ : std_logic;
SIGNAL \inst3|LessThan40~0_combout\ : std_logic;
SIGNAL \inst3|LessThan51~0_combout\ : std_logic;
SIGNAL \inst3|Add27~6\ : std_logic;
SIGNAL \inst3|Add27~1_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_x_pos~0_combout\ : std_logic;
SIGNAL \inst3|top_cloud3_height~0_combout\ : std_logic;
SIGNAL \inst3|Add17~0_combout\ : std_logic;
SIGNAL \inst3|Add17~1_combout\ : std_logic;
SIGNAL \inst3|LessThan43~5_combout\ : std_logic;
SIGNAL \inst3|LessThan43~3_combout\ : std_logic;
SIGNAL \inst3|LessThan43~4_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_on~1_combout\ : std_logic;
SIGNAL \inst3|LessThan43~0_combout\ : std_logic;
SIGNAL \inst3|LessThan43~1_combout\ : std_logic;
SIGNAL \inst3|LessThan43~2_combout\ : std_logic;
SIGNAL \inst3|Add16~0_combout\ : std_logic;
SIGNAL \inst3|LessThan37~4_combout\ : std_logic;
SIGNAL \inst3|LessThan37~3_combout\ : std_logic;
SIGNAL \inst3|Add16~1_combout\ : std_logic;
SIGNAL \inst3|LessThan37~1_combout\ : std_logic;
SIGNAL \inst3|LessThan41~1_combout\ : std_logic;
SIGNAL \inst3|LessThan37~0_combout\ : std_logic;
SIGNAL \inst3|LessThan37~2_combout\ : std_logic;
SIGNAL \inst3|LessThan37~5_combout\ : std_logic;
SIGNAL \inst3|LessThan41~4_combout\ : std_logic;
SIGNAL \inst3|LessThan41~5_combout\ : std_logic;
SIGNAL \inst3|LessThan41~2_combout\ : std_logic;
SIGNAL \inst3|LessThan41~0_combout\ : std_logic;
SIGNAL \inst3|LessThan41~3_combout\ : std_logic;
SIGNAL \inst3|LessThan41~6_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_on~0_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud3_on~combout\ : std_logic;
SIGNAL \inst3|blue~1_combout\ : std_logic;
SIGNAL \inst3|Add13~38_cout\ : std_logic;
SIGNAL \inst3|Add13~34_cout\ : std_logic;
SIGNAL \inst3|Add13~30_cout\ : std_logic;
SIGNAL \inst3|Add13~26_cout\ : std_logic;
SIGNAL \inst3|Add13~22_cout\ : std_logic;
SIGNAL \inst3|Add13~18_cout\ : std_logic;
SIGNAL \inst3|Add13~14_cout\ : std_logic;
SIGNAL \inst3|Add13~10_cout\ : std_logic;
SIGNAL \inst3|Add13~6_cout\ : std_logic;
SIGNAL \inst3|Add13~1_sumout\ : std_logic;
SIGNAL \inst3|top_cloud3_on~0_combout\ : std_logic;
SIGNAL \inst3|LessThan39~5_combout\ : std_logic;
SIGNAL \inst3|LessThan39~0_combout\ : std_logic;
SIGNAL \inst3|LessThan39~4_combout\ : std_logic;
SIGNAL \inst3|LessThan39~1_combout\ : std_logic;
SIGNAL \inst3|LessThan39~2_combout\ : std_logic;
SIGNAL \inst3|LessThan39~3_combout\ : std_logic;
SIGNAL \inst3|top_cloud3_on~1_combout\ : std_logic;
SIGNAL \inst3|blue~2_combout\ : std_logic;
SIGNAL \inst3|red~7_combout\ : std_logic;
SIGNAL \inst3|red~0_combout\ : std_logic;
SIGNAL \inst3|toolbox_on~0_combout\ : std_logic;
SIGNAL \inst3|red~6_combout\ : std_logic;
SIGNAL \inst13|Mux1~19_combout\ : std_logic;
SIGNAL \inst13|Mux1~20_combout\ : std_logic;
SIGNAL \inst13|Mux1~21_combout\ : std_logic;
SIGNAL \inst13|Mux1~22_combout\ : std_logic;
SIGNAL \inst13|Mux1~23_combout\ : std_logic;
SIGNAL \inst13|Mux1~24_combout\ : std_logic;
SIGNAL \inst13|Mux1~17_combout\ : std_logic;
SIGNAL \inst13|Mux1~16_combout\ : std_logic;
SIGNAL \inst13|Mux1~18_combout\ : std_logic;
SIGNAL \inst13|Mux1~26_combout\ : std_logic;
SIGNAL \inst13|Mux1~25_combout\ : std_logic;
SIGNAL \inst13|Mux1~27_combout\ : std_logic;
SIGNAL \inst13|Mux1~7_combout\ : std_logic;
SIGNAL \inst13|Mux1~4_combout\ : std_logic;
SIGNAL \inst13|Mux1~6_combout\ : std_logic;
SIGNAL \inst13|Mux1~5_combout\ : std_logic;
SIGNAL \inst13|Mux1~11_combout\ : std_logic;
SIGNAL \inst13|Mux1~0_combout\ : std_logic;
SIGNAL \inst13|Mux1~12_combout\ : std_logic;
SIGNAL \inst13|Mux1~13_combout\ : std_logic;
SIGNAL \inst13|Mux1~28_combout\ : std_logic;
SIGNAL \inst13|Mux1~29_combout\ : std_logic;
SIGNAL \inst13|Mux1~30_combout\ : std_logic;
SIGNAL \inst13|Mux1~31_combout\ : std_logic;
SIGNAL \inst13|Mux5~4_combout\ : std_logic;
SIGNAL \inst13|Mux5~0_combout\ : std_logic;
SIGNAL \inst13|Mux2~5_combout\ : std_logic;
SIGNAL \inst13|Mux2~4_combout\ : std_logic;
SIGNAL \inst13|Mux2~6_combout\ : std_logic;
SIGNAL \inst13|Mux2~19_combout\ : std_logic;
SIGNAL \inst13|Mux2~20_combout\ : std_logic;
SIGNAL \inst13|Mux2~21_combout\ : std_logic;
SIGNAL \inst13|Mux2~22_combout\ : std_logic;
SIGNAL \inst13|Mux2~23_combout\ : std_logic;
SIGNAL \inst13|Mux2~24_combout\ : std_logic;
SIGNAL \inst13|Mux2~16_combout\ : std_logic;
SIGNAL \inst13|Mux2~17_combout\ : std_logic;
SIGNAL \inst13|Mux2~18_combout\ : std_logic;
SIGNAL \inst13|Mux2~26_combout\ : std_logic;
SIGNAL \inst13|Mux2~25_combout\ : std_logic;
SIGNAL \inst13|Mux2~27_combout\ : std_logic;
SIGNAL \inst13|Mux6~4_combout\ : std_logic;
SIGNAL \inst13|Mux2~7_combout\ : std_logic;
SIGNAL \inst13|Mux6~0_combout\ : std_logic;
SIGNAL \inst13|Mux3~5_combout\ : std_logic;
SIGNAL \inst13|Mux3~6_combout\ : std_logic;
SIGNAL \inst13|Mux3~4_combout\ : std_logic;
SIGNAL \inst13|Mux3~20_combout\ : std_logic;
SIGNAL \inst13|Mux3~19_combout\ : std_logic;
SIGNAL \inst13|Mux3~21_combout\ : std_logic;
SIGNAL \inst13|Mux3~22_combout\ : std_logic;
SIGNAL \inst13|Mux3~23_combout\ : std_logic;
SIGNAL \inst13|Mux3~24_combout\ : std_logic;
SIGNAL \inst13|Mux3~16_combout\ : std_logic;
SIGNAL \inst13|Mux3~17_combout\ : std_logic;
SIGNAL \inst13|Mux3~18_combout\ : std_logic;
SIGNAL \inst13|Mux3~25_combout\ : std_logic;
SIGNAL \inst13|Mux3~26_combout\ : std_logic;
SIGNAL \inst13|Mux3~27_combout\ : std_logic;
SIGNAL \inst13|Mux7~4_combout\ : std_logic;
SIGNAL \inst13|Mux3~7_combout\ : std_logic;
SIGNAL \inst13|Mux7~0_combout\ : std_logic;
SIGNAL \inst13|Mux8~5_combout\ : std_logic;
SIGNAL \inst13|Mux8~27_combout\ : std_logic;
SIGNAL \inst13|Mux8~25_combout\ : std_logic;
SIGNAL \inst13|Mux8~28_combout\ : std_logic;
SIGNAL \inst13|Mux8~15_combout\ : std_logic;
SIGNAL \inst13|Mux8~33_combout\ : std_logic;
SIGNAL \inst13|Mux8~34_combout\ : std_logic;
SIGNAL \inst13|Mux8~19_combout\ : std_logic;
SIGNAL \inst13|Mux8~31_combout\ : std_logic;
SIGNAL \inst13|Mux8~32_combout\ : std_logic;
SIGNAL \inst13|Mux8~21_combout\ : std_logic;
SIGNAL \inst13|Mux8~29_combout\ : std_logic;
SIGNAL \inst13|Mux8~30_combout\ : std_logic;
SIGNAL \inst13|Mux0~4_combout\ : std_logic;
SIGNAL \inst13|Mux8~11_combout\ : std_logic;
SIGNAL \inst13|Mux8~14_combout\ : std_logic;
SIGNAL \inst13|Mux8~12_combout\ : std_logic;
SIGNAL \inst13|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|Mux8~18_combout\ : std_logic;
SIGNAL \inst13|Mux8~20_combout\ : std_logic;
SIGNAL \inst13|Mux8~22_combout\ : std_logic;
SIGNAL \inst13|Mux8~23_combout\ : std_logic;
SIGNAL \inst13|Mux8~16_combout\ : std_logic;
SIGNAL \inst13|Mux8~17_combout\ : std_logic;
SIGNAL \inst13|Mux8~24_combout\ : std_logic;
SIGNAL \inst13|Mux8~26_combout\ : std_logic;
SIGNAL \inst13|Mux8~7_combout\ : std_logic;
SIGNAL \inst13|Mux8~6_combout\ : std_logic;
SIGNAL \inst13|Mux8~4_combout\ : std_logic;
SIGNAL \inst13|Mux8~0_combout\ : std_logic;
SIGNAL \inst13|Equal0~0_combout\ : std_logic;
SIGNAL \inst13|Mux8~13_combout\ : std_logic;
SIGNAL \inst13|Mux4~4_combout\ : std_logic;
SIGNAL \inst13|Mux4~0_combout\ : std_logic;
SIGNAL \inst13|Mux1~14_combout\ : std_logic;
SIGNAL \inst13|Mux1~15_combout\ : std_logic;
SIGNAL \inst13|Mux1~32_combout\ : std_logic;
SIGNAL \inst13|Mux1~33_combout\ : std_logic;
SIGNAL \inst13|Mux1~34_combout\ : std_logic;
SIGNAL \inst13|Mux1~35_combout\ : std_logic;
SIGNAL \inst13|Mux9~4_combout\ : std_logic;
SIGNAL \inst13|Mux9~0_combout\ : std_logic;
SIGNAL \inst13|Mux2~9_combout\ : std_logic;
SIGNAL \inst13|Mux2~8_combout\ : std_logic;
SIGNAL \inst13|Mux2~28_combout\ : std_logic;
SIGNAL \inst13|Mux2~29_combout\ : std_logic;
SIGNAL \inst13|Mux2~30_combout\ : std_logic;
SIGNAL \inst13|Mux2~31_combout\ : std_logic;
SIGNAL \inst13|Mux10~4_combout\ : std_logic;
SIGNAL \inst13|Mux10~0_combout\ : std_logic;
SIGNAL \inst13|Mux3~32_combout\ : std_logic;
SIGNAL \inst13|Mux3~33_combout\ : std_logic;
SIGNAL \inst13|Mux3~34_combout\ : std_logic;
SIGNAL \inst13|Mux3~35_combout\ : std_logic;
SIGNAL \inst13|Mux3~12_combout\ : std_logic;
SIGNAL \inst13|Mux3~11_combout\ : std_logic;
SIGNAL \inst13|Mux3~10_combout\ : std_logic;
SIGNAL \inst13|Mux3~0_combout\ : std_logic;
SIGNAL \inst13|Mux2~10_combout\ : std_logic;
SIGNAL \inst13|Mux2~11_combout\ : std_logic;
SIGNAL \inst13|Mux2~32_combout\ : std_logic;
SIGNAL \inst13|Mux2~33_combout\ : std_logic;
SIGNAL \inst13|Mux2~34_combout\ : std_logic;
SIGNAL \inst13|Mux2~35_combout\ : std_logic;
SIGNAL \inst13|Mux2~12_combout\ : std_logic;
SIGNAL \inst13|Mux2~0_combout\ : std_logic;
SIGNAL \inst13|Mux3~8_combout\ : std_logic;
SIGNAL \inst13|Mux3~28_combout\ : std_logic;
SIGNAL \inst13|Mux3~29_combout\ : std_logic;
SIGNAL \inst13|Mux3~30_combout\ : std_logic;
SIGNAL \inst13|Mux3~31_combout\ : std_logic;
SIGNAL \inst13|Mux11~4_combout\ : std_logic;
SIGNAL \inst13|Mux3~9_combout\ : std_logic;
SIGNAL \inst13|Mux11~0_combout\ : std_logic;
SIGNAL \inst13|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|red~8_combout\ : std_logic;
SIGNAL \inst11|Add0~34_cout\ : std_logic;
SIGNAL \inst11|Add0~1_sumout\ : std_logic;
SIGNAL \inst11|rom_address~2_combout\ : std_logic;
SIGNAL \inst11|Add0~2\ : std_logic;
SIGNAL \inst11|Add0~5_sumout\ : std_logic;
SIGNAL \inst11|Add2~1_sumout\ : std_logic;
SIGNAL \inst11|rom_address~1_combout\ : std_logic;
SIGNAL \inst11|rom_address[1]~3_combout\ : std_logic;
SIGNAL \inst11|rom_address~4_combout\ : std_logic;
SIGNAL \inst11|Add0~6\ : std_logic;
SIGNAL \inst11|Add0~9_sumout\ : std_logic;
SIGNAL \inst11|Add2~2\ : std_logic;
SIGNAL \inst11|Add2~5_sumout\ : std_logic;
SIGNAL \inst11|rom_address[2]~5_combout\ : std_logic;
SIGNAL \inst11|Add0~10\ : std_logic;
SIGNAL \inst11|Add0~13_sumout\ : std_logic;
SIGNAL \inst11|Add2~6\ : std_logic;
SIGNAL \inst11|Add2~9_sumout\ : std_logic;
SIGNAL \inst11|rom_address[3]~6_combout\ : std_logic;
SIGNAL \inst11|Add0~14\ : std_logic;
SIGNAL \inst11|Add0~17_sumout\ : std_logic;
SIGNAL \inst11|Add2~10\ : std_logic;
SIGNAL \inst11|Add2~13_sumout\ : std_logic;
SIGNAL \inst11|rom_address[4]~7_combout\ : std_logic;
SIGNAL \inst11|Add0~18\ : std_logic;
SIGNAL \inst11|Add0~21_sumout\ : std_logic;
SIGNAL \inst11|Add2~14\ : std_logic;
SIGNAL \inst11|Add2~17_sumout\ : std_logic;
SIGNAL \inst11|rom_address[5]~8_combout\ : std_logic;
SIGNAL \inst11|Add0~22\ : std_logic;
SIGNAL \inst11|Add0~25_sumout\ : std_logic;
SIGNAL \inst11|Add2~18\ : std_logic;
SIGNAL \inst11|Add2~21_sumout\ : std_logic;
SIGNAL \inst11|rom_address[6]~9_combout\ : std_logic;
SIGNAL \inst11|Add0~26\ : std_logic;
SIGNAL \inst11|Add0~29_sumout\ : std_logic;
SIGNAL \inst11|Add2~22\ : std_logic;
SIGNAL \inst11|Add2~25_sumout\ : std_logic;
SIGNAL \inst11|rom_address[7]~10_combout\ : std_logic;
SIGNAL \inst11|Mux1~18_combout\ : std_logic;
SIGNAL \inst11|Mux1~12_combout\ : std_logic;
SIGNAL \inst11|Mux1~19_combout\ : std_logic;
SIGNAL \inst11|Mux1~34_combout\ : std_logic;
SIGNAL \inst11|Mux1~7_combout\ : std_logic;
SIGNAL \inst11|Mux1~48_combout\ : std_logic;
SIGNAL \inst11|Mux1~20_combout\ : std_logic;
SIGNAL \inst11|Mux1~28_combout\ : std_logic;
SIGNAL \inst11|Mux1~39_combout\ : std_logic;
SIGNAL \inst11|Mux1~40_combout\ : std_logic;
SIGNAL \inst11|Mux1~45_combout\ : std_logic;
SIGNAL \inst11|Mux1~49_combout\ : std_logic;
SIGNAL \inst11|Mux1~46_combout\ : std_logic;
SIGNAL \inst11|Mux1~11_combout\ : std_logic;
SIGNAL \inst11|Mux1~53_combout\ : std_logic;
SIGNAL \inst11|Mux1~58_combout\ : std_logic;
SIGNAL \inst11|Mux1~35_combout\ : std_logic;
SIGNAL \inst11|Mux1~24_combout\ : std_logic;
SIGNAL \inst11|Mux1~5_combout\ : std_logic;
SIGNAL \inst11|Mux1~4_combout\ : std_logic;
SIGNAL \inst11|Mux1~6_combout\ : std_logic;
SIGNAL \inst11|Mux1~0_combout\ : std_logic;
SIGNAL \inst11|Mux8~34_combout\ : std_logic;
SIGNAL \inst11|Mux8~30_combout\ : std_logic;
SIGNAL \inst11|Mux8~49_combout\ : std_logic;
SIGNAL \inst11|Mux8~24_combout\ : std_logic;
SIGNAL \inst11|Mux8~5_combout\ : std_logic;
SIGNAL \inst11|Mux8~28_combout\ : std_logic;
SIGNAL \inst11|Mux8~29_combout\ : std_logic;
SIGNAL \inst11|Mux8~11_combout\ : std_logic;
SIGNAL \inst11|Mux8~47_combout\ : std_logic;
SIGNAL \inst11|Mux8~54_combout\ : std_logic;
SIGNAL \inst11|Mux8~39_combout\ : std_logic;
SIGNAL \inst11|Mux8~55_combout\ : std_logic;
SIGNAL \inst11|Mux8~40_combout\ : std_logic;
SIGNAL \inst11|Mux8~4_combout\ : std_logic;
SIGNAL \inst11|Mux8~59_combout\ : std_logic;
SIGNAL \inst11|Mux8~46_combout\ : std_logic;
SIGNAL \inst11|Mux8~50_combout\ : std_logic;
SIGNAL \inst11|Mux0~4_combout\ : std_logic;
SIGNAL \inst11|Mux8~22_combout\ : std_logic;
SIGNAL \inst11|Mux8~12_combout\ : std_logic;
SIGNAL \inst11|Mux8~23_combout\ : std_logic;
SIGNAL \inst11|Mux0~0_combout\ : std_logic;
SIGNAL \inst11|Mux1~13_combout\ : std_logic;
SIGNAL \inst11|Mux1~30_combout\ : std_logic;
SIGNAL \inst11|Mux1~47_combout\ : std_logic;
SIGNAL \inst11|Mux1~59_combout\ : std_logic;
SIGNAL \inst11|Mux1~60_combout\ : std_logic;
SIGNAL \inst11|Mux1~41_combout\ : std_logic;
SIGNAL \inst11|Mux1~61_combout\ : std_logic;
SIGNAL \inst11|Mux1~54_combout\ : std_logic;
SIGNAL \inst11|Mux9~4_combout\ : std_logic;
SIGNAL \inst11|Mux1~14_combout\ : std_logic;
SIGNAL \inst11|Mux1~29_combout\ : std_logic;
SIGNAL \inst11|Mux9~0_combout\ : std_logic;
SIGNAL \inst11|Mux3~45_combout\ : std_logic;
SIGNAL \inst11|Mux3~49_combout\ : std_logic;
SIGNAL \inst11|Mux3~28_combout\ : std_logic;
SIGNAL \inst11|Mux3~39_combout\ : std_logic;
SIGNAL \inst11|Mux3~40_combout\ : std_logic;
SIGNAL \inst11|Mux3~11_combout\ : std_logic;
SIGNAL \inst11|Mux3~46_combout\ : std_logic;
SIGNAL \inst11|Mux3~53_combout\ : std_logic;
SIGNAL \inst11|Mux3~58_combout\ : std_logic;
SIGNAL \inst11|Mux3~35_combout\ : std_logic;
SIGNAL \inst11|Mux3~24_combout\ : std_logic;
SIGNAL \inst11|Mux3~34_combout\ : std_logic;
SIGNAL \inst11|Mux3~7_combout\ : std_logic;
SIGNAL \inst11|Mux3~48_combout\ : std_logic;
SIGNAL \inst11|Mux3~20_combout\ : std_logic;
SIGNAL \inst11|Mux3~18_combout\ : std_logic;
SIGNAL \inst11|Mux3~12_combout\ : std_logic;
SIGNAL \inst11|Mux3~19_combout\ : std_logic;
SIGNAL \inst11|Mux3~5_combout\ : std_logic;
SIGNAL \inst11|Mux3~4_combout\ : std_logic;
SIGNAL \inst11|Mux3~6_combout\ : std_logic;
SIGNAL \inst11|Mux3~0_combout\ : std_logic;
SIGNAL \inst11|Mux3~13_combout\ : std_logic;
SIGNAL \inst11|Mux3~30_combout\ : std_logic;
SIGNAL \inst11|Mux3~60_combout\ : std_logic;
SIGNAL \inst11|Mux3~41_combout\ : std_logic;
SIGNAL \inst11|Mux3~59_combout\ : std_logic;
SIGNAL \inst11|Mux3~47_combout\ : std_logic;
SIGNAL \inst11|Mux3~61_combout\ : std_logic;
SIGNAL \inst11|Mux3~54_combout\ : std_logic;
SIGNAL \inst11|Mux11~4_combout\ : std_logic;
SIGNAL \inst11|Mux3~14_combout\ : std_logic;
SIGNAL \inst11|Mux3~29_combout\ : std_logic;
SIGNAL \inst11|Mux11~0_combout\ : std_logic;
SIGNAL \inst11|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|red~5_combout\ : std_logic;
SIGNAL \inst11|Mux2~34_combout\ : std_logic;
SIGNAL \inst11|Mux2~7_combout\ : std_logic;
SIGNAL \inst11|Mux2~47_combout\ : std_logic;
SIGNAL \inst11|Mux2~18_combout\ : std_logic;
SIGNAL \inst11|Mux2~4_combout\ : std_logic;
SIGNAL \inst11|Mux2~5_combout\ : std_logic;
SIGNAL \inst11|Mux2~6_combout\ : std_logic;
SIGNAL \inst11|Mux2~28_combout\ : std_logic;
SIGNAL \inst11|Mux2~45_combout\ : std_logic;
SIGNAL \inst11|Mux2~46_combout\ : std_logic;
SIGNAL \inst11|Mux2~22_combout\ : std_logic;
SIGNAL \inst11|Mux2~39_combout\ : std_logic;
SIGNAL \inst11|Mux2~40_combout\ : std_logic;
SIGNAL \inst11|Mux2~52_combout\ : std_logic;
SIGNAL \inst11|Mux2~35_combout\ : std_logic;
SIGNAL \inst11|Mux2~58_combout\ : std_logic;
SIGNAL \inst11|Mux2~41_combout\ : std_logic;
SIGNAL \inst11|Mux2~14_combout\ : std_logic;
SIGNAL \inst11|Mux2~11_combout\ : std_logic;
SIGNAL \inst11|Mux2~12_combout\ : std_logic;
SIGNAL \inst11|Mux2~13_combout\ : std_logic;
SIGNAL \inst11|Mux2~0_combout\ : std_logic;
SIGNAL \inst2|video_on_h~feeder_combout\ : std_logic;
SIGNAL \inst2|video_on_h~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|video_on_v~q\ : std_logic;
SIGNAL \inst2|blue_out3~0_combout\ : std_logic;
SIGNAL \inst12|Mux1~0_combout\ : std_logic;
SIGNAL \inst12|Mux1~4_combout\ : std_logic;
SIGNAL \inst12|Mux1~1_combout\ : std_logic;
SIGNAL \inst12|Mux1~5_combout\ : std_logic;
SIGNAL \inst12|Mux1~6_combout\ : std_logic;
SIGNAL \inst12|Mux2~5_combout\ : std_logic;
SIGNAL \inst12|Mux2~3_combout\ : std_logic;
SIGNAL \inst12|Mux2~4_combout\ : std_logic;
SIGNAL \inst12|Mux2~2_combout\ : std_logic;
SIGNAL \inst12|Mux2~6_combout\ : std_logic;
SIGNAL \inst12|Mux1~3_combout\ : std_logic;
SIGNAL \inst12|Mux1~2_combout\ : std_logic;
SIGNAL \inst12|Mux9~1_combout\ : std_logic;
SIGNAL \inst12|Mux9~0_combout\ : std_logic;
SIGNAL \inst12|Mux9~2_combout\ : std_logic;
SIGNAL \inst12|Mux3~2_combout\ : std_logic;
SIGNAL \inst12|Mux11~1_combout\ : std_logic;
SIGNAL \inst12|Mux11~0_combout\ : std_logic;
SIGNAL \inst12|Mux3~3_combout\ : std_logic;
SIGNAL \inst12|Mux11~2_combout\ : std_logic;
SIGNAL \inst12|Mux3~5_combout\ : std_logic;
SIGNAL \inst12|Mux3~1_combout\ : std_logic;
SIGNAL \inst12|Mux3~4_combout\ : std_logic;
SIGNAL \inst12|Mux3~0_combout\ : std_logic;
SIGNAL \inst12|Mux3~6_combout\ : std_logic;
SIGNAL \inst12|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|red~1_combout\ : std_logic;
SIGNAL \inst3|red~2_combout\ : std_logic;
SIGNAL \inst12|Mux7~0_combout\ : std_logic;
SIGNAL \inst12|Mux8~2_combout\ : std_logic;
SIGNAL \inst12|Mux8~1_combout\ : std_logic;
SIGNAL \inst12|Mux8~0_combout\ : std_logic;
SIGNAL \inst12|Mux8~3_combout\ : std_logic;
SIGNAL \inst12|Mux4~0_combout\ : std_logic;
SIGNAL \inst12|Mux5~0_combout\ : std_logic;
SIGNAL \inst12|Mux2~0_combout\ : std_logic;
SIGNAL \inst12|Mux2~1_combout\ : std_logic;
SIGNAL \inst12|Mux6~0_combout\ : std_logic;
SIGNAL \inst12|Mux8~4_combout\ : std_logic;
SIGNAL \inst12|Mux8~5_combout\ : std_logic;
SIGNAL \inst12|Mux8~6_combout\ : std_logic;
SIGNAL \inst12|Equal0~0_combout\ : std_logic;
SIGNAL \inst12|Mux10~0_combout\ : std_logic;
SIGNAL \inst12|Mux10~1_combout\ : std_logic;
SIGNAL \inst12|Mux10~2_combout\ : std_logic;
SIGNAL \inst12|Mux0~1_combout\ : std_logic;
SIGNAL \inst12|Mux0~0_combout\ : std_logic;
SIGNAL \inst12|Mux0~2_combout\ : std_logic;
SIGNAL \inst2|blue_out3~1_combout\ : std_logic;
SIGNAL \inst11|Mux2~24_combout\ : std_logic;
SIGNAL \inst11|Mux2~30_combout\ : std_logic;
SIGNAL \inst11|Mux2~23_combout\ : std_logic;
SIGNAL \inst11|Mux2~59_combout\ : std_logic;
SIGNAL \inst11|Mux2~60_combout\ : std_logic;
SIGNAL \inst11|Mux2~48_combout\ : std_logic;
SIGNAL \inst11|Mux2~53_combout\ : std_logic;
SIGNAL \inst11|Mux2~61_combout\ : std_logic;
SIGNAL \inst11|Mux2~54_combout\ : std_logic;
SIGNAL \inst11|Mux10~4_combout\ : std_logic;
SIGNAL \inst11|Mux2~29_combout\ : std_logic;
SIGNAL \inst11|Mux10~0_combout\ : std_logic;
SIGNAL \inst11|Mux6~4_combout\ : std_logic;
SIGNAL \inst11|Mux6~0_combout\ : std_logic;
SIGNAL \inst11|Mux5~4_combout\ : std_logic;
SIGNAL \inst11|Mux5~0_combout\ : std_logic;
SIGNAL \inst11|Mux8~7_combout\ : std_logic;
SIGNAL \inst11|Mux8~41_combout\ : std_logic;
SIGNAL \inst11|Mux8~60_combout\ : std_logic;
SIGNAL \inst11|Mux8~35_combout\ : std_logic;
SIGNAL \inst11|Mux4~4_combout\ : std_logic;
SIGNAL \inst11|Mux8~6_combout\ : std_logic;
SIGNAL \inst11|Mux4~0_combout\ : std_logic;
SIGNAL \inst11|Mux7~4_combout\ : std_logic;
SIGNAL \inst11|Mux7~0_combout\ : std_logic;
SIGNAL \inst11|Mux8~18_combout\ : std_logic;
SIGNAL \inst11|Mux8~48_combout\ : std_logic;
SIGNAL \inst11|Mux8~61_combout\ : std_logic;
SIGNAL \inst11|Mux8~42_combout\ : std_logic;
SIGNAL \inst11|Mux8~14_combout\ : std_logic;
SIGNAL \inst11|Mux8~13_combout\ : std_logic;
SIGNAL \inst11|Mux8~0_combout\ : std_logic;
SIGNAL \inst11|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|blue_out3~2_combout\ : std_logic;
SIGNAL \inst2|blue_out3~5_combout\ : std_logic;
SIGNAL \inst2|blue_out3~3_combout\ : std_logic;
SIGNAL \inst2|video_on_h~q\ : std_logic;
SIGNAL \inst3|red~10_combout\ : std_logic;
SIGNAL \inst2|blue_out3~6_combout\ : std_logic;
SIGNAL \inst2|blue_out3~7_combout\ : std_logic;
SIGNAL \inst2|blue_out3~8_combout\ : std_logic;
SIGNAL \inst2|blue_out3~4_combout\ : std_logic;
SIGNAL \inst2|blue_out3~9_combout\ : std_logic;
SIGNAL \inst2|blue_out3~q\ : std_logic;
SIGNAL \inst2|blue_out2~0_combout\ : std_logic;
SIGNAL \inst2|blue_out2~1_combout\ : std_logic;
SIGNAL \inst2|blue_out2~2_combout\ : std_logic;
SIGNAL \inst2|blue_out2~q\ : std_logic;
SIGNAL \inst2|blue_out1~4_combout\ : std_logic;
SIGNAL \inst2|blue_out1~0_combout\ : std_logic;
SIGNAL \inst2|blue_out1~q\ : std_logic;
SIGNAL \inst2|blue_out0~1_combout\ : std_logic;
SIGNAL \inst2|blue_out0~0_combout\ : std_logic;
SIGNAL \inst2|blue_out0~2_combout\ : std_logic;
SIGNAL \inst2|blue_out0~q\ : std_logic;
SIGNAL \inst2|green_out3~1_combout\ : std_logic;
SIGNAL \inst3|red~11_combout\ : std_logic;
SIGNAL \inst2|green_out3~0_combout\ : std_logic;
SIGNAL \inst2|green_out3~2_combout\ : std_logic;
SIGNAL \inst2|green_out3~q\ : std_logic;
SIGNAL \inst2|green_out2~4_combout\ : std_logic;
SIGNAL \inst2|green_out2~0_combout\ : std_logic;
SIGNAL \inst2|green_out2~q\ : std_logic;
SIGNAL \inst2|green_out1~4_combout\ : std_logic;
SIGNAL \inst2|green_out1~0_combout\ : std_logic;
SIGNAL \inst2|green_out1~q\ : std_logic;
SIGNAL \inst2|green_out0~4_combout\ : std_logic;
SIGNAL \inst2|green_out0~0_combout\ : std_logic;
SIGNAL \inst2|green_out0~q\ : std_logic;
SIGNAL \inst2|red_out3~1_combout\ : std_logic;
SIGNAL \inst3|Add4~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~11_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~12_combout\ : std_logic;
SIGNAL \inst3|LessThan72~0_combout\ : std_logic;
SIGNAL \inst3|LessThan72~1_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~13_combout\ : std_logic;
SIGNAL \inst3|LessThan74~2_combout\ : std_logic;
SIGNAL \inst3|LessThan74~3_combout\ : std_logic;
SIGNAL \inst3|LessThan74~0_combout\ : std_logic;
SIGNAL \inst3|LessThan74~1_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~8_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~9_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~10_combout\ : std_logic;
SIGNAL \inst3|LessThan75~3_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~7_combout\ : std_logic;
SIGNAL \inst3|LessThan75~0_combout\ : std_logic;
SIGNAL \inst3|LessThan75~1_combout\ : std_logic;
SIGNAL \inst3|LessThan75~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~14_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~5_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~6_combout\ : std_logic;
SIGNAL \inst3|LessThan67~0_combout\ : std_logic;
SIGNAL \inst3|LessThan67~1_combout\ : std_logic;
SIGNAL \inst3|LessThan80~3_combout\ : std_logic;
SIGNAL \inst3|LessThan77~0_combout\ : std_logic;
SIGNAL \inst3|LessThan77~1_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~19_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~20_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~21_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~15_combout\ : std_logic;
SIGNAL \inst3|LessThan79~2_combout\ : std_logic;
SIGNAL \inst3|LessThan79~3_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~16_combout\ : std_logic;
SIGNAL \inst3|LessThan79~0_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~17_combout\ : std_logic;
SIGNAL \inst3|LessThan79~1_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~18_combout\ : std_logic;
SIGNAL \inst3|LessThan80~0_combout\ : std_logic;
SIGNAL \inst3|LessThan80~1_combout\ : std_logic;
SIGNAL \inst3|LessThan80~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~22_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~0_combout\ : std_logic;
SIGNAL \inst3|LessThan70~0_combout\ : std_logic;
SIGNAL \inst3|LessThan70~1_combout\ : std_logic;
SIGNAL \inst3|LessThan70~2_combout\ : std_logic;
SIGNAL \inst3|Add7~2_combout\ : std_logic;
SIGNAL \inst3|LessThan69~0_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~1_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~2_combout\ : std_logic;
SIGNAL \inst3|LessThan69~1_combout\ : std_logic;
SIGNAL \inst3|LessThan69~2_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~3_combout\ : std_logic;
SIGNAL \inst3|LessThan70~3_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~4_combout\ : std_logic;
SIGNAL \inst3|Move_Ball~23_combout\ : std_logic;
SIGNAL \inst3|collision~feeder_combout\ : std_logic;
SIGNAL \inst3|collision~q\ : std_logic;
SIGNAL \inst3|red~12_combout\ : std_logic;
SIGNAL \inst2|red_out3~0_combout\ : std_logic;
SIGNAL \inst2|red_out3~2_combout\ : std_logic;
SIGNAL \inst2|red_out3~feeder_combout\ : std_logic;
SIGNAL \inst2|red_out3~q\ : std_logic;
SIGNAL \inst2|red_out2~0_combout\ : std_logic;
SIGNAL \inst2|red_out2~1_combout\ : std_logic;
SIGNAL \inst2|red_out2~2_combout\ : std_logic;
SIGNAL \inst2|red_out2~q\ : std_logic;
SIGNAL \inst2|red_out1~1_combout\ : std_logic;
SIGNAL \inst2|red_out1~0_combout\ : std_logic;
SIGNAL \inst2|red_out1~2_combout\ : std_logic;
SIGNAL \inst2|red_out1~q\ : std_logic;
SIGNAL \inst2|red_out0~4_combout\ : std_logic;
SIGNAL \inst2|red_out0~0_combout\ : std_logic;
SIGNAL \inst2|red_out0~q\ : std_logic;
SIGNAL \inst11|altsyncram_component|auto_generated|q_a\ : std_logic_vector(239 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|fboutclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud1_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|new_cursor_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|new_cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud3_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst12|altsyncram_component|auto_generated|q_a\ : std_logic_vector(71 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|q_a\ : std_logic_vector(178 DOWNTO 0);
SIGNAL \inst2|v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|PACKET_CHAR2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst14|altsyncram_component|auto_generated|q_a\ : std_logic_vector(239 DOWNTO 0);
SIGNAL \inst5|cursor_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|PACKET_COUNT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|PACKET_CHAR1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|pixel_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|pixel_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud2_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst3|ball_y_pos\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|outclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|filter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|SHIFTIN\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst8|current_state\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst5|PACKET_CHAR3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|OUTCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|cloud_motion\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst8|next_state\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ball_y_motion\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|SHIFTOUT\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|inhibit_wait_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst3|top_cloud3_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|top_cloud2_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud2_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud1_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|top_cloud1_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|bottom_cloud3_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|ALT_INV_pixel_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_CHAR1\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \inst5|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|ALT_INV_READ_CHAR~q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\ : std_logic;
SIGNAL \inst5|ALT_INV_MOUSE_CLK_FILTER~q\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_COUNT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|ALT_INV_cursor_row~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_left_button~q\ : std_logic;
SIGNAL \inst7|ALT_INV_SevenSeg_out[1]~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|ALT_INV_SevenSeg_out[1]~5_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_SevenSeg_out~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst5|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(239 DOWNTO 0);
SIGNAL \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(239 DOWNTO 0);
SIGNAL \inst14|ALT_INV_Mux2~54_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~55_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~49_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~54_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~55_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~49_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~49_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~41_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~35_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~41_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~35_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~41_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~35_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~50_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(178 DOWNTO 0);
SIGNAL \inst14|ALT_INV_Mux8~42_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~35_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~54_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~54_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~55_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~49_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~49_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~41_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~35_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~50_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~41_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~35_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~42_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~35_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~54_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~48_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~41_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~35_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~30_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~30_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~26_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add21~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add21~1_sumout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~20_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~30_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~30_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~24_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~20_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~24_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~20_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~14_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~14_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~24_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~18_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~14_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~41_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~37_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~33_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add25~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~41_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~37_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~33_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add23~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~41_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~37_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~33_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add27~1_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~12_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~12_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~30_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~30_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~30_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~24_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~20_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~24_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~20_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~14_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~24_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~18_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~14_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst11|ALT_INV_Mux2~30_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~24_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~18_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~14_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~37_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~37_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~33_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst14|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud1_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Add13~1_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(71 DOWNTO 0);
SIGNAL \inst11|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_new_cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|ALT_INV_new_cursor_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst8|ALT_INV_current_state[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~DUPLICATE_q\ : std_logic;
SIGNAL \inst5|ALT_INV_filter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_video_on_h~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_row[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_row[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_key[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_PS2_DAT~input_o\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud3_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_top_cloud1_height\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ALT_INV_bottom_cloud1_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_bottom_cloud2_height\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_top_cloud2_height\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ALT_INV_top_cloud3_height\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst5|ALT_INV_inhibit_wait_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst5|ALT_INV_SHIFTOUT\ : std_logic_vector(9 DOWNTO 3);
SIGNAL \inst5|ALT_INV_iready_set~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\ : std_logic;
SIGNAL \inst5|ALT_INV_iready_set~q\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~61_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_motion~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~61_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~61_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~60_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~60_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~60_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~61_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~60_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_cloud_motion~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~61_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~61_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~60_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~60_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~61_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~60_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~61_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~60_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_column~9_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_column~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_column~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_column~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\ : std_logic;
SIGNAL \inst5|ALT_INV_OUTCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|ALT_INV_cursor_row~12_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~11_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~10_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan5~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~59_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~58_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~59_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_motion\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \inst14|ALT_INV_Mux3~54_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~53_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~59_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~58_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~59_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~53_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~53_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~48_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~47_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~46_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~45_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~40_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~39_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~34_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~48_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~47_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~46_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~45_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~40_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~39_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~34_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~48_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~47_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~46_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~45_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~40_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~39_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~34_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~54_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~49_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~48_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~47_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~46_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~41_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~40_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~39_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~34_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_next_state\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \inst8|ALT_INV_current_state~9_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[4]~5_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[7]~3_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state~2_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[4]~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_feedback~combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[4]~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_cloud_motion\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \inst13|ALT_INV_Mux2~35_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~34_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~33_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~32_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~35_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~34_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~33_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~32_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~35_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~34_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~33_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~32_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~31_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~30_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~29_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~28_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~31_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~30_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~29_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~28_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~31_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~30_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~29_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~28_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~27_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~26_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~25_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~24_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~23_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~22_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~21_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~20_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~19_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~18_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~17_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~16_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~27_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~26_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~25_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~24_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~23_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~22_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~21_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~20_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~19_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~18_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~17_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~16_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~34_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~33_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~32_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~31_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~27_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~26_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~25_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~24_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~23_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~22_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~21_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~20_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~17_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~30_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~29_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~28_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~27_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~59_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~58_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~59_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~58_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~59_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~53_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~53_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~48_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~47_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~46_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~45_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~40_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~39_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~34_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~54_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~48_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~47_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~46_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~45_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~40_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~39_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~34_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~49_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~48_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~47_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~46_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~41_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~40_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~39_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~34_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~59_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~58_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~53_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~52_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~47_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~46_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~45_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~40_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~39_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~34_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_rom_address~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_rom_address~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_rom_address~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_rom_address~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~26_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~25_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~24_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~23_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~22_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~21_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~20_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~19_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~18_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~17_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~16_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~15_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_CHAR2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_send_char~q\ : std_logic;
SIGNAL \inst5|ALT_INV_send_data~q\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_CHAR3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out0~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~23_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~22_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~21_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan77~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan77~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~20_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~19_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~18_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~17_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~16_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan79~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan79~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan79~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan79~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~15_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan80~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan80~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan80~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan80~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~14_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~13_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan72~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan72~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~12_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~11_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~10_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~8_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan74~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan74~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan74~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan74~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan75~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan75~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan75~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan75~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan69~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan69~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan69~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Move_Ball~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan70~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan70~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan70~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan70~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan67~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan67~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add4~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out0~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out1~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out2~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out1~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~29_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~28_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~25_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~24_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~19_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~18_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~29_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~28_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~29_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~28_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~19_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~18_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~13_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~12_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~13_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~12_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~11_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~23_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~22_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~13_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~12_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~11_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud1_height~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud2_height~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_x_pos~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_x_pos~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_x_pos~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan49~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan31~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan31~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan16~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan16~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ALT_INV_top_cloud3_height~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_game_running~q\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan51~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan40~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan40~0_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~11_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~14_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~13_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~29_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~28_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~29_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~28_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~29_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~28_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~19_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~18_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~13_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~11_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~23_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~22_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~13_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~11_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~29_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~28_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~23_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~22_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~13_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~12_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Add0~4_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~11_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Add0~3_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Add0~2_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_SHIFTIN\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|ALT_INV_output_ready~q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_filter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_new_cursor_row[8]~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out1~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out2~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out2~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out3~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out3~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_red_out3~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~12_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_collision~q\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out3~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_green_out3~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~11_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out0~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out2~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out2~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~8_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~7_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~10_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_blue~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_blue~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud3_on~combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud3_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan43~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add17~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add17~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan43~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan43~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan43~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan43~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan43~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos\ : std_logic_vector(9 DOWNTO 2);
SIGNAL \inst3|ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan14~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan15~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_blue~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud1_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan20~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan20~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan20~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan20~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud1_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan25~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan25~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan25~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan25~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan34~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan34~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan34~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan34~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add11~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add11~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud2_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan30~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan30~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan30~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan30~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan28~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan28~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan28~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan28~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan28~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan28~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add10~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add10~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan32~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan32~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan32~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud2_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst3|ALT_INV_LessThan32~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan32~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan32~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan32~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud1_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan18~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add4~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add4~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan17~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan17~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan17~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan17~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan17~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan17~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan17~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud3_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud3_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan39~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan39~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan39~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan39~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan39~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan39~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud3_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan37~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan37~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan37~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan37~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan37~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan37~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add16~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add16~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan41~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan41~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan41~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud3_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst3|ALT_INV_LessThan41~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan41~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan41~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan41~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~8_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~7_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst13|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan24~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan11~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_blue_out3~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_video_on_h~q\ : std_logic;
SIGNAL \inst2|ALT_INV_video_on_v~q\ : std_logic;
SIGNAL \inst3|ALT_INV_red~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_red~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_row\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ALT_INV_toolbox_on~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_toolbox_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_toolbox_on~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \inst14|ALT_INV_Add0~0_combout\ : std_logic;

BEGIN

VGA_VS <= ww_VGA_VS;
ww_CLOCK_50 <= CLOCK_50;
ww_key <= key;
ww_sw <= sw;
VGA_HS <= ww_VGA_HS;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
LEDR <= ww_LEDR;
VGA_B <= ww_VGA_B;
VGA_G <= ww_VGA_G;
VGA_R <= ww_VGA_R;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst12|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst12|altsyncram_component|auto_generated|q_a\(1) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\inst12|altsyncram_component|auto_generated|q_a\(3) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\inst12|altsyncram_component|auto_generated|q_a\(5) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);
\inst12|altsyncram_component|auto_generated|q_a\(7) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(3);
\inst12|altsyncram_component|auto_generated|q_a\(8) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(4);
\inst12|altsyncram_component|auto_generated|q_a\(9) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(5);
\inst12|altsyncram_component|auto_generated|q_a\(11) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(6);
\inst12|altsyncram_component|auto_generated|q_a\(13) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(7);
\inst12|altsyncram_component|auto_generated|q_a\(15) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(8);
\inst12|altsyncram_component|auto_generated|q_a\(16) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(9);
\inst12|altsyncram_component|auto_generated|q_a\(17) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(10);
\inst12|altsyncram_component|auto_generated|q_a\(19) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(11);
\inst12|altsyncram_component|auto_generated|q_a\(21) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(12);
\inst12|altsyncram_component|auto_generated|q_a\(23) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(13);
\inst12|altsyncram_component|auto_generated|q_a\(25) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(14);
\inst12|altsyncram_component|auto_generated|q_a\(27) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(15);
\inst12|altsyncram_component|auto_generated|q_a\(29) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(16);
\inst12|altsyncram_component|auto_generated|q_a\(31) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(17);
\inst12|altsyncram_component|auto_generated|q_a\(32) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(18);
\inst12|altsyncram_component|auto_generated|q_a\(33) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(19);
\inst12|altsyncram_component|auto_generated|q_a\(35) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(20);
\inst12|altsyncram_component|auto_generated|q_a\(37) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(21);
\inst12|altsyncram_component|auto_generated|q_a\(39) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(22);
\inst12|altsyncram_component|auto_generated|q_a\(41) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(23);
\inst12|altsyncram_component|auto_generated|q_a\(43) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(24);
\inst12|altsyncram_component|auto_generated|q_a\(45) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(25);
\inst12|altsyncram_component|auto_generated|q_a\(47) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(26);
\inst12|altsyncram_component|auto_generated|q_a\(48) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(27);
\inst12|altsyncram_component|auto_generated|q_a\(49) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(28);
\inst12|altsyncram_component|auto_generated|q_a\(51) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(29);
\inst12|altsyncram_component|auto_generated|q_a\(53) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(30);
\inst12|altsyncram_component|auto_generated|q_a\(55) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(31);
\inst12|altsyncram_component|auto_generated|q_a\(57) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(32);
\inst12|altsyncram_component|auto_generated|q_a\(59) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(33);
\inst12|altsyncram_component|auto_generated|q_a\(61) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(34);
\inst12|altsyncram_component|auto_generated|q_a\(63) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(35);
\inst12|altsyncram_component|auto_generated|q_a\(64) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(36);
\inst12|altsyncram_component|auto_generated|q_a\(65) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(37);
\inst12|altsyncram_component|auto_generated|q_a\(67) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(38);
\inst12|altsyncram_component|auto_generated|q_a\(71) <= \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(39);

\inst12|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst12|altsyncram_component|auto_generated|q_a\(0) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst12|altsyncram_component|auto_generated|q_a\(2) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst12|altsyncram_component|auto_generated|q_a\(4) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst12|altsyncram_component|auto_generated|q_a\(6) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst12|altsyncram_component|auto_generated|q_a\(10) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst12|altsyncram_component|auto_generated|q_a\(12) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst12|altsyncram_component|auto_generated|q_a\(14) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst12|altsyncram_component|auto_generated|q_a\(18) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst12|altsyncram_component|auto_generated|q_a\(20) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst12|altsyncram_component|auto_generated|q_a\(22) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst12|altsyncram_component|auto_generated|q_a\(24) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst12|altsyncram_component|auto_generated|q_a\(26) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst12|altsyncram_component|auto_generated|q_a\(28) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst12|altsyncram_component|auto_generated|q_a\(30) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst12|altsyncram_component|auto_generated|q_a\(34) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst12|altsyncram_component|auto_generated|q_a\(36) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst12|altsyncram_component|auto_generated|q_a\(38) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst12|altsyncram_component|auto_generated|q_a\(40) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst12|altsyncram_component|auto_generated|q_a\(42) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst12|altsyncram_component|auto_generated|q_a\(44) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst12|altsyncram_component|auto_generated|q_a\(46) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst12|altsyncram_component|auto_generated|q_a\(50) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst12|altsyncram_component|auto_generated|q_a\(52) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst12|altsyncram_component|auto_generated|q_a\(54) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst12|altsyncram_component|auto_generated|q_a\(56) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\inst12|altsyncram_component|auto_generated|q_a\(58) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\inst12|altsyncram_component|auto_generated|q_a\(60) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\inst12|altsyncram_component|auto_generated|q_a\(62) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\inst12|altsyncram_component|auto_generated|q_a\(66) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\inst12|altsyncram_component|auto_generated|q_a\(68) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\inst12|altsyncram_component|auto_generated|q_a\(69) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\inst12|altsyncram_component|auto_generated|q_a\(70) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(127) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(135) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(143) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(151) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(155) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(159) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(167) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(171) <= \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(39);

\inst13|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst13|altsyncram_component|auto_generated|q_a\(123) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);
\inst13|altsyncram_component|auto_generated|q_a\(124) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(1);
\inst13|altsyncram_component|auto_generated|q_a\(128) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(2);
\inst13|altsyncram_component|auto_generated|q_a\(129) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(3);
\inst13|altsyncram_component|auto_generated|q_a\(130) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(4);
\inst13|altsyncram_component|auto_generated|q_a\(131) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(5);
\inst13|altsyncram_component|auto_generated|q_a\(132) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(6);
\inst13|altsyncram_component|auto_generated|q_a\(134) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(7);
\inst13|altsyncram_component|auto_generated|q_a\(136) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(8);
\inst13|altsyncram_component|auto_generated|q_a\(137) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(9);
\inst13|altsyncram_component|auto_generated|q_a\(138) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(10);
\inst13|altsyncram_component|auto_generated|q_a\(139) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(11);
\inst13|altsyncram_component|auto_generated|q_a\(140) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(12);
\inst13|altsyncram_component|auto_generated|q_a\(142) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(13);
\inst13|altsyncram_component|auto_generated|q_a\(144) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(14);
\inst13|altsyncram_component|auto_generated|q_a\(145) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(15);
\inst13|altsyncram_component|auto_generated|q_a\(146) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(16);
\inst13|altsyncram_component|auto_generated|q_a\(147) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(17);
\inst13|altsyncram_component|auto_generated|q_a\(148) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(18);
\inst13|altsyncram_component|auto_generated|q_a\(150) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(19);
\inst13|altsyncram_component|auto_generated|q_a\(152) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(20);
\inst13|altsyncram_component|auto_generated|q_a\(153) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(21);
\inst13|altsyncram_component|auto_generated|q_a\(154) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(22);
\inst13|altsyncram_component|auto_generated|q_a\(156) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(23);
\inst13|altsyncram_component|auto_generated|q_a\(157) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(24);
\inst13|altsyncram_component|auto_generated|q_a\(158) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(25);
\inst13|altsyncram_component|auto_generated|q_a\(160) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(26);
\inst13|altsyncram_component|auto_generated|q_a\(161) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(27);
\inst13|altsyncram_component|auto_generated|q_a\(162) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(163) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(164) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(166) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(168) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(169) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(170) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(172) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(173) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(174) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(175) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(178) <= \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst11|rom_address[7]~10_combout\ & \inst11|rom_address[6]~9_combout\ & \inst11|rom_address[5]~8_combout\ & \inst11|rom_address[4]~7_combout\ & \inst11|rom_address[3]~6_combout\
& \inst11|rom_address[2]~5_combout\ & \inst11|rom_address[1]~3_combout\ & \inst11|Add0~1_sumout\);

\inst11|altsyncram_component|auto_generated|q_a\(25) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(27) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(29) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(31) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(33) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(35) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(37) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(39) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(41) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(45) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(89) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(91) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(93) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(95) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(97) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(99) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(101) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(103) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(105) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(109) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(153) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(155) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(157) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(159) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(161) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(163) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(165) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(167) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(169) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(173) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(217) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(219) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(221) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(223) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(225) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(227) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(229) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(231) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(233) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(237) <= \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst11|rom_address[7]~10_combout\ & \inst11|rom_address[6]~9_combout\ & \inst11|rom_address[5]~8_combout\ & \inst11|rom_address[4]~7_combout\ & \inst11|rom_address[3]~6_combout\
& \inst11|rom_address[2]~5_combout\ & \inst11|rom_address[1]~3_combout\ & \inst11|Add0~1_sumout\);

\inst11|altsyncram_component|auto_generated|q_a\(28) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(30) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(32) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(34) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(36) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(38) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(40) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(42) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(43) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(44) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(92) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(94) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(96) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(98) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(100) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(102) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(104) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(106) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(107) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(108) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(156) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(158) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(160) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(162) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(164) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(166) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(168) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(170) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(171) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(172) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(220) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(222) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(224) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(226) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(228) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(230) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(232) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(234) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(235) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(236) <= \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(27) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(28) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(31) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(32) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(35) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(39) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(40) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(43) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(91) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(95) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(96) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(99) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(103) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(104) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(107) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(155) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(159) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(160) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(163) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(167) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(168) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(171) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(219) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(223) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(224) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(227) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(231) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(232) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(235) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(120) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(121) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(122) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(125) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(126) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(133) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(141) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(149) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(165) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(176) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(177) <= \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(29) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(30) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(33) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(34) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(36) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(37) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(38) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(41) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(42) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(46) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(92) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(93) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(94) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(97) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(98) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(100) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(101) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(102) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(105) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(106) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(156) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(157) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(158) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(161) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(162) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(164) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(165) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(166) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(169) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(28);
\inst14|altsyncram_component|auto_generated|q_a\(170) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(29);
\inst14|altsyncram_component|auto_generated|q_a\(220) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(30);
\inst14|altsyncram_component|auto_generated|q_a\(221) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(31);
\inst14|altsyncram_component|auto_generated|q_a\(222) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(32);
\inst14|altsyncram_component|auto_generated|q_a\(225) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(33);
\inst14|altsyncram_component|auto_generated|q_a\(226) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(34);
\inst14|altsyncram_component|auto_generated|q_a\(228) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(35);
\inst14|altsyncram_component|auto_generated|q_a\(229) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(36);
\inst14|altsyncram_component|auto_generated|q_a\(230) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(37);
\inst14|altsyncram_component|auto_generated|q_a\(233) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(38);
\inst14|altsyncram_component|auto_generated|q_a\(234) <= \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(24) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(25) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(26) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(44) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(45) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(47) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(88) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(89) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(90) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(108) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(109) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(110) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(111) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(152) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(153) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(154) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(172) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(173) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(174) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(175) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(216) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(217) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(218) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(236) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(237) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(238) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(239) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(26);
\inst13|altsyncram_component|auto_generated|q_a\(7) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(27);
\inst13|altsyncram_component|auto_generated|q_a\(15) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(23) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(31) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(39) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(47) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(55) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(63) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(71) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(79) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(95) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(103) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(111) <= \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(39);

\inst13|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst13|altsyncram_component|auto_generated|q_a\(3) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\inst13|altsyncram_component|auto_generated|q_a\(11) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\inst13|altsyncram_component|auto_generated|q_a\(14) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\inst13|altsyncram_component|auto_generated|q_a\(18) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);
\inst13|altsyncram_component|auto_generated|q_a\(19) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(4);
\inst13|altsyncram_component|auto_generated|q_a\(22) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(5);
\inst13|altsyncram_component|auto_generated|q_a\(26) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(6);
\inst13|altsyncram_component|auto_generated|q_a\(27) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(7);
\inst13|altsyncram_component|auto_generated|q_a\(30) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(8);
\inst13|altsyncram_component|auto_generated|q_a\(34) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(9);
\inst13|altsyncram_component|auto_generated|q_a\(35) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(10);
\inst13|altsyncram_component|auto_generated|q_a\(38) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(11);
\inst13|altsyncram_component|auto_generated|q_a\(43) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(12);
\inst13|altsyncram_component|auto_generated|q_a\(46) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(13);
\inst13|altsyncram_component|auto_generated|q_a\(50) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(14);
\inst13|altsyncram_component|auto_generated|q_a\(51) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(15);
\inst13|altsyncram_component|auto_generated|q_a\(54) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(16);
\inst13|altsyncram_component|auto_generated|q_a\(58) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(17);
\inst13|altsyncram_component|auto_generated|q_a\(59) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(18);
\inst13|altsyncram_component|auto_generated|q_a\(62) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(19);
\inst13|altsyncram_component|auto_generated|q_a\(66) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(20);
\inst13|altsyncram_component|auto_generated|q_a\(67) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(21);
\inst13|altsyncram_component|auto_generated|q_a\(70) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(22);
\inst13|altsyncram_component|auto_generated|q_a\(75) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(23);
\inst13|altsyncram_component|auto_generated|q_a\(78) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(24);
\inst13|altsyncram_component|auto_generated|q_a\(82) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(25);
\inst13|altsyncram_component|auto_generated|q_a\(83) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(26);
\inst13|altsyncram_component|auto_generated|q_a\(86) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(27);
\inst13|altsyncram_component|auto_generated|q_a\(87) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(91) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(94) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(98) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(99) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(102) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(107) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(110) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(114) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(115) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(118) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(119) <= \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst11|rom_address[7]~10_combout\ & \inst11|rom_address[6]~9_combout\ & \inst11|rom_address[5]~8_combout\ & \inst11|rom_address[4]~7_combout\ & \inst11|rom_address[3]~6_combout\
& \inst11|rom_address[2]~5_combout\ & \inst11|rom_address[1]~3_combout\ & \inst11|Add0~1_sumout\);

\inst11|altsyncram_component|auto_generated|q_a\(13) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(17) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(21) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(24) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(26) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(46) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(47) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(49) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(53) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(57) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(61) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(77) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(81) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(85) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(88) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(90) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(110) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(111) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(113) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(117) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(121) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(125) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(141) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(145) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(149) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(152) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(154) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(174) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(175) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(177) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(181) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(185) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(189) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(205) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(209) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(213) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(216) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(218) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(238) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(239) <= \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst11|rom_address[7]~10_combout\ & \inst11|rom_address[6]~9_combout\ & \inst11|rom_address[5]~8_combout\ & \inst11|rom_address[4]~7_combout\ & \inst11|rom_address[3]~6_combout\
& \inst11|rom_address[2]~5_combout\ & \inst11|rom_address[1]~3_combout\ & \inst11|Add0~1_sumout\);

\inst11|altsyncram_component|auto_generated|q_a\(9) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(11) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(14) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(15) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(18) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(19) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(23) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(50) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(51) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(55) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(58) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(73) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(75) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(78) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(79) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(82) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(83) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(87) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(114) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(115) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(119) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(122) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(137) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(139) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(142) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(143) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(146) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(147) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(151) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(178) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(179) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(183) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(186) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(201) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(203) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(206) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(207) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(210) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(211) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(215) <= \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst11|rom_address[7]~10_combout\ & \inst11|rom_address[6]~9_combout\ & \inst11|rom_address[5]~8_combout\ & \inst11|rom_address[4]~7_combout\ & \inst11|rom_address[3]~6_combout\
& \inst11|rom_address[2]~5_combout\ & \inst11|rom_address[1]~3_combout\ & \inst11|Add0~1_sumout\);

\inst11|altsyncram_component|auto_generated|q_a\(12) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(16) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(20) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(22) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(48) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(52) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(54) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(56) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(59) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(60) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(62) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(63) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(76) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(80) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(84) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(86) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(112) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(116) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(118) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(120) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(123) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(124) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(126) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(127) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(140) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(144) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(148) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(150) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(176) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(180) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(182) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(184) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(187) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(188) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(190) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(191) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(204) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(208) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(212) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(214) <= \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(39);

\inst13|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst13|altsyncram_component|auto_generated|q_a\(4) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst13|altsyncram_component|auto_generated|q_a\(8) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\inst13|altsyncram_component|auto_generated|q_a\(10) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\inst13|altsyncram_component|auto_generated|q_a\(12) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);
\inst13|altsyncram_component|auto_generated|q_a\(16) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(4);
\inst13|altsyncram_component|auto_generated|q_a\(17) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(5);
\inst13|altsyncram_component|auto_generated|q_a\(20) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(6);
\inst13|altsyncram_component|auto_generated|q_a\(24) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(7);
\inst13|altsyncram_component|auto_generated|q_a\(28) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(8);
\inst13|altsyncram_component|auto_generated|q_a\(32) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(9);
\inst13|altsyncram_component|auto_generated|q_a\(36) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(10);
\inst13|altsyncram_component|auto_generated|q_a\(40) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(11);
\inst13|altsyncram_component|auto_generated|q_a\(42) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(12);
\inst13|altsyncram_component|auto_generated|q_a\(44) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(13);
\inst13|altsyncram_component|auto_generated|q_a\(48) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(14);
\inst13|altsyncram_component|auto_generated|q_a\(49) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(15);
\inst13|altsyncram_component|auto_generated|q_a\(52) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(16);
\inst13|altsyncram_component|auto_generated|q_a\(56) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(17);
\inst13|altsyncram_component|auto_generated|q_a\(60) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(18);
\inst13|altsyncram_component|auto_generated|q_a\(64) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(19);
\inst13|altsyncram_component|auto_generated|q_a\(65) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(20);
\inst13|altsyncram_component|auto_generated|q_a\(68) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(21);
\inst13|altsyncram_component|auto_generated|q_a\(72) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(22);
\inst13|altsyncram_component|auto_generated|q_a\(74) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(23);
\inst13|altsyncram_component|auto_generated|q_a\(76) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(24);
\inst13|altsyncram_component|auto_generated|q_a\(80) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(25);
\inst13|altsyncram_component|auto_generated|q_a\(81) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(26);
\inst13|altsyncram_component|auto_generated|q_a\(84) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(27);
\inst13|altsyncram_component|auto_generated|q_a\(88) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(90) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(92) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(96) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(97) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(100) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(104) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(106) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(108) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(112) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(113) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(116) <= \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(11) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(15) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(23) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(55) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(79) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(87) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(119) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(139) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(143) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(151) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(183) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(207) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(215) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(12);
\inst13|altsyncram_component|auto_generated|q_a\(0) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(13);
\inst13|altsyncram_component|auto_generated|q_a\(1) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(14);
\inst13|altsyncram_component|auto_generated|q_a\(2) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(15);
\inst13|altsyncram_component|auto_generated|q_a\(5) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(16);
\inst13|altsyncram_component|auto_generated|q_a\(6) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(17);
\inst13|altsyncram_component|auto_generated|q_a\(9) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(18);
\inst13|altsyncram_component|auto_generated|q_a\(13) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(19);
\inst13|altsyncram_component|auto_generated|q_a\(21) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(20);
\inst13|altsyncram_component|auto_generated|q_a\(25) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(21);
\inst13|altsyncram_component|auto_generated|q_a\(29) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(22);
\inst13|altsyncram_component|auto_generated|q_a\(33) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(23);
\inst13|altsyncram_component|auto_generated|q_a\(37) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(24);
\inst13|altsyncram_component|auto_generated|q_a\(41) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(25);
\inst13|altsyncram_component|auto_generated|q_a\(45) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(26);
\inst13|altsyncram_component|auto_generated|q_a\(53) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(27);
\inst13|altsyncram_component|auto_generated|q_a\(57) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(28);
\inst13|altsyncram_component|auto_generated|q_a\(61) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(29);
\inst13|altsyncram_component|auto_generated|q_a\(69) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(30);
\inst13|altsyncram_component|auto_generated|q_a\(73) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(31);
\inst13|altsyncram_component|auto_generated|q_a\(77) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(32);
\inst13|altsyncram_component|auto_generated|q_a\(85) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(33);
\inst13|altsyncram_component|auto_generated|q_a\(89) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(34);
\inst13|altsyncram_component|auto_generated|q_a\(93) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(35);
\inst13|altsyncram_component|auto_generated|q_a\(101) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(36);
\inst13|altsyncram_component|auto_generated|q_a\(105) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(37);
\inst13|altsyncram_component|auto_generated|q_a\(109) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(38);
\inst13|altsyncram_component|auto_generated|q_a\(117) <= \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(12) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(16) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(17) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(19) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(20) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(48) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(49) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(51) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(52) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(56) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(57) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(59) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(75) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(76) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(80) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(83) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(84) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(112) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(113) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(115) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(116) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(120) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(121) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(123) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(140) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(144) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(147) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(148) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(176) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(28);
\inst14|altsyncram_component|auto_generated|q_a\(177) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(29);
\inst14|altsyncram_component|auto_generated|q_a\(179) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(30);
\inst14|altsyncram_component|auto_generated|q_a\(180) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(31);
\inst14|altsyncram_component|auto_generated|q_a\(184) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(32);
\inst14|altsyncram_component|auto_generated|q_a\(185) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(33);
\inst14|altsyncram_component|auto_generated|q_a\(187) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(34);
\inst14|altsyncram_component|auto_generated|q_a\(203) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(35);
\inst14|altsyncram_component|auto_generated|q_a\(204) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(36);
\inst14|altsyncram_component|auto_generated|q_a\(208) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(37);
\inst14|altsyncram_component|auto_generated|q_a\(211) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(38);
\inst14|altsyncram_component|auto_generated|q_a\(212) <= \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(13) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(14) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(18) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(21) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(22) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(50) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(53) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(54) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(58) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(61) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(62) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(77) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(78) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(81) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(82) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(85) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(86) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(114) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(117) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(118) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(122) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(126) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(141) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(142) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(145) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(146) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(149) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(150) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(178) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(28);
\inst14|altsyncram_component|auto_generated|q_a\(181) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(29);
\inst14|altsyncram_component|auto_generated|q_a\(182) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(30);
\inst14|altsyncram_component|auto_generated|q_a\(186) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(31);
\inst14|altsyncram_component|auto_generated|q_a\(189) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(32);
\inst14|altsyncram_component|auto_generated|q_a\(190) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(33);
\inst14|altsyncram_component|auto_generated|q_a\(205) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(34);
\inst14|altsyncram_component|auto_generated|q_a\(206) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(35);
\inst14|altsyncram_component|auto_generated|q_a\(209) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(36);
\inst14|altsyncram_component|auto_generated|q_a\(210) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(37);
\inst14|altsyncram_component|auto_generated|q_a\(213) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(38);
\inst14|altsyncram_component|auto_generated|q_a\(214) <= \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(39);

\inst11|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst11|rom_address[7]~10_combout\ & \inst11|rom_address[6]~9_combout\ & \inst11|rom_address[5]~8_combout\ & \inst11|rom_address[4]~7_combout\ & \inst11|rom_address[3]~6_combout\
& \inst11|rom_address[2]~5_combout\ & \inst11|rom_address[1]~3_combout\ & \inst11|Add0~1_sumout\);

\inst11|altsyncram_component|auto_generated|q_a\(0) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst11|altsyncram_component|auto_generated|q_a\(1) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst11|altsyncram_component|auto_generated|q_a\(2) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst11|altsyncram_component|auto_generated|q_a\(3) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst11|altsyncram_component|auto_generated|q_a\(4) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst11|altsyncram_component|auto_generated|q_a\(5) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst11|altsyncram_component|auto_generated|q_a\(6) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst11|altsyncram_component|auto_generated|q_a\(7) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst11|altsyncram_component|auto_generated|q_a\(8) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst11|altsyncram_component|auto_generated|q_a\(10) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst11|altsyncram_component|auto_generated|q_a\(64) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst11|altsyncram_component|auto_generated|q_a\(65) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst11|altsyncram_component|auto_generated|q_a\(66) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst11|altsyncram_component|auto_generated|q_a\(67) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst11|altsyncram_component|auto_generated|q_a\(68) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst11|altsyncram_component|auto_generated|q_a\(69) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst11|altsyncram_component|auto_generated|q_a\(70) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst11|altsyncram_component|auto_generated|q_a\(71) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst11|altsyncram_component|auto_generated|q_a\(72) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst11|altsyncram_component|auto_generated|q_a\(74) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst11|altsyncram_component|auto_generated|q_a\(128) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst11|altsyncram_component|auto_generated|q_a\(129) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst11|altsyncram_component|auto_generated|q_a\(130) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst11|altsyncram_component|auto_generated|q_a\(131) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst11|altsyncram_component|auto_generated|q_a\(132) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\inst11|altsyncram_component|auto_generated|q_a\(133) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\inst11|altsyncram_component|auto_generated|q_a\(134) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\inst11|altsyncram_component|auto_generated|q_a\(135) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\inst11|altsyncram_component|auto_generated|q_a\(136) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\inst11|altsyncram_component|auto_generated|q_a\(138) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\inst11|altsyncram_component|auto_generated|q_a\(192) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\inst11|altsyncram_component|auto_generated|q_a\(193) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
\inst11|altsyncram_component|auto_generated|q_a\(194) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(32);
\inst11|altsyncram_component|auto_generated|q_a\(195) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(33);
\inst11|altsyncram_component|auto_generated|q_a\(196) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(34);
\inst11|altsyncram_component|auto_generated|q_a\(197) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(35);
\inst11|altsyncram_component|auto_generated|q_a\(198) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(36);
\inst11|altsyncram_component|auto_generated|q_a\(199) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(37);
\inst11|altsyncram_component|auto_generated|q_a\(200) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(38);
\inst11|altsyncram_component|auto_generated|q_a\(202) <= \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(3) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(4) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(5) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(7) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(8) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(9) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(10) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(60) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(63) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(64) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(65) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(10);
\inst14|altsyncram_component|auto_generated|q_a\(67) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(11);
\inst14|altsyncram_component|auto_generated|q_a\(68) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(12);
\inst14|altsyncram_component|auto_generated|q_a\(69) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(13);
\inst14|altsyncram_component|auto_generated|q_a\(71) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(14);
\inst14|altsyncram_component|auto_generated|q_a\(72) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(15);
\inst14|altsyncram_component|auto_generated|q_a\(73) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(16);
\inst14|altsyncram_component|auto_generated|q_a\(74) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(17);
\inst14|altsyncram_component|auto_generated|q_a\(124) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(18);
\inst14|altsyncram_component|auto_generated|q_a\(125) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(19);
\inst14|altsyncram_component|auto_generated|q_a\(127) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(20);
\inst14|altsyncram_component|auto_generated|q_a\(128) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(21);
\inst14|altsyncram_component|auto_generated|q_a\(129) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(22);
\inst14|altsyncram_component|auto_generated|q_a\(131) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(23);
\inst14|altsyncram_component|auto_generated|q_a\(132) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(24);
\inst14|altsyncram_component|auto_generated|q_a\(133) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(25);
\inst14|altsyncram_component|auto_generated|q_a\(135) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(26);
\inst14|altsyncram_component|auto_generated|q_a\(136) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(27);
\inst14|altsyncram_component|auto_generated|q_a\(137) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(28);
\inst14|altsyncram_component|auto_generated|q_a\(138) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(29);
\inst14|altsyncram_component|auto_generated|q_a\(188) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(30);
\inst14|altsyncram_component|auto_generated|q_a\(191) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(31);
\inst14|altsyncram_component|auto_generated|q_a\(192) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(32);
\inst14|altsyncram_component|auto_generated|q_a\(193) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(33);
\inst14|altsyncram_component|auto_generated|q_a\(195) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(34);
\inst14|altsyncram_component|auto_generated|q_a\(196) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(35);
\inst14|altsyncram_component|auto_generated|q_a\(199) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(36);
\inst14|altsyncram_component|auto_generated|q_a\(200) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(37);
\inst14|altsyncram_component|auto_generated|q_a\(201) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(38);
\inst14|altsyncram_component|auto_generated|q_a\(202) <= \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(39);

\inst14|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|pixel_row\(8) & \inst2|pixel_row\(7) & \inst2|pixel_row\(6) & \inst2|pixel_row\(5) & \inst2|pixel_row\(4) & \inst2|pixel_row\(3) & \inst2|pixel_row\(2));

\inst14|altsyncram_component|auto_generated|q_a\(0) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst14|altsyncram_component|auto_generated|q_a\(1) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst14|altsyncram_component|auto_generated|q_a\(2) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst14|altsyncram_component|auto_generated|q_a\(6) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst14|altsyncram_component|auto_generated|q_a\(66) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst14|altsyncram_component|auto_generated|q_a\(70) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst14|altsyncram_component|auto_generated|q_a\(130) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst14|altsyncram_component|auto_generated|q_a\(134) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst14|altsyncram_component|auto_generated|q_a\(194) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst14|altsyncram_component|auto_generated|q_a\(197) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst14|altsyncram_component|auto_generated|q_a\(198) <= \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(0);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\inst2|ALT_INV_pixel_column\(2) <= NOT \inst2|pixel_column\(2);
\inst5|ALT_INV_Equal4~0_combout\ <= NOT \inst5|Equal4~0_combout\;
\inst5|ALT_INV_PACKET_CHAR1\(1) <= NOT \inst5|PACKET_CHAR1\(1);
\inst5|ALT_INV_LessThan9~0_combout\ <= NOT \inst5|LessThan9~0_combout\;
\inst5|ALT_INV_RECV_UART~4_combout\ <= NOT \inst5|RECV_UART~4_combout\;
\inst5|ALT_INV_RECV_UART~3_combout\ <= NOT \inst5|RECV_UART~3_combout\;
\inst5|ALT_INV_Equal3~0_combout\ <= NOT \inst5|Equal3~0_combout\;
\inst7|ALT_INV_Equal0~0_combout\ <= NOT \inst7|Equal0~0_combout\;
\inst5|ALT_INV_cursor_row~4_combout\ <= NOT \inst5|cursor_row~4_combout\;
\inst5|ALT_INV_cursor_row~2_combout\ <= NOT \inst5|cursor_row~2_combout\;
\inst5|ALT_INV_LessThan1~0_combout\ <= NOT \inst5|LessThan1~0_combout\;
\inst5|ALT_INV_INCNT\(0) <= NOT \inst5|INCNT\(0);
\inst5|ALT_INV_INCNT\(1) <= NOT \inst5|INCNT\(1);
\inst5|ALT_INV_INCNT\(2) <= NOT \inst5|INCNT\(2);
\inst5|ALT_INV_INCNT\(3) <= NOT \inst5|INCNT\(3);
\inst5|ALT_INV_READ_CHAR~q\ <= NOT \inst5|READ_CHAR~q\;
\inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\ <= NOT \inst5|mouse_state.WAIT_OUTPUT_READY~q\;
\inst5|ALT_INV_MOUSE_CLK_FILTER~q\ <= NOT \inst5|MOUSE_CLK_FILTER~q\;
\inst5|ALT_INV_RECV_UART~2_combout\ <= NOT \inst5|RECV_UART~2_combout\;
\inst5|ALT_INV_RECV_UART~1_combout\ <= NOT \inst5|RECV_UART~1_combout\;
\inst5|ALT_INV_RECV_UART~0_combout\ <= NOT \inst5|RECV_UART~0_combout\;
\inst5|ALT_INV_PACKET_COUNT\(0) <= NOT \inst5|PACKET_COUNT\(0);
\inst5|ALT_INV_PACKET_COUNT\(1) <= NOT \inst5|PACKET_COUNT\(1);
\inst5|ALT_INV_cursor_row~0_combout\ <= NOT \inst5|cursor_row~0_combout\;
\inst5|ALT_INV_left_button~q\ <= NOT \inst5|left_button~q\;
\inst7|ALT_INV_SevenSeg_out[1]~3_combout\ <= NOT \inst7|SevenSeg_out[1]~3_combout\;
\inst5|ALT_INV_cursor_column\(8) <= NOT \inst5|cursor_column\(8);
\inst5|ALT_INV_cursor_column\(6) <= NOT \inst5|cursor_column\(6);
\inst6|ALT_INV_SevenSeg_out[1]~5_combout\ <= NOT \inst6|SevenSeg_out[1]~5_combout\;
\inst6|ALT_INV_SevenSeg_out~0_combout\ <= NOT \inst6|SevenSeg_out~0_combout\;
\inst5|ALT_INV_cursor_row\(6) <= NOT \inst5|cursor_row\(6);
\inst5|ALT_INV_cursor_row\(7) <= NOT \inst5|cursor_row\(7);
\inst5|ALT_INV_cursor_row\(8) <= NOT \inst5|cursor_row\(8);
\inst5|ALT_INV_Add0~29_sumout\ <= NOT \inst5|Add0~29_sumout\;
\inst5|ALT_INV_Add0~25_sumout\ <= NOT \inst5|Add0~25_sumout\;
\inst5|ALT_INV_Add0~9_sumout\ <= NOT \inst5|Add0~9_sumout\;
\inst5|ALT_INV_Add0~5_sumout\ <= NOT \inst5|Add0~5_sumout\;
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(1);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(2);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(6);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(66) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(66);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(70) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(70);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(130) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(130);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(134) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(134);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(194) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(194);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(197) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(197);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(198) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(198);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(0);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(4);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(5);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(7);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(8);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(9);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(10);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(60) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(60);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(63) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(63);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(64) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(64);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(65) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(65);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(67) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(67);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(68) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(68);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(69) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(69);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(71) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(71);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(72) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(72);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(73) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(73);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(74) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(74);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(124) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(124);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(125) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(125);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(127) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(127);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(128) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(128);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(129) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(129);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(131) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(131);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(132) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(132);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(133) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(133);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(135) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(135);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(136) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(136);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(137) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(137);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(138) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(138);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(188) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(188);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(191) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(191);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(192) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(192);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(193) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(193);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(195) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(195);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(196) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(196);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(199) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(199);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(200) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(200);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(201) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(201);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(202) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(202);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(3);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(1);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(2);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(3);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(4);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(5);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(6);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(7);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(8);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(10);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(64) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(64);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(65) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(65);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(66) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(66);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(67) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(67);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(68) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(68);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(69) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(69);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(70) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(70);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(71) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(71);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(72) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(72);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(74) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(74);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(128) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(128);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(129) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(129);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(130) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(130);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(131) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(131);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(132) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(132);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(133) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(133);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(134) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(134);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(135) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(135);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(136) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(136);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(138) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(138);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(192) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(192);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(193) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(193);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(194) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(194);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(195) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(195);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(196) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(196);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(197) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(197);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(198) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(198);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(199) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(199);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(200) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(200);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(202) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(202);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(0);
\inst14|ALT_INV_Mux2~54_combout\ <= NOT \inst14|Mux2~54_combout\;
\inst14|ALT_INV_Mux3~55_combout\ <= NOT \inst14|Mux3~55_combout\;
\inst14|ALT_INV_Mux3~49_combout\ <= NOT \inst14|Mux3~49_combout\;
\inst14|ALT_INV_Mux1~54_combout\ <= NOT \inst14|Mux1~54_combout\;
\inst14|ALT_INV_Mux8~55_combout\ <= NOT \inst14|Mux8~55_combout\;
\inst14|ALT_INV_Mux2~49_combout\ <= NOT \inst14|Mux2~49_combout\;
\inst14|ALT_INV_Mux1~49_combout\ <= NOT \inst14|Mux1~49_combout\;
\inst14|ALT_INV_Mux1~41_combout\ <= NOT \inst14|Mux1~41_combout\;
\inst14|ALT_INV_Mux1~35_combout\ <= NOT \inst14|Mux1~35_combout\;
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(14);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(18);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(21);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(22);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(50) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(50);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(53) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(53);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(54) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(54);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(58) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(58);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(61) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(61);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(62) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(62);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(77) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(77);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(78) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(78);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(81) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(81);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(82) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(82);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(85) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(85);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(86) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(86);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(114) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(114);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(117) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(117);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(118) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(118);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(122) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(122);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(126) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(126);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(141) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(141);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(142) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(142);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(145) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(145);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(146) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(146);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(149) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(149);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(150) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(150);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(178) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(178);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(181) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(181);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(182) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(182);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(186) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(186);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(189) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(189);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(190) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(190);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(205) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(205);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(206) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(206);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(209) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(209);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(210) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(210);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(213) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(213);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(214) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(214);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(13);
\inst14|ALT_INV_Mux2~41_combout\ <= NOT \inst14|Mux2~41_combout\;
\inst14|ALT_INV_Mux2~35_combout\ <= NOT \inst14|Mux2~35_combout\;
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(16);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(17);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(19);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(20);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(48) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(48);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(49) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(49);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(51) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(51);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(52) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(52);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(56) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(56);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(57) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(57);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(59) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(59);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(75) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(75);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(76) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(76);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(80) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(80);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(83) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(83);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(84) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(84);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(112) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(112);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(113) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(113);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(115) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(115);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(116) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(116);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(120) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(120);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(121) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(121);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(123) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(123);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(140) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(140);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(144) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(144);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(147) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(147);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(148) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(148);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(176) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(176);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(177) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(177);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(179) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(179);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(180) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(180);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(184) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(184);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(185) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(185);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(187) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(187);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(203) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(203);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(204) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(204);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(208) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(208);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(211) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(211);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(212) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(212);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(12);
\inst14|ALT_INV_Mux3~41_combout\ <= NOT \inst14|Mux3~41_combout\;
\inst14|ALT_INV_Mux3~35_combout\ <= NOT \inst14|Mux3~35_combout\;
\inst14|ALT_INV_Mux8~50_combout\ <= NOT \inst14|Mux8~50_combout\;
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(15);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(23);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(55) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(55);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(79) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(79);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(87) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(87);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(119) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(119);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(139) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(139);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(143) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(143);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(151) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(151);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(183) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(183);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(207) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(207);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(215) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(215);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(0);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(1);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(2);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(5);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(6);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(9);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(13);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(21);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(25);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(29);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(33) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(33);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(37) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(37);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(41) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(41);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(45) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(45);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(53) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(53);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(57) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(57);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(61) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(61);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(69) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(69);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(73) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(73);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(77) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(77);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(85) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(85);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(89) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(89);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(93) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(93);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(101) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(101);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(105) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(105);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(109) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(109);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(117) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(117);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(11);
\inst14|ALT_INV_Mux8~42_combout\ <= NOT \inst14|Mux8~42_combout\;
\inst14|ALT_INV_Mux8~35_combout\ <= NOT \inst14|Mux8~35_combout\;
\inst8|ALT_INV_Add2~9_sumout\ <= NOT \inst8|Add2~9_sumout\;
\inst8|ALT_INV_Add1~9_sumout\ <= NOT \inst8|Add1~9_sumout\;
\inst8|ALT_INV_Add0~9_sumout\ <= NOT \inst8|Add0~9_sumout\;
\inst8|ALT_INV_Add2~5_sumout\ <= NOT \inst8|Add2~5_sumout\;
\inst8|ALT_INV_Add1~5_sumout\ <= NOT \inst8|Add1~5_sumout\;
\inst8|ALT_INV_Add0~5_sumout\ <= NOT \inst8|Add0~5_sumout\;
\inst8|ALT_INV_Add0~33_sumout\ <= NOT \inst8|Add0~33_sumout\;
\inst8|ALT_INV_Add2~29_sumout\ <= NOT \inst8|Add2~29_sumout\;
\inst8|ALT_INV_Add1~29_sumout\ <= NOT \inst8|Add1~29_sumout\;
\inst8|ALT_INV_Add0~29_sumout\ <= NOT \inst8|Add0~29_sumout\;
\inst8|ALT_INV_Add2~25_sumout\ <= NOT \inst8|Add2~25_sumout\;
\inst8|ALT_INV_Add1~25_sumout\ <= NOT \inst8|Add1~25_sumout\;
\inst8|ALT_INV_Add0~25_sumout\ <= NOT \inst8|Add0~25_sumout\;
\inst8|ALT_INV_Add2~21_sumout\ <= NOT \inst8|Add2~21_sumout\;
\inst8|ALT_INV_Add1~21_sumout\ <= NOT \inst8|Add1~21_sumout\;
\inst8|ALT_INV_Add0~21_sumout\ <= NOT \inst8|Add0~21_sumout\;
\inst8|ALT_INV_Add2~17_sumout\ <= NOT \inst8|Add2~17_sumout\;
\inst8|ALT_INV_Add1~17_sumout\ <= NOT \inst8|Add1~17_sumout\;
\inst8|ALT_INV_Add0~17_sumout\ <= NOT \inst8|Add0~17_sumout\;
\inst8|ALT_INV_Add2~13_sumout\ <= NOT \inst8|Add2~13_sumout\;
\inst8|ALT_INV_Add1~13_sumout\ <= NOT \inst8|Add1~13_sumout\;
\inst8|ALT_INV_Add0~13_sumout\ <= NOT \inst8|Add0~13_sumout\;
\inst8|ALT_INV_Add0~1_sumout\ <= NOT \inst8|Add0~1_sumout\;
\inst8|ALT_INV_Add1~1_sumout\ <= NOT \inst8|Add1~1_sumout\;
\inst8|ALT_INV_Add2~1_sumout\ <= NOT \inst8|Add2~1_sumout\;
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(8);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(10);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(12);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(16);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(17);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(20);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(24);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(28);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(32) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(32);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(36) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(36);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(40) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(40);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(42) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(42);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(44) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(44);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(48) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(48);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(49) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(49);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(52) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(52);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(56) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(56);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(60) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(60);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(64) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(64);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(65) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(65);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(68) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(68);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(72) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(72);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(74) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(74);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(76) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(76);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(80) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(80);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(81) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(81);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(84) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(84);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(88) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(88);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(90) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(90);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(92) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(92);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(96) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(96);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(97) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(97);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(100) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(100);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(104) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(104);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(106) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(106);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(108) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(108);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(112) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(112);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(113) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(113);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(116) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(116);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(4);
\inst11|ALT_INV_Mux3~54_combout\ <= NOT \inst11|Mux3~54_combout\;
\inst11|ALT_INV_Mux1~54_combout\ <= NOT \inst11|Mux1~54_combout\;
\inst11|ALT_INV_Mux8~55_combout\ <= NOT \inst11|Mux8~55_combout\;
\inst11|ALT_INV_Mux1~49_combout\ <= NOT \inst11|Mux1~49_combout\;
\inst11|ALT_INV_Mux3~49_combout\ <= NOT \inst11|Mux3~49_combout\;
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(16);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(20);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(22);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(48) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(48);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(52) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(52);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(54) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(54);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(56) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(56);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(59) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(59);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(60) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(60);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(62) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(62);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(63) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(63);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(76) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(76);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(80) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(80);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(84) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(84);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(86) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(86);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(112) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(112);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(116) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(116);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(118) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(118);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(120) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(120);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(123) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(123);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(124) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(124);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(126) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(126);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(127) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(127);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(140) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(140);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(144) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(144);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(148) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(148);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(150) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(150);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(176) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(176);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(180) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(180);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(182) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(182);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(184) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(184);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(187) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(187);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(188) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(188);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(190) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(190);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(191) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(191);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(204) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(204);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(208) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(208);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(212) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(212);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(214) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(214);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(12);
\inst11|ALT_INV_Mux3~41_combout\ <= NOT \inst11|Mux3~41_combout\;
\inst11|ALT_INV_Mux3~35_combout\ <= NOT \inst11|Mux3~35_combout\;
\inst11|ALT_INV_Mux8~50_combout\ <= NOT \inst11|Mux8~50_combout\;
\inst11|ALT_INV_Mux1~41_combout\ <= NOT \inst11|Mux1~41_combout\;
\inst11|ALT_INV_Mux1~35_combout\ <= NOT \inst11|Mux1~35_combout\;
\inst11|ALT_INV_Mux8~42_combout\ <= NOT \inst11|Mux8~42_combout\;
\inst11|ALT_INV_Mux8~35_combout\ <= NOT \inst11|Mux8~35_combout\;
\inst2|ALT_INV_Add0~13_sumout\ <= NOT \inst2|Add0~13_sumout\;
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(11);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(14);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(15);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(18);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(19);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(23);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(50) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(50);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(51) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(51);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(55) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(55);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(58) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(58);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(73) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(73);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(75) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(75);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(78) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(78);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(79) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(79);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(82) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(82);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(83) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(83);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(87) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(87);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(114) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(114);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(115) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(115);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(119) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(119);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(122) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(122);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(137) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(137);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(139) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(139);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(142) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(142);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(143) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(143);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(146) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(146);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(147) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(147);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(151) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(151);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(178) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(178);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(179) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(179);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(183) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(183);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(186) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(186);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(201) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(201);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(203) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(203);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(206) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(206);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(207) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(207);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(210) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(210);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(211) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(211);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(215) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(215);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(9);
\inst11|ALT_INV_Mux2~54_combout\ <= NOT \inst11|Mux2~54_combout\;
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(17);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(21);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(24);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(26);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(46) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(46);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(47) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(47);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(49) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(49);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(53) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(53);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(57) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(57);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(61) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(61);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(77) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(77);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(81) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(81);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(85) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(85);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(88) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(88);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(90) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(90);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(110) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(110);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(111) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(111);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(113) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(113);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(117) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(117);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(121) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(121);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(125) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(125);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(141) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(141);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(145) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(145);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(149) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(149);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(152) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(152);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(154) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(154);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(174) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(174);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(175) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(175);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(177) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(177);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(181) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(181);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(185) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(185);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(189) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(189);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(205) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(205);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(209) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(209);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(213) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(213);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(216) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(216);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(218) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(218);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(238) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(238);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(239) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(239);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(13);
\inst11|ALT_INV_Mux2~48_combout\ <= NOT \inst11|Mux2~48_combout\;
\inst11|ALT_INV_Mux2~41_combout\ <= NOT \inst11|Mux2~41_combout\;
\inst11|ALT_INV_Mux2~35_combout\ <= NOT \inst11|Mux2~35_combout\;
\inst11|ALT_INV_Add2~25_sumout\ <= NOT \inst11|Add2~25_sumout\;
\inst11|ALT_INV_Add0~29_sumout\ <= NOT \inst11|Add0~29_sumout\;
\inst11|ALT_INV_Add2~21_sumout\ <= NOT \inst11|Add2~21_sumout\;
\inst11|ALT_INV_Add0~25_sumout\ <= NOT \inst11|Add0~25_sumout\;
\inst11|ALT_INV_Add2~17_sumout\ <= NOT \inst11|Add2~17_sumout\;
\inst11|ALT_INV_Add0~21_sumout\ <= NOT \inst11|Add0~21_sumout\;
\inst11|ALT_INV_Add2~13_sumout\ <= NOT \inst11|Add2~13_sumout\;
\inst11|ALT_INV_Add0~17_sumout\ <= NOT \inst11|Add0~17_sumout\;
\inst11|ALT_INV_Add2~9_sumout\ <= NOT \inst11|Add2~9_sumout\;
\inst11|ALT_INV_Add0~13_sumout\ <= NOT \inst11|Add0~13_sumout\;
\inst11|ALT_INV_Add2~5_sumout\ <= NOT \inst11|Add2~5_sumout\;
\inst11|ALT_INV_Add0~9_sumout\ <= NOT \inst11|Add0~9_sumout\;
\inst11|ALT_INV_Add2~1_sumout\ <= NOT \inst11|Add2~1_sumout\;
\inst11|ALT_INV_Add0~5_sumout\ <= NOT \inst11|Add0~5_sumout\;
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(11);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(14);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(18);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(19);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(22);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(26);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(27);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(30);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(34) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(34);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(35) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(35);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(38) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(38);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(43) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(43);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(46) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(46);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(50) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(50);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(51) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(51);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(54) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(54);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(58) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(58);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(59) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(59);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(62) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(62);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(66) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(66);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(67) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(67);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(70) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(70);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(75) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(75);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(78) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(78);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(82) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(82);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(83) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(83);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(86) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(86);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(87) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(87);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(91) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(91);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(94) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(94);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(98) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(98);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(99) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(99);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(102) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(102);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(107) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(107);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(110) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(110);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(114) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(114);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(115) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(115);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(118) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(118);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(119) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(119);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(3);
\inst5|ALT_INV_cursor_column\(1) <= NOT \inst5|cursor_column\(1);
\inst5|ALT_INV_cursor_column\(2) <= NOT \inst5|cursor_column\(2);
\inst5|ALT_INV_cursor_column\(3) <= NOT \inst5|cursor_column\(3);
\inst5|ALT_INV_cursor_column\(4) <= NOT \inst5|cursor_column\(4);
\inst5|ALT_INV_cursor_column\(5) <= NOT \inst5|cursor_column\(5);
\inst5|ALT_INV_cursor_column\(0) <= NOT \inst5|cursor_column\(0);
\inst2|ALT_INV_Add1~37_sumout\ <= NOT \inst2|Add1~37_sumout\;
\inst2|ALT_INV_Add1~33_sumout\ <= NOT \inst2|Add1~33_sumout\;
\inst2|ALT_INV_Add1~29_sumout\ <= NOT \inst2|Add1~29_sumout\;
\inst14|ALT_INV_Mux2~30_combout\ <= NOT \inst14|Mux2~30_combout\;
\inst14|ALT_INV_Mux10~4_combout\ <= NOT \inst14|Mux10~4_combout\;
\inst14|ALT_INV_Mux3~30_combout\ <= NOT \inst14|Mux3~30_combout\;
\inst14|ALT_INV_Mux3~26_combout\ <= NOT \inst14|Mux3~26_combout\;
\inst3|ALT_INV_Add21~5_sumout\ <= NOT \inst3|Add21~5_sumout\;
\inst3|ALT_INV_Add21~1_sumout\ <= NOT \inst3|Add21~1_sumout\;
\inst14|ALT_INV_Mux3~20_combout\ <= NOT \inst14|Mux3~20_combout\;
\inst14|ALT_INV_Mux11~4_combout\ <= NOT \inst14|Mux11~4_combout\;
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(25);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(26);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(44) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(44);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(45) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(45);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(47) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(47);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(88) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(88);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(89) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(89);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(90) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(90);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(108) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(108);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(109) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(109);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(110) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(110);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(111) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(111);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(152) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(152);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(153) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(153);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(154) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(154);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(172) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(172);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(173) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(173);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(174) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(174);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(175) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(175);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(216) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(216);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(217) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(217);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(218) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(218);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(236) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(236);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(237) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(237);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(238) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(238);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(239) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(239);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(7);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(15);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(23);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(31);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(39) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(39);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(47) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(47);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(55) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(55);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(63) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(63);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(71) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(71);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(79) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(79);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(95) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(95);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(103) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(103);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(111) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(111);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(24);
\inst14|ALT_INV_Mux1~30_combout\ <= NOT \inst14|Mux1~30_combout\;
\inst14|ALT_INV_Mux9~4_combout\ <= NOT \inst14|Mux9~4_combout\;
\inst14|ALT_INV_Mux0~4_combout\ <= NOT \inst14|Mux0~4_combout\;
\inst14|ALT_INV_Mux8~30_combout\ <= NOT \inst14|Mux8~30_combout\;
\inst14|ALT_INV_Mux2~24_combout\ <= NOT \inst14|Mux2~24_combout\;
\inst14|ALT_INV_Mux2~20_combout\ <= NOT \inst14|Mux2~20_combout\;
\inst14|ALT_INV_Mux1~24_combout\ <= NOT \inst14|Mux1~24_combout\;
\inst14|ALT_INV_Mux1~20_combout\ <= NOT \inst14|Mux1~20_combout\;
\inst14|ALT_INV_Mux1~14_combout\ <= NOT \inst14|Mux1~14_combout\;
\inst14|ALT_INV_Mux5~4_combout\ <= NOT \inst14|Mux5~4_combout\;
\inst14|ALT_INV_Mux1~7_combout\ <= NOT \inst14|Mux1~7_combout\;
\inst14|ALT_INV_Mux2~14_combout\ <= NOT \inst14|Mux2~14_combout\;
\inst14|ALT_INV_Mux6~4_combout\ <= NOT \inst14|Mux6~4_combout\;
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(30);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(33) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(33);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(34) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(34);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(36) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(36);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(37) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(37);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(38) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(38);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(41) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(41);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(42) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(42);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(46) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(46);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(92) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(92);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(93) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(93);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(94) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(94);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(97) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(97);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(98) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(98);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(100) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(100);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(101) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(101);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(102) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(102);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(105) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(105);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(106) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(106);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(156) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(156);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(157) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(157);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(158) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(158);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(161) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(161);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(162) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(162);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(164) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(164);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(165) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(165);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(166) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(166);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(169) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(169);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(170) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(170);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(220) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(220);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(221) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(221);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(222) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(222);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(225) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(225);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(226) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(226);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(228) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(228);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(229) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(229);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(230) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(230);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(233) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(233);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(234) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(234);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(29);
\inst14|ALT_INV_Mux2~7_combout\ <= NOT \inst14|Mux2~7_combout\;
\inst14|ALT_INV_Mux3~14_combout\ <= NOT \inst14|Mux3~14_combout\;
\inst14|ALT_INV_Mux7~4_combout\ <= NOT \inst14|Mux7~4_combout\;
\inst14|ALT_INV_Mux3~7_combout\ <= NOT \inst14|Mux3~7_combout\;
\inst14|ALT_INV_Mux4~4_combout\ <= NOT \inst14|Mux4~4_combout\;
\inst14|ALT_INV_Mux8~24_combout\ <= NOT \inst14|Mux8~24_combout\;
\inst14|ALT_INV_Mux8~18_combout\ <= NOT \inst14|Mux8~18_combout\;
\inst14|ALT_INV_Mux8~14_combout\ <= NOT \inst14|Mux8~14_combout\;
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(28);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(31);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(32) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(32);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(35) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(35);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(39) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(39);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(40) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(40);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(43) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(43);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(91) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(91);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(95) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(95);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(96) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(96);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(99) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(99);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(103) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(103);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(104) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(104);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(107) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(107);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(155) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(155);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(159) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(159);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(160) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(160);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(163) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(163);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(167) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(167);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(168) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(168);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(171) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(171);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(219) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(219);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(223) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(223);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(224) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(224);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(227) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(227);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(231) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(231);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(232) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(232);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(235) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(235);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(120) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(120);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(121) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(121);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(122) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(122);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(125) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(125);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(126) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(126);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(133) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(133);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(141) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(141);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(149) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(149);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(165) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(165);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(176) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(176);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(177) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(177);
\inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \inst14|altsyncram_component|auto_generated|q_a\(27);
\inst14|ALT_INV_Mux8~7_combout\ <= NOT \inst14|Mux8~7_combout\;
\inst3|ALT_INV_Add15~29_sumout\ <= NOT \inst3|Add15~29_sumout\;
\inst3|ALT_INV_Add15~25_sumout\ <= NOT \inst3|Add15~25_sumout\;
\inst3|ALT_INV_Add15~21_sumout\ <= NOT \inst3|Add15~21_sumout\;
\inst3|ALT_INV_Add15~17_sumout\ <= NOT \inst3|Add15~17_sumout\;
\inst3|ALT_INV_Add15~13_sumout\ <= NOT \inst3|Add15~13_sumout\;
\inst3|ALT_INV_Add15~9_sumout\ <= NOT \inst3|Add15~9_sumout\;
\inst3|ALT_INV_Add15~5_sumout\ <= NOT \inst3|Add15~5_sumout\;
\inst3|ALT_INV_Add15~1_sumout\ <= NOT \inst3|Add15~1_sumout\;
\inst3|ALT_INV_Add25~41_sumout\ <= NOT \inst3|Add25~41_sumout\;
\inst3|ALT_INV_Add25~37_sumout\ <= NOT \inst3|Add25~37_sumout\;
\inst3|ALT_INV_Add25~33_sumout\ <= NOT \inst3|Add25~33_sumout\;
\inst3|ALT_INV_Add25~29_sumout\ <= NOT \inst3|Add25~29_sumout\;
\inst3|ALT_INV_Add25~25_sumout\ <= NOT \inst3|Add25~25_sumout\;
\inst3|ALT_INV_Add25~21_sumout\ <= NOT \inst3|Add25~21_sumout\;
\inst3|ALT_INV_Add25~17_sumout\ <= NOT \inst3|Add25~17_sumout\;
\inst3|ALT_INV_Add25~13_sumout\ <= NOT \inst3|Add25~13_sumout\;
\inst3|ALT_INV_Add25~9_sumout\ <= NOT \inst3|Add25~9_sumout\;
\inst3|ALT_INV_Add25~5_sumout\ <= NOT \inst3|Add25~5_sumout\;
\inst3|ALT_INV_Add25~1_sumout\ <= NOT \inst3|Add25~1_sumout\;
\inst3|ALT_INV_Add23~41_sumout\ <= NOT \inst3|Add23~41_sumout\;
\inst3|ALT_INV_Add23~37_sumout\ <= NOT \inst3|Add23~37_sumout\;
\inst3|ALT_INV_Add23~33_sumout\ <= NOT \inst3|Add23~33_sumout\;
\inst3|ALT_INV_Add23~29_sumout\ <= NOT \inst3|Add23~29_sumout\;
\inst3|ALT_INV_Add23~25_sumout\ <= NOT \inst3|Add23~25_sumout\;
\inst3|ALT_INV_Add23~21_sumout\ <= NOT \inst3|Add23~21_sumout\;
\inst3|ALT_INV_Add23~17_sumout\ <= NOT \inst3|Add23~17_sumout\;
\inst3|ALT_INV_Add23~13_sumout\ <= NOT \inst3|Add23~13_sumout\;
\inst3|ALT_INV_Add23~9_sumout\ <= NOT \inst3|Add23~9_sumout\;
\inst3|ALT_INV_Add23~5_sumout\ <= NOT \inst3|Add23~5_sumout\;
\inst3|ALT_INV_Add23~1_sumout\ <= NOT \inst3|Add23~1_sumout\;
\inst3|ALT_INV_Add27~41_sumout\ <= NOT \inst3|Add27~41_sumout\;
\inst3|ALT_INV_Add27~37_sumout\ <= NOT \inst3|Add27~37_sumout\;
\inst3|ALT_INV_Add27~33_sumout\ <= NOT \inst3|Add27~33_sumout\;
\inst3|ALT_INV_Add27~29_sumout\ <= NOT \inst3|Add27~29_sumout\;
\inst3|ALT_INV_Add27~25_sumout\ <= NOT \inst3|Add27~25_sumout\;
\inst3|ALT_INV_Add27~21_sumout\ <= NOT \inst3|Add27~21_sumout\;
\inst3|ALT_INV_Add27~17_sumout\ <= NOT \inst3|Add27~17_sumout\;
\inst3|ALT_INV_Add27~13_sumout\ <= NOT \inst3|Add27~13_sumout\;
\inst3|ALT_INV_Add27~9_sumout\ <= NOT \inst3|Add27~9_sumout\;
\inst3|ALT_INV_Add27~5_sumout\ <= NOT \inst3|Add27~5_sumout\;
\inst3|ALT_INV_Add27~1_sumout\ <= NOT \inst3|Add27~1_sumout\;
\inst13|ALT_INV_Mux2~12_combout\ <= NOT \inst13|Mux2~12_combout\;
\inst13|ALT_INV_Mux3~12_combout\ <= NOT \inst13|Mux3~12_combout\;
\inst13|ALT_INV_Mux9~4_combout\ <= NOT \inst13|Mux9~4_combout\;
\inst13|ALT_INV_Mux10~4_combout\ <= NOT \inst13|Mux10~4_combout\;
\inst13|ALT_INV_Mux11~4_combout\ <= NOT \inst13|Mux11~4_combout\;
\inst13|ALT_INV_Mux5~4_combout\ <= NOT \inst13|Mux5~4_combout\;
\inst13|ALT_INV_Mux6~4_combout\ <= NOT \inst13|Mux6~4_combout\;
\inst13|ALT_INV_Mux7~4_combout\ <= NOT \inst13|Mux7~4_combout\;
\inst13|ALT_INV_Mux0~4_combout\ <= NOT \inst13|Mux0~4_combout\;
\inst13|ALT_INV_Mux1~7_combout\ <= NOT \inst13|Mux1~7_combout\;
\inst13|ALT_INV_Mux4~4_combout\ <= NOT \inst13|Mux4~4_combout\;
\inst11|ALT_INV_Mux3~30_combout\ <= NOT \inst11|Mux3~30_combout\;
\inst11|ALT_INV_Mux11~4_combout\ <= NOT \inst11|Mux11~4_combout\;
\inst11|ALT_INV_Mux1~30_combout\ <= NOT \inst11|Mux1~30_combout\;
\inst11|ALT_INV_Mux9~4_combout\ <= NOT \inst11|Mux9~4_combout\;
\inst11|ALT_INV_Mux0~4_combout\ <= NOT \inst11|Mux0~4_combout\;
\inst11|ALT_INV_Mux8~30_combout\ <= NOT \inst11|Mux8~30_combout\;
\inst11|ALT_INV_Mux1~24_combout\ <= NOT \inst11|Mux1~24_combout\;
\inst11|ALT_INV_Mux1~20_combout\ <= NOT \inst11|Mux1~20_combout\;
\inst11|ALT_INV_Mux3~24_combout\ <= NOT \inst11|Mux3~24_combout\;
\inst11|ALT_INV_Mux3~20_combout\ <= NOT \inst11|Mux3~20_combout\;
\inst11|ALT_INV_Mux3~14_combout\ <= NOT \inst11|Mux3~14_combout\;
\inst11|ALT_INV_Mux7~4_combout\ <= NOT \inst11|Mux7~4_combout\;
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(30);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(32) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(32);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(34) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(34);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(36) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(36);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(38) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(38);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(40) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(40);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(42) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(42);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(43) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(43);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(44) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(44);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(92) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(92);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(94) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(94);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(96) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(96);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(98) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(98);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(100) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(100);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(102) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(102);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(104) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(104);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(106) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(106);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(107) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(107);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(108) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(108);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(156) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(156);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(158) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(158);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(160) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(160);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(162) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(162);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(164) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(164);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(166) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(166);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(168) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(168);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(170) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(170);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(171) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(171);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(172) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(172);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(220) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(220);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(222) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(222);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(224) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(224);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(226) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(226);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(228) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(228);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(230) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(230);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(232) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(232);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(234) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(234);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(235) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(235);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(236) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(236);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(28);
\inst11|ALT_INV_Mux3~7_combout\ <= NOT \inst11|Mux3~7_combout\;
\inst11|ALT_INV_Mux6~4_combout\ <= NOT \inst11|Mux6~4_combout\;
\inst11|ALT_INV_Mux4~4_combout\ <= NOT \inst11|Mux4~4_combout\;
\inst11|ALT_INV_Mux8~24_combout\ <= NOT \inst11|Mux8~24_combout\;
\inst11|ALT_INV_Mux1~14_combout\ <= NOT \inst11|Mux1~14_combout\;
\inst11|ALT_INV_Mux5~4_combout\ <= NOT \inst11|Mux5~4_combout\;
\inst11|ALT_INV_Mux1~7_combout\ <= NOT \inst11|Mux1~7_combout\;
\inst11|ALT_INV_Mux8~18_combout\ <= NOT \inst11|Mux8~18_combout\;
\inst11|ALT_INV_Mux8~14_combout\ <= NOT \inst11|Mux8~14_combout\;
\inst11|ALT_INV_Mux8~7_combout\ <= NOT \inst11|Mux8~7_combout\;
\inst2|ALT_INV_h_count\(0) <= NOT \inst2|h_count\(0);
\inst2|ALT_INV_h_count\(6) <= NOT \inst2|h_count\(6);
\inst2|ALT_INV_h_count\(5) <= NOT \inst2|h_count\(5);
\inst2|ALT_INV_h_count\(4) <= NOT \inst2|h_count\(4);
\inst2|ALT_INV_h_count\(3) <= NOT \inst2|h_count\(3);
\inst2|ALT_INV_h_count\(1) <= NOT \inst2|h_count\(1);
\inst2|ALT_INV_h_count\(8) <= NOT \inst2|h_count\(8);
\inst2|ALT_INV_h_count\(7) <= NOT \inst2|h_count\(7);
\inst2|ALT_INV_h_count\(9) <= NOT \inst2|h_count\(9);
\inst2|ALT_INV_h_count\(2) <= NOT \inst2|h_count\(2);
\inst11|ALT_INV_Mux2~30_combout\ <= NOT \inst11|Mux2~30_combout\;
\inst11|ALT_INV_Mux10~4_combout\ <= NOT \inst11|Mux10~4_combout\;
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(27);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(29);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(31);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(33) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(33);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(35) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(35);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(37) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(37);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(39) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(39);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(41) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(41);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(45) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(45);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(89) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(89);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(91) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(91);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(93) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(93);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(95) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(95);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(97) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(97);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(99) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(99);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(101) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(101);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(103) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(103);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(105) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(105);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(109) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(109);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(153) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(153);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(155) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(155);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(157) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(157);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(159) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(159);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(161) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(161);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(163) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(163);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(165) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(165);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(167) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(167);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(169) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(169);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(173) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(173);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(217) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(217);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(219) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(219);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(221) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(221);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(223) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(223);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(225) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(225);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(227) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(227);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(229) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(229);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(231) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(231);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(233) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(233);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(237) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(237);
\inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \inst11|altsyncram_component|auto_generated|q_a\(25);
\inst11|ALT_INV_Mux2~24_combout\ <= NOT \inst11|Mux2~24_combout\;
\inst11|ALT_INV_Mux2~18_combout\ <= NOT \inst11|Mux2~18_combout\;
\inst11|ALT_INV_Mux2~14_combout\ <= NOT \inst11|Mux2~14_combout\;
\inst11|ALT_INV_Mux2~7_combout\ <= NOT \inst11|Mux2~7_combout\;
\inst13|ALT_INV_Mux8~7_combout\ <= NOT \inst13|Mux8~7_combout\;
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(124) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(124);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(128) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(128);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(129) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(129);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(130) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(130);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(131) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(131);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(132) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(132);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(134) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(134);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(136) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(136);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(137) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(137);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(138) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(138);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(139) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(139);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(140) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(140);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(142) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(142);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(144) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(144);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(145) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(145);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(146) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(146);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(147) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(147);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(148) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(148);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(150) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(150);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(152) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(152);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(153) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(153);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(154) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(154);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(156) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(156);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(157) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(157);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(158) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(158);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(160) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(160);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(161) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(161);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(162) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(162);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(163) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(163);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(164) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(164);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(166) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(166);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(168) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(168);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(169) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(169);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(170) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(170);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(172) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(172);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(173) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(173);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(174) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(174);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(175) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(175);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(178) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(178);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(123) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(123);
\inst5|ALT_INV_Add5~37_sumout\ <= NOT \inst5|Add5~37_sumout\;
\inst5|ALT_INV_Add5~33_sumout\ <= NOT \inst5|Add5~33_sumout\;
\inst5|ALT_INV_Add5~29_sumout\ <= NOT \inst5|Add5~29_sumout\;
\inst5|ALT_INV_Add5~25_sumout\ <= NOT \inst5|Add5~25_sumout\;
\inst5|ALT_INV_Add5~21_sumout\ <= NOT \inst5|Add5~21_sumout\;
\inst5|ALT_INV_Add5~17_sumout\ <= NOT \inst5|Add5~17_sumout\;
\inst5|ALT_INV_Add5~13_sumout\ <= NOT \inst5|Add5~13_sumout\;
\inst5|ALT_INV_Add5~9_sumout\ <= NOT \inst5|Add5~9_sumout\;
\inst5|ALT_INV_Add5~5_sumout\ <= NOT \inst5|Add5~5_sumout\;
\inst5|ALT_INV_Add5~1_sumout\ <= NOT \inst5|Add5~1_sumout\;
\inst5|ALT_INV_Add4~37_sumout\ <= NOT \inst5|Add4~37_sumout\;
\inst5|ALT_INV_Add4~33_sumout\ <= NOT \inst5|Add4~33_sumout\;
\inst5|ALT_INV_Add4~29_sumout\ <= NOT \inst5|Add4~29_sumout\;
\inst5|ALT_INV_Add4~25_sumout\ <= NOT \inst5|Add4~25_sumout\;
\inst5|ALT_INV_Add4~21_sumout\ <= NOT \inst5|Add4~21_sumout\;
\inst5|ALT_INV_Add4~17_sumout\ <= NOT \inst5|Add4~17_sumout\;
\inst5|ALT_INV_Add4~13_sumout\ <= NOT \inst5|Add4~13_sumout\;
\inst5|ALT_INV_Add4~9_sumout\ <= NOT \inst5|Add4~9_sumout\;
\inst5|ALT_INV_Add4~5_sumout\ <= NOT \inst5|Add4~5_sumout\;
\inst5|ALT_INV_Add4~1_sumout\ <= NOT \inst5|Add4~1_sumout\;
\inst2|ALT_INV_v_count\(1) <= NOT \inst2|v_count\(1);
\inst2|ALT_INV_v_count\(0) <= NOT \inst2|v_count\(0);
\inst2|ALT_INV_v_count\(4) <= NOT \inst2|v_count\(4);
\inst2|ALT_INV_v_count\(9) <= NOT \inst2|v_count\(9);
\inst2|ALT_INV_v_count\(5) <= NOT \inst2|v_count\(5);
\inst2|ALT_INV_v_count\(6) <= NOT \inst2|v_count\(6);
\inst2|ALT_INV_v_count\(7) <= NOT \inst2|v_count\(7);
\inst2|ALT_INV_v_count\(8) <= NOT \inst2|v_count\(8);
\inst2|ALT_INV_v_count\(2) <= NOT \inst2|v_count\(2);
\inst2|ALT_INV_v_count\(3) <= NOT \inst2|v_count\(3);
\inst14|ALT_INV_Mux10~0_combout\ <= NOT \inst14|Mux10~0_combout\;
\inst14|ALT_INV_Mux3~0_combout\ <= NOT \inst14|Mux3~0_combout\;
\inst3|ALT_INV_Add3~21_sumout\ <= NOT \inst3|Add3~21_sumout\;
\inst3|ALT_INV_Add3~17_sumout\ <= NOT \inst3|Add3~17_sumout\;
\inst3|ALT_INV_Add3~13_sumout\ <= NOT \inst3|Add3~13_sumout\;
\inst3|ALT_INV_Add3~9_sumout\ <= NOT \inst3|Add3~9_sumout\;
\inst3|ALT_INV_Add3~5_sumout\ <= NOT \inst3|Add3~5_sumout\;
\inst3|ALT_INV_Add3~1_sumout\ <= NOT \inst3|Add3~1_sumout\;
\inst14|ALT_INV_Mux11~0_combout\ <= NOT \inst14|Mux11~0_combout\;
\inst14|ALT_INV_Mux9~0_combout\ <= NOT \inst14|Mux9~0_combout\;
\inst14|ALT_INV_Mux0~0_combout\ <= NOT \inst14|Mux0~0_combout\;
\inst14|ALT_INV_Mux2~0_combout\ <= NOT \inst14|Mux2~0_combout\;
\inst14|ALT_INV_Mux1~0_combout\ <= NOT \inst14|Mux1~0_combout\;
\inst14|ALT_INV_Mux5~0_combout\ <= NOT \inst14|Mux5~0_combout\;
\inst14|ALT_INV_Mux6~0_combout\ <= NOT \inst14|Mux6~0_combout\;
\inst14|ALT_INV_Mux7~0_combout\ <= NOT \inst14|Mux7~0_combout\;
\inst14|ALT_INV_Mux4~0_combout\ <= NOT \inst14|Mux4~0_combout\;
\inst14|ALT_INV_Mux8~0_combout\ <= NOT \inst14|Mux8~0_combout\;
\inst3|ALT_INV_Add5~1_sumout\ <= NOT \inst3|Add5~1_sumout\;
\inst3|ALT_INV_Add9~1_sumout\ <= NOT \inst3|Add9~1_sumout\;
\inst3|ALT_INV_bottom_cloud1_x_pos\(6) <= NOT \inst3|bottom_cloud1_x_pos\(6);
\inst3|ALT_INV_bottom_cloud1_x_pos\(7) <= NOT \inst3|bottom_cloud1_x_pos\(7);
\inst3|ALT_INV_bottom_cloud1_x_pos\(0) <= NOT \inst3|bottom_cloud1_x_pos\(0);
\inst3|ALT_INV_bottom_cloud1_x_pos\(1) <= NOT \inst3|bottom_cloud1_x_pos\(1);
\inst3|ALT_INV_bottom_cloud1_x_pos\(2) <= NOT \inst3|bottom_cloud1_x_pos\(2);
\inst3|ALT_INV_bottom_cloud1_x_pos\(3) <= NOT \inst3|bottom_cloud1_x_pos\(3);
\inst3|ALT_INV_bottom_cloud1_x_pos\(4) <= NOT \inst3|bottom_cloud1_x_pos\(4);
\inst3|ALT_INV_bottom_cloud1_x_pos\(5) <= NOT \inst3|bottom_cloud1_x_pos\(5);
\inst3|ALT_INV_bottom_cloud1_x_pos\(8) <= NOT \inst3|bottom_cloud1_x_pos\(8);
\inst3|ALT_INV_bottom_cloud1_x_pos\(9) <= NOT \inst3|bottom_cloud1_x_pos\(9);
\inst3|ALT_INV_bottom_cloud1_x_pos\(10) <= NOT \inst3|bottom_cloud1_x_pos\(10);
\inst3|ALT_INV_Add13~1_sumout\ <= NOT \inst3|Add13~1_sumout\;
\inst13|ALT_INV_Mux2~0_combout\ <= NOT \inst13|Mux2~0_combout\;
\inst13|ALT_INV_Mux3~0_combout\ <= NOT \inst13|Mux3~0_combout\;
\inst13|ALT_INV_Mux9~0_combout\ <= NOT \inst13|Mux9~0_combout\;
\inst13|ALT_INV_Mux10~0_combout\ <= NOT \inst13|Mux10~0_combout\;
\inst13|ALT_INV_Mux11~0_combout\ <= NOT \inst13|Mux11~0_combout\;
\inst13|ALT_INV_Mux5~0_combout\ <= NOT \inst13|Mux5~0_combout\;
\inst13|ALT_INV_Mux6~0_combout\ <= NOT \inst13|Mux6~0_combout\;
\inst13|ALT_INV_Mux7~0_combout\ <= NOT \inst13|Mux7~0_combout\;
\inst13|ALT_INV_Mux0~0_combout\ <= NOT \inst13|Mux0~0_combout\;
\inst13|ALT_INV_Mux1~0_combout\ <= NOT \inst13|Mux1~0_combout\;
\inst13|ALT_INV_Mux4~0_combout\ <= NOT \inst13|Mux4~0_combout\;
\inst11|ALT_INV_Mux11~0_combout\ <= NOT \inst11|Mux11~0_combout\;
\inst11|ALT_INV_Mux9~0_combout\ <= NOT \inst11|Mux9~0_combout\;
\inst11|ALT_INV_Mux0~0_combout\ <= NOT \inst11|Mux0~0_combout\;
\inst11|ALT_INV_Mux1~0_combout\ <= NOT \inst11|Mux1~0_combout\;
\inst11|ALT_INV_Mux3~0_combout\ <= NOT \inst11|Mux3~0_combout\;
\inst11|ALT_INV_Mux7~0_combout\ <= NOT \inst11|Mux7~0_combout\;
\inst11|ALT_INV_Mux6~0_combout\ <= NOT \inst11|Mux6~0_combout\;
\inst11|ALT_INV_Mux4~0_combout\ <= NOT \inst11|Mux4~0_combout\;
\inst11|ALT_INV_Mux5~0_combout\ <= NOT \inst11|Mux5~0_combout\;
\inst11|ALT_INV_Mux8~0_combout\ <= NOT \inst11|Mux8~0_combout\;
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(2);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(4);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(6);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(10);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(12);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(14);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(18);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(20);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(22);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(24);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(26);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(28);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(30);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(34) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(34);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(36) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(36);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(38) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(38);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(40) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(40);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(42) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(42);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(44) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(44);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(46) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(46);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(50) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(50);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(52) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(52);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(54) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(54);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(56) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(56);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(58) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(58);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(60) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(60);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(62) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(62);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(66) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(66);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(68) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(68);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(69) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(69);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(70) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(70);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(127) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(127);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(135) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(135);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(143) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(143);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(151) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(151);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(155) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(155);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(159) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(159);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(167) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(167);
\inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(171) <= NOT \inst13|altsyncram_component|auto_generated|q_a\(171);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(0);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(3);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(5);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(7);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(8);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(9);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(11);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(13);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(15);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(16);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(17);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(19);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(21);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(23);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(25);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(27);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(29);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(31);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(32) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(32);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(33) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(33);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(35) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(35);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(37) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(37);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(39) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(39);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(41) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(41);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(43) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(43);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(45) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(45);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(47) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(47);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(48) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(48);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(49) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(49);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(51) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(51);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(53) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(53);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(55) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(55);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(57) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(57);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(59) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(59);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(61) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(61);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(63) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(63);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(64) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(64);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(65) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(65);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(67) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(67);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(71) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(71);
\inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst12|altsyncram_component|auto_generated|q_a\(1);
\inst11|ALT_INV_Mux10~0_combout\ <= NOT \inst11|Mux10~0_combout\;
\inst11|ALT_INV_Mux2~0_combout\ <= NOT \inst11|Mux2~0_combout\;
\inst13|ALT_INV_Mux8~0_combout\ <= NOT \inst13|Mux8~0_combout\;
\inst5|ALT_INV_new_cursor_column\(1) <= NOT \inst5|new_cursor_column\(1);
\inst5|ALT_INV_new_cursor_column\(2) <= NOT \inst5|new_cursor_column\(2);
\inst5|ALT_INV_new_cursor_column\(3) <= NOT \inst5|new_cursor_column\(3);
\inst5|ALT_INV_new_cursor_column\(4) <= NOT \inst5|new_cursor_column\(4);
\inst5|ALT_INV_new_cursor_column\(5) <= NOT \inst5|new_cursor_column\(5);
\inst5|ALT_INV_new_cursor_column\(0) <= NOT \inst5|new_cursor_column\(0);
\inst5|ALT_INV_new_cursor_column\(9) <= NOT \inst5|new_cursor_column\(9);
\inst5|ALT_INV_new_cursor_column\(7) <= NOT \inst5|new_cursor_column\(7);
\inst5|ALT_INV_new_cursor_column\(8) <= NOT \inst5|new_cursor_column\(8);
\inst5|ALT_INV_new_cursor_column\(6) <= NOT \inst5|new_cursor_column\(6);
\inst5|ALT_INV_new_cursor_row\(5) <= NOT \inst5|new_cursor_row\(5);
\inst5|ALT_INV_new_cursor_row\(6) <= NOT \inst5|new_cursor_row\(6);
\inst5|ALT_INV_new_cursor_row\(7) <= NOT \inst5|new_cursor_row\(7);
\inst5|ALT_INV_new_cursor_row\(1) <= NOT \inst5|new_cursor_row\(1);
\inst5|ALT_INV_new_cursor_row\(2) <= NOT \inst5|new_cursor_row\(2);
\inst5|ALT_INV_new_cursor_row\(3) <= NOT \inst5|new_cursor_row\(3);
\inst5|ALT_INV_new_cursor_row\(4) <= NOT \inst5|new_cursor_row\(4);
\inst5|ALT_INV_new_cursor_row\(0) <= NOT \inst5|new_cursor_row\(0);
\inst5|ALT_INV_new_cursor_row\(8) <= NOT \inst5|new_cursor_row\(8);
\inst5|ALT_INV_new_cursor_row\(9) <= NOT \inst5|new_cursor_row\(9);
\inst5|ALT_INV_cursor_column\(7) <= NOT \inst5|cursor_column\(7);
\inst5|ALT_INV_cursor_column\(9) <= NOT \inst5|cursor_column\(9);
\inst8|ALT_INV_current_state[0]~DUPLICATE_q\ <= NOT \inst8|current_state[0]~DUPLICATE_q\;
\inst8|ALT_INV_current_state[3]~DUPLICATE_q\ <= NOT \inst8|current_state[3]~DUPLICATE_q\;
\inst5|ALT_INV_mouse_state.LOAD_COMMAND2~DUPLICATE_q\ <= NOT \inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\;
\inst5|ALT_INV_filter[1]~DUPLICATE_q\ <= NOT \inst5|filter[1]~DUPLICATE_q\;
\inst2|ALT_INV_video_on_h~DUPLICATE_q\ <= NOT \inst2|video_on_h~DUPLICATE_q\;
\inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\ <= NOT \inst2|pixel_column[7]~DUPLICATE_q\;
\inst2|ALT_INV_pixel_row[1]~DUPLICATE_q\ <= NOT \inst2|pixel_row[1]~DUPLICATE_q\;
\inst2|ALT_INV_pixel_row[0]~DUPLICATE_q\ <= NOT \inst2|pixel_row[0]~DUPLICATE_q\;
\inst2|ALT_INV_h_count[3]~DUPLICATE_q\ <= NOT \inst2|h_count[3]~DUPLICATE_q\;
\inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ <= NOT \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\;
\ALT_INV_key[1]~input_o\ <= NOT \key[1]~input_o\;
\ALT_INV_key[0]~input_o\ <= NOT \key[0]~input_o\;
\ALT_INV_PS2_DAT~input_o\ <= NOT \PS2_DAT~input_o\;
\inst3|ALT_INV_bottom_cloud3_height\(9) <= NOT \inst3|bottom_cloud3_height\(9);
\inst3|ALT_INV_bottom_cloud3_height\(8) <= NOT \inst3|bottom_cloud3_height\(8);
\inst3|ALT_INV_bottom_cloud3_height\(6) <= NOT \inst3|bottom_cloud3_height\(6);
\inst3|ALT_INV_bottom_cloud3_height\(7) <= NOT \inst3|bottom_cloud3_height\(7);
\inst3|ALT_INV_bottom_cloud3_height\(1) <= NOT \inst3|bottom_cloud3_height\(1);
\inst3|ALT_INV_bottom_cloud3_height\(0) <= NOT \inst3|bottom_cloud3_height\(0);
\inst3|ALT_INV_bottom_cloud3_height\(2) <= NOT \inst3|bottom_cloud3_height\(2);
\inst3|ALT_INV_bottom_cloud3_height\(3) <= NOT \inst3|bottom_cloud3_height\(3);
\inst3|ALT_INV_bottom_cloud3_height\(4) <= NOT \inst3|bottom_cloud3_height\(4);
\inst3|ALT_INV_bottom_cloud3_height\(5) <= NOT \inst3|bottom_cloud3_height\(5);
\inst3|ALT_INV_top_cloud1_height\(0) <= NOT \inst3|top_cloud1_height\(0);
\inst3|ALT_INV_top_cloud1_height\(1) <= NOT \inst3|top_cloud1_height\(1);
\inst3|ALT_INV_top_cloud1_height\(2) <= NOT \inst3|top_cloud1_height\(2);
\inst3|ALT_INV_top_cloud1_height\(3) <= NOT \inst3|top_cloud1_height\(3);
\inst3|ALT_INV_top_cloud1_height\(4) <= NOT \inst3|top_cloud1_height\(4);
\inst3|ALT_INV_top_cloud1_height\(5) <= NOT \inst3|top_cloud1_height\(5);
\inst3|ALT_INV_top_cloud1_height\(6) <= NOT \inst3|top_cloud1_height\(6);
\inst3|ALT_INV_top_cloud1_height\(7) <= NOT \inst3|top_cloud1_height\(7);
\inst3|ALT_INV_top_cloud1_height\(8) <= NOT \inst3|top_cloud1_height\(8);
\inst3|ALT_INV_bottom_cloud1_height\(1) <= NOT \inst3|bottom_cloud1_height\(1);
\inst3|ALT_INV_bottom_cloud1_height\(0) <= NOT \inst3|bottom_cloud1_height\(0);
\inst3|ALT_INV_bottom_cloud1_height\(2) <= NOT \inst3|bottom_cloud1_height\(2);
\inst3|ALT_INV_bottom_cloud1_height\(3) <= NOT \inst3|bottom_cloud1_height\(3);
\inst3|ALT_INV_bottom_cloud1_height\(4) <= NOT \inst3|bottom_cloud1_height\(4);
\inst3|ALT_INV_bottom_cloud1_height\(9) <= NOT \inst3|bottom_cloud1_height\(9);
\inst3|ALT_INV_bottom_cloud1_height\(6) <= NOT \inst3|bottom_cloud1_height\(6);
\inst3|ALT_INV_bottom_cloud1_height\(5) <= NOT \inst3|bottom_cloud1_height\(5);
\inst3|ALT_INV_bottom_cloud1_height\(7) <= NOT \inst3|bottom_cloud1_height\(7);
\inst3|ALT_INV_bottom_cloud1_height\(8) <= NOT \inst3|bottom_cloud1_height\(8);
\inst3|ALT_INV_bottom_cloud2_height\(1) <= NOT \inst3|bottom_cloud2_height\(1);
\inst3|ALT_INV_bottom_cloud2_height\(0) <= NOT \inst3|bottom_cloud2_height\(0);
\inst3|ALT_INV_bottom_cloud2_height\(2) <= NOT \inst3|bottom_cloud2_height\(2);
\inst3|ALT_INV_bottom_cloud2_height\(3) <= NOT \inst3|bottom_cloud2_height\(3);
\inst3|ALT_INV_bottom_cloud2_height\(4) <= NOT \inst3|bottom_cloud2_height\(4);
\inst3|ALT_INV_bottom_cloud2_height\(9) <= NOT \inst3|bottom_cloud2_height\(9);
\inst3|ALT_INV_bottom_cloud2_height\(6) <= NOT \inst3|bottom_cloud2_height\(6);
\inst3|ALT_INV_bottom_cloud2_height\(5) <= NOT \inst3|bottom_cloud2_height\(5);
\inst3|ALT_INV_bottom_cloud2_height\(7) <= NOT \inst3|bottom_cloud2_height\(7);
\inst3|ALT_INV_bottom_cloud2_height\(8) <= NOT \inst3|bottom_cloud2_height\(8);
\inst3|ALT_INV_top_cloud2_height\(0) <= NOT \inst3|top_cloud2_height\(0);
\inst3|ALT_INV_top_cloud2_height\(1) <= NOT \inst3|top_cloud2_height\(1);
\inst3|ALT_INV_top_cloud2_height\(2) <= NOT \inst3|top_cloud2_height\(2);
\inst3|ALT_INV_top_cloud2_height\(3) <= NOT \inst3|top_cloud2_height\(3);
\inst3|ALT_INV_top_cloud2_height\(4) <= NOT \inst3|top_cloud2_height\(4);
\inst3|ALT_INV_top_cloud2_height\(5) <= NOT \inst3|top_cloud2_height\(5);
\inst3|ALT_INV_top_cloud2_height\(6) <= NOT \inst3|top_cloud2_height\(6);
\inst3|ALT_INV_top_cloud2_height\(7) <= NOT \inst3|top_cloud2_height\(7);
\inst3|ALT_INV_top_cloud2_height\(8) <= NOT \inst3|top_cloud2_height\(8);
\inst3|ALT_INV_top_cloud3_height\(6) <= NOT \inst3|top_cloud3_height\(6);
\inst3|ALT_INV_top_cloud3_height\(7) <= NOT \inst3|top_cloud3_height\(7);
\inst3|ALT_INV_top_cloud3_height\(0) <= NOT \inst3|top_cloud3_height\(0);
\inst3|ALT_INV_top_cloud3_height\(1) <= NOT \inst3|top_cloud3_height\(1);
\inst3|ALT_INV_top_cloud3_height\(2) <= NOT \inst3|top_cloud3_height\(2);
\inst3|ALT_INV_top_cloud3_height\(3) <= NOT \inst3|top_cloud3_height\(3);
\inst3|ALT_INV_top_cloud3_height\(4) <= NOT \inst3|top_cloud3_height\(4);
\inst3|ALT_INV_top_cloud3_height\(5) <= NOT \inst3|top_cloud3_height\(5);
\inst3|ALT_INV_top_cloud3_height\(8) <= NOT \inst3|top_cloud3_height\(8);
\inst5|ALT_INV_inhibit_wait_count\(1) <= NOT \inst5|inhibit_wait_count\(1);
\inst5|ALT_INV_inhibit_wait_count\(0) <= NOT \inst5|inhibit_wait_count\(0);
\inst5|ALT_INV_inhibit_wait_count\(2) <= NOT \inst5|inhibit_wait_count\(2);
\inst5|ALT_INV_inhibit_wait_count\(3) <= NOT \inst5|inhibit_wait_count\(3);
\inst5|ALT_INV_inhibit_wait_count\(4) <= NOT \inst5|inhibit_wait_count\(4);
\inst5|ALT_INV_SHIFTOUT\(9) <= NOT \inst5|SHIFTOUT\(9);
\inst5|ALT_INV_inhibit_wait_count\(5) <= NOT \inst5|inhibit_wait_count\(5);
\inst5|ALT_INV_SHIFTOUT\(8) <= NOT \inst5|SHIFTOUT\(8);
\inst5|ALT_INV_inhibit_wait_count\(6) <= NOT \inst5|inhibit_wait_count\(6);
\inst5|ALT_INV_inhibit_wait_count\(7) <= NOT \inst5|inhibit_wait_count\(7);
\inst5|ALT_INV_SHIFTOUT\(6) <= NOT \inst5|SHIFTOUT\(6);
\inst5|ALT_INV_inhibit_wait_count\(8) <= NOT \inst5|inhibit_wait_count\(8);
\inst5|ALT_INV_SHIFTOUT\(5) <= NOT \inst5|SHIFTOUT\(5);
\inst5|ALT_INV_inhibit_wait_count\(9) <= NOT \inst5|inhibit_wait_count\(9);
\inst5|ALT_INV_SHIFTOUT\(4) <= NOT \inst5|SHIFTOUT\(4);
\inst5|ALT_INV_iready_set~0_combout\ <= NOT \inst5|iready_set~0_combout\;
\inst5|ALT_INV_SHIFTOUT\(3) <= NOT \inst5|SHIFTOUT\(3);
\inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\ <= NOT \inst5|mouse_state.WAIT_CMD_ACK~q\;
\inst5|ALT_INV_iready_set~q\ <= NOT \inst5|iready_set~q\;
\inst14|ALT_INV_Mux2~61_combout\ <= NOT \inst14|Mux2~61_combout\;
\inst3|ALT_INV_ball_y_motion~1_combout\ <= NOT \inst3|ball_y_motion~1_combout\;
\inst14|ALT_INV_Mux3~61_combout\ <= NOT \inst14|Mux3~61_combout\;
\inst14|ALT_INV_Mux1~61_combout\ <= NOT \inst14|Mux1~61_combout\;
\inst14|ALT_INV_Mux1~60_combout\ <= NOT \inst14|Mux1~60_combout\;
\inst14|ALT_INV_Mux2~60_combout\ <= NOT \inst14|Mux2~60_combout\;
\inst14|ALT_INV_Mux3~60_combout\ <= NOT \inst14|Mux3~60_combout\;
\inst14|ALT_INV_Mux8~61_combout\ <= NOT \inst14|Mux8~61_combout\;
\inst14|ALT_INV_Mux8~60_combout\ <= NOT \inst14|Mux8~60_combout\;
\inst3|ALT_INV_cloud_motion~1_combout\ <= NOT \inst3|cloud_motion~1_combout\;
\inst11|ALT_INV_Mux3~61_combout\ <= NOT \inst11|Mux3~61_combout\;
\inst11|ALT_INV_Mux1~61_combout\ <= NOT \inst11|Mux1~61_combout\;
\inst11|ALT_INV_Mux3~60_combout\ <= NOT \inst11|Mux3~60_combout\;
\inst11|ALT_INV_Mux1~60_combout\ <= NOT \inst11|Mux1~60_combout\;
\inst11|ALT_INV_Mux8~61_combout\ <= NOT \inst11|Mux8~61_combout\;
\inst11|ALT_INV_Mux8~60_combout\ <= NOT \inst11|Mux8~60_combout\;
\inst11|ALT_INV_Mux2~61_combout\ <= NOT \inst11|Mux2~61_combout\;
\inst11|ALT_INV_Mux2~60_combout\ <= NOT \inst11|Mux2~60_combout\;
\inst5|ALT_INV_cursor_column~9_combout\ <= NOT \inst5|cursor_column~9_combout\;
\inst5|ALT_INV_cursor_column~7_combout\ <= NOT \inst5|cursor_column~7_combout\;
\inst5|ALT_INV_cursor_column~6_combout\ <= NOT \inst5|cursor_column~6_combout\;
\inst5|ALT_INV_cursor_column~5_combout\ <= NOT \inst5|cursor_column~5_combout\;
\inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\ <= NOT \inst5|mouse_state.INPUT_PACKETS~q\;
\inst5|ALT_INV_OUTCNT\(0) <= NOT \inst5|OUTCNT\(0);
\inst5|ALT_INV_cursor_row~12_combout\ <= NOT \inst5|cursor_row~12_combout\;
\inst5|ALT_INV_cursor_row~11_combout\ <= NOT \inst5|cursor_row~11_combout\;
\inst5|ALT_INV_cursor_row~10_combout\ <= NOT \inst5|cursor_row~10_combout\;
\inst5|ALT_INV_cursor_row~7_combout\ <= NOT \inst5|cursor_row~7_combout\;
\inst5|ALT_INV_LessThan5~2_combout\ <= NOT \inst5|LessThan5~2_combout\;
\inst5|ALT_INV_LessThan5~1_combout\ <= NOT \inst5|LessThan5~1_combout\;
\inst5|ALT_INV_LessThan5~0_combout\ <= NOT \inst5|LessThan5~0_combout\;
\inst5|ALT_INV_inhibit_wait_count\(10) <= NOT \inst5|inhibit_wait_count\(10);
\inst5|ALT_INV_inhibit_wait_count\(11) <= NOT \inst5|inhibit_wait_count\(11);
\inst14|ALT_INV_Mux2~59_combout\ <= NOT \inst14|Mux2~59_combout\;
\inst14|ALT_INV_Mux2~58_combout\ <= NOT \inst14|Mux2~58_combout\;
\inst14|ALT_INV_Mux3~59_combout\ <= NOT \inst14|Mux3~59_combout\;
\inst3|ALT_INV_ball_y_motion\(2) <= NOT \inst3|ball_y_motion\(2);
\inst3|ALT_INV_ball_y_motion\(3) <= NOT \inst3|ball_y_motion\(3);
\inst14|ALT_INV_Mux3~54_combout\ <= NOT \inst14|Mux3~54_combout\;
\inst14|ALT_INV_Mux3~53_combout\ <= NOT \inst14|Mux3~53_combout\;
\inst14|ALT_INV_Mux1~59_combout\ <= NOT \inst14|Mux1~59_combout\;
\inst14|ALT_INV_Mux1~58_combout\ <= NOT \inst14|Mux1~58_combout\;
\inst14|ALT_INV_Mux8~59_combout\ <= NOT \inst14|Mux8~59_combout\;
\inst14|ALT_INV_Mux2~53_combout\ <= NOT \inst14|Mux2~53_combout\;
\inst14|ALT_INV_Mux1~53_combout\ <= NOT \inst14|Mux1~53_combout\;
\inst14|ALT_INV_Mux1~48_combout\ <= NOT \inst14|Mux1~48_combout\;
\inst14|ALT_INV_Mux1~47_combout\ <= NOT \inst14|Mux1~47_combout\;
\inst14|ALT_INV_Mux1~46_combout\ <= NOT \inst14|Mux1~46_combout\;
\inst14|ALT_INV_Mux1~45_combout\ <= NOT \inst14|Mux1~45_combout\;
\inst14|ALT_INV_Mux1~40_combout\ <= NOT \inst14|Mux1~40_combout\;
\inst14|ALT_INV_Mux1~39_combout\ <= NOT \inst14|Mux1~39_combout\;
\inst14|ALT_INV_Mux1~34_combout\ <= NOT \inst14|Mux1~34_combout\;
\inst14|ALT_INV_Mux2~48_combout\ <= NOT \inst14|Mux2~48_combout\;
\inst14|ALT_INV_Mux2~47_combout\ <= NOT \inst14|Mux2~47_combout\;
\inst14|ALT_INV_Mux2~46_combout\ <= NOT \inst14|Mux2~46_combout\;
\inst14|ALT_INV_Mux2~45_combout\ <= NOT \inst14|Mux2~45_combout\;
\inst14|ALT_INV_Mux2~40_combout\ <= NOT \inst14|Mux2~40_combout\;
\inst14|ALT_INV_Mux2~39_combout\ <= NOT \inst14|Mux2~39_combout\;
\inst14|ALT_INV_Mux2~34_combout\ <= NOT \inst14|Mux2~34_combout\;
\inst14|ALT_INV_Mux3~48_combout\ <= NOT \inst14|Mux3~48_combout\;
\inst14|ALT_INV_Mux3~47_combout\ <= NOT \inst14|Mux3~47_combout\;
\inst14|ALT_INV_Mux3~46_combout\ <= NOT \inst14|Mux3~46_combout\;
\inst14|ALT_INV_Mux3~45_combout\ <= NOT \inst14|Mux3~45_combout\;
\inst14|ALT_INV_Mux3~40_combout\ <= NOT \inst14|Mux3~40_combout\;
\inst14|ALT_INV_Mux3~39_combout\ <= NOT \inst14|Mux3~39_combout\;
\inst14|ALT_INV_Mux3~34_combout\ <= NOT \inst14|Mux3~34_combout\;
\inst14|ALT_INV_Mux8~54_combout\ <= NOT \inst14|Mux8~54_combout\;
\inst14|ALT_INV_Mux8~49_combout\ <= NOT \inst14|Mux8~49_combout\;
\inst14|ALT_INV_Mux8~48_combout\ <= NOT \inst14|Mux8~48_combout\;
\inst14|ALT_INV_Mux8~47_combout\ <= NOT \inst14|Mux8~47_combout\;
\inst14|ALT_INV_Mux8~46_combout\ <= NOT \inst14|Mux8~46_combout\;
\inst14|ALT_INV_Mux8~41_combout\ <= NOT \inst14|Mux8~41_combout\;
\inst14|ALT_INV_Mux8~40_combout\ <= NOT \inst14|Mux8~40_combout\;
\inst14|ALT_INV_Mux8~39_combout\ <= NOT \inst14|Mux8~39_combout\;
\inst14|ALT_INV_Mux8~34_combout\ <= NOT \inst14|Mux8~34_combout\;
\inst8|ALT_INV_next_state\(2) <= NOT \inst8|next_state\(2);
\inst8|ALT_INV_current_state~9_combout\ <= NOT \inst8|current_state~9_combout\;
\inst8|ALT_INV_next_state\(3) <= NOT \inst8|next_state\(3);
\inst8|ALT_INV_current_state[4]~5_combout\ <= NOT \inst8|current_state[4]~5_combout\;
\inst8|ALT_INV_current_state[7]~3_combout\ <= NOT \inst8|current_state[7]~3_combout\;
\inst8|ALT_INV_current_state~2_combout\ <= NOT \inst8|current_state~2_combout\;
\inst8|ALT_INV_current_state[4]~1_combout\ <= NOT \inst8|current_state[4]~1_combout\;
\inst8|ALT_INV_process_0~1_combout\ <= NOT \inst8|process_0~1_combout\;
\inst8|ALT_INV_process_0~0_combout\ <= NOT \inst8|process_0~0_combout\;
\inst8|ALT_INV_LessThan0~3_combout\ <= NOT \inst8|LessThan0~3_combout\;
\inst8|ALT_INV_LessThan0~2_combout\ <= NOT \inst8|LessThan0~2_combout\;
\inst8|ALT_INV_LessThan0~1_combout\ <= NOT \inst8|LessThan0~1_combout\;
\inst8|ALT_INV_feedback~combout\ <= NOT \inst8|feedback~combout\;
\inst8|ALT_INV_current_state[4]~0_combout\ <= NOT \inst8|current_state[4]~0_combout\;
\inst8|ALT_INV_LessThan1~0_combout\ <= NOT \inst8|LessThan1~0_combout\;
\inst8|ALT_INV_LessThan0~0_combout\ <= NOT \inst8|LessThan0~0_combout\;
\inst3|ALT_INV_cloud_motion\(2) <= NOT \inst3|cloud_motion\(2);
\inst3|ALT_INV_cloud_motion\(3) <= NOT \inst3|cloud_motion\(3);
\inst13|ALT_INV_Mux2~35_combout\ <= NOT \inst13|Mux2~35_combout\;
\inst13|ALT_INV_Mux2~34_combout\ <= NOT \inst13|Mux2~34_combout\;
\inst13|ALT_INV_Mux2~33_combout\ <= NOT \inst13|Mux2~33_combout\;
\inst13|ALT_INV_Mux2~32_combout\ <= NOT \inst13|Mux2~32_combout\;
\inst13|ALT_INV_Mux3~35_combout\ <= NOT \inst13|Mux3~35_combout\;
\inst13|ALT_INV_Mux3~34_combout\ <= NOT \inst13|Mux3~34_combout\;
\inst13|ALT_INV_Mux3~33_combout\ <= NOT \inst13|Mux3~33_combout\;
\inst13|ALT_INV_Mux3~32_combout\ <= NOT \inst13|Mux3~32_combout\;
\inst13|ALT_INV_Mux1~35_combout\ <= NOT \inst13|Mux1~35_combout\;
\inst13|ALT_INV_Mux1~34_combout\ <= NOT \inst13|Mux1~34_combout\;
\inst13|ALT_INV_Mux1~33_combout\ <= NOT \inst13|Mux1~33_combout\;
\inst13|ALT_INV_Mux1~32_combout\ <= NOT \inst13|Mux1~32_combout\;
\inst13|ALT_INV_Mux2~31_combout\ <= NOT \inst13|Mux2~31_combout\;
\inst13|ALT_INV_Mux2~30_combout\ <= NOT \inst13|Mux2~30_combout\;
\inst13|ALT_INV_Mux2~29_combout\ <= NOT \inst13|Mux2~29_combout\;
\inst13|ALT_INV_Mux2~28_combout\ <= NOT \inst13|Mux2~28_combout\;
\inst13|ALT_INV_Mux3~31_combout\ <= NOT \inst13|Mux3~31_combout\;
\inst13|ALT_INV_Mux3~30_combout\ <= NOT \inst13|Mux3~30_combout\;
\inst13|ALT_INV_Mux3~29_combout\ <= NOT \inst13|Mux3~29_combout\;
\inst13|ALT_INV_Mux3~28_combout\ <= NOT \inst13|Mux3~28_combout\;
\inst13|ALT_INV_Mux1~31_combout\ <= NOT \inst13|Mux1~31_combout\;
\inst13|ALT_INV_Mux1~30_combout\ <= NOT \inst13|Mux1~30_combout\;
\inst13|ALT_INV_Mux1~29_combout\ <= NOT \inst13|Mux1~29_combout\;
\inst13|ALT_INV_Mux1~28_combout\ <= NOT \inst13|Mux1~28_combout\;
\inst13|ALT_INV_Mux2~27_combout\ <= NOT \inst13|Mux2~27_combout\;
\inst13|ALT_INV_Mux2~26_combout\ <= NOT \inst13|Mux2~26_combout\;
\inst13|ALT_INV_Mux2~25_combout\ <= NOT \inst13|Mux2~25_combout\;
\inst13|ALT_INV_Mux2~24_combout\ <= NOT \inst13|Mux2~24_combout\;
\inst13|ALT_INV_Mux2~23_combout\ <= NOT \inst13|Mux2~23_combout\;
\inst13|ALT_INV_Mux2~22_combout\ <= NOT \inst13|Mux2~22_combout\;
\inst13|ALT_INV_Mux2~21_combout\ <= NOT \inst13|Mux2~21_combout\;
\inst13|ALT_INV_Mux2~20_combout\ <= NOT \inst13|Mux2~20_combout\;
\inst13|ALT_INV_Mux2~19_combout\ <= NOT \inst13|Mux2~19_combout\;
\inst13|ALT_INV_Mux2~18_combout\ <= NOT \inst13|Mux2~18_combout\;
\inst13|ALT_INV_Mux2~17_combout\ <= NOT \inst13|Mux2~17_combout\;
\inst13|ALT_INV_Mux2~16_combout\ <= NOT \inst13|Mux2~16_combout\;
\inst13|ALT_INV_Mux3~27_combout\ <= NOT \inst13|Mux3~27_combout\;
\inst13|ALT_INV_Mux3~26_combout\ <= NOT \inst13|Mux3~26_combout\;
\inst13|ALT_INV_Mux3~25_combout\ <= NOT \inst13|Mux3~25_combout\;
\inst13|ALT_INV_Mux3~24_combout\ <= NOT \inst13|Mux3~24_combout\;
\inst13|ALT_INV_Mux3~23_combout\ <= NOT \inst13|Mux3~23_combout\;
\inst13|ALT_INV_Mux3~22_combout\ <= NOT \inst13|Mux3~22_combout\;
\inst13|ALT_INV_Mux3~21_combout\ <= NOT \inst13|Mux3~21_combout\;
\inst13|ALT_INV_Mux3~20_combout\ <= NOT \inst13|Mux3~20_combout\;
\inst13|ALT_INV_Mux3~19_combout\ <= NOT \inst13|Mux3~19_combout\;
\inst13|ALT_INV_Mux3~18_combout\ <= NOT \inst13|Mux3~18_combout\;
\inst13|ALT_INV_Mux3~17_combout\ <= NOT \inst13|Mux3~17_combout\;
\inst13|ALT_INV_Mux3~16_combout\ <= NOT \inst13|Mux3~16_combout\;
\inst13|ALT_INV_Mux8~34_combout\ <= NOT \inst13|Mux8~34_combout\;
\inst13|ALT_INV_Mux8~33_combout\ <= NOT \inst13|Mux8~33_combout\;
\inst13|ALT_INV_Mux8~32_combout\ <= NOT \inst13|Mux8~32_combout\;
\inst13|ALT_INV_Mux8~31_combout\ <= NOT \inst13|Mux8~31_combout\;
\inst13|ALT_INV_Mux1~27_combout\ <= NOT \inst13|Mux1~27_combout\;
\inst13|ALT_INV_Mux1~26_combout\ <= NOT \inst13|Mux1~26_combout\;
\inst13|ALT_INV_Mux1~25_combout\ <= NOT \inst13|Mux1~25_combout\;
\inst13|ALT_INV_Mux1~24_combout\ <= NOT \inst13|Mux1~24_combout\;
\inst13|ALT_INV_Mux1~23_combout\ <= NOT \inst13|Mux1~23_combout\;
\inst13|ALT_INV_Mux1~22_combout\ <= NOT \inst13|Mux1~22_combout\;
\inst13|ALT_INV_Mux1~21_combout\ <= NOT \inst13|Mux1~21_combout\;
\inst13|ALT_INV_Mux1~20_combout\ <= NOT \inst13|Mux1~20_combout\;
\inst13|ALT_INV_Mux1~19_combout\ <= NOT \inst13|Mux1~19_combout\;
\inst13|ALT_INV_Mux1~18_combout\ <= NOT \inst13|Mux1~18_combout\;
\inst13|ALT_INV_Mux1~17_combout\ <= NOT \inst13|Mux1~17_combout\;
\inst13|ALT_INV_Mux1~16_combout\ <= NOT \inst13|Mux1~16_combout\;
\inst13|ALT_INV_Mux8~30_combout\ <= NOT \inst13|Mux8~30_combout\;
\inst13|ALT_INV_Mux8~29_combout\ <= NOT \inst13|Mux8~29_combout\;
\inst13|ALT_INV_Mux8~28_combout\ <= NOT \inst13|Mux8~28_combout\;
\inst13|ALT_INV_Mux8~27_combout\ <= NOT \inst13|Mux8~27_combout\;
\inst11|ALT_INV_Mux3~59_combout\ <= NOT \inst11|Mux3~59_combout\;
\inst11|ALT_INV_Mux3~58_combout\ <= NOT \inst11|Mux3~58_combout\;
\inst11|ALT_INV_Mux1~59_combout\ <= NOT \inst11|Mux1~59_combout\;
\inst11|ALT_INV_Mux1~58_combout\ <= NOT \inst11|Mux1~58_combout\;
\inst11|ALT_INV_Mux8~59_combout\ <= NOT \inst11|Mux8~59_combout\;
\inst11|ALT_INV_Mux1~53_combout\ <= NOT \inst11|Mux1~53_combout\;
\inst11|ALT_INV_Mux3~53_combout\ <= NOT \inst11|Mux3~53_combout\;
\inst11|ALT_INV_Mux3~48_combout\ <= NOT \inst11|Mux3~48_combout\;
\inst11|ALT_INV_Mux3~47_combout\ <= NOT \inst11|Mux3~47_combout\;
\inst11|ALT_INV_Mux3~46_combout\ <= NOT \inst11|Mux3~46_combout\;
\inst11|ALT_INV_Mux3~45_combout\ <= NOT \inst11|Mux3~45_combout\;
\inst11|ALT_INV_Mux3~40_combout\ <= NOT \inst11|Mux3~40_combout\;
\inst11|ALT_INV_Mux3~39_combout\ <= NOT \inst11|Mux3~39_combout\;
\inst11|ALT_INV_Mux3~34_combout\ <= NOT \inst11|Mux3~34_combout\;
\inst11|ALT_INV_Mux8~54_combout\ <= NOT \inst11|Mux8~54_combout\;
\inst11|ALT_INV_Mux1~48_combout\ <= NOT \inst11|Mux1~48_combout\;
\inst11|ALT_INV_Mux1~47_combout\ <= NOT \inst11|Mux1~47_combout\;
\inst11|ALT_INV_Mux1~46_combout\ <= NOT \inst11|Mux1~46_combout\;
\inst11|ALT_INV_Mux1~45_combout\ <= NOT \inst11|Mux1~45_combout\;
\inst11|ALT_INV_Mux1~40_combout\ <= NOT \inst11|Mux1~40_combout\;
\inst11|ALT_INV_Mux1~39_combout\ <= NOT \inst11|Mux1~39_combout\;
\inst11|ALT_INV_Mux1~34_combout\ <= NOT \inst11|Mux1~34_combout\;
\inst11|ALT_INV_Mux8~49_combout\ <= NOT \inst11|Mux8~49_combout\;
\inst11|ALT_INV_Mux8~48_combout\ <= NOT \inst11|Mux8~48_combout\;
\inst11|ALT_INV_Mux8~47_combout\ <= NOT \inst11|Mux8~47_combout\;
\inst11|ALT_INV_Mux8~46_combout\ <= NOT \inst11|Mux8~46_combout\;
\inst11|ALT_INV_Mux8~41_combout\ <= NOT \inst11|Mux8~41_combout\;
\inst11|ALT_INV_Mux8~40_combout\ <= NOT \inst11|Mux8~40_combout\;
\inst11|ALT_INV_Mux8~39_combout\ <= NOT \inst11|Mux8~39_combout\;
\inst11|ALT_INV_Mux8~34_combout\ <= NOT \inst11|Mux8~34_combout\;
\inst11|ALT_INV_Mux2~59_combout\ <= NOT \inst11|Mux2~59_combout\;
\inst11|ALT_INV_Mux2~58_combout\ <= NOT \inst11|Mux2~58_combout\;
\inst11|ALT_INV_Mux2~53_combout\ <= NOT \inst11|Mux2~53_combout\;
\inst11|ALT_INV_Mux2~52_combout\ <= NOT \inst11|Mux2~52_combout\;
\inst11|ALT_INV_Mux2~47_combout\ <= NOT \inst11|Mux2~47_combout\;
\inst11|ALT_INV_Mux2~46_combout\ <= NOT \inst11|Mux2~46_combout\;
\inst11|ALT_INV_Mux2~45_combout\ <= NOT \inst11|Mux2~45_combout\;
\inst11|ALT_INV_Mux2~40_combout\ <= NOT \inst11|Mux2~40_combout\;
\inst11|ALT_INV_Mux2~39_combout\ <= NOT \inst11|Mux2~39_combout\;
\inst11|ALT_INV_Mux2~34_combout\ <= NOT \inst11|Mux2~34_combout\;
\inst11|ALT_INV_rom_address~4_combout\ <= NOT \inst11|rom_address~4_combout\;
\inst11|ALT_INV_rom_address~2_combout\ <= NOT \inst11|rom_address~2_combout\;
\inst11|ALT_INV_rom_address~1_combout\ <= NOT \inst11|rom_address~1_combout\;
\inst11|ALT_INV_rom_address~0_combout\ <= NOT \inst11|rom_address~0_combout\;
\inst13|ALT_INV_Mux8~26_combout\ <= NOT \inst13|Mux8~26_combout\;
\inst13|ALT_INV_Mux8~25_combout\ <= NOT \inst13|Mux8~25_combout\;
\inst13|ALT_INV_Mux8~24_combout\ <= NOT \inst13|Mux8~24_combout\;
\inst13|ALT_INV_Mux8~23_combout\ <= NOT \inst13|Mux8~23_combout\;
\inst13|ALT_INV_Mux8~22_combout\ <= NOT \inst13|Mux8~22_combout\;
\inst13|ALT_INV_Mux8~21_combout\ <= NOT \inst13|Mux8~21_combout\;
\inst13|ALT_INV_Mux8~20_combout\ <= NOT \inst13|Mux8~20_combout\;
\inst13|ALT_INV_Mux8~19_combout\ <= NOT \inst13|Mux8~19_combout\;
\inst13|ALT_INV_Mux8~18_combout\ <= NOT \inst13|Mux8~18_combout\;
\inst13|ALT_INV_Mux8~17_combout\ <= NOT \inst13|Mux8~17_combout\;
\inst13|ALT_INV_Mux8~16_combout\ <= NOT \inst13|Mux8~16_combout\;
\inst13|ALT_INV_Mux8~15_combout\ <= NOT \inst13|Mux8~15_combout\;
\inst5|ALT_INV_PACKET_CHAR2\(1) <= NOT \inst5|PACKET_CHAR2\(1);
\inst5|ALT_INV_PACKET_CHAR2\(2) <= NOT \inst5|PACKET_CHAR2\(2);
\inst5|ALT_INV_PACKET_CHAR2\(3) <= NOT \inst5|PACKET_CHAR2\(3);
\inst5|ALT_INV_PACKET_CHAR2\(4) <= NOT \inst5|PACKET_CHAR2\(4);
\inst5|ALT_INV_PACKET_CHAR2\(5) <= NOT \inst5|PACKET_CHAR2\(5);
\inst5|ALT_INV_PACKET_CHAR2\(0) <= NOT \inst5|PACKET_CHAR2\(0);
\inst5|ALT_INV_PACKET_CHAR2\(7) <= NOT \inst5|PACKET_CHAR2\(7);
\inst5|ALT_INV_PACKET_CHAR2\(6) <= NOT \inst5|PACKET_CHAR2\(6);
\inst5|ALT_INV_send_char~q\ <= NOT \inst5|send_char~q\;
\inst5|ALT_INV_send_data~q\ <= NOT \inst5|send_data~q\;
\inst5|ALT_INV_OUTCNT\(1) <= NOT \inst5|OUTCNT\(1);
\inst5|ALT_INV_OUTCNT\(2) <= NOT \inst5|OUTCNT\(2);
\inst5|ALT_INV_OUTCNT\(3) <= NOT \inst5|OUTCNT\(3);
\inst5|ALT_INV_PACKET_CHAR3\(5) <= NOT \inst5|PACKET_CHAR3\(5);
\inst5|ALT_INV_cursor_row\(5) <= NOT \inst5|cursor_row\(5);
\inst5|ALT_INV_PACKET_CHAR3\(6) <= NOT \inst5|PACKET_CHAR3\(6);
\inst5|ALT_INV_PACKET_CHAR3\(1) <= NOT \inst5|PACKET_CHAR3\(1);
\inst5|ALT_INV_cursor_row\(1) <= NOT \inst5|cursor_row\(1);
\inst5|ALT_INV_PACKET_CHAR3\(2) <= NOT \inst5|PACKET_CHAR3\(2);
\inst5|ALT_INV_cursor_row\(2) <= NOT \inst5|cursor_row\(2);
\inst5|ALT_INV_PACKET_CHAR3\(3) <= NOT \inst5|PACKET_CHAR3\(3);
\inst5|ALT_INV_cursor_row\(3) <= NOT \inst5|cursor_row\(3);
\inst5|ALT_INV_PACKET_CHAR3\(4) <= NOT \inst5|PACKET_CHAR3\(4);
\inst5|ALT_INV_cursor_row\(4) <= NOT \inst5|cursor_row\(4);
\inst5|ALT_INV_PACKET_CHAR3\(0) <= NOT \inst5|PACKET_CHAR3\(0);
\inst5|ALT_INV_cursor_row\(0) <= NOT \inst5|cursor_row\(0);
\inst5|ALT_INV_PACKET_CHAR3\(7) <= NOT \inst5|PACKET_CHAR3\(7);
\inst2|ALT_INV_process_0~3_combout\ <= NOT \inst2|process_0~3_combout\;
\inst2|ALT_INV_process_0~2_combout\ <= NOT \inst2|process_0~2_combout\;
\inst2|ALT_INV_Equal1~0_combout\ <= NOT \inst2|Equal1~0_combout\;
\inst2|ALT_INV_Equal0~0_combout\ <= NOT \inst2|Equal0~0_combout\;
\inst2|ALT_INV_process_0~6_combout\ <= NOT \inst2|process_0~6_combout\;
\inst2|ALT_INV_process_0~5_combout\ <= NOT \inst2|process_0~5_combout\;
\inst2|ALT_INV_process_0~4_combout\ <= NOT \inst2|process_0~4_combout\;
\inst2|ALT_INV_LessThan1~0_combout\ <= NOT \inst2|LessThan1~0_combout\;
\inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\ <= NOT \inst5|mouse_state.LOAD_COMMAND~q\;
\inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\ <= NOT \inst5|mouse_state.INHIBIT_TRANS~q\;
\inst2|ALT_INV_red_out0~4_combout\ <= NOT \inst2|red_out0~4_combout\;
\inst3|ALT_INV_Move_Ball~23_combout\ <= NOT \inst3|Move_Ball~23_combout\;
\inst3|ALT_INV_Move_Ball~22_combout\ <= NOT \inst3|Move_Ball~22_combout\;
\inst3|ALT_INV_Move_Ball~21_combout\ <= NOT \inst3|Move_Ball~21_combout\;
\inst3|ALT_INV_LessThan77~1_combout\ <= NOT \inst3|LessThan77~1_combout\;
\inst3|ALT_INV_LessThan77~0_combout\ <= NOT \inst3|LessThan77~0_combout\;
\inst3|ALT_INV_Move_Ball~20_combout\ <= NOT \inst3|Move_Ball~20_combout\;
\inst3|ALT_INV_Move_Ball~19_combout\ <= NOT \inst3|Move_Ball~19_combout\;
\inst3|ALT_INV_Move_Ball~18_combout\ <= NOT \inst3|Move_Ball~18_combout\;
\inst3|ALT_INV_Move_Ball~17_combout\ <= NOT \inst3|Move_Ball~17_combout\;
\inst3|ALT_INV_Move_Ball~16_combout\ <= NOT \inst3|Move_Ball~16_combout\;
\inst3|ALT_INV_LessThan79~3_combout\ <= NOT \inst3|LessThan79~3_combout\;
\inst3|ALT_INV_LessThan79~2_combout\ <= NOT \inst3|LessThan79~2_combout\;
\inst3|ALT_INV_LessThan79~1_combout\ <= NOT \inst3|LessThan79~1_combout\;
\inst3|ALT_INV_LessThan79~0_combout\ <= NOT \inst3|LessThan79~0_combout\;
\inst3|ALT_INV_Move_Ball~15_combout\ <= NOT \inst3|Move_Ball~15_combout\;
\inst3|ALT_INV_LessThan80~3_combout\ <= NOT \inst3|LessThan80~3_combout\;
\inst3|ALT_INV_LessThan80~2_combout\ <= NOT \inst3|LessThan80~2_combout\;
\inst3|ALT_INV_LessThan80~1_combout\ <= NOT \inst3|LessThan80~1_combout\;
\inst3|ALT_INV_LessThan80~0_combout\ <= NOT \inst3|LessThan80~0_combout\;
\inst3|ALT_INV_Move_Ball~14_combout\ <= NOT \inst3|Move_Ball~14_combout\;
\inst3|ALT_INV_Move_Ball~13_combout\ <= NOT \inst3|Move_Ball~13_combout\;
\inst3|ALT_INV_LessThan72~1_combout\ <= NOT \inst3|LessThan72~1_combout\;
\inst3|ALT_INV_LessThan72~0_combout\ <= NOT \inst3|LessThan72~0_combout\;
\inst3|ALT_INV_Move_Ball~12_combout\ <= NOT \inst3|Move_Ball~12_combout\;
\inst3|ALT_INV_Move_Ball~11_combout\ <= NOT \inst3|Move_Ball~11_combout\;
\inst3|ALT_INV_Move_Ball~10_combout\ <= NOT \inst3|Move_Ball~10_combout\;
\inst3|ALT_INV_Move_Ball~9_combout\ <= NOT \inst3|Move_Ball~9_combout\;
\inst3|ALT_INV_Move_Ball~8_combout\ <= NOT \inst3|Move_Ball~8_combout\;
\inst3|ALT_INV_LessThan74~3_combout\ <= NOT \inst3|LessThan74~3_combout\;
\inst3|ALT_INV_LessThan74~2_combout\ <= NOT \inst3|LessThan74~2_combout\;
\inst3|ALT_INV_LessThan74~1_combout\ <= NOT \inst3|LessThan74~1_combout\;
\inst3|ALT_INV_LessThan74~0_combout\ <= NOT \inst3|LessThan74~0_combout\;
\inst3|ALT_INV_Move_Ball~7_combout\ <= NOT \inst3|Move_Ball~7_combout\;
\inst3|ALT_INV_LessThan75~3_combout\ <= NOT \inst3|LessThan75~3_combout\;
\inst3|ALT_INV_LessThan75~2_combout\ <= NOT \inst3|LessThan75~2_combout\;
\inst3|ALT_INV_LessThan75~1_combout\ <= NOT \inst3|LessThan75~1_combout\;
\inst3|ALT_INV_LessThan75~0_combout\ <= NOT \inst3|LessThan75~0_combout\;
\inst3|ALT_INV_Move_Ball~6_combout\ <= NOT \inst3|Move_Ball~6_combout\;
\inst3|ALT_INV_Move_Ball~5_combout\ <= NOT \inst3|Move_Ball~5_combout\;
\inst3|ALT_INV_Move_Ball~4_combout\ <= NOT \inst3|Move_Ball~4_combout\;
\inst3|ALT_INV_Move_Ball~3_combout\ <= NOT \inst3|Move_Ball~3_combout\;
\inst3|ALT_INV_Move_Ball~2_combout\ <= NOT \inst3|Move_Ball~2_combout\;
\inst3|ALT_INV_Move_Ball~1_combout\ <= NOT \inst3|Move_Ball~1_combout\;
\inst3|ALT_INV_LessThan69~2_combout\ <= NOT \inst3|LessThan69~2_combout\;
\inst3|ALT_INV_LessThan69~1_combout\ <= NOT \inst3|LessThan69~1_combout\;
\inst3|ALT_INV_LessThan69~0_combout\ <= NOT \inst3|LessThan69~0_combout\;
\inst3|ALT_INV_Move_Ball~0_combout\ <= NOT \inst3|Move_Ball~0_combout\;
\inst3|ALT_INV_LessThan70~3_combout\ <= NOT \inst3|LessThan70~3_combout\;
\inst3|ALT_INV_LessThan70~2_combout\ <= NOT \inst3|LessThan70~2_combout\;
\inst3|ALT_INV_LessThan70~1_combout\ <= NOT \inst3|LessThan70~1_combout\;
\inst3|ALT_INV_LessThan70~0_combout\ <= NOT \inst3|LessThan70~0_combout\;
\inst3|ALT_INV_Add7~2_combout\ <= NOT \inst3|Add7~2_combout\;
\inst3|ALT_INV_LessThan67~1_combout\ <= NOT \inst3|LessThan67~1_combout\;
\inst3|ALT_INV_LessThan67~0_combout\ <= NOT \inst3|LessThan67~0_combout\;
\inst3|ALT_INV_Add4~2_combout\ <= NOT \inst3|Add4~2_combout\;
\inst2|ALT_INV_green_out0~4_combout\ <= NOT \inst2|green_out0~4_combout\;
\inst2|ALT_INV_green_out1~4_combout\ <= NOT \inst2|green_out1~4_combout\;
\inst2|ALT_INV_green_out2~4_combout\ <= NOT \inst2|green_out2~4_combout\;
\inst2|ALT_INV_blue_out1~4_combout\ <= NOT \inst2|blue_out1~4_combout\;
\inst14|ALT_INV_Mux2~29_combout\ <= NOT \inst14|Mux2~29_combout\;
\inst14|ALT_INV_Mux2~28_combout\ <= NOT \inst14|Mux2~28_combout\;
\inst14|ALT_INV_Mux3~25_combout\ <= NOT \inst14|Mux3~25_combout\;
\inst14|ALT_INV_Mux3~24_combout\ <= NOT \inst14|Mux3~24_combout\;
\inst14|ALT_INV_Mux3~19_combout\ <= NOT \inst14|Mux3~19_combout\;
\inst14|ALT_INV_Mux3~18_combout\ <= NOT \inst14|Mux3~18_combout\;
\inst14|ALT_INV_Mux1~29_combout\ <= NOT \inst14|Mux1~29_combout\;
\inst14|ALT_INV_Mux1~28_combout\ <= NOT \inst14|Mux1~28_combout\;
\inst14|ALT_INV_Mux8~29_combout\ <= NOT \inst14|Mux8~29_combout\;
\inst14|ALT_INV_Mux8~28_combout\ <= NOT \inst14|Mux8~28_combout\;
\inst14|ALT_INV_Mux2~19_combout\ <= NOT \inst14|Mux2~19_combout\;
\inst14|ALT_INV_Mux2~18_combout\ <= NOT \inst14|Mux2~18_combout\;
\inst14|ALT_INV_Mux1~19_combout\ <= NOT \inst14|Mux1~19_combout\;
\inst14|ALT_INV_Mux1~18_combout\ <= NOT \inst14|Mux1~18_combout\;
\inst14|ALT_INV_Mux1~13_combout\ <= NOT \inst14|Mux1~13_combout\;
\inst14|ALT_INV_Mux1~12_combout\ <= NOT \inst14|Mux1~12_combout\;
\inst14|ALT_INV_Mux1~11_combout\ <= NOT \inst14|Mux1~11_combout\;
\inst14|ALT_INV_Mux1~6_combout\ <= NOT \inst14|Mux1~6_combout\;
\inst14|ALT_INV_Mux1~5_combout\ <= NOT \inst14|Mux1~5_combout\;
\inst14|ALT_INV_Mux1~4_combout\ <= NOT \inst14|Mux1~4_combout\;
\inst14|ALT_INV_Mux2~13_combout\ <= NOT \inst14|Mux2~13_combout\;
\inst14|ALT_INV_Mux2~12_combout\ <= NOT \inst14|Mux2~12_combout\;
\inst14|ALT_INV_Mux2~11_combout\ <= NOT \inst14|Mux2~11_combout\;
\inst14|ALT_INV_Mux2~6_combout\ <= NOT \inst14|Mux2~6_combout\;
\inst14|ALT_INV_Mux2~5_combout\ <= NOT \inst14|Mux2~5_combout\;
\inst14|ALT_INV_Mux2~4_combout\ <= NOT \inst14|Mux2~4_combout\;
\inst14|ALT_INV_Mux3~13_combout\ <= NOT \inst14|Mux3~13_combout\;
\inst14|ALT_INV_Mux3~12_combout\ <= NOT \inst14|Mux3~12_combout\;
\inst14|ALT_INV_Mux3~11_combout\ <= NOT \inst14|Mux3~11_combout\;
\inst14|ALT_INV_Mux3~6_combout\ <= NOT \inst14|Mux3~6_combout\;
\inst14|ALT_INV_Mux3~5_combout\ <= NOT \inst14|Mux3~5_combout\;
\inst14|ALT_INV_Mux3~4_combout\ <= NOT \inst14|Mux3~4_combout\;
\inst14|ALT_INV_Mux8~23_combout\ <= NOT \inst14|Mux8~23_combout\;
\inst14|ALT_INV_Mux8~22_combout\ <= NOT \inst14|Mux8~22_combout\;
\inst14|ALT_INV_Mux8~13_combout\ <= NOT \inst14|Mux8~13_combout\;
\inst14|ALT_INV_Mux8~12_combout\ <= NOT \inst14|Mux8~12_combout\;
\inst14|ALT_INV_Mux8~11_combout\ <= NOT \inst14|Mux8~11_combout\;
\inst14|ALT_INV_Mux8~6_combout\ <= NOT \inst14|Mux8~6_combout\;
\inst14|ALT_INV_Mux8~5_combout\ <= NOT \inst14|Mux8~5_combout\;
\inst14|ALT_INV_Mux8~4_combout\ <= NOT \inst14|Mux8~4_combout\;
\inst3|ALT_INV_top_cloud1_height~0_combout\ <= NOT \inst3|top_cloud1_height~0_combout\;
\inst3|ALT_INV_top_cloud2_height~0_combout\ <= NOT \inst3|top_cloud2_height~0_combout\;
\inst3|ALT_INV_bottom_cloud2_x_pos~7_combout\ <= NOT \inst3|bottom_cloud2_x_pos~7_combout\;
\inst3|ALT_INV_bottom_cloud2_x_pos~5_combout\ <= NOT \inst3|bottom_cloud2_x_pos~5_combout\;
\inst3|ALT_INV_bottom_cloud2_x_pos~4_combout\ <= NOT \inst3|bottom_cloud2_x_pos~4_combout\;
\inst3|ALT_INV_LessThan49~0_combout\ <= NOT \inst3|LessThan49~0_combout\;
\inst3|ALT_INV_LessThan31~1_combout\ <= NOT \inst3|LessThan31~1_combout\;
\inst3|ALT_INV_LessThan31~0_combout\ <= NOT \inst3|LessThan31~0_combout\;
\inst3|ALT_INV_LessThan16~1_combout\ <= NOT \inst3|LessThan16~1_combout\;
\inst3|ALT_INV_LessThan16~0_combout\ <= NOT \inst3|LessThan16~0_combout\;
\inst8|ALT_INV_current_state\(6) <= NOT \inst8|current_state\(6);
\inst8|ALT_INV_current_state\(7) <= NOT \inst8|current_state\(7);
\inst8|ALT_INV_current_state\(0) <= NOT \inst8|current_state\(0);
\inst8|ALT_INV_current_state\(1) <= NOT \inst8|current_state\(1);
\inst8|ALT_INV_current_state\(2) <= NOT \inst8|current_state\(2);
\inst8|ALT_INV_current_state\(3) <= NOT \inst8|current_state\(3);
\inst8|ALT_INV_current_state\(4) <= NOT \inst8|current_state\(4);
\inst8|ALT_INV_current_state\(5) <= NOT \inst8|current_state\(5);
\inst3|ALT_INV_top_cloud3_height~0_combout\ <= NOT \inst3|top_cloud3_height~0_combout\;
\inst8|ALT_INV_current_state\(8) <= NOT \inst8|current_state\(8);
\inst3|ALT_INV_game_running~q\ <= NOT \inst3|game_running~q\;
\inst3|ALT_INV_LessThan51~0_combout\ <= NOT \inst3|LessThan51~0_combout\;
\inst3|ALT_INV_LessThan40~1_combout\ <= NOT \inst3|LessThan40~1_combout\;
\inst3|ALT_INV_LessThan40~0_combout\ <= NOT \inst3|LessThan40~0_combout\;
\inst13|ALT_INV_Mux2~11_combout\ <= NOT \inst13|Mux2~11_combout\;
\inst13|ALT_INV_Mux2~10_combout\ <= NOT \inst13|Mux2~10_combout\;
\inst13|ALT_INV_Mux3~11_combout\ <= NOT \inst13|Mux3~11_combout\;
\inst13|ALT_INV_Mux3~10_combout\ <= NOT \inst13|Mux3~10_combout\;
\inst13|ALT_INV_Mux1~15_combout\ <= NOT \inst13|Mux1~15_combout\;
\inst13|ALT_INV_Mux1~14_combout\ <= NOT \inst13|Mux1~14_combout\;
\inst13|ALT_INV_Mux2~9_combout\ <= NOT \inst13|Mux2~9_combout\;
\inst13|ALT_INV_Mux2~8_combout\ <= NOT \inst13|Mux2~8_combout\;
\inst13|ALT_INV_Mux3~9_combout\ <= NOT \inst13|Mux3~9_combout\;
\inst13|ALT_INV_Mux3~8_combout\ <= NOT \inst13|Mux3~8_combout\;
\inst13|ALT_INV_Mux1~13_combout\ <= NOT \inst13|Mux1~13_combout\;
\inst13|ALT_INV_Mux1~12_combout\ <= NOT \inst13|Mux1~12_combout\;
\inst13|ALT_INV_Mux2~7_combout\ <= NOT \inst13|Mux2~7_combout\;
\inst13|ALT_INV_Mux2~6_combout\ <= NOT \inst13|Mux2~6_combout\;
\inst13|ALT_INV_Mux2~5_combout\ <= NOT \inst13|Mux2~5_combout\;
\inst13|ALT_INV_Mux2~4_combout\ <= NOT \inst13|Mux2~4_combout\;
\inst13|ALT_INV_Mux3~7_combout\ <= NOT \inst13|Mux3~7_combout\;
\inst13|ALT_INV_Mux3~6_combout\ <= NOT \inst13|Mux3~6_combout\;
\inst13|ALT_INV_Mux3~5_combout\ <= NOT \inst13|Mux3~5_combout\;
\inst13|ALT_INV_Mux3~4_combout\ <= NOT \inst13|Mux3~4_combout\;
\inst13|ALT_INV_Mux8~14_combout\ <= NOT \inst13|Mux8~14_combout\;
\inst13|ALT_INV_Mux1~11_combout\ <= NOT \inst13|Mux1~11_combout\;
\inst13|ALT_INV_Mux1~6_combout\ <= NOT \inst13|Mux1~6_combout\;
\inst13|ALT_INV_Mux1~5_combout\ <= NOT \inst13|Mux1~5_combout\;
\inst13|ALT_INV_Mux1~4_combout\ <= NOT \inst13|Mux1~4_combout\;
\inst13|ALT_INV_Mux8~13_combout\ <= NOT \inst13|Mux8~13_combout\;
\inst13|ALT_INV_Mux8~12_combout\ <= NOT \inst13|Mux8~12_combout\;
\inst11|ALT_INV_Mux3~29_combout\ <= NOT \inst11|Mux3~29_combout\;
\inst11|ALT_INV_Mux3~28_combout\ <= NOT \inst11|Mux3~28_combout\;
\inst11|ALT_INV_Mux1~29_combout\ <= NOT \inst11|Mux1~29_combout\;
\inst11|ALT_INV_Mux1~28_combout\ <= NOT \inst11|Mux1~28_combout\;
\inst11|ALT_INV_Mux8~29_combout\ <= NOT \inst11|Mux8~29_combout\;
\inst11|ALT_INV_Mux8~28_combout\ <= NOT \inst11|Mux8~28_combout\;
\inst11|ALT_INV_Mux1~19_combout\ <= NOT \inst11|Mux1~19_combout\;
\inst11|ALT_INV_Mux1~18_combout\ <= NOT \inst11|Mux1~18_combout\;
\inst11|ALT_INV_Mux3~19_combout\ <= NOT \inst11|Mux3~19_combout\;
\inst11|ALT_INV_Mux3~18_combout\ <= NOT \inst11|Mux3~18_combout\;
\inst11|ALT_INV_Mux3~13_combout\ <= NOT \inst11|Mux3~13_combout\;
\inst11|ALT_INV_Mux3~12_combout\ <= NOT \inst11|Mux3~12_combout\;
\inst11|ALT_INV_Mux3~11_combout\ <= NOT \inst11|Mux3~11_combout\;
\inst11|ALT_INV_Mux3~6_combout\ <= NOT \inst11|Mux3~6_combout\;
\inst11|ALT_INV_Mux3~5_combout\ <= NOT \inst11|Mux3~5_combout\;
\inst11|ALT_INV_Mux3~4_combout\ <= NOT \inst11|Mux3~4_combout\;
\inst11|ALT_INV_Mux8~23_combout\ <= NOT \inst11|Mux8~23_combout\;
\inst11|ALT_INV_Mux8~22_combout\ <= NOT \inst11|Mux8~22_combout\;
\inst11|ALT_INV_Mux1~13_combout\ <= NOT \inst11|Mux1~13_combout\;
\inst11|ALT_INV_Mux1~12_combout\ <= NOT \inst11|Mux1~12_combout\;
\inst11|ALT_INV_Mux1~11_combout\ <= NOT \inst11|Mux1~11_combout\;
\inst11|ALT_INV_Mux1~6_combout\ <= NOT \inst11|Mux1~6_combout\;
\inst11|ALT_INV_Mux1~5_combout\ <= NOT \inst11|Mux1~5_combout\;
\inst11|ALT_INV_Mux1~4_combout\ <= NOT \inst11|Mux1~4_combout\;
\inst11|ALT_INV_Mux8~13_combout\ <= NOT \inst11|Mux8~13_combout\;
\inst11|ALT_INV_Mux8~12_combout\ <= NOT \inst11|Mux8~12_combout\;
\inst11|ALT_INV_Mux8~11_combout\ <= NOT \inst11|Mux8~11_combout\;
\inst11|ALT_INV_Mux8~6_combout\ <= NOT \inst11|Mux8~6_combout\;
\inst11|ALT_INV_Mux8~5_combout\ <= NOT \inst11|Mux8~5_combout\;
\inst11|ALT_INV_Mux8~4_combout\ <= NOT \inst11|Mux8~4_combout\;
\inst2|ALT_INV_LessThan6~0_combout\ <= NOT \inst2|LessThan6~0_combout\;
\inst11|ALT_INV_Mux2~29_combout\ <= NOT \inst11|Mux2~29_combout\;
\inst11|ALT_INV_Mux2~28_combout\ <= NOT \inst11|Mux2~28_combout\;
\inst11|ALT_INV_Mux2~23_combout\ <= NOT \inst11|Mux2~23_combout\;
\inst11|ALT_INV_Mux2~22_combout\ <= NOT \inst11|Mux2~22_combout\;
\inst11|ALT_INV_Mux2~13_combout\ <= NOT \inst11|Mux2~13_combout\;
\inst11|ALT_INV_Mux2~12_combout\ <= NOT \inst11|Mux2~12_combout\;
\inst11|ALT_INV_Mux2~11_combout\ <= NOT \inst11|Mux2~11_combout\;
\inst11|ALT_INV_Mux2~6_combout\ <= NOT \inst11|Mux2~6_combout\;
\inst11|ALT_INV_Mux2~5_combout\ <= NOT \inst11|Mux2~5_combout\;
\inst11|ALT_INV_Mux2~4_combout\ <= NOT \inst11|Mux2~4_combout\;
\inst14|ALT_INV_Add0~4_combout\ <= NOT \inst14|Add0~4_combout\;
\inst13|ALT_INV_Mux8~11_combout\ <= NOT \inst13|Mux8~11_combout\;
\inst14|ALT_INV_Add0~3_combout\ <= NOT \inst14|Add0~3_combout\;
\inst14|ALT_INV_Add0~2_combout\ <= NOT \inst14|Add0~2_combout\;
\inst13|ALT_INV_Mux8~6_combout\ <= NOT \inst13|Mux8~6_combout\;
\inst13|ALT_INV_Mux8~5_combout\ <= NOT \inst13|Mux8~5_combout\;
\inst13|ALT_INV_Mux8~4_combout\ <= NOT \inst13|Mux8~4_combout\;
\inst5|ALT_INV_SHIFTIN\(0) <= NOT \inst5|SHIFTIN\(0);
\inst5|ALT_INV_output_ready~q\ <= NOT \inst5|output_ready~q\;
\inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\ <= NOT \inst5|mouse_state.LOAD_COMMAND2~q\;
\inst5|ALT_INV_Equal1~0_combout\ <= NOT \inst5|Equal1~0_combout\;
\inst5|ALT_INV_Equal2~0_combout\ <= NOT \inst5|Equal2~0_combout\;
\inst5|ALT_INV_filter\(4) <= NOT \inst5|filter\(4);
\inst5|ALT_INV_filter\(3) <= NOT \inst5|filter\(3);
\inst5|ALT_INV_filter\(2) <= NOT \inst5|filter\(2);
\inst5|ALT_INV_filter\(0) <= NOT \inst5|filter\(0);
\inst5|ALT_INV_filter\(7) <= NOT \inst5|filter\(7);
\inst5|ALT_INV_filter\(6) <= NOT \inst5|filter\(6);
\inst5|ALT_INV_filter\(5) <= NOT \inst5|filter\(5);
\inst5|ALT_INV_new_cursor_row[8]~0_combout\ <= NOT \inst5|new_cursor_row[8]~0_combout\;
\inst2|ALT_INV_process_0~0_combout\ <= NOT \inst2|process_0~0_combout\;
\inst2|ALT_INV_LessThan7~0_combout\ <= NOT \inst2|LessThan7~0_combout\;
\inst2|ALT_INV_red_out1~1_combout\ <= NOT \inst2|red_out1~1_combout\;
\inst2|ALT_INV_red_out1~0_combout\ <= NOT \inst2|red_out1~0_combout\;
\inst2|ALT_INV_red_out2~1_combout\ <= NOT \inst2|red_out2~1_combout\;
\inst2|ALT_INV_red_out2~0_combout\ <= NOT \inst2|red_out2~0_combout\;
\inst2|ALT_INV_red_out3~2_combout\ <= NOT \inst2|red_out3~2_combout\;
\inst2|ALT_INV_red_out3~1_combout\ <= NOT \inst2|red_out3~1_combout\;
\inst2|ALT_INV_red_out3~0_combout\ <= NOT \inst2|red_out3~0_combout\;
\inst3|ALT_INV_red~12_combout\ <= NOT \inst3|red~12_combout\;
\inst3|ALT_INV_collision~q\ <= NOT \inst3|collision~q\;
\inst2|ALT_INV_green_out3~1_combout\ <= NOT \inst2|green_out3~1_combout\;
\inst2|ALT_INV_green_out3~0_combout\ <= NOT \inst2|green_out3~0_combout\;
\inst3|ALT_INV_red~11_combout\ <= NOT \inst3|red~11_combout\;
\inst2|ALT_INV_blue_out0~1_combout\ <= NOT \inst2|blue_out0~1_combout\;
\inst2|ALT_INV_blue_out0~0_combout\ <= NOT \inst2|blue_out0~0_combout\;
\inst2|ALT_INV_blue_out2~1_combout\ <= NOT \inst2|blue_out2~1_combout\;
\inst2|ALT_INV_blue_out2~0_combout\ <= NOT \inst2|blue_out2~0_combout\;
\inst2|ALT_INV_blue_out3~8_combout\ <= NOT \inst2|blue_out3~8_combout\;
\inst2|ALT_INV_blue_out3~7_combout\ <= NOT \inst2|blue_out3~7_combout\;
\inst2|ALT_INV_blue_out3~6_combout\ <= NOT \inst2|blue_out3~6_combout\;
\inst3|ALT_INV_red~10_combout\ <= NOT \inst3|red~10_combout\;
\inst2|ALT_INV_blue_out3~5_combout\ <= NOT \inst2|blue_out3~5_combout\;
\inst2|ALT_INV_blue_out3~4_combout\ <= NOT \inst2|blue_out3~4_combout\;
\inst3|ALT_INV_blue~2_combout\ <= NOT \inst3|blue~2_combout\;
\inst3|ALT_INV_blue~1_combout\ <= NOT \inst3|blue~1_combout\;
\inst3|ALT_INV_bottom_cloud3_on~combout\ <= NOT \inst3|bottom_cloud3_on~combout\;
\inst3|ALT_INV_bottom_cloud3_on~1_combout\ <= NOT \inst3|bottom_cloud3_on~1_combout\;
\inst3|ALT_INV_LessThan43~5_combout\ <= NOT \inst3|LessThan43~5_combout\;
\inst3|ALT_INV_Add17~1_combout\ <= NOT \inst3|Add17~1_combout\;
\inst3|ALT_INV_Add17~0_combout\ <= NOT \inst3|Add17~0_combout\;
\inst3|ALT_INV_LessThan43~4_combout\ <= NOT \inst3|LessThan43~4_combout\;
\inst3|ALT_INV_LessThan43~3_combout\ <= NOT \inst3|LessThan43~3_combout\;
\inst3|ALT_INV_LessThan43~2_combout\ <= NOT \inst3|LessThan43~2_combout\;
\inst3|ALT_INV_LessThan43~1_combout\ <= NOT \inst3|LessThan43~1_combout\;
\inst3|ALT_INV_LessThan43~0_combout\ <= NOT \inst3|LessThan43~0_combout\;
\inst3|ALT_INV_ball_on~6_combout\ <= NOT \inst3|ball_on~6_combout\;
\inst3|ALT_INV_ball_on~5_combout\ <= NOT \inst3|ball_on~5_combout\;
\inst3|ALT_INV_ball_on~4_combout\ <= NOT \inst3|ball_on~4_combout\;
\inst3|ALT_INV_ball_on~3_combout\ <= NOT \inst3|ball_on~3_combout\;
\inst3|ALT_INV_ball_y_pos\(4) <= NOT \inst3|ball_y_pos\(4);
\inst3|ALT_INV_ball_y_pos\(5) <= NOT \inst3|ball_y_pos\(5);
\inst3|ALT_INV_ball_y_pos\(6) <= NOT \inst3|ball_y_pos\(6);
\inst3|ALT_INV_Add2~1_combout\ <= NOT \inst3|Add2~1_combout\;
\inst3|ALT_INV_LessThan14~0_combout\ <= NOT \inst3|LessThan14~0_combout\;
\inst3|ALT_INV_ball_y_pos\(7) <= NOT \inst3|ball_y_pos\(7);
\inst3|ALT_INV_ball_on~2_combout\ <= NOT \inst3|ball_on~2_combout\;
\inst3|ALT_INV_ball_on~1_combout\ <= NOT \inst3|ball_on~1_combout\;
\inst3|ALT_INV_ball_on~0_combout\ <= NOT \inst3|ball_on~0_combout\;
\inst3|ALT_INV_ball_y_pos\(9) <= NOT \inst3|ball_y_pos\(9);
\inst3|ALT_INV_Add2~0_combout\ <= NOT \inst3|Add2~0_combout\;
\inst3|ALT_INV_ball_y_pos\(8) <= NOT \inst3|ball_y_pos\(8);
\inst3|ALT_INV_LessThan15~3_combout\ <= NOT \inst3|LessThan15~3_combout\;
\inst3|ALT_INV_LessThan15~2_combout\ <= NOT \inst3|LessThan15~2_combout\;
\inst3|ALT_INV_LessThan15~1_combout\ <= NOT \inst3|LessThan15~1_combout\;
\inst3|ALT_INV_ball_y_pos\(2) <= NOT \inst3|ball_y_pos\(2);
\inst3|ALT_INV_ball_y_pos\(3) <= NOT \inst3|ball_y_pos\(3);
\inst3|ALT_INV_LessThan15~0_combout\ <= NOT \inst3|LessThan15~0_combout\;
\inst3|ALT_INV_red~9_combout\ <= NOT \inst3|red~9_combout\;
\inst3|ALT_INV_LessThan9~0_combout\ <= NOT \inst3|LessThan9~0_combout\;
\inst14|ALT_INV_Equal0~1_combout\ <= NOT \inst14|Equal0~1_combout\;
\inst14|ALT_INV_Equal0~0_combout\ <= NOT \inst14|Equal0~0_combout\;
\inst3|ALT_INV_blue~0_combout\ <= NOT \inst3|blue~0_combout\;
\inst3|ALT_INV_top_cloud1_on~0_combout\ <= NOT \inst3|top_cloud1_on~0_combout\;
\inst3|ALT_INV_LessThan20~3_combout\ <= NOT \inst3|LessThan20~3_combout\;
\inst3|ALT_INV_LessThan20~2_combout\ <= NOT \inst3|LessThan20~2_combout\;
\inst3|ALT_INV_LessThan20~1_combout\ <= NOT \inst3|LessThan20~1_combout\;
\inst3|ALT_INV_LessThan20~0_combout\ <= NOT \inst3|LessThan20~0_combout\;
\inst3|ALT_INV_bottom_cloud1_on~1_combout\ <= NOT \inst3|bottom_cloud1_on~1_combout\;
\inst3|ALT_INV_LessThan25~3_combout\ <= NOT \inst3|LessThan25~3_combout\;
\inst3|ALT_INV_LessThan25~2_combout\ <= NOT \inst3|LessThan25~2_combout\;
\inst3|ALT_INV_LessThan25~1_combout\ <= NOT \inst3|LessThan25~1_combout\;
\inst3|ALT_INV_LessThan25~0_combout\ <= NOT \inst3|LessThan25~0_combout\;
\inst3|ALT_INV_Add7~1_combout\ <= NOT \inst3|Add7~1_combout\;
\inst3|ALT_INV_Add7~0_combout\ <= NOT \inst3|Add7~0_combout\;
\inst3|ALT_INV_bottom_cloud2_on~1_combout\ <= NOT \inst3|bottom_cloud2_on~1_combout\;
\inst3|ALT_INV_LessThan34~3_combout\ <= NOT \inst3|LessThan34~3_combout\;
\inst3|ALT_INV_LessThan34~2_combout\ <= NOT \inst3|LessThan34~2_combout\;
\inst3|ALT_INV_LessThan34~1_combout\ <= NOT \inst3|LessThan34~1_combout\;
\inst3|ALT_INV_LessThan34~0_combout\ <= NOT \inst3|LessThan34~0_combout\;
\inst3|ALT_INV_Add11~1_combout\ <= NOT \inst3|Add11~1_combout\;
\inst3|ALT_INV_Add11~0_combout\ <= NOT \inst3|Add11~0_combout\;
\inst3|ALT_INV_top_cloud2_on~0_combout\ <= NOT \inst3|top_cloud2_on~0_combout\;
\inst3|ALT_INV_LessThan30~3_combout\ <= NOT \inst3|LessThan30~3_combout\;
\inst3|ALT_INV_LessThan30~2_combout\ <= NOT \inst3|LessThan30~2_combout\;
\inst3|ALT_INV_LessThan30~1_combout\ <= NOT \inst3|LessThan30~1_combout\;
\inst3|ALT_INV_LessThan30~0_combout\ <= NOT \inst3|LessThan30~0_combout\;
\inst3|ALT_INV_bottom_cloud2_on~0_combout\ <= NOT \inst3|bottom_cloud2_on~0_combout\;
\inst3|ALT_INV_LessThan28~5_combout\ <= NOT \inst3|LessThan28~5_combout\;
\inst3|ALT_INV_LessThan28~4_combout\ <= NOT \inst3|LessThan28~4_combout\;
\inst3|ALT_INV_LessThan28~3_combout\ <= NOT \inst3|LessThan28~3_combout\;
\inst3|ALT_INV_LessThan28~2_combout\ <= NOT \inst3|LessThan28~2_combout\;
\inst3|ALT_INV_LessThan28~1_combout\ <= NOT \inst3|LessThan28~1_combout\;
\inst3|ALT_INV_LessThan28~0_combout\ <= NOT \inst3|LessThan28~0_combout\;
\inst3|ALT_INV_Add10~1_combout\ <= NOT \inst3|Add10~1_combout\;
\inst3|ALT_INV_Add10~0_combout\ <= NOT \inst3|Add10~0_combout\;
\inst3|ALT_INV_LessThan32~6_combout\ <= NOT \inst3|LessThan32~6_combout\;
\inst3|ALT_INV_LessThan32~5_combout\ <= NOT \inst3|LessThan32~5_combout\;
\inst3|ALT_INV_LessThan32~4_combout\ <= NOT \inst3|LessThan32~4_combout\;
\inst3|ALT_INV_bottom_cloud2_x_pos\(6) <= NOT \inst3|bottom_cloud2_x_pos\(6);
\inst3|ALT_INV_bottom_cloud2_x_pos\(7) <= NOT \inst3|bottom_cloud2_x_pos\(7);
\inst3|ALT_INV_LessThan32~3_combout\ <= NOT \inst3|LessThan32~3_combout\;
\inst3|ALT_INV_LessThan32~2_combout\ <= NOT \inst3|LessThan32~2_combout\;
\inst3|ALT_INV_LessThan32~1_combout\ <= NOT \inst3|LessThan32~1_combout\;
\inst3|ALT_INV_bottom_cloud2_x_pos\(4) <= NOT \inst3|bottom_cloud2_x_pos\(4);
\inst3|ALT_INV_bottom_cloud2_x_pos\(5) <= NOT \inst3|bottom_cloud2_x_pos\(5);
\inst3|ALT_INV_LessThan32~0_combout\ <= NOT \inst3|LessThan32~0_combout\;
\inst3|ALT_INV_bottom_cloud2_x_pos\(0) <= NOT \inst3|bottom_cloud2_x_pos\(0);
\inst3|ALT_INV_bottom_cloud2_x_pos\(1) <= NOT \inst3|bottom_cloud2_x_pos\(1);
\inst3|ALT_INV_bottom_cloud2_x_pos\(2) <= NOT \inst3|bottom_cloud2_x_pos\(2);
\inst3|ALT_INV_bottom_cloud2_x_pos\(3) <= NOT \inst3|bottom_cloud2_x_pos\(3);
\inst3|ALT_INV_bottom_cloud2_x_pos\(8) <= NOT \inst3|bottom_cloud2_x_pos\(8);
\inst3|ALT_INV_bottom_cloud2_x_pos\(9) <= NOT \inst3|bottom_cloud2_x_pos\(9);
\inst3|ALT_INV_bottom_cloud2_x_pos\(10) <= NOT \inst3|bottom_cloud2_x_pos\(10);
\inst3|ALT_INV_bottom_cloud1_on~0_combout\ <= NOT \inst3|bottom_cloud1_on~0_combout\;
\inst3|ALT_INV_LessThan18~5_combout\ <= NOT \inst3|LessThan18~5_combout\;
\inst3|ALT_INV_LessThan18~4_combout\ <= NOT \inst3|LessThan18~4_combout\;
\inst3|ALT_INV_LessThan18~3_combout\ <= NOT \inst3|LessThan18~3_combout\;
\inst3|ALT_INV_LessThan18~2_combout\ <= NOT \inst3|LessThan18~2_combout\;
\inst3|ALT_INV_LessThan18~1_combout\ <= NOT \inst3|LessThan18~1_combout\;
\inst3|ALT_INV_LessThan18~0_combout\ <= NOT \inst3|LessThan18~0_combout\;
\inst3|ALT_INV_Add4~1_combout\ <= NOT \inst3|Add4~1_combout\;
\inst3|ALT_INV_Add4~0_combout\ <= NOT \inst3|Add4~0_combout\;
\inst3|ALT_INV_LessThan17~6_combout\ <= NOT \inst3|LessThan17~6_combout\;
\inst3|ALT_INV_LessThan17~5_combout\ <= NOT \inst3|LessThan17~5_combout\;
\inst3|ALT_INV_LessThan17~4_combout\ <= NOT \inst3|LessThan17~4_combout\;
\inst3|ALT_INV_LessThan17~3_combout\ <= NOT \inst3|LessThan17~3_combout\;
\inst3|ALT_INV_LessThan17~2_combout\ <= NOT \inst3|LessThan17~2_combout\;
\inst3|ALT_INV_LessThan17~1_combout\ <= NOT \inst3|LessThan17~1_combout\;
\inst3|ALT_INV_LessThan17~0_combout\ <= NOT \inst3|LessThan17~0_combout\;
\inst3|ALT_INV_top_cloud3_on~1_combout\ <= NOT \inst3|top_cloud3_on~1_combout\;
\inst3|ALT_INV_top_cloud3_on~0_combout\ <= NOT \inst3|top_cloud3_on~0_combout\;
\inst3|ALT_INV_LessThan39~5_combout\ <= NOT \inst3|LessThan39~5_combout\;
\inst3|ALT_INV_LessThan39~4_combout\ <= NOT \inst3|LessThan39~4_combout\;
\inst3|ALT_INV_LessThan39~3_combout\ <= NOT \inst3|LessThan39~3_combout\;
\inst3|ALT_INV_LessThan39~2_combout\ <= NOT \inst3|LessThan39~2_combout\;
\inst3|ALT_INV_LessThan39~1_combout\ <= NOT \inst3|LessThan39~1_combout\;
\inst3|ALT_INV_LessThan39~0_combout\ <= NOT \inst3|LessThan39~0_combout\;
\inst3|ALT_INV_bottom_cloud3_on~0_combout\ <= NOT \inst3|bottom_cloud3_on~0_combout\;
\inst3|ALT_INV_LessThan37~5_combout\ <= NOT \inst3|LessThan37~5_combout\;
\inst3|ALT_INV_LessThan37~4_combout\ <= NOT \inst3|LessThan37~4_combout\;
\inst3|ALT_INV_LessThan37~3_combout\ <= NOT \inst3|LessThan37~3_combout\;
\inst3|ALT_INV_LessThan37~2_combout\ <= NOT \inst3|LessThan37~2_combout\;
\inst3|ALT_INV_LessThan37~1_combout\ <= NOT \inst3|LessThan37~1_combout\;
\inst3|ALT_INV_LessThan37~0_combout\ <= NOT \inst3|LessThan37~0_combout\;
\inst3|ALT_INV_Add16~1_combout\ <= NOT \inst3|Add16~1_combout\;
\inst3|ALT_INV_Add16~0_combout\ <= NOT \inst3|Add16~0_combout\;
\inst3|ALT_INV_LessThan41~6_combout\ <= NOT \inst3|LessThan41~6_combout\;
\inst3|ALT_INV_LessThan41~5_combout\ <= NOT \inst3|LessThan41~5_combout\;
\inst3|ALT_INV_LessThan41~4_combout\ <= NOT \inst3|LessThan41~4_combout\;
\inst3|ALT_INV_bottom_cloud3_x_pos\(6) <= NOT \inst3|bottom_cloud3_x_pos\(6);
\inst3|ALT_INV_bottom_cloud3_x_pos\(7) <= NOT \inst3|bottom_cloud3_x_pos\(7);
\inst3|ALT_INV_LessThan41~3_combout\ <= NOT \inst3|LessThan41~3_combout\;
\inst3|ALT_INV_LessThan41~2_combout\ <= NOT \inst3|LessThan41~2_combout\;
\inst3|ALT_INV_LessThan41~1_combout\ <= NOT \inst3|LessThan41~1_combout\;
\inst3|ALT_INV_bottom_cloud3_x_pos\(4) <= NOT \inst3|bottom_cloud3_x_pos\(4);
\inst3|ALT_INV_bottom_cloud3_x_pos\(5) <= NOT \inst3|bottom_cloud3_x_pos\(5);
\inst3|ALT_INV_LessThan41~0_combout\ <= NOT \inst3|LessThan41~0_combout\;
\inst3|ALT_INV_bottom_cloud3_x_pos\(0) <= NOT \inst3|bottom_cloud3_x_pos\(0);
\inst3|ALT_INV_bottom_cloud3_x_pos\(1) <= NOT \inst3|bottom_cloud3_x_pos\(1);
\inst3|ALT_INV_bottom_cloud3_x_pos\(2) <= NOT \inst3|bottom_cloud3_x_pos\(2);
\inst3|ALT_INV_bottom_cloud3_x_pos\(3) <= NOT \inst3|bottom_cloud3_x_pos\(3);
\inst3|ALT_INV_bottom_cloud3_x_pos\(8) <= NOT \inst3|bottom_cloud3_x_pos\(8);
\inst3|ALT_INV_bottom_cloud3_x_pos\(9) <= NOT \inst3|bottom_cloud3_x_pos\(9);
\inst3|ALT_INV_bottom_cloud3_x_pos\(10) <= NOT \inst3|bottom_cloud3_x_pos\(10);
\inst2|ALT_INV_blue_out3~3_combout\ <= NOT \inst2|blue_out3~3_combout\;
\inst3|ALT_INV_red~8_combout\ <= NOT \inst3|red~8_combout\;
\inst3|ALT_INV_red~7_combout\ <= NOT \inst3|red~7_combout\;
\inst13|ALT_INV_Equal0~1_combout\ <= NOT \inst13|Equal0~1_combout\;
\inst13|ALT_INV_Equal0~0_combout\ <= NOT \inst13|Equal0~0_combout\;
\inst3|ALT_INV_red~6_combout\ <= NOT \inst3|red~6_combout\;
\inst2|ALT_INV_blue_out3~2_combout\ <= NOT \inst2|blue_out3~2_combout\;
\inst3|ALT_INV_red~5_combout\ <= NOT \inst3|red~5_combout\;
\inst3|ALT_INV_LessThan24~0_combout\ <= NOT \inst3|LessThan24~0_combout\;
\inst3|ALT_INV_red~4_combout\ <= NOT \inst3|red~4_combout\;
\inst3|ALT_INV_red~3_combout\ <= NOT \inst3|red~3_combout\;
\inst3|ALT_INV_LessThan11~0_combout\ <= NOT \inst3|LessThan11~0_combout\;
\inst11|ALT_INV_Equal0~1_combout\ <= NOT \inst11|Equal0~1_combout\;
\inst11|ALT_INV_Equal0~0_combout\ <= NOT \inst11|Equal0~0_combout\;
\inst2|ALT_INV_blue_out3~1_combout\ <= NOT \inst2|blue_out3~1_combout\;
\inst2|ALT_INV_blue_out3~0_combout\ <= NOT \inst2|blue_out3~0_combout\;
\inst2|ALT_INV_video_on_h~q\ <= NOT \inst2|video_on_h~q\;
\inst2|ALT_INV_video_on_v~q\ <= NOT \inst2|video_on_v~q\;
\inst3|ALT_INV_red~2_combout\ <= NOT \inst3|red~2_combout\;
\inst3|ALT_INV_red~1_combout\ <= NOT \inst3|red~1_combout\;
\inst2|ALT_INV_pixel_column\(0) <= NOT \inst2|pixel_column\(0);
\inst2|ALT_INV_pixel_column\(9) <= NOT \inst2|pixel_column\(9);
\inst2|ALT_INV_pixel_column\(6) <= NOT \inst2|pixel_column\(6);
\inst3|ALT_INV_red~0_combout\ <= NOT \inst3|red~0_combout\;
\inst2|ALT_INV_pixel_row\(8) <= NOT \inst2|pixel_row\(8);
\inst2|ALT_INV_pixel_row\(7) <= NOT \inst2|pixel_row\(7);
\inst2|ALT_INV_pixel_column\(7) <= NOT \inst2|pixel_column\(7);
\inst2|ALT_INV_pixel_column\(5) <= NOT \inst2|pixel_column\(5);
\inst3|ALT_INV_toolbox_on~2_combout\ <= NOT \inst3|toolbox_on~2_combout\;
\inst3|ALT_INV_toolbox_on~1_combout\ <= NOT \inst3|toolbox_on~1_combout\;
\inst2|ALT_INV_pixel_row\(1) <= NOT \inst2|pixel_row\(1);
\inst2|ALT_INV_pixel_row\(0) <= NOT \inst2|pixel_row\(0);
\inst3|ALT_INV_toolbox_on~0_combout\ <= NOT \inst3|toolbox_on~0_combout\;
\inst2|ALT_INV_pixel_row\(6) <= NOT \inst2|pixel_row\(6);
\inst2|ALT_INV_pixel_row\(5) <= NOT \inst2|pixel_row\(5);
\inst2|ALT_INV_pixel_row\(3) <= NOT \inst2|pixel_row\(3);
\inst2|ALT_INV_pixel_row\(4) <= NOT \inst2|pixel_row\(4);
\inst2|ALT_INV_pixel_row\(2) <= NOT \inst2|pixel_row\(2);
\inst2|ALT_INV_pixel_column\(8) <= NOT \inst2|pixel_column\(8);
\inst12|ALT_INV_Equal0~1_combout\ <= NOT \inst12|Equal0~1_combout\;
\inst12|ALT_INV_Mux3~6_combout\ <= NOT \inst12|Mux3~6_combout\;
\inst12|ALT_INV_Mux3~5_combout\ <= NOT \inst12|Mux3~5_combout\;
\inst12|ALT_INV_Mux3~4_combout\ <= NOT \inst12|Mux3~4_combout\;
\inst12|ALT_INV_Mux1~6_combout\ <= NOT \inst12|Mux1~6_combout\;
\inst12|ALT_INV_Mux1~5_combout\ <= NOT \inst12|Mux1~5_combout\;
\inst12|ALT_INV_Mux1~4_combout\ <= NOT \inst12|Mux1~4_combout\;
\inst12|ALT_INV_Mux2~6_combout\ <= NOT \inst12|Mux2~6_combout\;
\inst12|ALT_INV_Mux2~5_combout\ <= NOT \inst12|Mux2~5_combout\;
\inst12|ALT_INV_Mux2~4_combout\ <= NOT \inst12|Mux2~4_combout\;
\inst12|ALT_INV_Mux9~2_combout\ <= NOT \inst12|Mux9~2_combout\;
\inst12|ALT_INV_Mux9~1_combout\ <= NOT \inst12|Mux9~1_combout\;
\inst12|ALT_INV_Mux9~0_combout\ <= NOT \inst12|Mux9~0_combout\;
\inst12|ALT_INV_Mux11~2_combout\ <= NOT \inst12|Mux11~2_combout\;
\inst12|ALT_INV_Mux11~1_combout\ <= NOT \inst12|Mux11~1_combout\;
\inst12|ALT_INV_Mux11~0_combout\ <= NOT \inst12|Mux11~0_combout\;
\inst12|ALT_INV_Equal0~0_combout\ <= NOT \inst12|Equal0~0_combout\;
\inst12|ALT_INV_Mux5~0_combout\ <= NOT \inst12|Mux5~0_combout\;
\inst12|ALT_INV_Mux1~3_combout\ <= NOT \inst12|Mux1~3_combout\;
\inst12|ALT_INV_Mux1~2_combout\ <= NOT \inst12|Mux1~2_combout\;
\inst12|ALT_INV_Mux1~1_combout\ <= NOT \inst12|Mux1~1_combout\;
\inst12|ALT_INV_Mux1~0_combout\ <= NOT \inst12|Mux1~0_combout\;
\inst12|ALT_INV_Mux7~0_combout\ <= NOT \inst12|Mux7~0_combout\;
\inst12|ALT_INV_Mux3~3_combout\ <= NOT \inst12|Mux3~3_combout\;
\inst12|ALT_INV_Mux3~2_combout\ <= NOT \inst12|Mux3~2_combout\;
\inst12|ALT_INV_Mux3~1_combout\ <= NOT \inst12|Mux3~1_combout\;
\inst12|ALT_INV_Mux3~0_combout\ <= NOT \inst12|Mux3~0_combout\;
\inst12|ALT_INV_Mux6~0_combout\ <= NOT \inst12|Mux6~0_combout\;
\inst12|ALT_INV_Mux2~3_combout\ <= NOT \inst12|Mux2~3_combout\;
\inst12|ALT_INV_Mux2~2_combout\ <= NOT \inst12|Mux2~2_combout\;
\inst12|ALT_INV_Mux4~0_combout\ <= NOT \inst12|Mux4~0_combout\;
\inst12|ALT_INV_Mux8~6_combout\ <= NOT \inst12|Mux8~6_combout\;
\inst12|ALT_INV_Mux8~5_combout\ <= NOT \inst12|Mux8~5_combout\;
\inst12|ALT_INV_Mux8~4_combout\ <= NOT \inst12|Mux8~4_combout\;
\inst12|ALT_INV_Mux8~3_combout\ <= NOT \inst12|Mux8~3_combout\;
\inst12|ALT_INV_Mux8~2_combout\ <= NOT \inst12|Mux8~2_combout\;
\inst12|ALT_INV_Mux0~2_combout\ <= NOT \inst12|Mux0~2_combout\;
\inst12|ALT_INV_Mux8~1_combout\ <= NOT \inst12|Mux8~1_combout\;
\inst12|ALT_INV_Mux8~0_combout\ <= NOT \inst12|Mux8~0_combout\;
\inst12|ALT_INV_Mux0~1_combout\ <= NOT \inst12|Mux0~1_combout\;
\inst12|ALT_INV_Mux0~0_combout\ <= NOT \inst12|Mux0~0_combout\;
\inst12|ALT_INV_Mux10~2_combout\ <= NOT \inst12|Mux10~2_combout\;
\inst12|ALT_INV_Mux10~1_combout\ <= NOT \inst12|Mux10~1_combout\;
\inst12|ALT_INV_Mux10~0_combout\ <= NOT \inst12|Mux10~0_combout\;
\inst12|ALT_INV_Mux2~1_combout\ <= NOT \inst12|Mux2~1_combout\;
\inst12|ALT_INV_Mux2~0_combout\ <= NOT \inst12|Mux2~0_combout\;
\inst14|ALT_INV_Add0~1_combout\ <= NOT \inst14|Add0~1_combout\;
\inst14|ALT_INV_Add0~0_combout\ <= NOT \inst14|Add0~0_combout\;
\inst2|ALT_INV_pixel_column\(4) <= NOT \inst2|pixel_column\(4);
\inst2|ALT_INV_pixel_column\(3) <= NOT \inst2|pixel_column\(3);
\inst2|ALT_INV_pixel_column\(1) <= NOT \inst2|pixel_column\(1);

-- Location: IOOBUF_X20_Y45_N53
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|vert_sync_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X20_Y45_N36
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|horiz_sync_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X46_Y0_N36
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|ALT_INV_SevenSeg_out~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X50_Y0_N53
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[5]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X48_Y0_N93
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[4]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X50_Y0_N36
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X48_Y0_N76
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[2]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X51_Y0_N36
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|ALT_INV_SevenSeg_out[1]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X52_Y0_N53
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X51_Y0_N53
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[6]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X43_Y0_N53
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[5]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X38_Y0_N36
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[4]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X43_Y0_N36
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[3]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X44_Y0_N53
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[2]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X40_Y0_N93
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|ALT_INV_SevenSeg_out[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X44_Y0_N36
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X0_Y18_N96
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|right_button~q\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X0_Y18_N79
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|left_button~q\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X12_Y45_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|blue_out3~q\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X12_Y45_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|blue_out2~q\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X14_Y45_N53
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|blue_out1~q\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X14_Y45_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|blue_out0~q\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X20_Y45_N19
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|green_out3~q\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X20_Y45_N2
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|green_out2~q\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X22_Y45_N53
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|green_out1~q\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X22_Y45_N36
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|green_out0~q\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X16_Y45_N76
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|red_out3~q\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X16_Y45_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|red_out2~q\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X16_Y45_N42
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|red_out1~q\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X18_Y45_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|red_out0~q\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X0_Y21_N5
\PS2_DAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|MOUSE_DATA_BUF~q\,
	oe => \inst5|mouse_state.WAIT_OUTPUT_READY~q\,
	devoe => ww_devoe,
	o => PS2_DAT);

-- Location: IOOBUF_X0_Y20_N5
\PS2_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|mouse_state.INHIBIT_TRANS~q\,
	oe => \inst5|WideOr4~combout\,
	devoe => ww_devoe,
	o => PS2_CLK);

-- Location: IOIBUF_X22_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y7_N0
\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y1_N0
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \inst1|pll2_inst|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \inst1|pll2_inst|altera_pll_i|fboutclk_wire\(0),
	tclk => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y5_N0
\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y0_N1
\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 0)
-- pragma translate_on
PORT MAP (
	nen0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\,
	tclk0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst1|pll2_inst|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G3
\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|pll2_inst|altera_pll_i|outclk_wire\(0),
	outclk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: IOIBUF_X0_Y20_N4
\PS2_CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: FF_X29_Y22_N19
\inst5|filter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \PS2_CLK~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(0));

-- Location: FF_X29_Y22_N23
\inst5|filter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(1));

-- Location: FF_X29_Y23_N25
\inst5|filter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(2));

-- Location: FF_X31_Y20_N31
\inst5|filter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(3));

-- Location: FF_X29_Y23_N31
\inst5|filter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(4));

-- Location: FF_X31_Y20_N58
\inst5|filter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(5));

-- Location: FF_X31_Y20_N49
\inst5|filter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(6));

-- Location: FF_X29_Y22_N16
\inst5|filter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(7));

-- Location: FF_X29_Y22_N22
\inst5|filter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter[1]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y20_N42
\inst5|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal2~0_combout\ = ( !\inst5|filter[1]~DUPLICATE_q\ & ( (!\inst5|filter\(0) & (!\inst5|filter\(2) & (!\inst5|filter\(4) & !\inst5|filter\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_filter\(0),
	datab => \inst5|ALT_INV_filter\(2),
	datac => \inst5|ALT_INV_filter\(4),
	datad => \inst5|ALT_INV_filter\(3),
	dataf => \inst5|ALT_INV_filter[1]~DUPLICATE_q\,
	combout => \inst5|Equal2~0_combout\);

-- Location: LABCELL_X31_Y20_N36
\inst5|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal1~0_combout\ = ( \inst5|filter[1]~DUPLICATE_q\ & ( (\inst5|filter\(0) & (\inst5|filter\(2) & (\inst5|filter\(4) & \inst5|filter\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_filter\(0),
	datab => \inst5|ALT_INV_filter\(2),
	datac => \inst5|ALT_INV_filter\(4),
	datad => \inst5|ALT_INV_filter\(3),
	dataf => \inst5|ALT_INV_filter[1]~DUPLICATE_q\,
	combout => \inst5|Equal1~0_combout\);

-- Location: LABCELL_X31_Y20_N48
\inst5|MOUSE_CLK_FILTER~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|MOUSE_CLK_FILTER~0_combout\ = ( \inst5|filter\(5) & ( \inst5|MOUSE_CLK_FILTER~q\ ) ) # ( !\inst5|filter\(5) & ( \inst5|MOUSE_CLK_FILTER~q\ & ( ((!\inst5|Equal2~0_combout\) # (\inst5|filter\(6))) # (\inst5|filter\(7)) ) ) ) # ( \inst5|filter\(5) & ( 
-- !\inst5|MOUSE_CLK_FILTER~q\ & ( (\inst5|filter\(7) & (\inst5|Equal1~0_combout\ & \inst5|filter\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010111011101111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_filter\(7),
	datab => \inst5|ALT_INV_Equal2~0_combout\,
	datac => \inst5|ALT_INV_Equal1~0_combout\,
	datad => \inst5|ALT_INV_filter\(6),
	datae => \inst5|ALT_INV_filter\(5),
	dataf => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	combout => \inst5|MOUSE_CLK_FILTER~0_combout\);

-- Location: FF_X28_Y21_N13
\inst5|MOUSE_CLK_FILTER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|MOUSE_CLK_FILTER~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|MOUSE_CLK_FILTER~q\);

-- Location: LABCELL_X32_Y18_N39
\inst5|SHIFTOUT[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[9]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst5|SHIFTOUT[9]~feeder_combout\);

-- Location: LABCELL_X32_Y21_N42
\inst5|inhibit_wait_count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|inhibit_wait_count[0]~0_combout\ = !\inst5|inhibit_wait_count\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_inhibit_wait_count\(0),
	combout => \inst5|inhibit_wait_count[0]~0_combout\);

-- Location: FF_X32_Y21_N43
\inst5|inhibit_wait_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|inhibit_wait_count[0]~0_combout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(0));

-- Location: LABCELL_X26_Y22_N0
\inst5|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~41_sumout\ = SUM(( \inst5|inhibit_wait_count\(0) ) + ( \inst5|inhibit_wait_count\(1) ) + ( !VCC ))
-- \inst5|Add0~42\ = CARRY(( \inst5|inhibit_wait_count\(0) ) + ( \inst5|inhibit_wait_count\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_inhibit_wait_count\(1),
	datac => \inst5|ALT_INV_inhibit_wait_count\(0),
	cin => GND,
	sumout => \inst5|Add0~41_sumout\,
	cout => \inst5|Add0~42\);

-- Location: FF_X32_Y21_N46
\inst5|inhibit_wait_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Add0~41_sumout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(1));

-- Location: LABCELL_X26_Y22_N3
\inst5|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~37_sumout\ = SUM(( \inst5|inhibit_wait_count\(2) ) + ( GND ) + ( \inst5|Add0~42\ ))
-- \inst5|Add0~38\ = CARRY(( \inst5|inhibit_wait_count\(2) ) + ( GND ) + ( \inst5|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(2),
	cin => \inst5|Add0~42\,
	sumout => \inst5|Add0~37_sumout\,
	cout => \inst5|Add0~38\);

-- Location: FF_X32_Y21_N44
\inst5|inhibit_wait_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Add0~37_sumout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(2));

-- Location: LABCELL_X26_Y22_N6
\inst5|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~33_sumout\ = SUM(( \inst5|inhibit_wait_count\(3) ) + ( GND ) + ( \inst5|Add0~38\ ))
-- \inst5|Add0~34\ = CARRY(( \inst5|inhibit_wait_count\(3) ) + ( GND ) + ( \inst5|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(3),
	cin => \inst5|Add0~38\,
	sumout => \inst5|Add0~33_sumout\,
	cout => \inst5|Add0~34\);

-- Location: FF_X32_Y21_N41
\inst5|inhibit_wait_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Add0~33_sumout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(3));

-- Location: LABCELL_X26_Y22_N9
\inst5|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~29_sumout\ = SUM(( \inst5|inhibit_wait_count\(4) ) + ( GND ) + ( \inst5|Add0~34\ ))
-- \inst5|Add0~30\ = CARRY(( \inst5|inhibit_wait_count\(4) ) + ( GND ) + ( \inst5|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_inhibit_wait_count\(4),
	cin => \inst5|Add0~34\,
	sumout => \inst5|Add0~29_sumout\,
	cout => \inst5|Add0~30\);

-- Location: MLABCELL_X18_Y20_N30
\inst5|inhibit_wait_count[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|inhibit_wait_count[4]~feeder_combout\ = ( \inst5|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add0~29_sumout\,
	combout => \inst5|inhibit_wait_count[4]~feeder_combout\);

-- Location: FF_X18_Y20_N31
\inst5|inhibit_wait_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|inhibit_wait_count[4]~feeder_combout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(4));

-- Location: LABCELL_X26_Y22_N12
\inst5|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~25_sumout\ = SUM(( \inst5|inhibit_wait_count\(5) ) + ( GND ) + ( \inst5|Add0~30\ ))
-- \inst5|Add0~26\ = CARRY(( \inst5|inhibit_wait_count\(5) ) + ( GND ) + ( \inst5|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(5),
	cin => \inst5|Add0~30\,
	sumout => \inst5|Add0~25_sumout\,
	cout => \inst5|Add0~26\);

-- Location: LABCELL_X32_Y21_N36
\inst5|inhibit_wait_count[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|inhibit_wait_count[5]~feeder_combout\ = \inst5|Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Add0~25_sumout\,
	combout => \inst5|inhibit_wait_count[5]~feeder_combout\);

-- Location: FF_X32_Y21_N37
\inst5|inhibit_wait_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|inhibit_wait_count[5]~feeder_combout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(5));

-- Location: LABCELL_X26_Y22_N15
\inst5|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~21_sumout\ = SUM(( \inst5|inhibit_wait_count\(6) ) + ( GND ) + ( \inst5|Add0~26\ ))
-- \inst5|Add0~22\ = CARRY(( \inst5|inhibit_wait_count\(6) ) + ( GND ) + ( \inst5|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(6),
	cin => \inst5|Add0~26\,
	sumout => \inst5|Add0~21_sumout\,
	cout => \inst5|Add0~22\);

-- Location: FF_X32_Y21_N38
\inst5|inhibit_wait_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Add0~21_sumout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(6));

-- Location: LABCELL_X26_Y22_N18
\inst5|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~17_sumout\ = SUM(( \inst5|inhibit_wait_count\(7) ) + ( GND ) + ( \inst5|Add0~22\ ))
-- \inst5|Add0~18\ = CARRY(( \inst5|inhibit_wait_count\(7) ) + ( GND ) + ( \inst5|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(7),
	cin => \inst5|Add0~22\,
	sumout => \inst5|Add0~17_sumout\,
	cout => \inst5|Add0~18\);

-- Location: FF_X32_Y23_N23
\inst5|inhibit_wait_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Add0~17_sumout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(7));

-- Location: LABCELL_X26_Y22_N21
\inst5|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~13_sumout\ = SUM(( \inst5|inhibit_wait_count\(8) ) + ( GND ) + ( \inst5|Add0~18\ ))
-- \inst5|Add0~14\ = CARRY(( \inst5|inhibit_wait_count\(8) ) + ( GND ) + ( \inst5|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_inhibit_wait_count\(8),
	cin => \inst5|Add0~18\,
	sumout => \inst5|Add0~13_sumout\,
	cout => \inst5|Add0~14\);

-- Location: FF_X32_Y21_N20
\inst5|inhibit_wait_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Add0~13_sumout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(8));

-- Location: LABCELL_X26_Y22_N24
\inst5|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~9_sumout\ = SUM(( \inst5|inhibit_wait_count\(9) ) + ( GND ) + ( \inst5|Add0~14\ ))
-- \inst5|Add0~10\ = CARRY(( \inst5|inhibit_wait_count\(9) ) + ( GND ) + ( \inst5|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(9),
	cin => \inst5|Add0~14\,
	sumout => \inst5|Add0~9_sumout\,
	cout => \inst5|Add0~10\);

-- Location: MLABCELL_X18_Y20_N15
\inst5|inhibit_wait_count[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|inhibit_wait_count[9]~feeder_combout\ = ( \inst5|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add0~9_sumout\,
	combout => \inst5|inhibit_wait_count[9]~feeder_combout\);

-- Location: FF_X18_Y20_N16
\inst5|inhibit_wait_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|inhibit_wait_count[9]~feeder_combout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(9));

-- Location: LABCELL_X26_Y22_N27
\inst5|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~5_sumout\ = SUM(( \inst5|inhibit_wait_count\(10) ) + ( GND ) + ( \inst5|Add0~10\ ))
-- \inst5|Add0~6\ = CARRY(( \inst5|inhibit_wait_count\(10) ) + ( GND ) + ( \inst5|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(10),
	cin => \inst5|Add0~10\,
	sumout => \inst5|Add0~5_sumout\,
	cout => \inst5|Add0~6\);

-- Location: LABCELL_X32_Y21_N6
\inst5|inhibit_wait_count[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|inhibit_wait_count[10]~feeder_combout\ = ( \inst5|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add0~5_sumout\,
	combout => \inst5|inhibit_wait_count[10]~feeder_combout\);

-- Location: FF_X32_Y21_N8
\inst5|inhibit_wait_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|inhibit_wait_count[10]~feeder_combout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(10));

-- Location: LABCELL_X26_Y22_N30
\inst5|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~1_sumout\ = SUM(( \inst5|inhibit_wait_count\(11) ) + ( GND ) + ( \inst5|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_inhibit_wait_count\(11),
	cin => \inst5|Add0~6\,
	sumout => \inst5|Add0~1_sumout\);

-- Location: FF_X32_Y21_N7
\inst5|inhibit_wait_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Add0~1_sumout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(11));

-- Location: LABCELL_X32_Y21_N0
\inst5|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector0~0_combout\ = ( \inst5|inhibit_wait_count\(10) & ( (\inst5|mouse_state.INHIBIT_TRANS~q\) # (\inst5|inhibit_wait_count\(11)) ) ) # ( !\inst5|inhibit_wait_count\(10) & ( \inst5|mouse_state.INHIBIT_TRANS~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_inhibit_wait_count\(11),
	datac => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	dataf => \inst5|ALT_INV_inhibit_wait_count\(10),
	combout => \inst5|Selector0~0_combout\);

-- Location: FF_X32_Y19_N10
\inst5|mouse_state.INHIBIT_TRANS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Selector0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.INHIBIT_TRANS~q\);

-- Location: LABCELL_X32_Y21_N18
\inst5|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector1~0_combout\ = ( \inst5|inhibit_wait_count\(10) & ( (!\inst5|mouse_state.INHIBIT_TRANS~q\ & \inst5|inhibit_wait_count\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	datac => \inst5|ALT_INV_inhibit_wait_count\(11),
	dataf => \inst5|ALT_INV_inhibit_wait_count\(10),
	combout => \inst5|Selector1~0_combout\);

-- Location: FF_X29_Y18_N55
\inst5|mouse_state.LOAD_COMMAND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Selector1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.LOAD_COMMAND~q\);

-- Location: IOIBUF_X0_Y21_N4
\PS2_DAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: LABCELL_X31_Y19_N24
\inst5|INCNT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~3_combout\ = ( !\inst5|INCNT\(3) & ( !\inst5|INCNT\(0) $ (!\inst5|INCNT\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_INCNT\(0),
	datac => \inst5|ALT_INV_INCNT\(1),
	dataf => \inst5|ALT_INV_INCNT\(3),
	combout => \inst5|INCNT~3_combout\);

-- Location: FF_X31_Y22_N31
\inst5|mouse_state.LOAD_COMMAND2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|mouse_state.LOAD_COMMAND~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.LOAD_COMMAND2~q\);

-- Location: LABCELL_X32_Y19_N33
\inst5|OUTCNT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~2_combout\ = ( \inst5|OUTCNT\(3) & ( (!\inst5|OUTCNT\(1) & (!\inst5|OUTCNT\(2) & \inst5|OUTCNT\(0))) ) ) # ( !\inst5|OUTCNT\(3) & ( !\inst5|OUTCNT\(1) $ (!\inst5|OUTCNT\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_OUTCNT\(1),
	datac => \inst5|ALT_INV_OUTCNT\(2),
	datad => \inst5|ALT_INV_OUTCNT\(0),
	dataf => \inst5|ALT_INV_OUTCNT\(3),
	combout => \inst5|OUTCNT~2_combout\);

-- Location: LABCELL_X32_Y19_N18
\inst5|send_char~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|send_char~0_combout\ = ( \inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( ((\inst5|OUTCNT\(3) & ((\inst5|OUTCNT\(2)) # (\inst5|OUTCNT\(1))))) # (\inst5|send_char~q\) ) ) # ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( \inst5|send_char~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000111110101111100001111000011110001111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_OUTCNT\(3),
	datab => \inst5|ALT_INV_OUTCNT\(1),
	datac => \inst5|ALT_INV_send_char~q\,
	datad => \inst5|ALT_INV_OUTCNT\(2),
	datae => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|send_char~0_combout\);

-- Location: FF_X32_Y19_N22
\inst5|send_char\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|send_char~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|send_char~q\);

-- Location: LABCELL_X32_Y19_N9
\inst5|output_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|output_ready~0_combout\ = (\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & !\inst5|send_char~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datab => \inst5|ALT_INV_send_char~q\,
	combout => \inst5|output_ready~0_combout\);

-- Location: FF_X31_Y19_N1
\inst5|OUTCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~2_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(1));

-- Location: LABCELL_X32_Y19_N3
\inst5|OUTCNT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~1_combout\ = ( \inst5|OUTCNT\(1) & ( (!\inst5|OUTCNT\(3) & (!\inst5|OUTCNT\(2) $ (!\inst5|OUTCNT\(0)))) ) ) # ( !\inst5|OUTCNT\(1) & ( (\inst5|OUTCNT\(2) & !\inst5|OUTCNT\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_OUTCNT\(2),
	datac => \inst5|ALT_INV_OUTCNT\(3),
	datad => \inst5|ALT_INV_OUTCNT\(0),
	dataf => \inst5|ALT_INV_OUTCNT\(1),
	combout => \inst5|OUTCNT~1_combout\);

-- Location: FF_X31_Y19_N58
\inst5|OUTCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~1_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(2));

-- Location: LABCELL_X32_Y19_N48
\inst5|OUTCNT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~3_combout\ = ( \inst5|OUTCNT\(1) & ( (!\inst5|OUTCNT\(3) & !\inst5|OUTCNT\(0)) ) ) # ( !\inst5|OUTCNT\(1) & ( (!\inst5|OUTCNT\(0) & ((!\inst5|OUTCNT\(3)) # (!\inst5|OUTCNT\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_OUTCNT\(3),
	datac => \inst5|ALT_INV_OUTCNT\(0),
	datad => \inst5|ALT_INV_OUTCNT\(2),
	dataf => \inst5|ALT_INV_OUTCNT\(1),
	combout => \inst5|OUTCNT~3_combout\);

-- Location: FF_X32_Y19_N43
\inst5|OUTCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~3_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(0));

-- Location: LABCELL_X32_Y19_N36
\inst5|OUTCNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~0_combout\ = ( \inst5|OUTCNT\(1) & ( (!\inst5|OUTCNT\(3) & (\inst5|OUTCNT\(0) & \inst5|OUTCNT\(2))) ) ) # ( !\inst5|OUTCNT\(1) & ( (\inst5|OUTCNT\(3) & !\inst5|OUTCNT\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_OUTCNT\(3),
	datac => \inst5|ALT_INV_OUTCNT\(0),
	datad => \inst5|ALT_INV_OUTCNT\(2),
	dataf => \inst5|ALT_INV_OUTCNT\(1),
	combout => \inst5|OUTCNT~0_combout\);

-- Location: FF_X32_Y19_N13
\inst5|OUTCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(3));

-- Location: LABCELL_X31_Y19_N36
\inst5|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan0~0_combout\ = ( \inst5|OUTCNT\(2) & ( \inst5|OUTCNT\(3) ) ) # ( !\inst5|OUTCNT\(2) & ( (\inst5|OUTCNT\(3) & \inst5|OUTCNT\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_OUTCNT\(3),
	datad => \inst5|ALT_INV_OUTCNT\(1),
	dataf => \inst5|ALT_INV_OUTCNT\(2),
	combout => \inst5|LessThan0~0_combout\);

-- Location: FF_X31_Y19_N37
\inst5|output_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|LessThan0~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|output_ready~q\);

-- Location: LABCELL_X31_Y20_N6
\inst5|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector3~0_combout\ = ( \inst5|output_ready~q\ & ( \inst5|mouse_state.LOAD_COMMAND2~q\ ) ) # ( !\inst5|output_ready~q\ & ( (\inst5|mouse_state.LOAD_COMMAND2~q\) # (\inst5|mouse_state.WAIT_OUTPUT_READY~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datac => \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	dataf => \inst5|ALT_INV_output_ready~q\,
	combout => \inst5|Selector3~0_combout\);

-- Location: FF_X28_Y21_N16
\inst5|mouse_state.WAIT_OUTPUT_READY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Selector3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.WAIT_OUTPUT_READY~q\);

-- Location: LABCELL_X31_Y19_N54
\inst5|READ_CHAR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|READ_CHAR~0_combout\ = ( \inst5|INCNT\(1) & ( \inst5|INCNT\(0) & ( (!\inst5|READ_CHAR~q\ & (!\PS2_DAT~input_o\)) # (\inst5|READ_CHAR~q\ & ((!\inst5|INCNT\(3)))) ) ) ) # ( !\inst5|INCNT\(1) & ( \inst5|INCNT\(0) & ( (!\inst5|READ_CHAR~q\ & 
-- (!\PS2_DAT~input_o\)) # (\inst5|READ_CHAR~q\ & ((!\inst5|INCNT\(3)))) ) ) ) # ( \inst5|INCNT\(1) & ( !\inst5|INCNT\(0) & ( (!\inst5|READ_CHAR~q\ & (!\PS2_DAT~input_o\)) # (\inst5|READ_CHAR~q\ & ((!\inst5|INCNT\(3)))) ) ) ) # ( !\inst5|INCNT\(1) & ( 
-- !\inst5|INCNT\(0) & ( (!\inst5|READ_CHAR~q\ & (((!\PS2_DAT~input_o\)))) # (\inst5|READ_CHAR~q\ & ((!\inst5|INCNT\(2)) # ((!\inst5|INCNT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001010110011111100000011001111110000001100111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(2),
	datab => \ALT_INV_PS2_DAT~input_o\,
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	datad => \inst5|ALT_INV_INCNT\(3),
	datae => \inst5|ALT_INV_INCNT\(1),
	dataf => \inst5|ALT_INV_INCNT\(0),
	combout => \inst5|READ_CHAR~0_combout\);

-- Location: FF_X28_Y21_N19
\inst5|READ_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|READ_CHAR~0_combout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|READ_CHAR~q\);

-- Location: LABCELL_X31_Y19_N51
\inst5|INCNT[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT[3]~1_combout\ = (!\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & \inst5|READ_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	combout => \inst5|INCNT[3]~1_combout\);

-- Location: FF_X28_Y21_N28
\inst5|INCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~3_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(1));

-- Location: LABCELL_X31_Y19_N48
\inst5|INCNT~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~4_combout\ = ( !\inst5|INCNT\(0) & ( (!\inst5|INCNT\(3)) # ((!\inst5|INCNT\(2) & !\inst5|INCNT\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011001100111111001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_INCNT\(3),
	datac => \inst5|ALT_INV_INCNT\(2),
	datad => \inst5|ALT_INV_INCNT\(1),
	dataf => \inst5|ALT_INV_INCNT\(0),
	combout => \inst5|INCNT~4_combout\);

-- Location: FF_X28_Y21_N31
\inst5|INCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~4_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(0));

-- Location: LABCELL_X31_Y19_N3
\inst5|INCNT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~2_combout\ = (!\inst5|INCNT\(3) & (!\inst5|INCNT\(2) $ (((!\inst5|INCNT\(0)) # (!\inst5|INCNT\(1))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001100000010100000110000001010000011000000101000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(2),
	datab => \inst5|ALT_INV_INCNT\(0),
	datac => \inst5|ALT_INV_INCNT\(3),
	datad => \inst5|ALT_INV_INCNT\(1),
	combout => \inst5|INCNT~2_combout\);

-- Location: FF_X28_Y21_N25
\inst5|INCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~2_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(2));

-- Location: LABCELL_X31_Y19_N0
\inst5|INCNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~0_combout\ = ( \inst5|INCNT\(3) & ( (!\inst5|INCNT\(2) & (!\inst5|INCNT\(0) & !\inst5|INCNT\(1))) ) ) # ( !\inst5|INCNT\(3) & ( (\inst5|INCNT\(2) & (\inst5|INCNT\(0) & \inst5|INCNT\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000110000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(2),
	datab => \inst5|ALT_INV_INCNT\(0),
	datac => \inst5|ALT_INV_INCNT\(1),
	dataf => \inst5|ALT_INV_INCNT\(3),
	combout => \inst5|INCNT~0_combout\);

-- Location: FF_X28_Y21_N22
\inst5|INCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~0_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(3));

-- Location: MLABCELL_X28_Y20_N48
\inst5|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan1~0_combout\ = ( \inst5|INCNT\(1) & ( \inst5|INCNT\(0) & ( \inst5|INCNT\(3) ) ) ) # ( !\inst5|INCNT\(1) & ( \inst5|INCNT\(0) & ( \inst5|INCNT\(3) ) ) ) # ( \inst5|INCNT\(1) & ( !\inst5|INCNT\(0) & ( \inst5|INCNT\(3) ) ) ) # ( 
-- !\inst5|INCNT\(1) & ( !\inst5|INCNT\(0) & ( (\inst5|INCNT\(3) & \inst5|INCNT\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(3),
	datac => \inst5|ALT_INV_INCNT\(2),
	datae => \inst5|ALT_INV_INCNT\(1),
	dataf => \inst5|ALT_INV_INCNT\(0),
	combout => \inst5|LessThan1~0_combout\);

-- Location: LABCELL_X32_Y18_N12
\inst5|iready_set~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|iready_set~0_combout\ = ( \inst5|READ_CHAR~q\ & ( \inst5|LessThan1~0_combout\ ) ) # ( !\inst5|READ_CHAR~q\ & ( (\inst5|iready_set~q\ & \PS2_DAT~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_iready_set~q\,
	datac => \ALT_INV_PS2_DAT~input_o\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_READ_CHAR~q\,
	combout => \inst5|iready_set~0_combout\);

-- Location: LABCELL_X32_Y18_N51
\inst5|iready_set~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|iready_set~feeder_combout\ = \inst5|iready_set~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_iready_set~0_combout\,
	combout => \inst5|iready_set~feeder_combout\);

-- Location: FF_X32_Y18_N52
\inst5|iready_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|iready_set~feeder_combout\,
	ena => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|iready_set~q\);

-- Location: LABCELL_X32_Y19_N24
\inst5|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector4~0_combout\ = ( \inst5|output_ready~q\ & ( ((\inst5|mouse_state.WAIT_CMD_ACK~q\ & !\inst5|iready_set~q\)) # (\inst5|mouse_state.WAIT_OUTPUT_READY~q\) ) ) # ( !\inst5|output_ready~q\ & ( (\inst5|mouse_state.WAIT_CMD_ACK~q\ & 
-- !\inst5|iready_set~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\,
	datab => \inst5|ALT_INV_iready_set~q\,
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst5|ALT_INV_output_ready~q\,
	combout => \inst5|Selector4~0_combout\);

-- Location: FF_X28_Y24_N16
\inst5|mouse_state.WAIT_CMD_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Selector4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.WAIT_CMD_ACK~q\);

-- Location: LABCELL_X32_Y23_N21
\inst5|mouse_state.INPUT_PACKETS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|mouse_state.INPUT_PACKETS~0_combout\ = ( \inst5|iready_set~q\ & ( (\inst5|mouse_state.WAIT_CMD_ACK~q\) # (\inst5|mouse_state.INPUT_PACKETS~q\) ) ) # ( !\inst5|iready_set~q\ & ( \inst5|mouse_state.INPUT_PACKETS~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\,
	datac => \inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\,
	dataf => \inst5|ALT_INV_iready_set~q\,
	combout => \inst5|mouse_state.INPUT_PACKETS~0_combout\);

-- Location: FF_X28_Y24_N13
\inst5|mouse_state.INPUT_PACKETS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|mouse_state.INPUT_PACKETS~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.INPUT_PACKETS~q\);

-- Location: LABCELL_X31_Y19_N42
\inst5|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector6~0_combout\ = ( \inst5|mouse_state.LOAD_COMMAND2~q\ ) # ( !\inst5|mouse_state.LOAD_COMMAND2~q\ & ( ((\inst5|send_data~q\ & ((!\inst5|mouse_state.INHIBIT_TRANS~q\) # (\inst5|mouse_state.INPUT_PACKETS~q\)))) # 
-- (\inst5|mouse_state.LOAD_COMMAND~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110111111001100111011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	datab => \inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\,
	datac => \inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\,
	datad => \inst5|ALT_INV_send_data~q\,
	dataf => \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	combout => \inst5|Selector6~0_combout\);

-- Location: FF_X32_Y20_N46
\inst5|send_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Selector6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|send_data~q\);

-- Location: LABCELL_X31_Y19_N39
\inst5|MOUSE_DATA_BUF~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|MOUSE_DATA_BUF~0_combout\ = ( \inst5|OUTCNT\(3) & ( (!\inst5|OUTCNT\(1) & (!\inst5|OUTCNT\(2) & (!\inst5|send_char~q\ & \inst5|mouse_state.WAIT_OUTPUT_READY~q\))) ) ) # ( !\inst5|OUTCNT\(3) & ( (!\inst5|send_char~q\ & 
-- \inst5|mouse_state.WAIT_OUTPUT_READY~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_OUTCNT\(1),
	datab => \inst5|ALT_INV_OUTCNT\(2),
	datac => \inst5|ALT_INV_send_char~q\,
	datad => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst5|ALT_INV_OUTCNT\(3),
	combout => \inst5|MOUSE_DATA_BUF~0_combout\);

-- Location: FF_X32_Y18_N40
\inst5|SHIFTOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[9]~feeder_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(9));

-- Location: LABCELL_X32_Y18_N0
\inst5|SHIFTOUT[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[8]~3_combout\ = ( !\inst5|SHIFTOUT\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTOUT\(9),
	combout => \inst5|SHIFTOUT[8]~3_combout\);

-- Location: FF_X32_Y18_N1
\inst5|SHIFTOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[8]~3_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(8));

-- Location: LABCELL_X32_Y18_N6
\inst5|SHIFTOUT[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[7]~feeder_combout\ = \inst5|SHIFTOUT\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_SHIFTOUT\(8),
	combout => \inst5|SHIFTOUT[7]~feeder_combout\);

-- Location: FF_X32_Y18_N8
\inst5|SHIFTOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[7]~feeder_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(7));

-- Location: FF_X32_Y18_N7
\inst5|SHIFTOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(7),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(6));

-- Location: LABCELL_X32_Y18_N24
\inst5|SHIFTOUT[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[5]~feeder_combout\ = \inst5|SHIFTOUT\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_SHIFTOUT\(6),
	combout => \inst5|SHIFTOUT[5]~feeder_combout\);

-- Location: FF_X32_Y18_N26
\inst5|SHIFTOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[5]~feeder_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(5));

-- Location: LABCELL_X32_Y18_N54
\inst5|SHIFTOUT[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[4]~2_combout\ = !\inst5|SHIFTOUT\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_SHIFTOUT\(5),
	combout => \inst5|SHIFTOUT[4]~2_combout\);

-- Location: FF_X32_Y18_N55
\inst5|SHIFTOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[4]~2_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(4));

-- Location: LABCELL_X32_Y20_N9
\inst5|SHIFTOUT[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[3]~1_combout\ = ( !\inst5|SHIFTOUT\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTOUT\(4),
	combout => \inst5|SHIFTOUT[3]~1_combout\);

-- Location: FF_X34_Y19_N52
\inst5|SHIFTOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT[3]~1_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(3));

-- Location: LABCELL_X32_Y19_N15
\inst5|SHIFTOUT[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[2]~0_combout\ = !\inst5|SHIFTOUT\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTOUT\(3),
	combout => \inst5|SHIFTOUT[2]~0_combout\);

-- Location: FF_X31_Y19_N49
\inst5|SHIFTOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT[2]~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(2));

-- Location: FF_X31_Y19_N25
\inst5|SHIFTOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(2),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(1));

-- Location: FF_X31_Y19_N53
\inst5|MOUSE_DATA_BUF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(1),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|MOUSE_DATA_BUF~q\);

-- Location: FF_X31_Y22_N32
\inst5|mouse_state.LOAD_COMMAND2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|mouse_state.LOAD_COMMAND~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\);

-- Location: LABCELL_X31_Y22_N9
\inst5|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideOr4~combout\ = ( \inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\ ) # ( !\inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\ & ( (!\inst5|mouse_state.INHIBIT_TRANS~q\) # (\inst5|mouse_state.LOAD_COMMAND~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\,
	datac => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	dataf => \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~DUPLICATE_q\,
	combout => \inst5|WideOr4~combout\);

-- Location: MLABCELL_X28_Y21_N0
\inst2|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~33_sumout\ = SUM(( \inst2|v_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst2|Add1~34\ = CARRY(( \inst2|v_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_v_count\(0),
	cin => GND,
	sumout => \inst2|Add1~33_sumout\,
	cout => \inst2|Add1~34\);

-- Location: LABCELL_X25_Y21_N30
\inst2|v_count[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|v_count[0]~feeder_combout\ = ( \inst2|Add1~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst2|ALT_INV_Add1~33_sumout\,
	combout => \inst2|v_count[0]~feeder_combout\);

-- Location: MLABCELL_X28_Y21_N30
\inst2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~21_sumout\ = SUM(( \inst2|h_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst2|Add0~22\ = CARRY(( \inst2|h_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(0),
	cin => GND,
	sumout => \inst2|Add0~21_sumout\,
	cout => \inst2|Add0~22\);

-- Location: MLABCELL_X28_Y21_N51
\inst2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~33_sumout\ = SUM(( \inst2|h_count\(7) ) + ( GND ) + ( \inst2|Add0~2\ ))
-- \inst2|Add0~34\ = CARRY(( \inst2|h_count\(7) ) + ( GND ) + ( \inst2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(7),
	cin => \inst2|Add0~2\,
	sumout => \inst2|Add0~33_sumout\,
	cout => \inst2|Add0~34\);

-- Location: MLABCELL_X28_Y21_N54
\inst2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~37_sumout\ = SUM(( \inst2|h_count\(8) ) + ( GND ) + ( \inst2|Add0~34\ ))
-- \inst2|Add0~38\ = CARRY(( \inst2|h_count\(8) ) + ( GND ) + ( \inst2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(8),
	cin => \inst2|Add0~34\,
	sumout => \inst2|Add0~37_sumout\,
	cout => \inst2|Add0~38\);

-- Location: FF_X23_Y21_N43
\inst2|h_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add0~37_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(8));

-- Location: FF_X21_Y22_N25
\inst2|h_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|h_count[3]~feeder_combout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[3]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y21_N57
\inst2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~29_sumout\ = SUM(( \inst2|h_count\(9) ) + ( GND ) + ( \inst2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(9),
	cin => \inst2|Add0~38\,
	sumout => \inst2|Add0~29_sumout\);

-- Location: FF_X26_Y21_N4
\inst2|h_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add0~29_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(9));

-- Location: LABCELL_X21_Y25_N0
\inst2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Equal0~0_combout\ = ( \inst2|h_count\(9) & ( \inst2|h_count\(1) & ( (\inst2|h_count[3]~DUPLICATE_q\ & (!\inst2|h_count\(6) & (\inst2|h_count\(0) & \inst2|h_count\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count[3]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_h_count\(6),
	datac => \inst2|ALT_INV_h_count\(0),
	datad => \inst2|ALT_INV_h_count\(4),
	datae => \inst2|ALT_INV_h_count\(9),
	dataf => \inst2|ALT_INV_h_count\(1),
	combout => \inst2|Equal0~0_combout\);

-- Location: LABCELL_X21_Y25_N12
\inst2|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Equal0~1_combout\ = ( \inst2|Equal0~0_combout\ & ( (!\inst2|h_count\(7) & (\inst2|h_count\(8) & (\inst2|h_count\(2) & !\inst2|h_count\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(7),
	datab => \inst2|ALT_INV_h_count\(8),
	datac => \inst2|ALT_INV_h_count\(2),
	datad => \inst2|ALT_INV_h_count\(5),
	dataf => \inst2|ALT_INV_Equal0~0_combout\,
	combout => \inst2|Equal0~1_combout\);

-- Location: FF_X24_Y22_N2
\inst2|h_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add0~21_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(0));

-- Location: MLABCELL_X28_Y21_N33
\inst2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~25_sumout\ = SUM(( \inst2|h_count\(1) ) + ( GND ) + ( \inst2|Add0~22\ ))
-- \inst2|Add0~26\ = CARRY(( \inst2|h_count\(1) ) + ( GND ) + ( \inst2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(1),
	cin => \inst2|Add0~22\,
	sumout => \inst2|Add0~25_sumout\,
	cout => \inst2|Add0~26\);

-- Location: FF_X28_Y21_N7
\inst2|h_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add0~25_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(1));

-- Location: MLABCELL_X28_Y21_N36
\inst2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~9_sumout\ = SUM(( \inst2|h_count\(2) ) + ( GND ) + ( \inst2|Add0~26\ ))
-- \inst2|Add0~10\ = CARRY(( \inst2|h_count\(2) ) + ( GND ) + ( \inst2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(2),
	cin => \inst2|Add0~26\,
	sumout => \inst2|Add0~9_sumout\,
	cout => \inst2|Add0~10\);

-- Location: FF_X26_Y21_N1
\inst2|h_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add0~9_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(2));

-- Location: MLABCELL_X28_Y21_N39
\inst2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~13_sumout\ = SUM(( \inst2|h_count\(3) ) + ( GND ) + ( \inst2|Add0~10\ ))
-- \inst2|Add0~14\ = CARRY(( \inst2|h_count\(3) ) + ( GND ) + ( \inst2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(3),
	cin => \inst2|Add0~10\,
	sumout => \inst2|Add0~13_sumout\,
	cout => \inst2|Add0~14\);

-- Location: LABCELL_X21_Y22_N24
\inst2|h_count[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|h_count[3]~feeder_combout\ = ( \inst2|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst2|ALT_INV_Add0~13_sumout\,
	combout => \inst2|h_count[3]~feeder_combout\);

-- Location: FF_X21_Y22_N26
\inst2|h_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|h_count[3]~feeder_combout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(3));

-- Location: MLABCELL_X28_Y21_N42
\inst2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~17_sumout\ = SUM(( \inst2|h_count\(4) ) + ( GND ) + ( \inst2|Add0~14\ ))
-- \inst2|Add0~18\ = CARRY(( \inst2|h_count\(4) ) + ( GND ) + ( \inst2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(4),
	cin => \inst2|Add0~14\,
	sumout => \inst2|Add0~17_sumout\,
	cout => \inst2|Add0~18\);

-- Location: FF_X24_Y22_N22
\inst2|h_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add0~17_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(4));

-- Location: MLABCELL_X28_Y21_N45
\inst2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~5_sumout\ = SUM(( \inst2|h_count\(5) ) + ( GND ) + ( \inst2|Add0~18\ ))
-- \inst2|Add0~6\ = CARRY(( \inst2|h_count\(5) ) + ( GND ) + ( \inst2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(5),
	cin => \inst2|Add0~18\,
	sumout => \inst2|Add0~5_sumout\,
	cout => \inst2|Add0~6\);

-- Location: FF_X24_Y22_N16
\inst2|h_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add0~5_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(5));

-- Location: MLABCELL_X28_Y21_N48
\inst2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~1_sumout\ = SUM(( \inst2|h_count\(6) ) + ( GND ) + ( \inst2|Add0~6\ ))
-- \inst2|Add0~2\ = CARRY(( \inst2|h_count\(6) ) + ( GND ) + ( \inst2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(6),
	cin => \inst2|Add0~6\,
	sumout => \inst2|Add0~1_sumout\,
	cout => \inst2|Add0~2\);

-- Location: FF_X28_Y21_N49
\inst2|h_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~1_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(6));

-- Location: FF_X26_Y21_N7
\inst2|h_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add0~33_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(7));

-- Location: LABCELL_X21_Y25_N36
\inst2|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~0_combout\ = ( \inst2|h_count\(0) & ( (!\inst2|h_count\(2) & !\inst2|h_count\(1)) ) ) # ( !\inst2|h_count\(0) & ( !\inst2|h_count\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(2),
	datad => \inst2|ALT_INV_h_count\(1),
	dataf => \inst2|ALT_INV_h_count\(0),
	combout => \inst2|LessThan1~0_combout\);

-- Location: LABCELL_X21_Y25_N39
\inst2|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~4_combout\ = ( \inst2|h_count[3]~DUPLICATE_q\ & ( (!\inst2|h_count\(6) & (((!\inst2|h_count\(5)) # (!\inst2|h_count\(4))) # (\inst2|LessThan1~0_combout\))) ) ) # ( !\inst2|h_count[3]~DUPLICATE_q\ & ( !\inst2|h_count\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101000101010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(6),
	datab => \inst2|ALT_INV_LessThan1~0_combout\,
	datac => \inst2|ALT_INV_h_count\(5),
	datad => \inst2|ALT_INV_h_count\(4),
	dataf => \inst2|ALT_INV_h_count[3]~DUPLICATE_q\,
	combout => \inst2|process_0~4_combout\);

-- Location: MLABCELL_X28_Y21_N3
\inst2|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~37_sumout\ = SUM(( \inst2|v_count\(1) ) + ( GND ) + ( \inst2|Add1~34\ ))
-- \inst2|Add1~38\ = CARRY(( \inst2|v_count\(1) ) + ( GND ) + ( \inst2|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(1),
	cin => \inst2|Add1~34\,
	sumout => \inst2|Add1~37_sumout\,
	cout => \inst2|Add1~38\);

-- Location: MLABCELL_X28_Y21_N6
\inst2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~5_sumout\ = SUM(( \inst2|v_count\(2) ) + ( GND ) + ( \inst2|Add1~38\ ))
-- \inst2|Add1~6\ = CARRY(( \inst2|v_count\(2) ) + ( GND ) + ( \inst2|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_v_count\(2),
	cin => \inst2|Add1~38\,
	sumout => \inst2|Add1~5_sumout\,
	cout => \inst2|Add1~6\);

-- Location: LABCELL_X21_Y25_N21
\inst2|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Equal1~0_combout\ = ( !\inst2|h_count\(2) & ( (\inst2|h_count\(7) & (!\inst2|h_count\(8) & (\inst2|Equal0~0_combout\ & \inst2|h_count\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(7),
	datab => \inst2|ALT_INV_h_count\(8),
	datac => \inst2|ALT_INV_Equal0~0_combout\,
	datad => \inst2|ALT_INV_h_count\(5),
	dataf => \inst2|ALT_INV_h_count\(2),
	combout => \inst2|Equal1~0_combout\);

-- Location: LABCELL_X21_Y25_N15
\inst2|v_count[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|v_count[9]~0_combout\ = ( \inst2|process_0~6_combout\ & ( (((\inst2|h_count\(7) & !\inst2|process_0~4_combout\)) # (\inst2|Equal1~0_combout\)) # (\inst2|h_count\(8)) ) ) # ( !\inst2|process_0~6_combout\ & ( \inst2|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101110011111111110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(7),
	datab => \inst2|ALT_INV_h_count\(8),
	datac => \inst2|ALT_INV_process_0~4_combout\,
	datad => \inst2|ALT_INV_Equal1~0_combout\,
	dataf => \inst2|ALT_INV_process_0~6_combout\,
	combout => \inst2|v_count[9]~0_combout\);

-- Location: FF_X26_Y22_N4
\inst2|v_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add1~5_sumout\,
	sclr => \inst2|process_0~7_combout\,
	sload => VCC,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(2));

-- Location: MLABCELL_X28_Y21_N9
\inst2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~1_sumout\ = SUM(( \inst2|v_count\(3) ) + ( GND ) + ( \inst2|Add1~6\ ))
-- \inst2|Add1~2\ = CARRY(( \inst2|v_count\(3) ) + ( GND ) + ( \inst2|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_v_count\(3),
	cin => \inst2|Add1~6\,
	sumout => \inst2|Add1~1_sumout\,
	cout => \inst2|Add1~2\);

-- Location: FF_X26_Y22_N34
\inst2|v_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add1~1_sumout\,
	sclr => \inst2|process_0~7_combout\,
	sload => VCC,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(3));

-- Location: MLABCELL_X28_Y21_N12
\inst2|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~29_sumout\ = SUM(( \inst2|v_count\(4) ) + ( GND ) + ( \inst2|Add1~2\ ))
-- \inst2|Add1~30\ = CARRY(( \inst2|v_count\(4) ) + ( GND ) + ( \inst2|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_v_count\(4),
	cin => \inst2|Add1~2\,
	sumout => \inst2|Add1~29_sumout\,
	cout => \inst2|Add1~30\);

-- Location: LABCELL_X25_Y21_N48
\inst2|v_count[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|v_count[4]~feeder_combout\ = ( \inst2|Add1~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst2|ALT_INV_Add1~29_sumout\,
	combout => \inst2|v_count[4]~feeder_combout\);

-- Location: FF_X25_Y21_N50
\inst2|v_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|v_count[4]~feeder_combout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(4));

-- Location: MLABCELL_X28_Y21_N15
\inst2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~21_sumout\ = SUM(( \inst2|v_count\(5) ) + ( GND ) + ( \inst2|Add1~30\ ))
-- \inst2|Add1~22\ = CARRY(( \inst2|v_count\(5) ) + ( GND ) + ( \inst2|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_v_count\(5),
	cin => \inst2|Add1~30\,
	sumout => \inst2|Add1~21_sumout\,
	cout => \inst2|Add1~22\);

-- Location: FF_X25_Y21_N23
\inst2|v_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add1~21_sumout\,
	sclr => \inst2|process_0~7_combout\,
	sload => VCC,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(5));

-- Location: MLABCELL_X28_Y21_N18
\inst2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~17_sumout\ = SUM(( \inst2|v_count\(6) ) + ( GND ) + ( \inst2|Add1~22\ ))
-- \inst2|Add1~18\ = CARRY(( \inst2|v_count\(6) ) + ( GND ) + ( \inst2|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_v_count\(6),
	cin => \inst2|Add1~22\,
	sumout => \inst2|Add1~17_sumout\,
	cout => \inst2|Add1~18\);

-- Location: FF_X26_Y22_N13
\inst2|v_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add1~17_sumout\,
	sclr => \inst2|process_0~7_combout\,
	sload => VCC,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(6));

-- Location: MLABCELL_X28_Y21_N21
\inst2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~13_sumout\ = SUM(( \inst2|v_count\(7) ) + ( GND ) + ( \inst2|Add1~18\ ))
-- \inst2|Add1~14\ = CARRY(( \inst2|v_count\(7) ) + ( GND ) + ( \inst2|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(7),
	cin => \inst2|Add1~18\,
	sumout => \inst2|Add1~13_sumout\,
	cout => \inst2|Add1~14\);

-- Location: FF_X26_Y22_N10
\inst2|v_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add1~13_sumout\,
	sclr => \inst2|process_0~7_combout\,
	sload => VCC,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(7));

-- Location: MLABCELL_X28_Y21_N24
\inst2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~9_sumout\ = SUM(( \inst2|v_count\(8) ) + ( GND ) + ( \inst2|Add1~14\ ))
-- \inst2|Add1~10\ = CARRY(( \inst2|v_count\(8) ) + ( GND ) + ( \inst2|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_v_count\(8),
	cin => \inst2|Add1~14\,
	sumout => \inst2|Add1~9_sumout\,
	cout => \inst2|Add1~10\);

-- Location: FF_X26_Y22_N7
\inst2|v_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add1~9_sumout\,
	sclr => \inst2|process_0~7_combout\,
	sload => VCC,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(8));

-- Location: MLABCELL_X28_Y26_N30
\inst2|process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~5_combout\ = ( !\inst2|v_count\(7) & ( !\inst2|v_count\(5) & ( (!\inst2|v_count\(6) & (!\inst2|v_count\(4) & !\inst2|v_count\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(6),
	datab => \inst2|ALT_INV_v_count\(4),
	datac => \inst2|ALT_INV_v_count\(8),
	datae => \inst2|ALT_INV_v_count\(7),
	dataf => \inst2|ALT_INV_v_count\(5),
	combout => \inst2|process_0~5_combout\);

-- Location: MLABCELL_X28_Y21_N27
\inst2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~25_sumout\ = SUM(( \inst2|v_count\(9) ) + ( GND ) + ( \inst2|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(9),
	cin => \inst2|Add1~10\,
	sumout => \inst2|Add1~25_sumout\);

-- Location: FF_X25_Y21_N55
\inst2|v_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add1~25_sumout\,
	sclr => \inst2|process_0~7_combout\,
	sload => VCC,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(9));

-- Location: LABCELL_X21_Y25_N6
\inst2|process_0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~6_combout\ = ( \inst2|v_count\(3) & ( \inst2|v_count\(9) & ( (\inst2|h_count\(9) & ((!\inst2|process_0~5_combout\) # (\inst2|v_count\(2)))) ) ) ) # ( !\inst2|v_count\(3) & ( \inst2|v_count\(9) & ( (!\inst2|process_0~5_combout\ & 
-- \inst2|h_count\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_process_0~5_combout\,
	datab => \inst2|ALT_INV_h_count\(9),
	datac => \inst2|ALT_INV_v_count\(2),
	datae => \inst2|ALT_INV_v_count\(3),
	dataf => \inst2|ALT_INV_v_count\(9),
	combout => \inst2|process_0~6_combout\);

-- Location: LABCELL_X21_Y25_N18
\inst2|process_0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~7_combout\ = ( \inst2|process_0~6_combout\ & ( ((\inst2|h_count\(7) & !\inst2|process_0~4_combout\)) # (\inst2|h_count\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(7),
	datab => \inst2|ALT_INV_h_count\(8),
	datac => \inst2|ALT_INV_process_0~4_combout\,
	dataf => \inst2|ALT_INV_process_0~6_combout\,
	combout => \inst2|process_0~7_combout\);

-- Location: FF_X25_Y21_N31
\inst2|v_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|v_count[0]~feeder_combout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(0));

-- Location: LABCELL_X25_Y21_N51
\inst2|v_count[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|v_count[1]~feeder_combout\ = ( \inst2|Add1~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst2|ALT_INV_Add1~37_sumout\,
	combout => \inst2|v_count[1]~feeder_combout\);

-- Location: FF_X25_Y21_N52
\inst2|v_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|v_count[1]~feeder_combout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(1));

-- Location: MLABCELL_X28_Y26_N15
\inst2|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~0_combout\ = ( !\inst2|v_count\(9) & ( (!\inst2|v_count\(4) & (!\inst2|v_count\(1) $ (!\inst2|v_count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(1),
	datac => \inst2|ALT_INV_v_count\(0),
	datad => \inst2|ALT_INV_v_count\(4),
	dataf => \inst2|ALT_INV_v_count\(9),
	combout => \inst2|process_0~0_combout\);

-- Location: MLABCELL_X28_Y26_N12
\inst2|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~0_combout\ = ( \inst2|v_count\(5) & ( (\inst2|v_count\(7) & (\inst2|v_count\(6) & \inst2|v_count\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_v_count\(7),
	datac => \inst2|ALT_INV_v_count\(6),
	datad => \inst2|ALT_INV_v_count\(8),
	dataf => \inst2|ALT_INV_v_count\(5),
	combout => \inst2|LessThan7~0_combout\);

-- Location: MLABCELL_X28_Y26_N54
\inst2|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~1_combout\ = ( \inst2|v_count\(3) & ( \inst2|LessThan7~0_combout\ & ( (!\inst2|process_0~0_combout\) # (!\inst2|v_count\(2)) ) ) ) # ( !\inst2|v_count\(3) & ( \inst2|LessThan7~0_combout\ ) ) # ( \inst2|v_count\(3) & ( 
-- !\inst2|LessThan7~0_combout\ ) ) # ( !\inst2|v_count\(3) & ( !\inst2|LessThan7~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_process_0~0_combout\,
	datac => \inst2|ALT_INV_v_count\(2),
	datae => \inst2|ALT_INV_v_count\(3),
	dataf => \inst2|ALT_INV_LessThan7~0_combout\,
	combout => \inst2|process_0~1_combout\);

-- Location: FF_X25_Y23_N10
\inst2|vert_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|process_0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|vert_sync~q\);

-- Location: FF_X28_Y23_N1
\inst2|vert_sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|vert_sync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|vert_sync_out~q\);

-- Location: LABCELL_X21_Y27_N54
\inst2|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~3_combout\ = ( \inst2|h_count\(8) & ( \inst2|h_count\(9) ) ) # ( !\inst2|h_count\(8) & ( \inst2|h_count\(9) & ( !\inst2|h_count\(7) ) ) ) # ( \inst2|h_count\(8) & ( !\inst2|h_count\(9) ) ) # ( !\inst2|h_count\(8) & ( !\inst2|h_count\(9) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(7),
	datae => \inst2|ALT_INV_h_count\(8),
	dataf => \inst2|ALT_INV_h_count\(9),
	combout => \inst2|process_0~3_combout\);

-- Location: LABCELL_X31_Y23_N27
\inst2|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~2_combout\ = ( \inst2|h_count\(0) & ( (!\inst2|h_count\(4)) # ((!\inst2|h_count\(1) & (!\inst2|h_count[3]~DUPLICATE_q\ & !\inst2|h_count\(2)))) ) ) # ( !\inst2|h_count\(0) & ( (!\inst2|h_count\(4)) # ((!\inst2|h_count[3]~DUPLICATE_q\ & 
-- !\inst2|h_count\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110000111111001111000011111000111100001111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(1),
	datab => \inst2|ALT_INV_h_count[3]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_h_count\(4),
	datad => \inst2|ALT_INV_h_count\(2),
	dataf => \inst2|ALT_INV_h_count\(0),
	combout => \inst2|process_0~2_combout\);

-- Location: LABCELL_X25_Y21_N12
\inst2|process_0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~8_combout\ = ( !\inst2|h_count\(5) & ( (((\inst2|process_0~2_combout\ & (!\inst2|h_count\(6)))) # (\inst2|process_0~3_combout\)) ) ) # ( \inst2|h_count\(5) & ( ((\inst2|h_count\(6) & (\inst2|h_count\(4) & ((\inst2|h_count\(2)) # 
-- (\inst2|h_count\(3)))))) # (\inst2|process_0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011111100110011001100110011001100111111001100110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(3),
	datab => \inst2|ALT_INV_process_0~3_combout\,
	datac => \inst2|ALT_INV_h_count\(2),
	datad => \inst2|ALT_INV_h_count\(6),
	datae => \inst2|ALT_INV_h_count\(5),
	dataf => \inst2|ALT_INV_h_count\(4),
	datag => \inst2|ALT_INV_process_0~2_combout\,
	combout => \inst2|process_0~8_combout\);

-- Location: FF_X25_Y21_N13
\inst2|horiz_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|process_0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|horiz_sync~q\);

-- Location: FF_X20_Y44_N49
\inst2|horiz_sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|horiz_sync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|horiz_sync_out~q\);

-- Location: LABCELL_X32_Y24_N54
\inst5|new_cursor_row[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[8]~0_combout\ = ( \inst5|PACKET_COUNT\(0) & ( !\inst5|PACKET_COUNT\(1) ) ) # ( !\inst5|PACKET_COUNT\(0) & ( \inst5|PACKET_COUNT\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PACKET_COUNT\(1),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(0),
	combout => \inst5|new_cursor_row[8]~0_combout\);

-- Location: LABCELL_X31_Y20_N39
\inst5|PACKET_CHAR2[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[7]~0_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|LessThan1~0_combout\ & \inst5|READ_CHAR~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_LessThan1~0_combout\,
	datad => \inst5|ALT_INV_READ_CHAR~q\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR2[7]~0_combout\);

-- Location: FF_X28_Y24_N22
\inst5|PACKET_COUNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|new_cursor_row[8]~0_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_COUNT\(1));

-- Location: MLABCELL_X28_Y26_N9
\inst5|PACKET_COUNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_COUNT~0_combout\ = ( \inst5|PACKET_COUNT\(0) & ( \inst5|PACKET_COUNT\(1) ) ) # ( !\inst5|PACKET_COUNT\(0) & ( \inst5|PACKET_COUNT\(1) ) ) # ( !\inst5|PACKET_COUNT\(0) & ( !\inst5|PACKET_COUNT\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|PACKET_COUNT~0_combout\);

-- Location: FF_X28_Y24_N10
\inst5|PACKET_COUNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|PACKET_COUNT~0_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_COUNT\(0));

-- Location: LABCELL_X31_Y20_N15
\inst5|SHIFTIN[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTIN[1]~0_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|READ_CHAR~q\ & !\inst5|LessThan1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|SHIFTIN[1]~0_combout\);

-- Location: FF_X29_Y23_N43
\inst5|SHIFTIN[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \PS2_DAT~input_o\,
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(8));

-- Location: FF_X29_Y23_N13
\inst5|SHIFTIN[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(8),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(7));

-- Location: LABCELL_X29_Y26_N39
\inst5|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal4~0_combout\ = ( \inst5|PACKET_COUNT\(1) & ( !\inst5|PACKET_COUNT\(0) ) ) # ( !\inst5|PACKET_COUNT\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|Equal4~0_combout\);

-- Location: LABCELL_X26_Y20_N36
\inst5|right_button~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|right_button~0_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( !\inst5|Equal4~0_combout\ & ( (\inst5|READ_CHAR~q\ & \inst5|LessThan1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_LessThan1~0_combout\,
	datae => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst5|ALT_INV_Equal4~0_combout\,
	combout => \inst5|right_button~0_combout\);

-- Location: FF_X31_Y22_N49
\inst5|PACKET_CHAR3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(7),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(7));

-- Location: FF_X32_Y21_N58
\inst5|SHIFTIN[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(7),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(6));

-- Location: FF_X31_Y23_N38
\inst5|PACKET_CHAR3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(6),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(6));

-- Location: FF_X32_Y20_N10
\inst5|SHIFTIN[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(6),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(5));

-- Location: FF_X31_Y22_N40
\inst5|PACKET_CHAR3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(5),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(5));

-- Location: FF_X32_Y22_N1
\inst5|SHIFTIN[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(5),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(4));

-- Location: FF_X29_Y22_N55
\inst5|PACKET_CHAR3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(4),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(4));

-- Location: LABCELL_X31_Y21_N27
\inst5|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal3~0_combout\ = ( !\inst5|PACKET_COUNT\(0) & ( !\inst5|PACKET_COUNT\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PACKET_COUNT\(1),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(0),
	combout => \inst5|Equal3~0_combout\);

-- Location: FF_X29_Y23_N20
\inst5|SHIFTIN[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(4),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(3));

-- Location: FF_X31_Y23_N31
\inst5|PACKET_CHAR3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(3),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(3));

-- Location: FF_X29_Y23_N52
\inst5|SHIFTIN[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(3),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(2));

-- Location: FF_X31_Y23_N35
\inst5|PACKET_CHAR3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(2),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(2));

-- Location: FF_X29_Y23_N37
\inst5|SHIFTIN[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(2),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(1));

-- Location: FF_X31_Y22_N43
\inst5|PACKET_CHAR3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(1),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(1));

-- Location: FF_X29_Y23_N40
\inst5|SHIFTIN[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(1),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(0));

-- Location: FF_X29_Y22_N37
\inst5|PACKET_CHAR3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(0),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(0));

-- Location: LABCELL_X26_Y21_N0
\inst5|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~9_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(0) $ (!\inst5|cursor_row\(0)) ) + ( !VCC ) + ( !VCC ))
-- \inst5|Add4~10\ = CARRY(( !\inst5|PACKET_CHAR3\(0) $ (!\inst5|cursor_row\(0)) ) + ( !VCC ) + ( !VCC ))
-- \inst5|Add4~11\ = SHARE((!\inst5|PACKET_CHAR3\(0)) # (\inst5|cursor_row\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR3\(0),
	datad => \inst5|ALT_INV_cursor_row\(0),
	cin => GND,
	sharein => GND,
	sumout => \inst5|Add4~9_sumout\,
	cout => \inst5|Add4~10\,
	shareout => \inst5|Add4~11\);

-- Location: MLABCELL_X28_Y23_N54
\inst5|new_cursor_row[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[0]~feeder_combout\ = ( \inst5|Add4~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~9_sumout\,
	combout => \inst5|new_cursor_row[0]~feeder_combout\);

-- Location: LABCELL_X25_Y22_N36
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X31_Y19_N27
\inst5|new_cursor_row[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[9]~1_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (!\inst5|new_cursor_row[8]~0_combout\ & (\inst5|READ_CHAR~q\ & \inst5|LessThan1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row[8]~0_combout\,
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|new_cursor_row[9]~1_combout\);

-- Location: FF_X28_Y23_N55
\inst5|new_cursor_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[0]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(0));

-- Location: LABCELL_X26_Y21_N21
\inst5|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~29_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(7)) ) + ( \inst5|Add4~35\ ) + ( \inst5|Add4~34\ ))
-- \inst5|Add4~30\ = CARRY(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(7)) ) + ( \inst5|Add4~35\ ) + ( \inst5|Add4~34\ ))
-- \inst5|Add4~31\ = SHARE((!\inst5|PACKET_CHAR3\(7) & \inst5|cursor_row\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR3\(7),
	datac => \inst5|ALT_INV_cursor_row\(7),
	cin => \inst5|Add4~34\,
	sharein => \inst5|Add4~35\,
	sumout => \inst5|Add4~29_sumout\,
	cout => \inst5|Add4~30\,
	shareout => \inst5|Add4~31\);

-- Location: MLABCELL_X28_Y23_N45
\inst5|new_cursor_row[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[7]~feeder_combout\ = ( \inst5|Add4~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~29_sumout\,
	combout => \inst5|new_cursor_row[7]~feeder_combout\);

-- Location: FF_X28_Y23_N46
\inst5|new_cursor_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[7]~feeder_combout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(7));

-- Location: LABCELL_X26_Y21_N3
\inst5|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~25_sumout\ = SUM(( !\inst5|cursor_row\(1) $ (\inst5|PACKET_CHAR3\(1)) ) + ( \inst5|Add4~11\ ) + ( \inst5|Add4~10\ ))
-- \inst5|Add4~26\ = CARRY(( !\inst5|cursor_row\(1) $ (\inst5|PACKET_CHAR3\(1)) ) + ( \inst5|Add4~11\ ) + ( \inst5|Add4~10\ ))
-- \inst5|Add4~27\ = SHARE((\inst5|cursor_row\(1) & !\inst5|PACKET_CHAR3\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(1),
	datac => \inst5|ALT_INV_PACKET_CHAR3\(1),
	cin => \inst5|Add4~10\,
	sharein => \inst5|Add4~11\,
	sumout => \inst5|Add4~25_sumout\,
	cout => \inst5|Add4~26\,
	shareout => \inst5|Add4~27\);

-- Location: LABCELL_X26_Y21_N6
\inst5|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~21_sumout\ = SUM(( !\inst5|cursor_row\(2) $ (\inst5|PACKET_CHAR3\(2)) ) + ( \inst5|Add4~27\ ) + ( \inst5|Add4~26\ ))
-- \inst5|Add4~22\ = CARRY(( !\inst5|cursor_row\(2) $ (\inst5|PACKET_CHAR3\(2)) ) + ( \inst5|Add4~27\ ) + ( \inst5|Add4~26\ ))
-- \inst5|Add4~23\ = SHARE((\inst5|cursor_row\(2) & !\inst5|PACKET_CHAR3\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_row\(2),
	datad => \inst5|ALT_INV_PACKET_CHAR3\(2),
	cin => \inst5|Add4~26\,
	sharein => \inst5|Add4~27\,
	sumout => \inst5|Add4~21_sumout\,
	cout => \inst5|Add4~22\,
	shareout => \inst5|Add4~23\);

-- Location: LABCELL_X26_Y21_N9
\inst5|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~17_sumout\ = SUM(( !\inst5|cursor_row\(3) $ (\inst5|PACKET_CHAR3\(3)) ) + ( \inst5|Add4~23\ ) + ( \inst5|Add4~22\ ))
-- \inst5|Add4~18\ = CARRY(( !\inst5|cursor_row\(3) $ (\inst5|PACKET_CHAR3\(3)) ) + ( \inst5|Add4~23\ ) + ( \inst5|Add4~22\ ))
-- \inst5|Add4~19\ = SHARE((\inst5|cursor_row\(3) & !\inst5|PACKET_CHAR3\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_row\(3),
	datad => \inst5|ALT_INV_PACKET_CHAR3\(3),
	cin => \inst5|Add4~22\,
	sharein => \inst5|Add4~23\,
	sumout => \inst5|Add4~17_sumout\,
	cout => \inst5|Add4~18\,
	shareout => \inst5|Add4~19\);

-- Location: LABCELL_X26_Y21_N12
\inst5|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~13_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(4) $ (\inst5|cursor_row\(4)) ) + ( \inst5|Add4~19\ ) + ( \inst5|Add4~18\ ))
-- \inst5|Add4~14\ = CARRY(( !\inst5|PACKET_CHAR3\(4) $ (\inst5|cursor_row\(4)) ) + ( \inst5|Add4~19\ ) + ( \inst5|Add4~18\ ))
-- \inst5|Add4~15\ = SHARE((!\inst5|PACKET_CHAR3\(4) & \inst5|cursor_row\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR3\(4),
	datad => \inst5|ALT_INV_cursor_row\(4),
	cin => \inst5|Add4~18\,
	sharein => \inst5|Add4~19\,
	sumout => \inst5|Add4~13_sumout\,
	cout => \inst5|Add4~14\,
	shareout => \inst5|Add4~15\);

-- Location: LABCELL_X26_Y21_N15
\inst5|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~37_sumout\ = SUM(( !\inst5|cursor_row\(5) $ (\inst5|PACKET_CHAR3\(5)) ) + ( \inst5|Add4~15\ ) + ( \inst5|Add4~14\ ))
-- \inst5|Add4~38\ = CARRY(( !\inst5|cursor_row\(5) $ (\inst5|PACKET_CHAR3\(5)) ) + ( \inst5|Add4~15\ ) + ( \inst5|Add4~14\ ))
-- \inst5|Add4~39\ = SHARE((\inst5|cursor_row\(5) & !\inst5|PACKET_CHAR3\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_row\(5),
	datad => \inst5|ALT_INV_PACKET_CHAR3\(5),
	cin => \inst5|Add4~14\,
	sharein => \inst5|Add4~15\,
	sumout => \inst5|Add4~37_sumout\,
	cout => \inst5|Add4~38\,
	shareout => \inst5|Add4~39\);

-- Location: LABCELL_X26_Y23_N33
\inst5|new_cursor_row[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[5]~feeder_combout\ = ( \inst5|Add4~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~37_sumout\,
	combout => \inst5|new_cursor_row[5]~feeder_combout\);

-- Location: FF_X26_Y23_N34
\inst5|new_cursor_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[5]~feeder_combout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(5));

-- Location: LABCELL_X26_Y21_N18
\inst5|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~33_sumout\ = SUM(( !\inst5|cursor_row\(6) $ (\inst5|PACKET_CHAR3\(6)) ) + ( \inst5|Add4~39\ ) + ( \inst5|Add4~38\ ))
-- \inst5|Add4~34\ = CARRY(( !\inst5|cursor_row\(6) $ (\inst5|PACKET_CHAR3\(6)) ) + ( \inst5|Add4~39\ ) + ( \inst5|Add4~38\ ))
-- \inst5|Add4~35\ = SHARE((\inst5|cursor_row\(6) & !\inst5|PACKET_CHAR3\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_row\(6),
	datad => \inst5|ALT_INV_PACKET_CHAR3\(6),
	cin => \inst5|Add4~38\,
	sharein => \inst5|Add4~39\,
	sumout => \inst5|Add4~33_sumout\,
	cout => \inst5|Add4~34\,
	shareout => \inst5|Add4~35\);

-- Location: LABCELL_X26_Y23_N12
\inst5|new_cursor_row[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[6]~feeder_combout\ = ( \inst5|Add4~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~33_sumout\,
	combout => \inst5|new_cursor_row[6]~feeder_combout\);

-- Location: FF_X26_Y23_N13
\inst5|new_cursor_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[6]~feeder_combout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(6));

-- Location: LABCELL_X32_Y19_N27
\inst5|LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan5~1_combout\ = ( \inst5|new_cursor_row\(6) & ( (\inst5|new_cursor_row\(7) & \inst5|new_cursor_row\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_new_cursor_row\(7),
	datad => \inst5|ALT_INV_new_cursor_row\(5),
	dataf => \inst5|ALT_INV_new_cursor_row\(6),
	combout => \inst5|LessThan5~1_combout\);

-- Location: LABCELL_X32_Y20_N12
\inst5|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan5~0_combout\ = ( !\inst5|new_cursor_row\(2) & ( (!\inst5|new_cursor_row\(1) & (!\inst5|new_cursor_row\(0) & (!\inst5|new_cursor_row\(4) & !\inst5|new_cursor_row\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(1),
	datab => \inst5|ALT_INV_new_cursor_row\(0),
	datac => \inst5|ALT_INV_new_cursor_row\(4),
	datad => \inst5|ALT_INV_new_cursor_row\(3),
	dataf => \inst5|ALT_INV_new_cursor_row\(2),
	combout => \inst5|LessThan5~0_combout\);

-- Location: LABCELL_X32_Y19_N54
\inst5|LessThan5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan5~2_combout\ = ( \inst5|LessThan5~0_combout\ & ( !\inst5|new_cursor_row\(9) ) ) # ( !\inst5|LessThan5~0_combout\ & ( (!\inst5|new_cursor_row\(9) & ((!\inst5|new_cursor_row\(8)) # (!\inst5|LessThan5~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_new_cursor_row\(9),
	datac => \inst5|ALT_INV_new_cursor_row\(8),
	datad => \inst5|ALT_INV_LessThan5~1_combout\,
	dataf => \inst5|ALT_INV_LessThan5~0_combout\,
	combout => \inst5|LessThan5~2_combout\);

-- Location: LABCELL_X32_Y20_N36
\inst5|cursor_row~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~6_combout\ = ( \inst5|new_cursor_row\(0) & ( \inst5|LessThan5~2_combout\ & ( (!\inst5|Equal3~0_combout\ & (((\inst5|RECV_UART~2_combout\) # (\inst5|cursor_row\(8))) # (\inst5|cursor_row\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal3~0_combout\,
	datab => \inst5|ALT_INV_cursor_row\(7),
	datac => \inst5|ALT_INV_cursor_row\(8),
	datad => \inst5|ALT_INV_RECV_UART~2_combout\,
	datae => \inst5|ALT_INV_new_cursor_row\(0),
	dataf => \inst5|ALT_INV_LessThan5~2_combout\,
	combout => \inst5|cursor_row~6_combout\);

-- Location: LABCELL_X31_Y20_N30
\inst5|PACKET_CHAR1[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR1[1]~0_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (!\inst5|PACKET_COUNT\(1) & (\inst5|LessThan1~0_combout\ & \inst5|READ_CHAR~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(1),
	datab => \inst5|ALT_INV_LessThan1~0_combout\,
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR1[1]~0_combout\);

-- Location: FF_X32_Y20_N37
\inst5|cursor_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~6_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(0));

-- Location: MLABCELL_X28_Y23_N48
\inst5|new_cursor_row[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[1]~feeder_combout\ = ( \inst5|Add4~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~25_sumout\,
	combout => \inst5|new_cursor_row[1]~feeder_combout\);

-- Location: FF_X28_Y23_N49
\inst5|new_cursor_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[1]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(1));

-- Location: LABCELL_X32_Y20_N39
\inst5|cursor_row~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~11_combout\ = ( \inst5|new_cursor_row\(1) & ( \inst5|LessThan5~2_combout\ & ( (!\inst5|Equal3~0_combout\ & (((\inst5|cursor_row\(8)) # (\inst5|RECV_UART~2_combout\)) # (\inst5|cursor_row\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Equal3~0_combout\,
	datab => \inst5|ALT_INV_cursor_row\(7),
	datac => \inst5|ALT_INV_RECV_UART~2_combout\,
	datad => \inst5|ALT_INV_cursor_row\(8),
	datae => \inst5|ALT_INV_new_cursor_row\(1),
	dataf => \inst5|ALT_INV_LessThan5~2_combout\,
	combout => \inst5|cursor_row~11_combout\);

-- Location: LABCELL_X31_Y23_N33
\inst5|cursor_row[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row[1]~feeder_combout\ = ( \inst5|cursor_row~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_cursor_row~11_combout\,
	combout => \inst5|cursor_row[1]~feeder_combout\);

-- Location: FF_X31_Y23_N34
\inst5|cursor_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row[1]~feeder_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(1));

-- Location: MLABCELL_X28_Y23_N39
\inst5|new_cursor_row[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[2]~feeder_combout\ = ( \inst5|Add4~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~21_sumout\,
	combout => \inst5|new_cursor_row[2]~feeder_combout\);

-- Location: FF_X28_Y23_N40
\inst5|new_cursor_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(2));

-- Location: LABCELL_X32_Y20_N30
\inst5|cursor_row~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~10_combout\ = ( \inst5|new_cursor_row\(2) & ( \inst5|LessThan5~2_combout\ & ( (!\inst5|Equal3~0_combout\ & (((\inst5|RECV_UART~2_combout\) # (\inst5|cursor_row\(7))) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_cursor_row\(7),
	datac => \inst5|ALT_INV_Equal3~0_combout\,
	datad => \inst5|ALT_INV_RECV_UART~2_combout\,
	datae => \inst5|ALT_INV_new_cursor_row\(2),
	dataf => \inst5|ALT_INV_LessThan5~2_combout\,
	combout => \inst5|cursor_row~10_combout\);

-- Location: LABCELL_X31_Y23_N30
\inst5|cursor_row[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row[2]~feeder_combout\ = ( \inst5|cursor_row~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_cursor_row~10_combout\,
	combout => \inst5|cursor_row[2]~feeder_combout\);

-- Location: FF_X31_Y23_N32
\inst5|cursor_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row[2]~feeder_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(2));

-- Location: MLABCELL_X28_Y23_N36
\inst5|new_cursor_row[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[3]~feeder_combout\ = ( \inst5|Add4~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~17_sumout\,
	combout => \inst5|new_cursor_row[3]~feeder_combout\);

-- Location: FF_X28_Y23_N37
\inst5|new_cursor_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[3]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(3));

-- Location: LABCELL_X32_Y20_N33
\inst5|cursor_row~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~9_combout\ = ( \inst5|new_cursor_row\(3) & ( \inst5|LessThan5~2_combout\ & ( (!\inst5|Equal3~0_combout\ & (((\inst5|RECV_UART~2_combout\) # (\inst5|cursor_row\(7))) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_cursor_row\(7),
	datac => \inst5|ALT_INV_RECV_UART~2_combout\,
	datad => \inst5|ALT_INV_Equal3~0_combout\,
	datae => \inst5|ALT_INV_new_cursor_row\(3),
	dataf => \inst5|ALT_INV_LessThan5~2_combout\,
	combout => \inst5|cursor_row~9_combout\);

-- Location: FF_X32_Y20_N35
\inst5|cursor_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~9_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(3));

-- Location: MLABCELL_X28_Y23_N57
\inst5|new_cursor_row[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[4]~feeder_combout\ = ( \inst5|Add4~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~13_sumout\,
	combout => \inst5|new_cursor_row[4]~feeder_combout\);

-- Location: FF_X28_Y23_N58
\inst5|new_cursor_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[4]~feeder_combout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(4));

-- Location: LABCELL_X32_Y19_N45
\inst5|cursor_row~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~7_combout\ = ( \inst5|LessThan5~1_combout\ & ( \inst5|LessThan5~0_combout\ & ( (\inst5|new_cursor_row\(4) & !\inst5|new_cursor_row\(9)) ) ) ) # ( !\inst5|LessThan5~1_combout\ & ( \inst5|LessThan5~0_combout\ & ( (\inst5|new_cursor_row\(4) 
-- & !\inst5|new_cursor_row\(9)) ) ) ) # ( \inst5|LessThan5~1_combout\ & ( !\inst5|LessThan5~0_combout\ & ( (\inst5|new_cursor_row\(4) & (!\inst5|new_cursor_row\(9) & !\inst5|new_cursor_row\(8))) ) ) ) # ( !\inst5|LessThan5~1_combout\ & ( 
-- !\inst5|LessThan5~0_combout\ & ( (\inst5|new_cursor_row\(4) & !\inst5|new_cursor_row\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(4),
	datac => \inst5|ALT_INV_new_cursor_row\(9),
	datad => \inst5|ALT_INV_new_cursor_row\(8),
	datae => \inst5|ALT_INV_LessThan5~1_combout\,
	dataf => \inst5|ALT_INV_LessThan5~0_combout\,
	combout => \inst5|cursor_row~7_combout\);

-- Location: LABCELL_X32_Y20_N18
\inst5|cursor_row~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~8_combout\ = ( \inst5|cursor_row\(7) & ( \inst5|cursor_row~7_combout\ ) ) # ( !\inst5|cursor_row\(7) & ( \inst5|cursor_row~7_combout\ & ( (((!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1))) # (\inst5|RECV_UART~2_combout\)) # 
-- (\inst5|cursor_row\(8)) ) ) ) # ( \inst5|cursor_row\(7) & ( !\inst5|cursor_row~7_combout\ & ( (!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1)) ) ) ) # ( !\inst5|cursor_row\(7) & ( !\inst5|cursor_row~7_combout\ & ( (!\inst5|PACKET_COUNT\(0) & 
-- !\inst5|PACKET_COUNT\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(0),
	datab => \inst5|ALT_INV_PACKET_COUNT\(1),
	datac => \inst5|ALT_INV_cursor_row\(8),
	datad => \inst5|ALT_INV_RECV_UART~2_combout\,
	datae => \inst5|ALT_INV_cursor_row\(7),
	dataf => \inst5|ALT_INV_cursor_row~7_combout\,
	combout => \inst5|cursor_row~8_combout\);

-- Location: FF_X31_Y21_N34
\inst5|cursor_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_row~8_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(4));

-- Location: LABCELL_X26_Y21_N24
\inst5|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~5_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(8)) ) + ( \inst5|Add4~31\ ) + ( \inst5|Add4~30\ ))
-- \inst5|Add4~6\ = CARRY(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(8)) ) + ( \inst5|Add4~31\ ) + ( \inst5|Add4~30\ ))
-- \inst5|Add4~7\ = SHARE((!\inst5|PACKET_CHAR3\(7) & \inst5|cursor_row\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR3\(7),
	datac => \inst5|ALT_INV_cursor_row\(8),
	cin => \inst5|Add4~30\,
	sharein => \inst5|Add4~31\,
	sumout => \inst5|Add4~5_sumout\,
	cout => \inst5|Add4~6\,
	shareout => \inst5|Add4~7\);

-- Location: LABCELL_X26_Y21_N27
\inst5|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~1_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(7) ) + ( \inst5|Add4~7\ ) + ( \inst5|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR3\(7),
	cin => \inst5|Add4~6\,
	sharein => \inst5|Add4~7\,
	sumout => \inst5|Add4~1_sumout\);

-- Location: MLABCELL_X28_Y23_N42
\inst5|new_cursor_row[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[9]~feeder_combout\ = ( \inst5|Add4~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~1_sumout\,
	combout => \inst5|new_cursor_row[9]~feeder_combout\);

-- Location: FF_X28_Y23_N43
\inst5|new_cursor_row[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[9]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(9));

-- Location: LABCELL_X32_Y20_N15
\inst5|cursor_row~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~12_combout\ = ( !\inst5|new_cursor_row\(5) & ( !\inst5|new_cursor_row\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_new_cursor_row\(9),
	dataf => \inst5|ALT_INV_new_cursor_row\(5),
	combout => \inst5|cursor_row~12_combout\);

-- Location: LABCELL_X32_Y20_N24
\inst5|cursor_row~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~13_combout\ = ( \inst5|cursor_row\(7) & ( \inst5|RECV_UART~2_combout\ & ( (!\inst5|cursor_row~12_combout\) # ((!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1))) ) ) ) # ( !\inst5|cursor_row\(7) & ( \inst5|RECV_UART~2_combout\ & ( 
-- (!\inst5|cursor_row~12_combout\) # ((!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1))) ) ) ) # ( \inst5|cursor_row\(7) & ( !\inst5|RECV_UART~2_combout\ & ( (!\inst5|cursor_row~12_combout\) # ((!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1))) ) ) 
-- ) # ( !\inst5|cursor_row\(7) & ( !\inst5|RECV_UART~2_combout\ & ( (!\inst5|PACKET_COUNT\(0) & ((!\inst5|PACKET_COUNT\(1)) # ((\inst5|cursor_row\(8) & !\inst5|cursor_row~12_combout\)))) # (\inst5|PACKET_COUNT\(0) & (((\inst5|cursor_row\(8) & 
-- !\inst5|cursor_row~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111110001000111111111000100011111111100010001111111110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(0),
	datab => \inst5|ALT_INV_PACKET_COUNT\(1),
	datac => \inst5|ALT_INV_cursor_row\(8),
	datad => \inst5|ALT_INV_cursor_row~12_combout\,
	datae => \inst5|ALT_INV_cursor_row\(7),
	dataf => \inst5|ALT_INV_RECV_UART~2_combout\,
	combout => \inst5|cursor_row~13_combout\);

-- Location: FF_X32_Y21_N2
\inst5|cursor_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_row~13_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(5));

-- Location: MLABCELL_X28_Y23_N51
\inst5|new_cursor_row[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[8]~feeder_combout\ = ( \inst5|Add4~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add4~5_sumout\,
	combout => \inst5|new_cursor_row[8]~feeder_combout\);

-- Location: FF_X28_Y23_N52
\inst5|new_cursor_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_row[8]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(8));

-- Location: MLABCELL_X28_Y25_N30
\inst5|RECV_UART~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~0_combout\ = ( !\inst5|new_cursor_row\(4) & ( !\inst5|new_cursor_row\(2) & ( (!\inst5|new_cursor_row\(3) & !\inst5|new_cursor_row\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_new_cursor_row\(3),
	datad => \inst5|ALT_INV_new_cursor_row\(1),
	datae => \inst5|ALT_INV_new_cursor_row\(4),
	dataf => \inst5|ALT_INV_new_cursor_row\(2),
	combout => \inst5|RECV_UART~0_combout\);

-- Location: LABCELL_X29_Y26_N18
\inst5|RECV_UART~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~1_combout\ = ( !\inst5|new_cursor_row\(6) & ( (!\inst5|new_cursor_row\(7) & !\inst5|new_cursor_row\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_new_cursor_row\(7),
	datad => \inst5|ALT_INV_new_cursor_row\(5),
	dataf => \inst5|ALT_INV_new_cursor_row\(6),
	combout => \inst5|RECV_UART~1_combout\);

-- Location: LABCELL_X29_Y26_N3
\inst5|RECV_UART~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~2_combout\ = ( \inst5|new_cursor_row\(0) & ( \inst5|RECV_UART~1_combout\ & ( (!\inst5|new_cursor_row\(8) & (!\inst5|RECV_UART~0_combout\ & !\inst5|new_cursor_row\(9))) ) ) ) # ( !\inst5|new_cursor_row\(0) & ( \inst5|RECV_UART~1_combout\ & 
-- ( (!\inst5|new_cursor_row\(9) & (!\inst5|new_cursor_row\(8) $ (\inst5|RECV_UART~0_combout\))) ) ) ) # ( \inst5|new_cursor_row\(0) & ( !\inst5|RECV_UART~1_combout\ & ( (!\inst5|new_cursor_row\(8) & !\inst5|new_cursor_row\(9)) ) ) ) # ( 
-- !\inst5|new_cursor_row\(0) & ( !\inst5|RECV_UART~1_combout\ & ( (!\inst5|new_cursor_row\(8) & !\inst5|new_cursor_row\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010100101000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(8),
	datac => \inst5|ALT_INV_RECV_UART~0_combout\,
	datad => \inst5|ALT_INV_new_cursor_row\(9),
	datae => \inst5|ALT_INV_new_cursor_row\(0),
	dataf => \inst5|ALT_INV_RECV_UART~1_combout\,
	combout => \inst5|RECV_UART~2_combout\);

-- Location: LABCELL_X26_Y24_N48
\inst5|cursor_row~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~2_combout\ = ( !\inst5|new_cursor_row\(7) & ( !\inst5|new_cursor_row\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst5|ALT_INV_new_cursor_row\(7),
	dataf => \inst5|ALT_INV_new_cursor_row\(9),
	combout => \inst5|cursor_row~2_combout\);

-- Location: LABCELL_X29_Y26_N6
\inst5|cursor_row~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~3_combout\ = ( \inst5|RECV_UART~2_combout\ & ( \inst5|cursor_row~2_combout\ & ( (!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1)) ) ) ) # ( !\inst5|RECV_UART~2_combout\ & ( \inst5|cursor_row~2_combout\ & ( (!\inst5|PACKET_COUNT\(0) & 
-- !\inst5|PACKET_COUNT\(1)) ) ) ) # ( \inst5|RECV_UART~2_combout\ & ( !\inst5|cursor_row~2_combout\ ) ) # ( !\inst5|RECV_UART~2_combout\ & ( !\inst5|cursor_row~2_combout\ & ( (((!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1))) # 
-- (\inst5|cursor_row\(8))) # (\inst5|cursor_row\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001111111111111111111111111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(0),
	datab => \inst5|ALT_INV_cursor_row\(7),
	datac => \inst5|ALT_INV_PACKET_COUNT\(1),
	datad => \inst5|ALT_INV_cursor_row\(8),
	datae => \inst5|ALT_INV_RECV_UART~2_combout\,
	dataf => \inst5|ALT_INV_cursor_row~2_combout\,
	combout => \inst5|cursor_row~3_combout\);

-- Location: FF_X28_Y23_N10
\inst5|cursor_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_row~3_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(7));

-- Location: LABCELL_X25_Y27_N42
\inst5|cursor_row~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~0_combout\ = ( !\inst5|new_cursor_row\(8) & ( !\inst5|new_cursor_row\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_new_cursor_row\(9),
	dataf => \inst5|ALT_INV_new_cursor_row\(8),
	combout => \inst5|cursor_row~0_combout\);

-- Location: LABCELL_X29_Y26_N24
\inst5|cursor_row~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~1_combout\ = ( \inst5|RECV_UART~2_combout\ & ( !\inst5|cursor_row~0_combout\ & ( (\inst5|PACKET_COUNT\(1)) # (\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|RECV_UART~2_combout\ & ( !\inst5|cursor_row~0_combout\ & ( (!\inst5|PACKET_COUNT\(0) 
-- & (\inst5|PACKET_COUNT\(1) & ((\inst5|cursor_row\(7)) # (\inst5|cursor_row\(8))))) # (\inst5|PACKET_COUNT\(0) & (((\inst5|cursor_row\(7))) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101011111010111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(0),
	datab => \inst5|ALT_INV_cursor_row\(8),
	datac => \inst5|ALT_INV_PACKET_COUNT\(1),
	datad => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_RECV_UART~2_combout\,
	dataf => \inst5|ALT_INV_cursor_row~0_combout\,
	combout => \inst5|cursor_row~1_combout\);

-- Location: FF_X28_Y23_N7
\inst5|cursor_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_row~1_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(8));

-- Location: LABCELL_X29_Y26_N36
\inst5|cursor_row~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~4_combout\ = ( !\inst5|new_cursor_row\(6) & ( !\inst5|new_cursor_row\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_new_cursor_row\(9),
	dataf => \inst5|ALT_INV_new_cursor_row\(6),
	combout => \inst5|cursor_row~4_combout\);

-- Location: LABCELL_X29_Y26_N45
\inst5|cursor_row~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~5_combout\ = ( !\inst5|cursor_row~4_combout\ & ( \inst5|PACKET_COUNT\(1) & ( ((\inst5|RECV_UART~2_combout\) # (\inst5|cursor_row\(7))) # (\inst5|cursor_row\(8)) ) ) ) # ( \inst5|cursor_row~4_combout\ & ( !\inst5|PACKET_COUNT\(1) & ( 
-- !\inst5|PACKET_COUNT\(0) ) ) ) # ( !\inst5|cursor_row~4_combout\ & ( !\inst5|PACKET_COUNT\(1) & ( (!\inst5|PACKET_COUNT\(0)) # (((\inst5|RECV_UART~2_combout\) # (\inst5|cursor_row\(7))) # (\inst5|cursor_row\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111101010101010101000111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(0),
	datab => \inst5|ALT_INV_cursor_row\(8),
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_RECV_UART~2_combout\,
	datae => \inst5|ALT_INV_cursor_row~4_combout\,
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|cursor_row~5_combout\);

-- Location: FF_X28_Y23_N13
\inst5|cursor_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_row~5_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(6));

-- Location: LABCELL_X24_Y23_N30
\inst6|SevenSeg_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out~0_combout\ = ( \inst5|cursor_row\(7) & ( (!\inst5|cursor_row\(6)) # (!\inst5|cursor_row\(8)) ) ) # ( !\inst5|cursor_row\(7) & ( \inst5|cursor_row\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(6),
	datab => \inst5|ALT_INV_cursor_row\(8),
	dataf => \inst5|ALT_INV_cursor_row\(7),
	combout => \inst6|SevenSeg_out~0_combout\);

-- Location: LABCELL_X24_Y23_N33
\inst6|SevenSeg_out[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[5]~1_combout\ = ( \inst5|cursor_row\(7) & ( (!\inst5|cursor_row\(8)) # (\inst5|cursor_row\(6)) ) ) # ( !\inst5|cursor_row\(7) & ( (\inst5|cursor_row\(6) & !\inst5|cursor_row\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(6),
	datab => \inst5|ALT_INV_cursor_row\(8),
	dataf => \inst5|ALT_INV_cursor_row\(7),
	combout => \inst6|SevenSeg_out[5]~1_combout\);

-- Location: LABCELL_X24_Y23_N42
\inst6|SevenSeg_out[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[4]~2_combout\ = ((!\inst5|cursor_row\(7) & \inst5|cursor_row\(8))) # (\inst5|cursor_row\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111001011110010111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datab => \inst5|ALT_INV_cursor_row\(8),
	datac => \inst5|ALT_INV_cursor_row\(6),
	combout => \inst6|SevenSeg_out[4]~2_combout\);

-- Location: LABCELL_X31_Y20_N33
\inst6|SevenSeg_out[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[3]~3_combout\ = ( \inst5|cursor_row\(6) & ( !\inst5|cursor_row\(7) $ (\inst5|cursor_row\(8)) ) ) # ( !\inst5|cursor_row\(6) & ( (!\inst5|cursor_row\(7) & \inst5|cursor_row\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_cursor_row\(8),
	dataf => \inst5|ALT_INV_cursor_row\(6),
	combout => \inst6|SevenSeg_out[3]~3_combout\);

-- Location: LABCELL_X24_Y23_N6
\inst6|SevenSeg_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[2]~4_combout\ = ( \inst5|cursor_row\(7) & ( (!\inst5|cursor_row\(6) & !\inst5|cursor_row\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(6),
	datab => \inst5|ALT_INV_cursor_row\(8),
	dataf => \inst5|ALT_INV_cursor_row\(7),
	combout => \inst6|SevenSeg_out[2]~4_combout\);

-- Location: LABCELL_X24_Y23_N9
\inst6|SevenSeg_out[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[1]~5_combout\ = ( \inst5|cursor_row\(7) & ( (!\inst5|cursor_row\(8)) # (\inst5|cursor_row\(6)) ) ) # ( !\inst5|cursor_row\(7) & ( (!\inst5|cursor_row\(6)) # (!\inst5|cursor_row\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(6),
	datab => \inst5|ALT_INV_cursor_row\(8),
	dataf => \inst5|ALT_INV_cursor_row\(7),
	combout => \inst6|SevenSeg_out[1]~5_combout\);

-- Location: LABCELL_X24_Y23_N54
\inst6|SevenSeg_out[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[3]~6_combout\ = ( !\inst5|cursor_row\(7) & ( !\inst5|cursor_row\(8) $ (!\inst5|cursor_row\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_row\(8),
	datac => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(7),
	combout => \inst6|SevenSeg_out[3]~6_combout\);

-- Location: LABCELL_X31_Y20_N18
\inst5|PACKET_CHAR2[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[7]~1_combout\ = ( !\inst5|PACKET_COUNT\(0) & ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|READ_CHAR~q\ & (\inst5|PACKET_COUNT\(1) & \inst5|LessThan1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_PACKET_COUNT\(1),
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	datae => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR2[7]~1_combout\);

-- Location: FF_X31_Y23_N16
\inst5|PACKET_CHAR2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(7),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(7));

-- Location: FF_X29_Y18_N31
\inst5|PACKET_CHAR2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(6),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(6));

-- Location: FF_X31_Y23_N20
\inst5|PACKET_CHAR2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(5),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(5));

-- Location: LABCELL_X32_Y20_N6
\inst5|cursor_column~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~4_combout\ = ( \inst5|new_cursor_column\(7) & ( (!\inst5|new_cursor_column\(9) & \inst5|new_cursor_column\(0)) ) ) # ( !\inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(0) & ((!\inst5|new_cursor_column\(9)) # 
-- (!\inst5|new_cursor_column\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(9),
	datac => \inst5|ALT_INV_new_cursor_column\(8),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	dataf => \inst5|ALT_INV_new_cursor_column\(7),
	combout => \inst5|cursor_column~4_combout\);

-- Location: FF_X28_Y22_N37
\inst5|cursor_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_column~4_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(0));

-- Location: LABCELL_X31_Y23_N45
\inst5|PACKET_CHAR2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[0]~feeder_combout\ = ( \inst5|SHIFTIN\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTIN\(0),
	combout => \inst5|PACKET_CHAR2[0]~feeder_combout\);

-- Location: FF_X31_Y23_N46
\inst5|PACKET_CHAR2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[0]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(0));

-- Location: LABCELL_X26_Y21_N30
\inst5|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~17_sumout\ = SUM(( \inst5|PACKET_CHAR2\(0) ) + ( \inst5|cursor_column\(0) ) + ( !VCC ))
-- \inst5|Add5~18\ = CARRY(( \inst5|PACKET_CHAR2\(0) ) + ( \inst5|cursor_column\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(0),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(0),
	cin => GND,
	sumout => \inst5|Add5~17_sumout\,
	cout => \inst5|Add5~18\);

-- Location: LABCELL_X29_Y24_N54
\inst5|new_cursor_column[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[0]~feeder_combout\ = ( \inst5|Add5~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~17_sumout\,
	combout => \inst5|new_cursor_column[0]~feeder_combout\);

-- Location: FF_X29_Y24_N55
\inst5|new_cursor_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[0]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(0));

-- Location: LABCELL_X32_Y20_N0
\inst5|cursor_column~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~7_combout\ = ( \inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(3) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(0)) # (!\inst5|new_cursor_column\(7))))) ) ) ) # ( 
-- !\inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(3) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101000001111111110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datab => \inst5|ALT_INV_new_cursor_column\(0),
	datac => \inst5|ALT_INV_new_cursor_column\(7),
	datad => \inst5|ALT_INV_new_cursor_column\(9),
	datae => \inst5|ALT_INV_RECV_UART~3_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(3),
	combout => \inst5|cursor_column~7_combout\);

-- Location: LABCELL_X29_Y22_N45
\inst5|cursor_column[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column[3]~feeder_combout\ = ( \inst5|cursor_column~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_cursor_column~7_combout\,
	combout => \inst5|cursor_column[3]~feeder_combout\);

-- Location: FF_X29_Y22_N46
\inst5|cursor_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column[3]~feeder_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(3));

-- Location: FF_X31_Y23_N8
\inst5|PACKET_CHAR2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(3),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(3));

-- Location: FF_X31_Y23_N56
\inst5|PACKET_CHAR2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(2),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(2));

-- Location: FF_X31_Y21_N53
\inst5|PACKET_CHAR2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(1),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(1));

-- Location: LABCELL_X26_Y21_N33
\inst5|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~37_sumout\ = SUM(( \inst5|PACKET_CHAR2\(1) ) + ( \inst5|cursor_column\(1) ) + ( \inst5|Add5~18\ ))
-- \inst5|Add5~38\ = CARRY(( \inst5|PACKET_CHAR2\(1) ) + ( \inst5|cursor_column\(1) ) + ( \inst5|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(1),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(1),
	cin => \inst5|Add5~18\,
	sumout => \inst5|Add5~37_sumout\,
	cout => \inst5|Add5~38\);

-- Location: LABCELL_X29_Y23_N54
\inst5|new_cursor_column[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[1]~feeder_combout\ = ( \inst5|Add5~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~37_sumout\,
	combout => \inst5|new_cursor_column[1]~feeder_combout\);

-- Location: FF_X29_Y23_N55
\inst5|new_cursor_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[1]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(1));

-- Location: LABCELL_X31_Y21_N30
\inst5|cursor_column~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~9_combout\ = ( \inst5|new_cursor_column\(0) & ( \inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(1) & !\inst5|new_cursor_column\(9)) ) ) ) # ( !\inst5|new_cursor_column\(0) & ( \inst5|new_cursor_column\(7) & ( 
-- (\inst5|new_cursor_column\(1) & ((!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & \inst5|RECV_UART~3_combout\)))) ) ) ) # ( \inst5|new_cursor_column\(0) & ( !\inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(1) & 
-- ((!\inst5|new_cursor_column\(8)) # (!\inst5|new_cursor_column\(9)))) ) ) ) # ( !\inst5|new_cursor_column\(0) & ( !\inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(1) & ((!\inst5|new_cursor_column\(8)) # (!\inst5|new_cursor_column\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010101000101010001010000010101000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(1),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_RECV_UART~3_combout\,
	datae => \inst5|ALT_INV_new_cursor_column\(0),
	dataf => \inst5|ALT_INV_new_cursor_column\(7),
	combout => \inst5|cursor_column~9_combout\);

-- Location: LABCELL_X29_Y22_N42
\inst5|cursor_column[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column[1]~feeder_combout\ = ( \inst5|cursor_column~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_cursor_column~9_combout\,
	combout => \inst5|cursor_column[1]~feeder_combout\);

-- Location: FF_X29_Y22_N43
\inst5|cursor_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column[1]~feeder_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(1));

-- Location: LABCELL_X26_Y21_N36
\inst5|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~33_sumout\ = SUM(( \inst5|PACKET_CHAR2\(2) ) + ( \inst5|cursor_column\(2) ) + ( \inst5|Add5~38\ ))
-- \inst5|Add5~34\ = CARRY(( \inst5|PACKET_CHAR2\(2) ) + ( \inst5|cursor_column\(2) ) + ( \inst5|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(2),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(2),
	cin => \inst5|Add5~38\,
	sumout => \inst5|Add5~33_sumout\,
	cout => \inst5|Add5~34\);

-- Location: MLABCELL_X28_Y24_N24
\inst5|new_cursor_column[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[2]~feeder_combout\ = ( \inst5|Add5~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~33_sumout\,
	combout => \inst5|new_cursor_column[2]~feeder_combout\);

-- Location: FF_X28_Y24_N25
\inst5|new_cursor_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(2));

-- Location: LABCELL_X32_Y20_N3
\inst5|cursor_column~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~8_combout\ = ( \inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(2) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(0)) # (!\inst5|new_cursor_column\(7))))) ) ) ) # ( 
-- !\inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(2) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111100001111101011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datab => \inst5|ALT_INV_new_cursor_column\(0),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_new_cursor_column\(7),
	datae => \inst5|ALT_INV_RECV_UART~3_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(2),
	combout => \inst5|cursor_column~8_combout\);

-- Location: FF_X31_Y21_N5
\inst5|cursor_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_column~8_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(2));

-- Location: LABCELL_X26_Y21_N39
\inst5|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~29_sumout\ = SUM(( \inst5|PACKET_CHAR2\(3) ) + ( \inst5|cursor_column\(3) ) + ( \inst5|Add5~34\ ))
-- \inst5|Add5~30\ = CARRY(( \inst5|PACKET_CHAR2\(3) ) + ( \inst5|cursor_column\(3) ) + ( \inst5|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(3),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(3),
	cin => \inst5|Add5~34\,
	sumout => \inst5|Add5~29_sumout\,
	cout => \inst5|Add5~30\);

-- Location: MLABCELL_X28_Y24_N27
\inst5|new_cursor_column[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[3]~feeder_combout\ = ( \inst5|Add5~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~29_sumout\,
	combout => \inst5|new_cursor_column[3]~feeder_combout\);

-- Location: FF_X28_Y24_N28
\inst5|new_cursor_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[3]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(3));

-- Location: LABCELL_X32_Y20_N57
\inst5|cursor_column~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~6_combout\ = ( \inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(4) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(7)) # (!\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(4) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(7) & !\inst5|new_cursor_column\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111100001111111011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(0),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_new_cursor_column\(8),
	datae => \inst5|ALT_INV_RECV_UART~3_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(4),
	combout => \inst5|cursor_column~6_combout\);

-- Location: LABCELL_X29_Y22_N48
\inst5|cursor_column[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column[4]~feeder_combout\ = ( \inst5|cursor_column~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_cursor_column~6_combout\,
	combout => \inst5|cursor_column[4]~feeder_combout\);

-- Location: FF_X29_Y22_N49
\inst5|cursor_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column[4]~feeder_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(4));

-- Location: FF_X31_Y23_N2
\inst5|PACKET_CHAR2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(4),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(4));

-- Location: LABCELL_X26_Y21_N42
\inst5|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~25_sumout\ = SUM(( \inst5|PACKET_CHAR2\(4) ) + ( \inst5|cursor_column\(4) ) + ( \inst5|Add5~30\ ))
-- \inst5|Add5~26\ = CARRY(( \inst5|PACKET_CHAR2\(4) ) + ( \inst5|cursor_column\(4) ) + ( \inst5|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(4),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(4),
	cin => \inst5|Add5~30\,
	sumout => \inst5|Add5~25_sumout\,
	cout => \inst5|Add5~26\);

-- Location: MLABCELL_X28_Y24_N0
\inst5|new_cursor_column[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[4]~feeder_combout\ = ( \inst5|Add5~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~25_sumout\,
	combout => \inst5|new_cursor_column[4]~feeder_combout\);

-- Location: FF_X28_Y24_N1
\inst5|new_cursor_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[4]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(4));

-- Location: LABCELL_X26_Y21_N48
\inst5|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~1_sumout\ = SUM(( \inst5|PACKET_CHAR2\(6) ) + ( \inst5|cursor_column\(6) ) + ( \inst5|Add5~22\ ))
-- \inst5|Add5~2\ = CARRY(( \inst5|PACKET_CHAR2\(6) ) + ( \inst5|cursor_column\(6) ) + ( \inst5|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(6),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(6),
	cin => \inst5|Add5~22\,
	sumout => \inst5|Add5~1_sumout\,
	cout => \inst5|Add5~2\);

-- Location: LABCELL_X29_Y23_N6
\inst5|new_cursor_column[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[6]~feeder_combout\ = ( \inst5|Add5~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~1_sumout\,
	combout => \inst5|new_cursor_column[6]~feeder_combout\);

-- Location: FF_X29_Y23_N7
\inst5|new_cursor_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[6]~feeder_combout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(6));

-- Location: LABCELL_X26_Y21_N45
\inst5|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~21_sumout\ = SUM(( \inst5|cursor_column\(5) ) + ( \inst5|PACKET_CHAR2\(5) ) + ( \inst5|Add5~26\ ))
-- \inst5|Add5~22\ = CARRY(( \inst5|cursor_column\(5) ) + ( \inst5|PACKET_CHAR2\(5) ) + ( \inst5|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR2\(5),
	datad => \inst5|ALT_INV_cursor_column\(5),
	cin => \inst5|Add5~26\,
	sumout => \inst5|Add5~21_sumout\,
	cout => \inst5|Add5~22\);

-- Location: LABCELL_X29_Y24_N39
\inst5|new_cursor_column[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[5]~feeder_combout\ = ( \inst5|Add5~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~21_sumout\,
	combout => \inst5|new_cursor_column[5]~feeder_combout\);

-- Location: FF_X29_Y24_N40
\inst5|new_cursor_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[5]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(5));

-- Location: LABCELL_X32_Y20_N48
\inst5|RECV_UART~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~3_combout\ = ( !\inst5|new_cursor_column\(2) & ( !\inst5|new_cursor_column\(5) & ( (!\inst5|new_cursor_column\(3) & (!\inst5|new_cursor_column\(4) & (!\inst5|new_cursor_column\(1) & !\inst5|new_cursor_column\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(3),
	datab => \inst5|ALT_INV_new_cursor_column\(4),
	datac => \inst5|ALT_INV_new_cursor_column\(1),
	datad => \inst5|ALT_INV_new_cursor_column\(6),
	datae => \inst5|ALT_INV_new_cursor_column\(2),
	dataf => \inst5|ALT_INV_new_cursor_column\(5),
	combout => \inst5|RECV_UART~3_combout\);

-- Location: LABCELL_X32_Y20_N54
\inst5|cursor_column~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~5_combout\ = ( \inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(5) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(7)) # (!\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~3_combout\ & ( \inst5|new_cursor_column\(5) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(7) & !\inst5|new_cursor_column\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101000001111111111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(0),
	datac => \inst5|ALT_INV_new_cursor_column\(8),
	datad => \inst5|ALT_INV_new_cursor_column\(9),
	datae => \inst5|ALT_INV_RECV_UART~3_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(5),
	combout => \inst5|cursor_column~5_combout\);

-- Location: MLABCELL_X28_Y22_N51
\inst5|cursor_column[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column[5]~feeder_combout\ = ( \inst5|cursor_column~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_cursor_column~5_combout\,
	combout => \inst5|cursor_column[5]~feeder_combout\);

-- Location: FF_X28_Y22_N52
\inst5|cursor_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column[5]~feeder_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(5));

-- Location: LABCELL_X26_Y21_N51
\inst5|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~9_sumout\ = SUM(( \inst5|cursor_column\(7) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~2\ ))
-- \inst5|Add5~10\ = CARRY(( \inst5|cursor_column\(7) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR2\(7),
	datad => \inst5|ALT_INV_cursor_column\(7),
	cin => \inst5|Add5~2\,
	sumout => \inst5|Add5~9_sumout\,
	cout => \inst5|Add5~10\);

-- Location: LABCELL_X26_Y21_N54
\inst5|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~5_sumout\ = SUM(( \inst5|cursor_column\(8) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~10\ ))
-- \inst5|Add5~6\ = CARRY(( \inst5|cursor_column\(8) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR2\(7),
	datac => \inst5|ALT_INV_cursor_column\(8),
	cin => \inst5|Add5~10\,
	sumout => \inst5|Add5~5_sumout\,
	cout => \inst5|Add5~6\);

-- Location: LABCELL_X29_Y23_N3
\inst5|new_cursor_column[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[8]~feeder_combout\ = ( \inst5|Add5~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~5_sumout\,
	combout => \inst5|new_cursor_column[8]~feeder_combout\);

-- Location: FF_X29_Y23_N4
\inst5|new_cursor_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[8]~feeder_combout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(8));

-- Location: LABCELL_X31_Y21_N21
\inst5|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan9~0_combout\ = ( \inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(9) & ((!\inst5|RECV_UART~3_combout\) # ((\inst5|new_cursor_column\(0)) # (\inst5|new_cursor_column\(8))))) ) ) # ( !\inst5|new_cursor_column\(7) & ( 
-- (\inst5|new_cursor_column\(9) & \inst5|new_cursor_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101000101010101010100010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(9),
	datab => \inst5|ALT_INV_RECV_UART~3_combout\,
	datac => \inst5|ALT_INV_new_cursor_column\(8),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	dataf => \inst5|ALT_INV_new_cursor_column\(7),
	combout => \inst5|LessThan9~0_combout\);

-- Location: LABCELL_X24_Y23_N45
\inst7|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~0_combout\ = ( !\inst5|cursor_column\(7) & ( (!\inst5|cursor_column\(9) & !\inst5|cursor_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(9),
	datad => \inst5|ALT_INV_cursor_column\(8),
	dataf => \inst5|ALT_INV_cursor_column\(7),
	combout => \inst7|Equal0~0_combout\);

-- Location: LABCELL_X31_Y21_N9
\inst5|cursor_column~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~2_combout\ = ( \inst7|Equal0~0_combout\ & ( ((\inst5|RECV_UART~4_combout\ & (\inst5|new_cursor_column\(8) & !\inst5|LessThan9~0_combout\))) # (\inst5|Equal3~0_combout\) ) ) # ( !\inst7|Equal0~0_combout\ & ( 
-- ((\inst5|new_cursor_column\(8) & !\inst5|LessThan9~0_combout\)) # (\inst5|Equal3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_RECV_UART~4_combout\,
	datab => \inst5|ALT_INV_Equal3~0_combout\,
	datac => \inst5|ALT_INV_new_cursor_column\(8),
	datad => \inst5|ALT_INV_LessThan9~0_combout\,
	dataf => \inst7|ALT_INV_Equal0~0_combout\,
	combout => \inst5|cursor_column~2_combout\);

-- Location: FF_X28_Y23_N19
\inst5|cursor_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_column~2_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(8));

-- Location: LABCELL_X29_Y18_N12
\inst5|cursor_column[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column[2]~1_combout\ = ( \inst5|cursor_column\(8) & ( \inst5|RECV_UART~4_combout\ & ( (!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|cursor_column\(8) & ( \inst5|RECV_UART~4_combout\ & ( (!\inst5|PACKET_COUNT\(1) & 
-- !\inst5|PACKET_COUNT\(0)) ) ) ) # ( \inst5|cursor_column\(8) & ( !\inst5|RECV_UART~4_combout\ & ( (!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|cursor_column\(8) & ( !\inst5|RECV_UART~4_combout\ & ( (!\inst5|cursor_column\(9) & 
-- ((!\inst5|cursor_column\(7)) # ((!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0))))) # (\inst5|cursor_column\(9) & (!\inst5|PACKET_COUNT\(1) & (!\inst5|PACKET_COUNT\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(9),
	datab => \inst5|ALT_INV_PACKET_COUNT\(1),
	datac => \inst5|ALT_INV_PACKET_COUNT\(0),
	datad => \inst5|ALT_INV_cursor_column\(7),
	datae => \inst5|ALT_INV_cursor_column\(8),
	dataf => \inst5|ALT_INV_RECV_UART~4_combout\,
	combout => \inst5|cursor_column[2]~1_combout\);

-- Location: FF_X29_Y22_N34
\inst5|cursor_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|new_cursor_column\(9),
	sclr => \inst5|cursor_column[2]~1_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(9));

-- Location: LABCELL_X26_Y21_N57
\inst5|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~13_sumout\ = SUM(( \inst5|cursor_column\(9) ) + ( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR2\(7),
	datad => \inst5|ALT_INV_cursor_column\(9),
	cin => \inst5|Add5~6\,
	sumout => \inst5|Add5~13_sumout\);

-- Location: LABCELL_X29_Y24_N51
\inst5|new_cursor_column[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[9]~feeder_combout\ = ( \inst5|Add5~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~13_sumout\,
	combout => \inst5|new_cursor_column[9]~feeder_combout\);

-- Location: FF_X29_Y24_N52
\inst5|new_cursor_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[9]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(9));

-- Location: LABCELL_X31_Y21_N51
\inst5|cursor_column~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~3_combout\ = ( \inst5|new_cursor_column\(7) ) # ( !\inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(9) & \inst5|new_cursor_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(9),
	datac => \inst5|ALT_INV_new_cursor_column\(8),
	dataf => \inst5|ALT_INV_new_cursor_column\(7),
	combout => \inst5|cursor_column~3_combout\);

-- Location: FF_X28_Y22_N43
\inst5|cursor_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_column~3_combout\,
	sclr => \inst5|cursor_column[2]~1_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(7));

-- Location: MLABCELL_X34_Y21_N45
\inst5|new_cursor_column[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[7]~feeder_combout\ = ( \inst5|Add5~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_Add5~9_sumout\,
	combout => \inst5|new_cursor_column[7]~feeder_combout\);

-- Location: FF_X34_Y21_N46
\inst5|new_cursor_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|new_cursor_column[7]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(7));

-- Location: LABCELL_X31_Y21_N24
\inst5|RECV_UART~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~4_combout\ = ( \inst5|RECV_UART~3_combout\ & ( (!\inst5|new_cursor_column\(9) & ((!\inst5|new_cursor_column\(7) & (\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(0))) # (\inst5|new_cursor_column\(7) & 
-- (!\inst5|new_cursor_column\(8))))) ) ) # ( !\inst5|RECV_UART~3_combout\ & ( (!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000001100000010000000110000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	dataf => \inst5|ALT_INV_RECV_UART~3_combout\,
	combout => \inst5|RECV_UART~4_combout\);

-- Location: LABCELL_X31_Y21_N6
\inst5|cursor_column~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~0_combout\ = ( \inst7|Equal0~0_combout\ & ( ((\inst5|RECV_UART~4_combout\ & (\inst5|new_cursor_column\(6) & !\inst5|LessThan9~0_combout\))) # (\inst5|Equal3~0_combout\) ) ) # ( !\inst7|Equal0~0_combout\ & ( 
-- ((\inst5|new_cursor_column\(6) & !\inst5|LessThan9~0_combout\)) # (\inst5|Equal3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_RECV_UART~4_combout\,
	datab => \inst5|ALT_INV_Equal3~0_combout\,
	datac => \inst5|ALT_INV_new_cursor_column\(6),
	datad => \inst5|ALT_INV_LessThan9~0_combout\,
	dataf => \inst7|ALT_INV_Equal0~0_combout\,
	combout => \inst5|cursor_column~0_combout\);

-- Location: FF_X28_Y23_N16
\inst5|cursor_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_column~0_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(6));

-- Location: LABCELL_X24_Y23_N57
\inst7|SevenSeg_out[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[6]~0_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(8)) # (\inst5|cursor_column\(7)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(7) & ((!\inst5|cursor_column\(8)))) # (\inst5|cursor_column\(7) & 
-- (\inst5|cursor_column\(6) & \inst5|cursor_column\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000101111100000000010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(6),
	datac => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_cursor_column\(8),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[6]~0_combout\);

-- Location: LABCELL_X24_Y22_N0
\inst7|SevenSeg_out[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[5]~6_combout\ = ( \inst5|cursor_column\(7) & ( ((!\inst5|cursor_column\(8)) # (\inst5|cursor_column\(6))) # (\inst5|cursor_column\(9)) ) ) # ( !\inst5|cursor_column\(7) & ( (!\inst5|cursor_column\(9) & (\inst5|cursor_column\(6) & 
-- !\inst5|cursor_column\(8))) # (\inst5|cursor_column\(9) & ((\inst5|cursor_column\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100100101001001010010010111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(9),
	datab => \inst5|ALT_INV_cursor_column\(6),
	datac => \inst5|ALT_INV_cursor_column\(8),
	dataf => \inst5|ALT_INV_cursor_column\(7),
	combout => \inst7|SevenSeg_out[5]~6_combout\);

-- Location: LABCELL_X24_Y23_N3
\inst7|SevenSeg_out[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[4]~1_combout\ = ( \inst5|cursor_column\(9) & ( ((\inst5|cursor_column\(6)) # (\inst5|cursor_column\(7))) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( ((\inst5|cursor_column\(8) & !\inst5|cursor_column\(7))) # 
-- (\inst5|cursor_column\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111111010100001111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datac => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[4]~1_combout\);

-- Location: LABCELL_X24_Y23_N24
\inst7|SevenSeg_out[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[3]~5_combout\ = ( \inst5|cursor_column\(8) & ( \inst5|cursor_column\(9) ) ) # ( !\inst5|cursor_column\(8) & ( \inst5|cursor_column\(9) & ( \inst5|cursor_column\(7) ) ) ) # ( \inst5|cursor_column\(8) & ( !\inst5|cursor_column\(9) & ( 
-- !\inst5|cursor_column\(7) $ (\inst5|cursor_column\(6)) ) ) ) # ( !\inst5|cursor_column\(8) & ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(7) & \inst5|cursor_column\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100110000111100001100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_column\(7),
	datac => \inst5|ALT_INV_cursor_column\(6),
	datae => \inst5|ALT_INV_cursor_column\(8),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[3]~5_combout\);

-- Location: LABCELL_X29_Y23_N21
\inst7|SevenSeg_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[2]~4_combout\ = ( \inst5|cursor_column\(7) & ( ((!\inst5|cursor_column\(6) & !\inst5|cursor_column\(8))) # (\inst5|cursor_column\(9)) ) ) # ( !\inst5|cursor_column\(7) & ( (\inst5|cursor_column\(9) & \inst5|cursor_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110101011101010100000101000001011101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(9),
	datab => \inst5|ALT_INV_cursor_column\(6),
	datac => \inst5|ALT_INV_cursor_column\(8),
	datae => \inst5|ALT_INV_cursor_column\(7),
	combout => \inst7|SevenSeg_out[2]~4_combout\);

-- Location: LABCELL_X24_Y22_N3
\inst7|SevenSeg_out[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[1]~3_combout\ = ( \inst5|cursor_column\(7) & ( (!\inst5|cursor_column\(9) & ((!\inst5|cursor_column\(8)) # (\inst5|cursor_column\(6)))) ) ) # ( !\inst5|cursor_column\(7) & ( (!\inst5|cursor_column\(8)) # ((!\inst5|cursor_column\(9) & 
-- !\inst5|cursor_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110001000111111111000100010101010001000101010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(9),
	datab => \inst5|ALT_INV_cursor_column\(6),
	datad => \inst5|ALT_INV_cursor_column\(8),
	dataf => \inst5|ALT_INV_cursor_column\(7),
	combout => \inst7|SevenSeg_out[1]~3_combout\);

-- Location: LABCELL_X24_Y22_N54
\inst7|SevenSeg_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[0]~2_combout\ = ( \inst5|cursor_column\(6) & ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) ) # ( !\inst5|cursor_column\(6) & ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # 
-- (\inst5|cursor_column\(8)) ) ) ) # ( \inst5|cursor_column\(6) & ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & !\inst5|cursor_column\(7)) ) ) ) # ( !\inst5|cursor_column\(6) & ( !\inst5|cursor_column\(9) & ( (\inst5|cursor_column\(8) & 
-- !\inst5|cursor_column\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000101000001010000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datac => \inst5|ALT_INV_cursor_column\(7),
	datae => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[0]~2_combout\);

-- Location: LABCELL_X31_Y20_N9
\inst5|PACKET_CHAR1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR1[1]~1_combout\ = ( \inst5|PACKET_COUNT\(0) & ( (!\inst5|PACKET_COUNT\(1) & (!\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & (\inst5|LessThan1~0_combout\ & \inst5|READ_CHAR~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(1),
	datab => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datac => \inst5|ALT_INV_LessThan1~0_combout\,
	datad => \inst5|ALT_INV_READ_CHAR~q\,
	dataf => \inst5|ALT_INV_PACKET_COUNT\(0),
	combout => \inst5|PACKET_CHAR1[1]~1_combout\);

-- Location: FF_X29_Y21_N31
\inst5|PACKET_CHAR1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(1),
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR1\(1));

-- Location: LABCELL_X26_Y23_N57
\inst5|right_button~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|right_button~feeder_combout\ = \inst5|PACKET_CHAR1\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR1\(1),
	combout => \inst5|right_button~feeder_combout\);

-- Location: FF_X26_Y23_N59
\inst5|right_button\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|right_button~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|right_button~q\);

-- Location: FF_X29_Y21_N34
\inst5|PACKET_CHAR1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(0),
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR1\(0));

-- Location: FF_X23_Y22_N10
\inst5|left_button\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|PACKET_CHAR1\(0),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|left_button~q\);

-- Location: LABCELL_X21_Y23_N27
\inst2|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan6~0_combout\ = ( !\inst2|h_count\(8) & ( \inst2|h_count\(9) & ( !\inst2|h_count\(7) ) ) ) # ( \inst2|h_count\(8) & ( !\inst2|h_count\(9) ) ) # ( !\inst2|h_count\(8) & ( !\inst2|h_count\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count\(7),
	datae => \inst2|ALT_INV_h_count\(8),
	dataf => \inst2|ALT_INV_h_count\(9),
	combout => \inst2|LessThan6~0_combout\);

-- Location: FF_X24_Y23_N13
\inst2|pixel_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(2),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(2));

-- Location: FF_X24_Y23_N49
\inst2|pixel_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(1),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(1));

-- Location: LABCELL_X25_Y21_N18
\inst14|Add0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Add0~3_combout\ = ( \inst2|pixel_column\(1) & ( !\inst2|pixel_column\(2) ) ) # ( !\inst2|pixel_column\(1) & ( \inst2|pixel_column\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(1),
	combout => \inst14|Add0~3_combout\);

-- Location: MLABCELL_X28_Y26_N0
\inst2|LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~1_combout\ = ( \inst2|v_count\(8) & ( !\inst2|v_count\(9) & ( (!\inst2|v_count\(5)) # ((!\inst2|v_count\(7)) # (!\inst2|v_count\(6))) ) ) ) # ( !\inst2|v_count\(8) & ( !\inst2|v_count\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111101111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(5),
	datab => \inst2|ALT_INV_v_count\(7),
	datac => \inst2|ALT_INV_v_count\(6),
	datae => \inst2|ALT_INV_v_count\(8),
	dataf => \inst2|ALT_INV_v_count\(9),
	combout => \inst2|LessThan7~1_combout\);

-- Location: FF_X24_Y23_N34
\inst2|pixel_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(2),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(2));

-- Location: FF_X24_Y23_N46
\inst2|pixel_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(3),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(3));

-- Location: FF_X24_Y23_N43
\inst2|pixel_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(4),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(4));

-- Location: FF_X25_Y21_N22
\inst2|v_count[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|Add1~21_sumout\,
	sclr => \inst2|process_0~7_combout\,
	sload => VCC,
	ena => \inst2|v_count[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count[5]~DUPLICATE_q\);

-- Location: FF_X24_Y21_N28
\inst2|pixel_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count[5]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(5));

-- Location: LABCELL_X25_Y22_N18
\inst2|pixel_row[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|pixel_row[6]~feeder_combout\ = ( \inst2|v_count\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst2|ALT_INV_v_count\(6),
	combout => \inst2|pixel_row[6]~feeder_combout\);

-- Location: FF_X25_Y22_N19
\inst2|pixel_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|pixel_row[6]~feeder_combout\,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(6));

-- Location: FF_X24_Y21_N1
\inst2|pixel_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(7),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(7));

-- Location: FF_X24_Y21_N4
\inst2|pixel_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(8),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(8));

-- Location: M10K_X22_Y20_N0
\inst14|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003300000000330000000033000000000000000000000000000000000000000000000001800000000180000000E3C0000000E3C0000000E3C0000000DBC0000000DBC0000000DBC0000000DBC0000000DB80000000DBB3000000DBF3000000DBC0000000DBC0000000DBC0000000DBC0000000DBC0000000DBC00070D3E3B309B17564D5E9B27564D569B27564D569B27564D560727564D56002D364F3E0017564C000027564F300027564F300027564C000027564C000017564C00000D364C0000000E3800",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: FF_X24_Y21_N13
\inst2|pixel_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(6),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(6));

-- Location: FF_X24_Y23_N37
\inst2|pixel_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(4),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(4));

-- Location: FF_X24_Y21_N46
\inst2|pixel_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(5),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(5));

-- Location: FF_X24_Y23_N19
\inst2|pixel_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[3]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(3));

-- Location: MLABCELL_X23_Y24_N36
\inst14|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Add0~2_combout\ = ( \inst2|pixel_column\(5) & ( \inst2|pixel_column\(3) & ( !\inst2|pixel_column\(6) $ ((((\inst2|pixel_column\(4)) # (\inst2|pixel_column\(1))) # (\inst2|pixel_column\(2)))) ) ) ) # ( !\inst2|pixel_column\(5) & ( 
-- \inst2|pixel_column\(3) & ( !\inst2|pixel_column\(6) $ (!\inst2|pixel_column\(4)) ) ) ) # ( \inst2|pixel_column\(5) & ( !\inst2|pixel_column\(3) & ( !\inst2|pixel_column\(6) $ (\inst2|pixel_column\(4)) ) ) ) # ( !\inst2|pixel_column\(5) & ( 
-- !\inst2|pixel_column\(3) & ( !\inst2|pixel_column\(6) $ (((!\inst2|pixel_column\(2)) # (!\inst2|pixel_column\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010111100000000111100001111111100001000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(2),
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_pixel_column\(4),
	datae => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst14|Add0~2_combout\);

-- Location: LABCELL_X21_Y25_N42
\inst14|Add0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Add0~4_combout\ = ( \inst2|pixel_column\(3) & ( !\inst2|pixel_column\(5) $ ((((!\inst2|pixel_column\(1) & !\inst2|pixel_column\(2))) # (\inst2|pixel_column\(4)))) ) ) # ( !\inst2|pixel_column\(3) & ( !\inst2|pixel_column\(5) $ 
-- (((!\inst2|pixel_column\(4)) # (\inst2|pixel_column\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111001111000000111101001011110000110100101111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst2|ALT_INV_pixel_column\(4),
	datac => \inst2|ALT_INV_pixel_column\(5),
	datad => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst14|Add0~4_combout\);

-- Location: LABCELL_X25_Y18_N54
\inst14|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~5_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(233) & ( \inst14|Add0~4_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(105)) # (\inst14|Add0~2_combout\) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(233) & ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(105)) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(233) & ( 
-- !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(41)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(169))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(233) & ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(41)))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(169))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(233),
	dataf => \inst14|ALT_INV_Add0~4_combout\,
	combout => \inst14|Mux2~5_combout\);

-- Location: LABCELL_X25_Y18_N12
\inst14|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~4_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(33) & ( \inst14|altsyncram_component|auto_generated|q_a\(97) & ( (!\inst14|Add0~2_combout\) # ((!\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(161))) # (\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(225))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(33) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(97) & ( (!\inst14|Add0~4_combout\ & (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(161)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\) # 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(225))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(33) & ( !\inst14|altsyncram_component|auto_generated|q_a\(97) & ( (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\) # 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(161))))) # (\inst14|Add0~4_combout\ & (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(225))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(33) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(97) & ( (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(161))) # (\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(225)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(161),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(225),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(97),
	combout => \inst14|Mux2~4_combout\);

-- Location: LABCELL_X25_Y18_N36
\inst14|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~6_combout\ = ( \inst14|Mux2~4_combout\ & ( (\inst14|Mux2~5_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux2~4_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux2~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux2~5_combout\,
	dataf => \inst14|ALT_INV_Mux2~4_combout\,
	combout => \inst14|Mux2~6_combout\);

-- Location: LABCELL_X24_Y22_N27
\inst14|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Add0~0_combout\ = ( \inst2|pixel_column\(4) & ( (!\inst2|pixel_column\(2) & ((!\inst2|pixel_column\(3)) # (\inst2|pixel_column\(1)))) # (\inst2|pixel_column\(2) & ((\inst2|pixel_column\(3)))) ) ) # ( !\inst2|pixel_column\(4) & ( 
-- (!\inst2|pixel_column\(2) & (!\inst2|pixel_column\(1) & \inst2|pixel_column\(3))) # (\inst2|pixel_column\(2) & ((!\inst2|pixel_column\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100000000011111010000011110000010111111111000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst2|ALT_INV_pixel_column\(3),
	dataf => \inst2|ALT_INV_pixel_column\(4),
	combout => \inst14|Add0~0_combout\);

-- Location: M10K_X22_Y18_N0
\inst14|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800000000180000000038000000073800000007380000000EB80000000EA00000000EA00000000EA00000000EA0000000EF00000002CF00000002CF00000002CF0000000CC80000000CCF3800000EEEB4000000EEB8000000EEB8000000EEB8000000EEB8000002CEA0000002CEA00E409EEEB806BBA7772BD69CA7734AE69CA7734AEE5CA7734AE69C97734AEE5CA7734BD03BA77358001CA7734A001CA7734A003AA77358003AA773580001A773580000A7772000009EE8000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y20_N42
\inst14|Mux2~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~48_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(181) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(181) ) ) ) # ( \inst14|Add0~4_combout\ & ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(117) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(53) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(181),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(117),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst14|Mux2~48_combout\);

-- Location: M10K_X30_Y18_N0
\inst14|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000010000000001000000000000000000000000000000000000000000000000100000000010000000000C000000000C000000000C000000006C000000004C000000004C000000004C00000000500000000051000000006D000000006C000000006C000000006C000000006C000000004C000000004C0000030C7103903547B3B3F035C7B3D2D035C7B3D00035C7B3D00003CDB3D00000C7B130000047B0000000C7B1000000C7B1000000C7B0002000C7B0072C0047B00A600007B00000000C700",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: MLABCELL_X37_Y19_N39
\inst14|Mux2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~14_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux2~48_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(45))) # (\inst14|Add0~2_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(173))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux2~48_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(109))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(173))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~48_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	combout => \inst14|Mux2~14_combout\);

-- Location: MLABCELL_X28_Y18_N30
\inst14|Mux2~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~28_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(217) & ( \inst14|altsyncram_component|auto_generated|q_a\(89) & ( ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(25))) # (\inst14|Add0~2_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(153))))) # (\inst14|Add0~4_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(217) & ( \inst14|altsyncram_component|auto_generated|q_a\(89) & ( (!\inst14|Add0~4_combout\ & 
-- ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(25))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(153)))))) # (\inst14|Add0~4_combout\ & (!\inst14|Add0~2_combout\)) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(217) & ( !\inst14|altsyncram_component|auto_generated|q_a\(89) & ( (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(25))) # (\inst14|Add0~2_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(153)))))) # (\inst14|Add0~4_combout\ & (\inst14|Add0~2_combout\)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(217) & ( !\inst14|altsyncram_component|auto_generated|q_a\(89) & ( 
-- (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(25))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(153)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(153),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(217),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(89),
	combout => \inst14|Mux2~28_combout\);

-- Location: M10K_X22_Y19_N0
\inst14|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004600000000460000000046000000004600000000460000001E460000001E000000000E000000000E000000000E000000000000000007E000000007E000000007E000000005F000000005F0460000060EF40000000E460000000E460000000E460000000E46000007EE00000007EE000100261E460D8A7B90EA1DCF7B9DEB9DCF7B9DEB91CF7B9DEB9DCF3B9DEB914F7B9DEA100A7B9D46004F7B9DEA004F7B9DEA000F7B9D46000F7B9D4600027B9D4600007B900000002610000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X24_Y26_N24
\inst14|Mux2~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~39_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(81) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(145))) # (\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(209)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(81) & ( (\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(81) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(145))) # (\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(209)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(81) & ( (\inst14|altsyncram_component|auto_generated|q_a\(17) & !\inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(145),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(209),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(81),
	combout => \inst14|Mux2~39_combout\);

-- Location: LABCELL_X24_Y27_N3
\inst14|Mux2~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~40_combout\ = ( \inst14|Mux2~39_combout\ & ( (\inst14|Add0~3_combout\) # (\inst14|Mux2~28_combout\) ) ) # ( !\inst14|Mux2~39_combout\ & ( (\inst14|Mux2~28_combout\ & !\inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~28_combout\,
	datac => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst14|ALT_INV_Mux2~39_combout\,
	combout => \inst14|Mux2~40_combout\);

-- Location: LABCELL_X25_Y21_N36
\inst14|Mux2~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~46_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(149) & ( (!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(213)) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(149) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(21)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(85))) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(149) & ( (\inst14|altsyncram_component|auto_generated|q_a\(213) & \inst14|Add0~4_combout\) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(149) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(21)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(85))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(85),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(213),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(149),
	combout => \inst14|Mux2~46_combout\);

-- Location: LABCELL_X31_Y26_N18
\inst14|Mux2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~45_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(141) & ( \inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(205)) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(141) & ( \inst14|Add0~2_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(205) & \inst14|Add0~4_combout\) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(141) & ( 
-- !\inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(13))) # (\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(77)))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(141) & ( !\inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(13))) # (\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(77)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(205),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(77),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst14|Mux2~45_combout\);

-- Location: LABCELL_X24_Y27_N36
\inst14|Mux2~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~47_combout\ = (!\inst14|Add0~3_combout\ & (\inst14|Mux2~46_combout\)) # (\inst14|Add0~3_combout\ & ((\inst14|Mux2~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~46_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux2~45_combout\,
	combout => \inst14|Mux2~47_combout\);

-- Location: M10K_X30_Y22_N0
\inst14|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002080000001FE00000001FE000000017E00000001208000000120800000012080000001208000000180000000418000000041800000004180000023FC00000023FDA0800023417E000000017E000000017E000000017E000000017E0000004120800000412080C323417E007525F1A08075E5F2F9E075E5F2F9E075E5F2F9E075E5F2F9E0C3E5F2F9800025F2F980C3E5F2F980C3E5F2F9800025F2F9800025F2F9800025F2F9800025F1A0800023400000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X39_Y24_N48
\inst14|Mux2~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~58_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(137)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(201))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(73) & ( (\inst14|altsyncram_component|auto_generated|q_a\(9)) # (\inst14|Add0~4_combout\) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(137)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(201))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(201),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(137),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(73),
	combout => \inst14|Mux2~58_combout\);

-- Location: LABCELL_X24_Y24_N0
\inst14|Mux2~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~35_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst14|Mux2~58_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(65))))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(129))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst14|Mux2~58_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(65))))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(193))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100000101001100110000010100110011101011110011001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Mux2~58_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(193),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	combout => \inst14|Mux2~35_combout\);

-- Location: LABCELL_X24_Y22_N48
\inst14|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Add0~1_combout\ = ( \inst2|pixel_column\(1) & ( !\inst2|pixel_column\(3) $ (\inst2|pixel_column\(2)) ) ) # ( !\inst2|pixel_column\(1) & ( \inst2|pixel_column\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(1),
	combout => \inst14|Add0~1_combout\);

-- Location: M10K_X22_Y27_N0
\inst14|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000200002000020000300003000030000300000000040000400004000040000700006000020000200002000020000700007000460005B00059B0059B0059B0059B00490000900049000490000900009000090000B000040",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X24_Y24_N30
\inst14|Mux2~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~60_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(133) & ( \inst14|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(69))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(197))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(133) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(69)))) # (\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(197) & \inst14|Add0~4_combout\)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(133) & ( !\inst14|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(69) & ((\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(197))))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(133) & ( !\inst14|altsyncram_component|auto_generated|q_a\(5) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(69))) # (\inst14|Add0~2_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(197)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(197),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \inst14|Mux2~60_combout\);

-- Location: LABCELL_X24_Y24_N48
\inst14|Mux2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~41_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux2~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(61))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(125))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux2~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(61))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(189))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(189),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Mux2~60_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	combout => \inst14|Mux2~41_combout\);

-- Location: MLABCELL_X28_Y25_N6
\inst14|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~4_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst2|pixel_column\(1) & (\inst14|Mux2~41_combout\ & ((!\inst14|Add0~0_combout\)))) # (\inst2|pixel_column\(1) & (((\inst14|Add0~0_combout\) # (\inst14|Mux2~35_combout\))))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst14|Mux2~47_combout\ & ((!\inst14|Add0~0_combout\)))))) # (\inst2|pixel_column\(1) & ((((\inst14|Add0~0_combout\))) # (\inst14|Mux2~40_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~40_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst14|ALT_INV_Mux2~47_combout\,
	datad => \inst14|ALT_INV_Mux2~35_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	datag => \inst14|ALT_INV_Mux2~41_combout\,
	combout => \inst14|Mux6~4_combout\);

-- Location: LABCELL_X35_Y23_N3
\inst14|Mux2~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~34_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(49) & ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(177) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(49) & ( 
-- \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(177) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(49) & ( !\inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(113)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(49) & ( !\inst14|Add0~2_combout\ & ( (\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(113)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(113),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(177),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst14|Mux2~34_combout\);

-- Location: LABCELL_X24_Y23_N48
\inst14|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~7_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(57))) # (\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(185))))))) # (\inst14|Add0~3_combout\ & (\inst14|Mux2~34_combout\)) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(121))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(185))))))) # (\inst14|Add0~3_combout\ & (\inst14|Mux2~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~34_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(185),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	combout => \inst14|Mux2~7_combout\);

-- Location: LABCELL_X25_Y18_N42
\inst14|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~11_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(221) & ( \inst14|altsyncram_component|auto_generated|q_a\(157) & ( ((!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(29)))) # 
-- (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(93)))) # (\inst14|Add0~2_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(221) & ( \inst14|altsyncram_component|auto_generated|q_a\(157) & ( 
-- (!\inst14|Add0~4_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(29))) # (\inst14|Add0~2_combout\))) # (\inst14|Add0~4_combout\ & (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(93)))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(221) & ( !\inst14|altsyncram_component|auto_generated|q_a\(157) & ( (!\inst14|Add0~4_combout\ & (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(29))))) # 
-- (\inst14|Add0~4_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(93))) # (\inst14|Add0~2_combout\))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(221) & ( !\inst14|altsyncram_component|auto_generated|q_a\(157) & ( 
-- (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(29)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(93))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(93),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(221),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	combout => \inst14|Mux2~11_combout\);

-- Location: LABCELL_X31_Y25_N18
\inst14|Mux2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~12_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(165) & ( \inst14|altsyncram_component|auto_generated|q_a\(37) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(101)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(229)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(165) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(37) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(101)))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(229))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(165) & ( !\inst14|altsyncram_component|auto_generated|q_a\(37) & ( (!\inst14|Add0~4_combout\ & 
-- (((\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(101)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(229))))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(165) & ( !\inst14|altsyncram_component|auto_generated|q_a\(37) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(101)))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(229))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(229),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(101),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(165),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	combout => \inst14|Mux2~12_combout\);

-- Location: LABCELL_X25_Y18_N39
\inst14|Mux2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~13_combout\ = ( \inst14|Mux2~12_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux2~11_combout\) ) ) # ( !\inst14|Mux2~12_combout\ & ( (\inst14|Add0~3_combout\ & \inst14|Mux2~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst14|ALT_INV_Mux2~11_combout\,
	dataf => \inst14|ALT_INV_Mux2~12_combout\,
	combout => \inst14|Mux2~13_combout\);

-- Location: LABCELL_X25_Y23_N54
\inst14|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux6~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux6~4_combout\))))) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux6~4_combout\ & (((\inst14|Mux2~13_combout\)))) # (\inst14|Mux6~4_combout\ & 
-- (\inst14|Mux2~6_combout\)))) ) ) # ( \inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst14|Mux6~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux6~4_combout\ & (\inst14|Mux2~14_combout\)) # (\inst14|Mux6~4_combout\ & 
-- ((\inst14|Mux2~7_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~6_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux2~14_combout\,
	datad => \inst14|ALT_INV_Mux6~4_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux2~7_combout\,
	datag => \inst14|ALT_INV_Mux2~13_combout\,
	combout => \inst14|Mux6~0_combout\);

-- Location: LABCELL_X24_Y18_N12
\inst14|Mux1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~34_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(50) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(114)))) # (\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(178))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(50) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(114) & ((\inst14|Add0~4_combout\)))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(178))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001111110011010100111111001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(114),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(178),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	combout => \inst14|Mux1~34_combout\);

-- Location: LABCELL_X25_Y26_N24
\inst14|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~7_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(58))) # (\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(186))))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux1~34_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(122))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(186))))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux1~34_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	datad => \inst14|ALT_INV_Mux1~34_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(186),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	combout => \inst14|Mux1~7_combout\);

-- Location: LABCELL_X21_Y18_N30
\inst14|Mux1~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~48_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(118) & ( \inst14|altsyncram_component|auto_generated|q_a\(182) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(118) & ( (\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(54)) ) ) ) # ( \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(118) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(182) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(118) & ( (\inst14|altsyncram_component|auto_generated|q_a\(54) & !\inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100110011001101011111010111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(182),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(118),
	combout => \inst14|Mux1~48_combout\);

-- Location: LABCELL_X29_Y20_N18
\inst14|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~14_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux1~48_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(46))) # (\inst14|Add0~2_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(174))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux1~48_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(110))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(174))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000100010001110100010001000111011101110100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~48_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	combout => \inst14|Mux1~14_combout\);

-- Location: LABCELL_X25_Y18_N48
\inst14|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~5_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(234) & ( (\inst14|altsyncram_component|auto_generated|q_a\(106)) # (\inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(234) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(42))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(170)))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(234) & ( (!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(106)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(234) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(42))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(170)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(234),
	combout => \inst14|Mux1~5_combout\);

-- Location: LABCELL_X25_Y18_N0
\inst14|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~4_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(34) & ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(98))) # (\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(226)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(34) & ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(98))) # 
-- (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(226)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(34) & ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(162)) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(34) & ( !\inst14|Add0~4_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(162) & \inst14|Add0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(162),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(98),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(226),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	dataf => \inst14|ALT_INV_Add0~4_combout\,
	combout => \inst14|Mux1~4_combout\);

-- Location: LABCELL_X25_Y18_N30
\inst14|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~6_combout\ = (!\inst14|Add0~3_combout\ & (\inst14|Mux1~5_combout\)) # (\inst14|Add0~3_combout\ & ((\inst14|Mux1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux1~5_combout\,
	datad => \inst14|ALT_INV_Mux1~4_combout\,
	combout => \inst14|Mux1~6_combout\);

-- Location: MLABCELL_X42_Y20_N54
\inst14|Mux1~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~58_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(74) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(138))) # (\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(202)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(74) & ( (\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(74) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(138))) # (\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(202)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(74) & ( (\inst14|altsyncram_component|auto_generated|q_a\(10) & !\inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(138),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(202),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(74),
	combout => \inst14|Mux1~58_combout\);

-- Location: MLABCELL_X28_Y25_N54
\inst14|Mux1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~35_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux1~58_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(66))) # 
-- (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(130))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux1~58_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(66))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(194))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000110111011000100011011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(194),
	datad => \inst14|ALT_INV_Mux1~58_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	combout => \inst14|Mux1~35_combout\);

-- Location: LABCELL_X43_Y21_N9
\inst14|Mux1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~46_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(214) & ( (\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(150)) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(214) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(22)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(86))) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(214) & ( (\inst14|altsyncram_component|auto_generated|q_a\(150) & !\inst14|Add0~4_combout\) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(214) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(22)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(86))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(86),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(150),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(214),
	combout => \inst14|Mux1~46_combout\);

-- Location: LABCELL_X24_Y18_N36
\inst14|Mux1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~45_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(206) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(142) ) ) ) # ( \inst14|Add0~4_combout\ & ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(78) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(206),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(78),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst14|Mux1~45_combout\);

-- Location: MLABCELL_X23_Y27_N21
\inst14|Mux1~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~47_combout\ = ( \inst14|Mux1~45_combout\ & ( (\inst14|Mux1~46_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux1~45_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux1~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux1~46_combout\,
	dataf => \inst14|ALT_INV_Mux1~45_combout\,
	combout => \inst14|Mux1~47_combout\);

-- Location: MLABCELL_X23_Y27_N30
\inst14|Mux1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~39_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(210) & ( \inst14|altsyncram_component|auto_generated|q_a\(82) & ( ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(18))) # (\inst14|Add0~2_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(146))))) # (\inst14|Add0~4_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(210) & ( \inst14|altsyncram_component|auto_generated|q_a\(82) & ( (!\inst14|Add0~2_combout\ & 
-- (((\inst14|Add0~4_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(18)))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(146))))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(210) & ( !\inst14|altsyncram_component|auto_generated|q_a\(82) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(18) & (!\inst14|Add0~4_combout\))) # (\inst14|Add0~2_combout\ 
-- & (((\inst14|altsyncram_component|auto_generated|q_a\(146)) # (\inst14|Add0~4_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(210) & ( !\inst14|altsyncram_component|auto_generated|q_a\(82) & ( (!\inst14|Add0~4_combout\ & 
-- ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(18))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(146)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(146),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(210),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(82),
	combout => \inst14|Mux1~39_combout\);

-- Location: LABCELL_X24_Y18_N18
\inst14|Mux1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~28_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(154) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(90)))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(218))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(154) & ( (\inst14|Add0~2_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(26)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(154) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(90)))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(218))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(154) & ( (\inst14|altsyncram_component|auto_generated|q_a\(26) & !\inst14|Add0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(218),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(90),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(154),
	combout => \inst14|Mux1~28_combout\);

-- Location: MLABCELL_X23_Y27_N18
\inst14|Mux1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~40_combout\ = ( \inst14|Mux1~28_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux1~39_combout\) ) ) # ( !\inst14|Mux1~28_combout\ & ( (\inst14|Add0~3_combout\ & \inst14|Mux1~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux1~39_combout\,
	dataf => \inst14|ALT_INV_Mux1~28_combout\,
	combout => \inst14|Mux1~40_combout\);

-- Location: LABCELL_X21_Y26_N42
\inst14|Mux1~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~60_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(70) & ( (!\inst14|Add0~2_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(198)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(70) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(6)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(134))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(70) & ( (\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(198)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(70) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(6)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(134))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(198),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	combout => \inst14|Mux1~60_combout\);

-- Location: LABCELL_X24_Y25_N30
\inst14|Mux1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~41_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux1~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(62))))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(126))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux1~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(62))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(190))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(190),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Mux1~60_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	combout => \inst14|Mux1~41_combout\);

-- Location: MLABCELL_X28_Y25_N48
\inst14|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (((!\inst2|pixel_column\(1) & ((\inst14|Mux1~41_combout\))) # (\inst2|pixel_column\(1) & (\inst14|Mux1~35_combout\))))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst14|Mux1~47_combout\)) # (\inst2|pixel_column\(1) & ((\inst14|Mux1~40_combout\))))) # (\inst14|Add0~0_combout\ & 
-- (((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110001110111011101110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~35_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux1~47_combout\,
	datad => \inst14|ALT_INV_Mux1~40_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(1),
	datag => \inst14|ALT_INV_Mux1~41_combout\,
	combout => \inst14|Mux5~4_combout\);

-- Location: LABCELL_X26_Y18_N48
\inst14|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~12_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(166))) # (\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(230)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(102)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(166))) # (\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(230)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(38) & ( (\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(102)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(166),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(230),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(102),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	combout => \inst14|Mux1~12_combout\);

-- Location: LABCELL_X24_Y24_N24
\inst14|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~11_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(30) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(94))) # (\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(222)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(30) & ( (!\inst14|Add0~2_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(158)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(30) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(94))) # (\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(222)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(30) & ( (\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(158)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(94),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(222),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \inst14|Mux1~11_combout\);

-- Location: LABCELL_X25_Y18_N33
\inst14|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~13_combout\ = (!\inst14|Add0~3_combout\ & (\inst14|Mux1~12_combout\)) # (\inst14|Add0~3_combout\ & ((\inst14|Mux1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux1~12_combout\,
	datad => \inst14|ALT_INV_Mux1~11_combout\,
	combout => \inst14|Mux1~13_combout\);

-- Location: LABCELL_X25_Y23_N42
\inst14|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux5~0_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst14|Mux5~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux5~4_combout\ & (\inst14|Mux1~13_combout\)) # (\inst14|Mux5~4_combout\ & 
-- ((\inst14|Mux1~6_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux5~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Mux5~4_combout\ & ((\inst14|Mux1~14_combout\))) # (\inst14|Mux5~4_combout\ & 
-- (\inst14|Mux1~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~7_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux1~14_combout\,
	datad => \inst14|ALT_INV_Mux1~6_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux5~4_combout\,
	datag => \inst14|ALT_INV_Mux1~13_combout\,
	combout => \inst14|Mux5~0_combout\);

-- Location: LABCELL_X25_Y27_N39
\inst14|Mux8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~49_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(115) & ( \inst14|altsyncram_component|auto_generated|q_a\(179) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(115) & ( (\inst14|altsyncram_component|auto_generated|q_a\(51)) # (\inst14|Add0~4_combout\) ) ) ) # ( \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(115) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(179) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(115) & ( (!\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(51)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010101010101010100111111001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(179),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(115),
	combout => \inst14|Mux8~49_combout\);

-- Location: LABCELL_X29_Y25_N12
\inst14|Mux8~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~24_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(59))) # (\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(187))))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux8~49_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(123))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(187))))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux8~49_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	datad => \inst14|ALT_INV_Mux8~49_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(187),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	combout => \inst14|Mux8~24_combout\);

-- Location: M10K_X30_Y25_N0
\inst14|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000700000000070000000073000000007300000000730000000073000000007000000000700000000073000000007300000000730000000073000000007300000000730000000073000E600004000E83DDFFA00E83FDFFBD0E83FDFFBD0E63FDFFBD00003D7FBD026030FF000C001DFF0000003DFF0020003DFF0082603DFF00ACE03DFF002CE01DFF000CE000FF000260000400",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LABCELL_X24_Y18_N6
\inst14|Mux8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~12_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(227) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(163) ) ) ) # ( \inst14|Add0~4_combout\ & ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(99) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(35) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(163),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(99),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(227),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst14|Mux8~12_combout\);

-- Location: LABCELL_X24_Y18_N48
\inst14|Mux8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~22_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst14|Add0~2_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(235)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(43)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(171))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(107) & ( (\inst14|altsyncram_component|auto_generated|q_a\(235) & \inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(107) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(43)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(171))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(235),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	combout => \inst14|Mux8~22_combout\);

-- Location: LABCELL_X24_Y18_N15
\inst14|Mux8~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~23_combout\ = ( \inst14|Mux8~22_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux8~12_combout\) ) ) # ( !\inst14|Mux8~22_combout\ & ( (\inst14|Add0~3_combout\ & \inst14|Mux8~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst14|ALT_INV_Mux8~12_combout\,
	dataf => \inst14|ALT_INV_Mux8~22_combout\,
	combout => \inst14|Mux8~23_combout\);

-- Location: M10K_X30_Y20_N0
\inst14|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000100000000010000000001000000000100000000000000000004000000000400000000040000000004000000000400000000018000000001000000000100000000010000000001000000000500000000050EAF5A00010E854A01BE8E854A01FFEE854A01FFEEAF5A007FEEAE0001DFE20900007F820850003F0C060A007F8C0601807F800100663F0EAF5BE63F0FFF5B803F0EEF5A003E0EAF0000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\cloud_lightning.mif",
	init_file_layout => "port_a",
	logical_ram_name => "clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X47_Y19_N12
\inst14|Mux8~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~34_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(183) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(183) & ( (!\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(55)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(119))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(183) & ( 
-- (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(55)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(119))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000000000110101001101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(119),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(183),
	combout => \inst14|Mux8~34_combout\);

-- Location: LABCELL_X26_Y20_N48
\inst14|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~7_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(47))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(175))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(111))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(175))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	datad => \inst14|ALT_INV_Mux8~34_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	combout => \inst14|Mux8~7_combout\);

-- Location: LABCELL_X25_Y25_N18
\inst14|Mux8~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~40_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(23) & ( \inst14|altsyncram_component|auto_generated|q_a\(215) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(87))))) # (\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(151)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(215) & ( (!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(87) & \inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(151)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(23) & ( !\inst14|altsyncram_component|auto_generated|q_a\(215) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(87))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(151) & ((!\inst14|Add0~4_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(23) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(215) & ( (!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(87) & \inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(151) & ((!\inst14|Add0~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(151),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(87),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(215),
	combout => \inst14|Mux8~40_combout\);

-- Location: LABCELL_X25_Y27_N48
\inst14|Mux8~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~39_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(143)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(207))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(79)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(143)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(207))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(15) & ( (\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(79)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(207),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(79),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst14|Mux8~39_combout\);

-- Location: LABCELL_X25_Y27_N45
\inst14|Mux8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~41_combout\ = ( \inst14|Mux8~39_combout\ & ( (\inst14|Add0~3_combout\) # (\inst14|Mux8~40_combout\) ) ) # ( !\inst14|Mux8~39_combout\ & ( (\inst14|Mux8~40_combout\ & !\inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Mux8~40_combout\,
	datac => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst14|ALT_INV_Mux8~39_combout\,
	combout => \inst14|Mux8~41_combout\);

-- Location: LABCELL_X21_Y20_N12
\inst14|Mux8~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~46_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(203) & ( \inst14|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\) # 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(139))))) # (\inst14|Add0~4_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(75))) # (\inst14|Add0~2_combout\))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(203) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\) # ((\inst14|altsyncram_component|auto_generated|q_a\(139))))) # (\inst14|Add0~4_combout\ & (!\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(75))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(203) & ( !\inst14|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~4_combout\ & (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(139)))) # (\inst14|Add0~4_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(75))) # (\inst14|Add0~2_combout\))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(203) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~4_combout\ & (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(139)))) # (\inst14|Add0~4_combout\ & (!\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(75))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(139),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(75),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(203),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	combout => \inst14|Mux8~46_combout\);

-- Location: LABCELL_X26_Y18_N30
\inst14|Mux8~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~50_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~46_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(67))))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(131))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~46_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(67))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(195))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(195),
	datad => \inst14|ALT_INV_Mux8~46_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	combout => \inst14|Mux8~50_combout\);

-- Location: LABCELL_X21_Y21_N42
\inst14|Mux8~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~47_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(147) & ( \inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(211)) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(147) & ( \inst14|Add0~2_combout\ & ( (\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(211)) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(147) & ( 
-- !\inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(19))) # (\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(83)))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(147) & ( !\inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(19))) # (\inst14|Add0~4_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(83)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(83),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(211),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(147),
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst14|Mux8~47_combout\);

-- Location: LABCELL_X24_Y18_N24
\inst14|Mux8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~11_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(155) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(91))) # (\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(219)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(155) & ( (\inst14|altsyncram_component|auto_generated|q_a\(27)) # (\inst14|Add0~2_combout\) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(155) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(91))) # (\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(219)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(155) & ( (!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(91),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(219),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(155),
	combout => \inst14|Mux8~11_combout\);

-- Location: LABCELL_X25_Y27_N18
\inst14|Mux8~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~54_combout\ = ( \inst14|Mux8~11_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux8~47_combout\) ) ) # ( !\inst14|Mux8~11_combout\ & ( (\inst14|Add0~3_combout\ & \inst14|Mux8~47_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux8~47_combout\,
	dataf => \inst14|ALT_INV_Mux8~11_combout\,
	combout => \inst14|Mux8~54_combout\);

-- Location: LABCELL_X21_Y26_N33
\inst14|Mux8~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~60_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(7) & ( \inst14|altsyncram_component|auto_generated|q_a\(199) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(135)))) # (\inst14|Add0~4_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(71)) # (\inst14|Add0~2_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(199) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(135) & (\inst14|Add0~2_combout\))) # (\inst14|Add0~4_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(71)) # (\inst14|Add0~2_combout\)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(7) & ( !\inst14|altsyncram_component|auto_generated|q_a\(199) & ( (!\inst14|Add0~4_combout\ & 
-- (((!\inst14|Add0~2_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(135)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(71))))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(7) & ( !\inst14|altsyncram_component|auto_generated|q_a\(199) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(135) & (\inst14|Add0~2_combout\))) # (\inst14|Add0~4_combout\ 
-- & (((!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(71))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(199),
	combout => \inst14|Mux8~60_combout\);

-- Location: LABCELL_X26_Y25_N6
\inst14|Mux8~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~35_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(63))))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(127))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(63))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(191))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(191),
	datad => \inst14|ALT_INV_Mux8~60_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	combout => \inst14|Mux8~35_combout\);

-- Location: LABCELL_X29_Y25_N42
\inst14|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst14|Mux8~35_combout\)) # (\inst2|pixel_column\(1) & (((\inst14|Mux8~50_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst14|Mux8~41_combout\)) # (\inst2|pixel_column\(1) & (((\inst14|Mux8~54_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst14|ALT_INV_Mux8~41_combout\,
	datad => \inst14|ALT_INV_Mux8~50_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux8~54_combout\,
	datag => \inst14|ALT_INV_Mux8~35_combout\,
	combout => \inst14|Mux4~4_combout\);

-- Location: LABCELL_X29_Y25_N24
\inst14|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~5_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(39) & ( \inst14|altsyncram_component|auto_generated|q_a\(231) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(167)))) # (\inst14|Add0~4_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(103)) # (\inst14|Add0~2_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(39) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(231) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(167) & (\inst14|Add0~2_combout\))) # (\inst14|Add0~4_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(103)) # (\inst14|Add0~2_combout\)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(39) & ( !\inst14|altsyncram_component|auto_generated|q_a\(231) & ( (!\inst14|Add0~4_combout\ & 
-- (((!\inst14|Add0~2_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(167)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(103))))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(39) & ( !\inst14|altsyncram_component|auto_generated|q_a\(231) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(167) & (\inst14|Add0~2_combout\))) # 
-- (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(103))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(167),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(103),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(231),
	combout => \inst14|Mux8~5_combout\);

-- Location: LABCELL_X25_Y27_N54
\inst14|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~4_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(159)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(223))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(95)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(159)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(223))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(31) & ( (\inst14|altsyncram_component|auto_generated|q_a\(95) & \inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(223),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(95),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \inst14|Mux8~4_combout\);

-- Location: MLABCELL_X23_Y18_N39
\inst14|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~6_combout\ = ( \inst14|Mux8~4_combout\ & ( (\inst14|Add0~3_combout\) # (\inst14|Mux8~5_combout\) ) ) # ( !\inst14|Mux8~4_combout\ & ( (\inst14|Mux8~5_combout\ & !\inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Mux8~5_combout\,
	datad => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst14|ALT_INV_Mux8~4_combout\,
	combout => \inst14|Mux8~6_combout\);

-- Location: LABCELL_X25_Y23_N18
\inst14|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux4~0_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst14|Mux4~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux4~4_combout\ & ((\inst14|Mux8~6_combout\))) # (\inst14|Mux4~4_combout\ & 
-- (\inst14|Mux8~23_combout\))))) ) ) # ( \inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst14|Mux4~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux4~4_combout\ & ((\inst14|Mux8~7_combout\))) # (\inst14|Mux4~4_combout\ & 
-- (\inst14|Mux8~24_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux8~24_combout\,
	datab => \inst14|ALT_INV_Mux8~23_combout\,
	datac => \inst14|ALT_INV_Mux8~7_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux4~4_combout\,
	datag => \inst14|ALT_INV_Mux8~6_combout\,
	combout => \inst14|Mux4~0_combout\);

-- Location: LABCELL_X24_Y24_N36
\inst14|Mux8~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~48_combout\ = ( \inst14|Mux8~47_combout\ & ( \inst14|Add0~3_combout\ & ( \inst14|Mux8~46_combout\ ) ) ) # ( !\inst14|Mux8~47_combout\ & ( \inst14|Add0~3_combout\ & ( \inst14|Mux8~46_combout\ ) ) ) # ( \inst14|Mux8~47_combout\ & ( 
-- !\inst14|Add0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Mux8~46_combout\,
	datae => \inst14|ALT_INV_Mux8~47_combout\,
	dataf => \inst14|ALT_INV_Add0~3_combout\,
	combout => \inst14|Mux8~48_combout\);

-- Location: LABCELL_X43_Y21_N18
\inst14|Mux8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~61_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(131)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(195))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(67)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(131)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(195))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(3) & ( (\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(67)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(195),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \inst14|Mux8~61_combout\);

-- Location: LABCELL_X29_Y25_N54
\inst14|Mux8~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~42_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~61_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(59))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(123))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~61_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(59))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(187))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(187),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Mux8~61_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	combout => \inst14|Mux8~42_combout\);

-- Location: LABCELL_X29_Y25_N6
\inst14|Mux8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~14_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst14|Mux8~42_combout\)) # (\inst2|pixel_column\(1) & (((\inst14|Mux8~35_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst14|Mux8~48_combout\)) # (\inst2|pixel_column\(1) & (((\inst14|Mux8~41_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst14|ALT_INV_Mux8~48_combout\,
	datad => \inst14|ALT_INV_Mux8~35_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux8~41_combout\,
	datag => \inst14|ALT_INV_Mux8~42_combout\,
	combout => \inst14|Mux8~14_combout\);

-- Location: LABCELL_X29_Y25_N48
\inst14|Mux8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~18_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst14|Mux8~49_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(43))))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(171))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst14|Mux8~49_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(107))))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(171))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001010001100110000101000110011010111110011001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Mux8~49_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	combout => \inst14|Mux8~18_combout\);

-- Location: MLABCELL_X23_Y27_N57
\inst14|Mux8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~13_combout\ = ( \inst14|Mux8~11_combout\ & ( (\inst14|Mux8~12_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux8~11_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux8~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux8~12_combout\,
	dataf => \inst14|ALT_INV_Mux8~11_combout\,
	combout => \inst14|Mux8~13_combout\);

-- Location: LABCELL_X25_Y23_N0
\inst14|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~0_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Mux8~14_combout\ & (\inst14|Mux8~13_combout\ & ((\inst14|Add0~0_combout\)))) # (\inst14|Mux8~14_combout\ & (((!\inst14|Add0~0_combout\) # (\inst14|Mux8~6_combout\))))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst14|Mux8~14_combout\ & (((\inst14|Mux8~18_combout\ & ((\inst14|Add0~0_combout\)))))) # (\inst14|Mux8~14_combout\ & ((((!\inst14|Add0~0_combout\))) # (\inst14|Mux8~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100001100001111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux8~7_combout\,
	datab => \inst14|ALT_INV_Mux8~14_combout\,
	datac => \inst14|ALT_INV_Mux8~18_combout\,
	datad => \inst14|ALT_INV_Mux8~6_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	datag => \inst14|ALT_INV_Mux8~13_combout\,
	combout => \inst14|Mux8~0_combout\);

-- Location: LABCELL_X29_Y25_N0
\inst14|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~5_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(232) & ( (\inst14|altsyncram_component|auto_generated|q_a\(104)) # (\inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(232) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(40))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(168)))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(232) & ( (!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(104)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(232) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(40))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(168)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(232),
	combout => \inst14|Mux3~5_combout\);

-- Location: LABCELL_X31_Y25_N6
\inst14|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~4_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(224) & ( \inst14|Add0~4_combout\ & ( (\inst14|Add0~2_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(96)) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(224) & ( \inst14|Add0~4_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(96) & !\inst14|Add0~2_combout\) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(224) & ( 
-- !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(32)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(160))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(224) & ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(32)))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(160))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(96),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(160),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(224),
	dataf => \inst14|ALT_INV_Add0~4_combout\,
	combout => \inst14|Mux3~4_combout\);

-- Location: LABCELL_X24_Y18_N42
\inst14|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~6_combout\ = ( \inst14|Mux3~4_combout\ & ( (\inst14|Mux3~5_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux3~4_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux3~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux3~5_combout\,
	dataf => \inst14|ALT_INV_Mux3~4_combout\,
	combout => \inst14|Mux3~6_combout\);

-- Location: LABCELL_X21_Y19_N51
\inst14|Mux3~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~48_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(116) & ( \inst14|altsyncram_component|auto_generated|q_a\(180) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(116) & ( (\inst14|altsyncram_component|auto_generated|q_a\(52)) # (\inst14|Add0~4_combout\) ) ) ) # ( \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(116) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(180) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(116) & ( (!\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(52)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010101010101010100001111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(180),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(116),
	combout => \inst14|Mux3~48_combout\);

-- Location: LABCELL_X25_Y18_N6
\inst14|Mux3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~14_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux3~48_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(44))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(172))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux3~48_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(108))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(172))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	datad => \inst14|ALT_INV_Mux3~48_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	combout => \inst14|Mux3~14_combout\);

-- Location: LABCELL_X24_Y27_N42
\inst14|Mux3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~34_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(48) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(112)))) # (\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(176))))) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(48) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(112) & (\inst14|Add0~4_combout\))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(176))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111111010000110111111101000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(112),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(176),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	combout => \inst14|Mux3~34_combout\);

-- Location: LABCELL_X26_Y25_N0
\inst14|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~7_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(56))))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(184))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux3~34_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(120))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(184))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux3~34_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000100010000010100010001001011111011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(184),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Mux3~34_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	combout => \inst14|Mux3~7_combout\);

-- Location: LABCELL_X21_Y19_N39
\inst14|Mux3~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~46_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(84) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(148)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(212))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(84) & ( (\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(84) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(148)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(212))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(84) & ( (\inst14|altsyncram_component|auto_generated|q_a\(20) & !\inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(212),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(148),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(84),
	combout => \inst14|Mux3~46_combout\);

-- Location: LABCELL_X21_Y19_N33
\inst14|Mux3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~45_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(140) & ( (!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(204)) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(140) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(12))) # (\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(76)))) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(140) & ( (\inst14|altsyncram_component|auto_generated|q_a\(204) & \inst14|Add0~4_combout\) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(140) & ( (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(12))) # (\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(76)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(204),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(76),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	combout => \inst14|Mux3~45_combout\);

-- Location: LABCELL_X24_Y27_N18
\inst14|Mux3~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~47_combout\ = ( \inst14|Mux3~46_combout\ & ( \inst14|Mux3~45_combout\ ) ) # ( !\inst14|Mux3~46_combout\ & ( \inst14|Mux3~45_combout\ & ( \inst14|Add0~3_combout\ ) ) ) # ( \inst14|Mux3~46_combout\ & ( !\inst14|Mux3~45_combout\ & ( 
-- !\inst14|Add0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Mux3~46_combout\,
	dataf => \inst14|ALT_INV_Mux3~45_combout\,
	combout => \inst14|Mux3~47_combout\);

-- Location: LABCELL_X41_Y18_N15
\inst14|Mux3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~18_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(216) & ( \inst14|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(152))))) # (\inst14|Add0~4_combout\ & (((\inst14|Add0~2_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(88)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(216) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(152))))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(88) & (!\inst14|Add0~2_combout\))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(216) & ( !\inst14|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~4_combout\ & 
-- (((\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(152))))) # (\inst14|Add0~4_combout\ & (((\inst14|Add0~2_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(88)))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(216) & ( !\inst14|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~4_combout\ & (((\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(152))))) # 
-- (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(88) & (!\inst14|Add0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(88),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(152),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(216),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \inst14|Mux3~18_combout\);

-- Location: LABCELL_X24_Y27_N48
\inst14|Mux3~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~39_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(144) & ( \inst14|altsyncram_component|auto_generated|q_a\(16) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(80)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(208)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(144) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(16) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(80)))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(208))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(144) & ( !\inst14|altsyncram_component|auto_generated|q_a\(16) & ( (!\inst14|Add0~4_combout\ & 
-- (((\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(80)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(208))))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(144) & ( !\inst14|altsyncram_component|auto_generated|q_a\(16) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(80)))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(208))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(208),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(80),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(144),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inst14|Mux3~39_combout\);

-- Location: LABCELL_X24_Y27_N45
\inst14|Mux3~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~40_combout\ = ( \inst14|Mux3~39_combout\ & ( (\inst14|Mux3~18_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux3~39_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux3~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst14|ALT_INV_Mux3~18_combout\,
	dataf => \inst14|ALT_INV_Mux3~39_combout\,
	combout => \inst14|Mux3~40_combout\);

-- Location: LABCELL_X31_Y18_N24
\inst14|Mux3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~53_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(72)))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(200))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst14|Add0~2_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(136)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(72)))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(200))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(8) & ( (\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(136)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(200),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(72),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(136),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \inst14|Mux3~53_combout\);

-- Location: LABCELL_X21_Y24_N36
\inst14|Mux3~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~35_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst14|Mux3~53_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(64))))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(128))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst14|Mux3~53_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(64))))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(192))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Mux3~53_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(192),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~3_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	combout => \inst14|Mux3~35_combout\);

-- Location: LABCELL_X25_Y25_N30
\inst14|Mux3~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~60_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(4) & ( \inst14|altsyncram_component|auto_generated|q_a\(132) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(68)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(196)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(4) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(132) & ( (!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(68) & \inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(196)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(4) & ( !\inst14|altsyncram_component|auto_generated|q_a\(132) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(68))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(196) & ((\inst14|Add0~4_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(4) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(132) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(68)))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(196))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(196),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	combout => \inst14|Mux3~60_combout\);

-- Location: LABCELL_X25_Y25_N0
\inst14|Mux3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~41_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux3~60_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(60))) # 
-- (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(124))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux3~60_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(60))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(188))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000100011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(188),
	datad => \inst14|ALT_INV_Mux3~60_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	combout => \inst14|Mux3~41_combout\);

-- Location: LABCELL_X25_Y25_N36
\inst14|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~0_combout\ & (\inst14|Mux3~41_combout\))) # (\inst2|pixel_column\(1) & ((((\inst14|Mux3~35_combout\))) # (\inst14|Add0~0_combout\))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~0_combout\ & (\inst14|Mux3~47_combout\))) # (\inst2|pixel_column\(1) & ((((\inst14|Mux3~40_combout\))) # (\inst14|Add0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010101110101011101010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux3~47_combout\,
	datad => \inst14|ALT_INV_Mux3~40_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux3~35_combout\,
	datag => \inst14|ALT_INV_Mux3~41_combout\,
	combout => \inst14|Mux7~4_combout\);

-- Location: LABCELL_X29_Y25_N18
\inst14|Mux3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~12_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(164) & ( \inst14|altsyncram_component|auto_generated|q_a\(100) & ( (!\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(36))))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(228)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(164) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(100) & ( (!\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(36))))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(228) & ((\inst14|Add0~4_combout\)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(164) & ( !\inst14|altsyncram_component|auto_generated|q_a\(100) & ( (!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(36) & !\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(228)))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(164) & ( !\inst14|altsyncram_component|auto_generated|q_a\(100) & ( (!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(36) & !\inst14|Add0~4_combout\)))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(228) & ((\inst14|Add0~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(228),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(164),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(100),
	combout => \inst14|Mux3~12_combout\);

-- Location: LABCELL_X25_Y18_N24
\inst14|Mux3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~11_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(220) & ( \inst14|Add0~4_combout\ & ( (\inst14|Add0~2_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(92)) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(220) & ( \inst14|Add0~4_combout\ & ( (\inst14|altsyncram_component|auto_generated|q_a\(92) & !\inst14|Add0~2_combout\) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(220) & ( 
-- !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(28))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(156)))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(220) & ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(28))) # (\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(156)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(92),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(220),
	dataf => \inst14|ALT_INV_Add0~4_combout\,
	combout => \inst14|Mux3~11_combout\);

-- Location: LABCELL_X24_Y18_N45
\inst14|Mux3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~13_combout\ = ( \inst14|Mux3~11_combout\ & ( (\inst14|Mux3~12_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux3~11_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux3~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux3~12_combout\,
	dataf => \inst14|ALT_INV_Mux3~11_combout\,
	combout => \inst14|Mux3~13_combout\);

-- Location: LABCELL_X25_Y23_N30
\inst14|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux7~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux7~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Mux7~4_combout\ & ((\inst14|Mux3~13_combout\))) # (\inst14|Mux7~4_combout\ & 
-- (\inst14|Mux3~6_combout\))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux7~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Mux7~4_combout\ & (\inst14|Mux3~14_combout\)) # (\inst14|Mux7~4_combout\ & 
-- ((\inst14|Mux3~7_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Mux3~6_combout\,
	datac => \inst14|ALT_INV_Mux3~14_combout\,
	datad => \inst14|ALT_INV_Mux3~7_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux7~4_combout\,
	datag => \inst14|ALT_INV_Mux3~13_combout\,
	combout => \inst14|Mux7~0_combout\);

-- Location: LABCELL_X25_Y23_N6
\inst14|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Equal0~0_combout\ = ( !\inst14|Mux8~0_combout\ & ( !\inst14|Mux7~0_combout\ & ( (!\inst14|Mux6~0_combout\ & (!\inst14|Mux5~0_combout\ & !\inst14|Mux4~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux6~0_combout\,
	datab => \inst14|ALT_INV_Mux5~0_combout\,
	datac => \inst14|ALT_INV_Mux4~0_combout\,
	datae => \inst14|ALT_INV_Mux8~0_combout\,
	dataf => \inst14|ALT_INV_Mux7~0_combout\,
	combout => \inst14|Equal0~0_combout\);

-- Location: IOIBUF_X11_Y0_N35
\key[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);

-- Location: IOIBUF_X10_Y0_N92
\key[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: LABCELL_X26_Y25_N27
\inst3|game_running~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|game_running~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst3|game_running~feeder_combout\);

-- Location: FF_X26_Y25_N29
\inst3|game_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_key[0]~input_o\,
	d => \inst3|game_running~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|game_running~q\);

-- Location: LABCELL_X26_Y26_N36
\inst3|cloud_motion[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|cloud_motion[3]~2_combout\ = ( \inst3|game_running~q\ & ( \key[0]~input_o\ & ( (!\key[1]~input_o\) # (\inst3|cloud_motion\(3)) ) ) ) # ( !\inst3|game_running~q\ & ( \key[0]~input_o\ & ( \inst3|cloud_motion\(3) ) ) ) # ( !\inst3|game_running~q\ & ( 
-- !\key[0]~input_o\ & ( \inst3|cloud_motion\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[1]~input_o\,
	datac => \inst3|ALT_INV_cloud_motion\(3),
	datae => \inst3|ALT_INV_game_running~q\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \inst3|cloud_motion[3]~2_combout\);

-- Location: FF_X26_Y26_N58
\inst3|cloud_motion[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|cloud_motion[3]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|cloud_motion\(3));

-- Location: MLABCELL_X28_Y22_N0
\inst3|Add25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~25_sumout\ = SUM(( !\inst3|cloud_motion\(3) ) + ( \inst3|bottom_cloud2_x_pos\(0) ) + ( !VCC ))
-- \inst3|Add25~26\ = CARRY(( !\inst3|cloud_motion\(3) ) + ( \inst3|bottom_cloud2_x_pos\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datac => \inst3|ALT_INV_cloud_motion\(3),
	cin => GND,
	sumout => \inst3|Add25~25_sumout\,
	cout => \inst3|Add25~26\);

-- Location: MLABCELL_X28_Y28_N15
\inst3|cloud_motion~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|cloud_motion~1_combout\ = ( \inst3|cloud_motion\(2) & ( \key[0]~input_o\ ) ) # ( !\inst3|cloud_motion\(2) & ( \key[0]~input_o\ & ( !\key[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_key[1]~input_o\,
	datae => \inst3|ALT_INV_cloud_motion\(2),
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \inst3|cloud_motion~1_combout\);

-- Location: MLABCELL_X28_Y28_N9
\inst3|cloud_motion[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|cloud_motion[2]~feeder_combout\ = ( \inst3|cloud_motion~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_cloud_motion~1_combout\,
	combout => \inst3|cloud_motion[2]~feeder_combout\);

-- Location: FF_X28_Y28_N10
\inst3|cloud_motion[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|cloud_motion[2]~feeder_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|cloud_motion\(2));

-- Location: MLABCELL_X28_Y22_N3
\inst3|Add25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~21_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(1) ) + ( VCC ) + ( \inst3|Add25~26\ ))
-- \inst3|Add25~22\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(1) ) + ( VCC ) + ( \inst3|Add25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	cin => \inst3|Add25~26\,
	sumout => \inst3|Add25~21_sumout\,
	cout => \inst3|Add25~22\);

-- Location: MLABCELL_X28_Y18_N36
\inst3|bottom_cloud2_x_pos~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~5_combout\ = ( \inst3|LessThan49~0_combout\ & ( !\inst3|Add25~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_Add25~21_sumout\,
	dataf => \inst3|ALT_INV_LessThan49~0_combout\,
	combout => \inst3|bottom_cloud2_x_pos~5_combout\);

-- Location: MLABCELL_X28_Y19_N36
\inst3|bottom_cloud2_x_pos[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos[1]~feeder_combout\ = ( \inst3|bottom_cloud2_x_pos~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos~5_combout\,
	combout => \inst3|bottom_cloud2_x_pos[1]~feeder_combout\);

-- Location: FF_X28_Y19_N38
\inst3|bottom_cloud2_x_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos[1]~feeder_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(1));

-- Location: MLABCELL_X28_Y22_N6
\inst3|Add25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~17_sumout\ = SUM(( \inst3|bottom_cloud2_x_pos\(2) ) + ( \inst3|cloud_motion\(2) ) + ( \inst3|Add25~22\ ))
-- \inst3|Add25~18\ = CARRY(( \inst3|bottom_cloud2_x_pos\(2) ) + ( \inst3|cloud_motion\(2) ) + ( \inst3|Add25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_cloud_motion\(2),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	cin => \inst3|Add25~22\,
	sumout => \inst3|Add25~17_sumout\,
	cout => \inst3|Add25~18\);

-- Location: MLABCELL_X28_Y22_N9
\inst3|Add25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~13_sumout\ = SUM(( !\inst3|cloud_motion\(3) ) + ( !\inst3|bottom_cloud2_x_pos\(3) ) + ( \inst3|Add25~18\ ))
-- \inst3|Add25~14\ = CARRY(( !\inst3|cloud_motion\(3) ) + ( !\inst3|bottom_cloud2_x_pos\(3) ) + ( \inst3|Add25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datad => \inst3|ALT_INV_cloud_motion\(3),
	cin => \inst3|Add25~18\,
	sumout => \inst3|Add25~13_sumout\,
	cout => \inst3|Add25~14\);

-- Location: MLABCELL_X28_Y18_N48
\inst3|bottom_cloud2_x_pos~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~3_combout\ = ( \inst3|LessThan31~1_combout\ & ( (!\inst3|Add25~13_sumout\ & (!\inst3|bottom_cloud2_x_pos\(10) & ((!\inst3|LessThan31~0_combout\) # (\inst3|bottom_cloud2_x_pos\(0))))) ) ) # ( !\inst3|LessThan31~1_combout\ & ( 
-- (!\inst3|Add25~13_sumout\ & !\inst3|bottom_cloud2_x_pos\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datab => \inst3|ALT_INV_LessThan31~0_combout\,
	datac => \inst3|ALT_INV_Add25~13_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	dataf => \inst3|ALT_INV_LessThan31~1_combout\,
	combout => \inst3|bottom_cloud2_x_pos~3_combout\);

-- Location: FF_X28_Y19_N5
\inst3|bottom_cloud2_x_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud2_x_pos~3_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(3));

-- Location: MLABCELL_X28_Y22_N12
\inst3|Add25~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~33_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(4) ) + ( VCC ) + ( \inst3|Add25~14\ ))
-- \inst3|Add25~34\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(4) ) + ( VCC ) + ( \inst3|Add25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	cin => \inst3|Add25~14\,
	sumout => \inst3|Add25~33_sumout\,
	cout => \inst3|Add25~34\);

-- Location: MLABCELL_X28_Y18_N3
\inst3|bottom_cloud2_x_pos~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~8_combout\ = ( \inst3|LessThan31~0_combout\ & ( ((!\inst3|Add25~33_sumout\) # ((\inst3|LessThan31~1_combout\ & !\inst3|bottom_cloud2_x_pos\(0)))) # (\inst3|bottom_cloud2_x_pos\(10)) ) ) # ( !\inst3|LessThan31~0_combout\ & ( 
-- (!\inst3|Add25~33_sumout\) # (\inst3|bottom_cloud2_x_pos\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001111111111011100111111111101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan31~1_combout\,
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datad => \inst3|ALT_INV_Add25~33_sumout\,
	dataf => \inst3|ALT_INV_LessThan31~0_combout\,
	combout => \inst3|bottom_cloud2_x_pos~8_combout\);

-- Location: FF_X29_Y20_N43
\inst3|bottom_cloud2_x_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud2_x_pos~8_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(4));

-- Location: MLABCELL_X28_Y22_N15
\inst3|Add25~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~29_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(5) ) + ( VCC ) + ( \inst3|Add25~34\ ))
-- \inst3|Add25~30\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(5) ) + ( VCC ) + ( \inst3|Add25~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	cin => \inst3|Add25~34\,
	sumout => \inst3|Add25~29_sumout\,
	cout => \inst3|Add25~30\);

-- Location: MLABCELL_X28_Y18_N0
\inst3|bottom_cloud2_x_pos~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~7_combout\ = ( !\inst3|Add25~29_sumout\ & ( (!\inst3|bottom_cloud2_x_pos\(10) & ((!\inst3|LessThan31~1_combout\) # ((!\inst3|LessThan31~0_combout\) # (\inst3|bottom_cloud2_x_pos\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001100110011001000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan31~1_combout\,
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datad => \inst3|ALT_INV_LessThan31~0_combout\,
	dataf => \inst3|ALT_INV_Add25~29_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~7_combout\);

-- Location: MLABCELL_X28_Y20_N42
\inst3|bottom_cloud2_x_pos[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos[5]~feeder_combout\ = ( \inst3|bottom_cloud2_x_pos~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos~7_combout\,
	combout => \inst3|bottom_cloud2_x_pos[5]~feeder_combout\);

-- Location: FF_X28_Y20_N44
\inst3|bottom_cloud2_x_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos[5]~feeder_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(5));

-- Location: MLABCELL_X28_Y22_N18
\inst3|Add25~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~41_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(6) ) + ( VCC ) + ( \inst3|Add25~30\ ))
-- \inst3|Add25~42\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(6) ) + ( VCC ) + ( \inst3|Add25~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	cin => \inst3|Add25~30\,
	sumout => \inst3|Add25~41_sumout\,
	cout => \inst3|Add25~42\);

-- Location: MLABCELL_X28_Y18_N9
\inst3|bottom_cloud2_x_pos~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~10_combout\ = ( \inst3|LessThan31~0_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(10) & (!\inst3|Add25~41_sumout\ & ((!\inst3|LessThan31~1_combout\) # (\inst3|bottom_cloud2_x_pos\(0))))) ) ) # ( !\inst3|LessThan31~0_combout\ & ( 
-- (!\inst3|bottom_cloud2_x_pos\(10) & !\inst3|Add25~41_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000010000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan31~1_combout\,
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datac => \inst3|ALT_INV_Add25~41_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	dataf => \inst3|ALT_INV_LessThan31~0_combout\,
	combout => \inst3|bottom_cloud2_x_pos~10_combout\);

-- Location: FF_X28_Y19_N31
\inst3|bottom_cloud2_x_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud2_x_pos~10_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(6));

-- Location: MLABCELL_X28_Y22_N21
\inst3|Add25~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~37_sumout\ = SUM(( !\inst3|bottom_cloud2_x_pos\(7) ) + ( VCC ) + ( \inst3|Add25~42\ ))
-- \inst3|Add25~38\ = CARRY(( !\inst3|bottom_cloud2_x_pos\(7) ) + ( VCC ) + ( \inst3|Add25~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	cin => \inst3|Add25~42\,
	sumout => \inst3|Add25~37_sumout\,
	cout => \inst3|Add25~38\);

-- Location: MLABCELL_X28_Y18_N6
\inst3|bottom_cloud2_x_pos~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~9_combout\ = ( !\inst3|Add25~37_sumout\ & ( (!\inst3|bottom_cloud2_x_pos\(10) & ((!\inst3|LessThan31~1_combout\) # ((!\inst3|LessThan31~0_combout\) # (\inst3|bottom_cloud2_x_pos\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001100110011001000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan31~1_combout\,
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datad => \inst3|ALT_INV_LessThan31~0_combout\,
	dataf => \inst3|ALT_INV_Add25~37_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~9_combout\);

-- Location: FF_X28_Y19_N7
\inst3|bottom_cloud2_x_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud2_x_pos~9_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(7));

-- Location: MLABCELL_X28_Y22_N24
\inst3|Add25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~9_sumout\ = SUM(( \inst3|bottom_cloud2_x_pos\(8) ) + ( VCC ) + ( \inst3|Add25~38\ ))
-- \inst3|Add25~10\ = CARRY(( \inst3|bottom_cloud2_x_pos\(8) ) + ( VCC ) + ( \inst3|Add25~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	cin => \inst3|Add25~38\,
	sumout => \inst3|Add25~9_sumout\,
	cout => \inst3|Add25~10\);

-- Location: MLABCELL_X28_Y22_N27
\inst3|Add25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~5_sumout\ = SUM(( \inst3|bottom_cloud2_x_pos\(9) ) + ( VCC ) + ( \inst3|Add25~10\ ))
-- \inst3|Add25~6\ = CARRY(( \inst3|bottom_cloud2_x_pos\(9) ) + ( VCC ) + ( \inst3|Add25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(9),
	cin => \inst3|Add25~10\,
	sumout => \inst3|Add25~5_sumout\,
	cout => \inst3|Add25~6\);

-- Location: MLABCELL_X28_Y18_N24
\inst3|bottom_cloud2_x_pos~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~1_combout\ = ( \inst3|Add25~5_sumout\ ) # ( !\inst3|Add25~5_sumout\ & ( ((!\inst3|bottom_cloud2_x_pos\(0) & (\inst3|LessThan31~0_combout\ & \inst3|LessThan31~1_combout\))) # (\inst3|bottom_cloud2_x_pos\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111111000000101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datab => \inst3|ALT_INV_LessThan31~0_combout\,
	datac => \inst3|ALT_INV_LessThan31~1_combout\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	dataf => \inst3|ALT_INV_Add25~5_sumout\,
	combout => \inst3|bottom_cloud2_x_pos~1_combout\);

-- Location: FF_X28_Y19_N1
\inst3|bottom_cloud2_x_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud2_x_pos~1_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(9));

-- Location: MLABCELL_X28_Y22_N30
\inst3|Add25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add25~1_sumout\ = SUM(( \inst3|bottom_cloud2_x_pos\(10) ) + ( VCC ) + ( \inst3|Add25~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	cin => \inst3|Add25~6\,
	sumout => \inst3|Add25~1_sumout\);

-- Location: MLABCELL_X28_Y18_N39
\inst3|bottom_cloud2_x_pos~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~0_combout\ = ( \inst3|LessThan49~0_combout\ & ( \inst3|Add25~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add25~1_sumout\,
	dataf => \inst3|ALT_INV_LessThan49~0_combout\,
	combout => \inst3|bottom_cloud2_x_pos~0_combout\);

-- Location: FF_X29_Y19_N7
\inst3|bottom_cloud2_x_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud2_x_pos~0_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(10));

-- Location: MLABCELL_X28_Y18_N51
\inst3|bottom_cloud2_x_pos~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~4_combout\ = ( \inst3|LessThan31~1_combout\ & ( (((!\inst3|bottom_cloud2_x_pos\(0) & \inst3|LessThan31~0_combout\)) # (\inst3|Add25~17_sumout\)) # (\inst3|bottom_cloud2_x_pos\(10)) ) ) # ( !\inst3|LessThan31~1_combout\ & ( 
-- (\inst3|Add25~17_sumout\) # (\inst3|bottom_cloud2_x_pos\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100101111111111110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datab => \inst3|ALT_INV_LessThan31~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datad => \inst3|ALT_INV_Add25~17_sumout\,
	dataf => \inst3|ALT_INV_LessThan31~1_combout\,
	combout => \inst3|bottom_cloud2_x_pos~4_combout\);

-- Location: MLABCELL_X28_Y19_N39
\inst3|bottom_cloud2_x_pos[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos[2]~feeder_combout\ = ( \inst3|bottom_cloud2_x_pos~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos~4_combout\,
	combout => \inst3|bottom_cloud2_x_pos[2]~feeder_combout\);

-- Location: FF_X28_Y19_N40
\inst3|bottom_cloud2_x_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud2_x_pos[2]~feeder_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(2));

-- Location: MLABCELL_X28_Y18_N12
\inst3|LessThan31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan31~0_combout\ = ( \inst3|bottom_cloud2_x_pos\(4) & ( (!\inst3|bottom_cloud2_x_pos\(2) & (\inst3|bottom_cloud2_x_pos\(5) & (\inst3|bottom_cloud2_x_pos\(3) & \inst3|bottom_cloud2_x_pos\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	combout => \inst3|LessThan31~0_combout\);

-- Location: MLABCELL_X28_Y18_N21
\inst3|LessThan49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan49~0_combout\ = ( \inst3|LessThan31~1_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(10) & ((!\inst3|LessThan31~0_combout\) # (\inst3|bottom_cloud2_x_pos\(0)))) ) ) # ( !\inst3|LessThan31~1_combout\ & ( !\inst3|bottom_cloud2_x_pos\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datac => \inst3|ALT_INV_LessThan31~0_combout\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	dataf => \inst3|ALT_INV_LessThan31~1_combout\,
	combout => \inst3|LessThan49~0_combout\);

-- Location: MLABCELL_X28_Y18_N15
\inst3|bottom_cloud2_x_pos~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~6_combout\ = ( \inst3|LessThan49~0_combout\ & ( \inst3|Add25~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_Add25~25_sumout\,
	dataf => \inst3|ALT_INV_LessThan49~0_combout\,
	combout => \inst3|bottom_cloud2_x_pos~6_combout\);

-- Location: FF_X28_Y19_N46
\inst3|bottom_cloud2_x_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud2_x_pos~6_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(0));

-- Location: MLABCELL_X28_Y18_N27
\inst3|bottom_cloud2_x_pos~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_x_pos~2_combout\ = ( \inst3|LessThan31~1_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(10) & (\inst3|Add25~9_sumout\ & ((!\inst3|LessThan31~0_combout\) # (\inst3|bottom_cloud2_x_pos\(0))))) ) ) # ( !\inst3|LessThan31~1_combout\ & ( 
-- (!\inst3|bottom_cloud2_x_pos\(10) & \inst3|Add25~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000110100000000000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	datab => \inst3|ALT_INV_LessThan31~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datad => \inst3|ALT_INV_Add25~9_sumout\,
	dataf => \inst3|ALT_INV_LessThan31~1_combout\,
	combout => \inst3|bottom_cloud2_x_pos~2_combout\);

-- Location: FF_X28_Y19_N52
\inst3|bottom_cloud2_x_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud2_x_pos~2_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud2_x_pos\(8));

-- Location: MLABCELL_X28_Y18_N18
\inst3|LessThan31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan31~1_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( (!\inst3|bottom_cloud2_x_pos\(8) & (!\inst3|bottom_cloud2_x_pos\(9) & \inst3|bottom_cloud2_x_pos\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(9),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|LessThan31~1_combout\);

-- Location: LABCELL_X32_Y21_N48
\inst3|top_cloud2_height~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height~0_combout\ = ( \inst3|LessThan31~0_combout\ & ( ((!\inst3|LessThan31~1_combout\ & !\inst3|bottom_cloud2_x_pos\(10))) # (GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\)) ) ) # ( !\inst3|LessThan31~0_combout\ & 
-- ( (!\inst3|bottom_cloud2_x_pos\(10)) # (GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111001111000011111100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan31~1_combout\,
	datac => \inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	dataf => \inst3|ALT_INV_LessThan31~0_combout\,
	combout => \inst3|top_cloud2_height~0_combout\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: FF_X32_Y23_N16
\inst8|current_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(0));

-- Location: LABCELL_X32_Y23_N3
\inst8|next_state[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|next_state\(3) = ( \inst8|current_state\(4) & ( \inst8|current_state\(0) & ( !\inst8|current_state\(6) ) ) ) # ( !\inst8|current_state\(4) & ( \inst8|current_state\(0) & ( \inst8|current_state\(6) ) ) ) # ( \inst8|current_state\(4) & ( 
-- !\inst8|current_state\(0) & ( \inst8|current_state\(6) ) ) ) # ( !\inst8|current_state\(4) & ( !\inst8|current_state\(0) & ( !\inst8|current_state\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000011110000111100001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(6),
	datae => \inst8|ALT_INV_current_state\(4),
	dataf => \inst8|ALT_INV_current_state\(0),
	combout => \inst8|next_state\(3));

-- Location: LABCELL_X32_Y22_N3
\inst8|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~3_combout\ = (\inst8|current_state[0]~DUPLICATE_q\ & !\inst8|current_state\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state\(7),
	combout => \inst8|LessThan0~3_combout\);

-- Location: LABCELL_X32_Y23_N57
\inst8|feedback\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|feedback~combout\ = ( \inst8|current_state\(0) & ( !\inst8|current_state\(6) ) ) # ( !\inst8|current_state\(0) & ( \inst8|current_state\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_current_state\(0),
	combout => \inst8|feedback~combout\);

-- Location: LABCELL_X32_Y22_N30
\inst8|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~0_combout\ = ( \inst8|current_state\(8) & ( (!\inst8|current_state\(7) & \inst8|current_state[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(7),
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_current_state\(8),
	combout => \inst8|LessThan0~0_combout\);

-- Location: LABCELL_X32_Y22_N42
\inst8|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan1~0_combout\ = ( \inst8|current_state\(2) & ( \inst8|current_state\(3) & ( (!\inst8|current_state\(1) & (!\inst8|current_state\(4) & (!\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6))))) ) ) ) # ( !\inst8|current_state\(2) 
-- & ( \inst8|current_state\(3) & ( (!\inst8|current_state\(4) & (!\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6)))) ) ) ) # ( \inst8|current_state\(2) & ( !\inst8|current_state\(3) & ( (!\inst8|current_state\(1) & 
-- (\inst8|current_state\(4) & (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(6))))) ) ) ) # ( !\inst8|current_state\(2) & ( !\inst8|current_state\(3) & ( (\inst8|current_state\(4) & (!\inst8|current_state[0]~DUPLICATE_q\ $ 
-- (\inst8|current_state\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010011001000000001001000001100110000000000110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state\(1),
	datad => \inst8|ALT_INV_current_state\(4),
	datae => \inst8|ALT_INV_current_state\(2),
	dataf => \inst8|ALT_INV_current_state\(3),
	combout => \inst8|LessThan1~0_combout\);

-- Location: LABCELL_X32_Y22_N33
\inst8|current_state[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[4]~0_combout\ = ( \inst8|LessThan1~0_combout\ & ( \inst8|LessThan0~0_combout\ ) ) # ( !\inst8|LessThan1~0_combout\ & ( (\inst8|LessThan0~0_combout\ & !\inst8|current_state\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_LessThan0~0_combout\,
	datac => \inst8|ALT_INV_current_state\(5),
	dataf => \inst8|ALT_INV_LessThan1~0_combout\,
	combout => \inst8|current_state[4]~0_combout\);

-- Location: MLABCELL_X34_Y23_N18
\inst8|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~9_sumout\ = SUM(( \inst8|current_state\(7) ) + ( GND ) + ( \inst8|Add0~14\ ))
-- \inst8|Add0~10\ = CARRY(( \inst8|current_state\(7) ) + ( GND ) + ( \inst8|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(7),
	cin => \inst8|Add0~14\,
	sumout => \inst8|Add0~9_sumout\,
	cout => \inst8|Add0~10\);

-- Location: MLABCELL_X34_Y23_N21
\inst8|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~5_sumout\ = SUM(( !\inst8|current_state\(8) ) + ( GND ) + ( \inst8|Add0~10\ ))
-- \inst8|Add0~6\ = CARRY(( !\inst8|current_state\(8) ) + ( GND ) + ( \inst8|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(8),
	cin => \inst8|Add0~10\,
	sumout => \inst8|Add0~5_sumout\,
	cout => \inst8|Add0~6\);

-- Location: MLABCELL_X34_Y23_N24
\inst8|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~1_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6)) ) + ( GND ) + ( \inst8|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(6),
	cin => \inst8|Add0~6\,
	sumout => \inst8|Add0~1_sumout\);

-- Location: MLABCELL_X34_Y22_N30
\inst8|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~29_sumout\ = SUM(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))
-- \inst8|Add2~30\ = CARRY(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(2),
	cin => GND,
	sumout => \inst8|Add2~29_sumout\,
	cout => \inst8|Add2~30\);

-- Location: MLABCELL_X34_Y22_N33
\inst8|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~25_sumout\ = SUM(( !\inst8|current_state\(6) $ (!\inst8|current_state\(3) $ (\inst8|current_state[0]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst8|Add2~30\ ))
-- \inst8|Add2~26\ = CARRY(( !\inst8|current_state\(6) $ (!\inst8|current_state\(3) $ (\inst8|current_state[0]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst8|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datab => \inst8|ALT_INV_current_state\(3),
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add2~30\,
	sumout => \inst8|Add2~25_sumout\,
	cout => \inst8|Add2~26\);

-- Location: MLABCELL_X34_Y22_N36
\inst8|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~21_sumout\ = SUM(( GND ) + ( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(4))) ) + ( \inst8|Add2~26\ ))
-- \inst8|Add2~22\ = CARRY(( GND ) + ( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(4))) ) + ( \inst8|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001101001100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_current_state\(4),
	cin => \inst8|Add2~26\,
	sumout => \inst8|Add2~21_sumout\,
	cout => \inst8|Add2~22\);

-- Location: MLABCELL_X34_Y22_N39
\inst8|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~17_sumout\ = SUM(( \inst8|current_state\(5) ) + ( GND ) + ( \inst8|Add2~22\ ))
-- \inst8|Add2~18\ = CARRY(( \inst8|current_state\(5) ) + ( GND ) + ( \inst8|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(5),
	cin => \inst8|Add2~22\,
	sumout => \inst8|Add2~17_sumout\,
	cout => \inst8|Add2~18\);

-- Location: MLABCELL_X34_Y22_N42
\inst8|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~13_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add2~18\ ))
-- \inst8|Add2~14\ = CARRY(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add2~18\,
	sumout => \inst8|Add2~13_sumout\,
	cout => \inst8|Add2~14\);

-- Location: MLABCELL_X34_Y22_N45
\inst8|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~9_sumout\ = SUM(( \inst8|current_state\(7) ) + ( GND ) + ( \inst8|Add2~14\ ))
-- \inst8|Add2~10\ = CARRY(( \inst8|current_state\(7) ) + ( GND ) + ( \inst8|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(7),
	cin => \inst8|Add2~14\,
	sumout => \inst8|Add2~9_sumout\,
	cout => \inst8|Add2~10\);

-- Location: MLABCELL_X34_Y22_N48
\inst8|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~5_sumout\ = SUM(( !\inst8|current_state\(8) ) + ( GND ) + ( \inst8|Add2~10\ ))
-- \inst8|Add2~6\ = CARRY(( !\inst8|current_state\(8) ) + ( GND ) + ( \inst8|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(8),
	cin => \inst8|Add2~10\,
	sumout => \inst8|Add2~5_sumout\,
	cout => \inst8|Add2~6\);

-- Location: MLABCELL_X34_Y22_N51
\inst8|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~1_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6)) ) + ( VCC ) + ( \inst8|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datad => \inst8|ALT_INV_current_state\(6),
	cin => \inst8|Add2~6\,
	sumout => \inst8|Add2~1_sumout\);

-- Location: FF_X29_Y24_N29
\inst8|current_state[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[3]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y24_N0
\inst8|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~29_sumout\ = SUM(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))
-- \inst8|Add1~30\ = CARRY(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(2),
	cin => GND,
	sumout => \inst8|Add1~29_sumout\,
	cout => \inst8|Add1~30\);

-- Location: LABCELL_X29_Y24_N3
\inst8|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~25_sumout\ = SUM(( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state[3]~DUPLICATE_q\)) ) + ( GND ) + ( \inst8|Add1~30\ ))
-- \inst8|Add1~26\ = CARRY(( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state[3]~DUPLICATE_q\)) ) + ( GND ) + ( \inst8|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datad => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	cin => \inst8|Add1~30\,
	sumout => \inst8|Add1~25_sumout\,
	cout => \inst8|Add1~26\);

-- Location: LABCELL_X29_Y24_N6
\inst8|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~21_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (!\inst8|current_state\(4))) ) + ( VCC ) + ( \inst8|Add1~26\ ))
-- \inst8|Add1~22\ = CARRY(( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6) $ (!\inst8|current_state\(4))) ) + ( VCC ) + ( \inst8|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(6),
	datad => \inst8|ALT_INV_current_state\(4),
	cin => \inst8|Add1~26\,
	sumout => \inst8|Add1~21_sumout\,
	cout => \inst8|Add1~22\);

-- Location: LABCELL_X29_Y24_N9
\inst8|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~17_sumout\ = SUM(( \inst8|current_state\(5) ) + ( GND ) + ( \inst8|Add1~22\ ))
-- \inst8|Add1~18\ = CARRY(( \inst8|current_state\(5) ) + ( GND ) + ( \inst8|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(5),
	cin => \inst8|Add1~22\,
	sumout => \inst8|Add1~17_sumout\,
	cout => \inst8|Add1~18\);

-- Location: LABCELL_X29_Y24_N12
\inst8|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~13_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst8|Add1~18\ ))
-- \inst8|Add1~14\ = CARRY(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst8|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add1~18\,
	sumout => \inst8|Add1~13_sumout\,
	cout => \inst8|Add1~14\);

-- Location: LABCELL_X29_Y24_N15
\inst8|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~9_sumout\ = SUM(( \inst8|current_state\(7) ) + ( VCC ) + ( \inst8|Add1~14\ ))
-- \inst8|Add1~10\ = CARRY(( \inst8|current_state\(7) ) + ( VCC ) + ( \inst8|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(7),
	cin => \inst8|Add1~14\,
	sumout => \inst8|Add1~9_sumout\,
	cout => \inst8|Add1~10\);

-- Location: LABCELL_X29_Y24_N18
\inst8|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~5_sumout\ = SUM(( !\inst8|current_state\(8) ) + ( GND ) + ( \inst8|Add1~10\ ))
-- \inst8|Add1~6\ = CARRY(( !\inst8|current_state\(8) ) + ( GND ) + ( \inst8|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(8),
	cin => \inst8|Add1~10\,
	sumout => \inst8|Add1~5_sumout\,
	cout => \inst8|Add1~6\);

-- Location: LABCELL_X29_Y24_N21
\inst8|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~1_sumout\ = SUM(( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\) ) + ( VCC ) + ( \inst8|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add1~6\,
	sumout => \inst8|Add1~1_sumout\);

-- Location: MLABCELL_X34_Y22_N18
\inst8|current_state~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~2_combout\ = ( \inst8|Add2~1_sumout\ & ( \inst8|Add1~1_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (!\inst8|Add0~1_sumout\ & ((!\inst8|feedback~combout\) # (\inst8|current_state[4]~0_combout\)))) # 
-- (\inst8|current_state[4]~1_combout\ & (!\inst8|feedback~combout\)) ) ) ) # ( !\inst8|Add2~1_sumout\ & ( \inst8|Add1~1_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (!\inst8|Add0~1_sumout\ & ((!\inst8|feedback~combout\) # 
-- (\inst8|current_state[4]~0_combout\)))) # (\inst8|current_state[4]~1_combout\ & ((!\inst8|feedback~combout\) # ((!\inst8|current_state[4]~0_combout\)))) ) ) ) # ( \inst8|Add2~1_sumout\ & ( !\inst8|Add1~1_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & 
-- ((!\inst8|Add0~1_sumout\) # ((\inst8|feedback~combout\ & !\inst8|current_state[4]~0_combout\)))) # (\inst8|current_state[4]~1_combout\ & (!\inst8|feedback~combout\)) ) ) ) # ( !\inst8|Add2~1_sumout\ & ( !\inst8|Add1~1_sumout\ & ( 
-- (!\inst8|feedback~combout\ & (((!\inst8|Add0~1_sumout\) # (\inst8|current_state[4]~1_combout\)))) # (\inst8|feedback~combout\ & ((!\inst8|current_state[4]~0_combout\) # ((!\inst8|current_state[4]~1_combout\ & !\inst8|Add0~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111001001110111110100100101010111110000011101011101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_feedback~combout\,
	datab => \inst8|ALT_INV_current_state[4]~0_combout\,
	datac => \inst8|ALT_INV_current_state[4]~1_combout\,
	datad => \inst8|ALT_INV_Add0~1_sumout\,
	datae => \inst8|ALT_INV_Add2~1_sumout\,
	dataf => \inst8|ALT_INV_Add1~1_sumout\,
	combout => \inst8|current_state~2_combout\);

-- Location: LABCELL_X32_Y22_N12
\inst8|current_state[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[8]~feeder_combout\ = ( \inst8|current_state~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_current_state~2_combout\,
	combout => \inst8|current_state[8]~feeder_combout\);

-- Location: FF_X32_Y22_N13
\inst8|current_state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(8));

-- Location: LABCELL_X32_Y22_N27
\inst8|current_state[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[7]~3_combout\ = ( \inst8|LessThan1~0_combout\ & ( (\inst8|feedback~combout\ & ((!\inst8|LessThan0~3_combout\) # (!\inst8|current_state\(8)))) ) ) # ( !\inst8|LessThan1~0_combout\ & ( (\inst8|feedback~combout\ & 
-- ((!\inst8|LessThan0~3_combout\) # ((!\inst8|current_state\(8)) # (\inst8|current_state\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001111000011100000111100001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_LessThan0~3_combout\,
	datab => \inst8|ALT_INV_current_state\(8),
	datac => \inst8|ALT_INV_feedback~combout\,
	datad => \inst8|ALT_INV_current_state\(5),
	dataf => \inst8|ALT_INV_LessThan1~0_combout\,
	combout => \inst8|current_state[7]~3_combout\);

-- Location: MLABCELL_X34_Y23_N9
\inst8|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~21_sumout\ = SUM(( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(4))) ) + ( VCC ) + ( \inst8|Add0~26\ ))
-- \inst8|Add0~22\ = CARRY(( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(4))) ) + ( VCC ) + ( \inst8|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(4),
	cin => \inst8|Add0~26\,
	sumout => \inst8|Add0~21_sumout\,
	cout => \inst8|Add0~22\);

-- Location: LABCELL_X32_Y23_N42
\inst8|current_state~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~9_combout\ = ( \inst8|Add1~21_sumout\ & ( \inst8|Add0~21_sumout\ & ( (!\inst8|current_state[4]~1_combout\) # ((!\inst8|current_state[7]~3_combout\ & (\inst8|next_state\(3))) # (\inst8|current_state[7]~3_combout\ & 
-- ((\inst8|Add2~21_sumout\)))) ) ) ) # ( !\inst8|Add1~21_sumout\ & ( \inst8|Add0~21_sumout\ & ( (!\inst8|current_state[7]~3_combout\ & (((!\inst8|current_state[4]~1_combout\)) # (\inst8|next_state\(3)))) # (\inst8|current_state[7]~3_combout\ & 
-- (((\inst8|Add2~21_sumout\ & \inst8|current_state[4]~1_combout\)))) ) ) ) # ( \inst8|Add1~21_sumout\ & ( !\inst8|Add0~21_sumout\ & ( (!\inst8|current_state[7]~3_combout\ & (\inst8|next_state\(3) & ((\inst8|current_state[4]~1_combout\)))) # 
-- (\inst8|current_state[7]~3_combout\ & (((!\inst8|current_state[4]~1_combout\) # (\inst8|Add2~21_sumout\)))) ) ) ) # ( !\inst8|Add1~21_sumout\ & ( !\inst8|Add0~21_sumout\ & ( (\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[7]~3_combout\ & 
-- (\inst8|next_state\(3))) # (\inst8|current_state[7]~3_combout\ & ((\inst8|Add2~21_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_next_state\(3),
	datab => \inst8|ALT_INV_current_state[7]~3_combout\,
	datac => \inst8|ALT_INV_Add2~21_sumout\,
	datad => \inst8|ALT_INV_current_state[4]~1_combout\,
	datae => \inst8|ALT_INV_Add1~21_sumout\,
	dataf => \inst8|ALT_INV_Add0~21_sumout\,
	combout => \inst8|current_state~9_combout\);

-- Location: LABCELL_X29_Y24_N27
\inst8|current_state[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[3]~feeder_combout\ = ( \inst8|current_state~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_current_state~9_combout\,
	combout => \inst8|current_state[3]~feeder_combout\);

-- Location: FF_X29_Y24_N28
\inst8|current_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(3));

-- Location: MLABCELL_X34_Y23_N0
\inst8|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~33_sumout\ = SUM(( \inst8|current_state\(1) ) + ( VCC ) + ( !VCC ))
-- \inst8|Add0~34\ = CARRY(( \inst8|current_state\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(1),
	cin => GND,
	sumout => \inst8|Add0~33_sumout\,
	cout => \inst8|Add0~34\);

-- Location: MLABCELL_X34_Y23_N3
\inst8|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~29_sumout\ = SUM(( \inst8|current_state\(2) ) + ( GND ) + ( \inst8|Add0~34\ ))
-- \inst8|Add0~30\ = CARRY(( \inst8|current_state\(2) ) + ( GND ) + ( \inst8|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(2),
	cin => \inst8|Add0~34\,
	sumout => \inst8|Add0~29_sumout\,
	cout => \inst8|Add0~30\);

-- Location: MLABCELL_X34_Y23_N6
\inst8|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~25_sumout\ = SUM(( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(3))) ) + ( GND ) + ( \inst8|Add0~30\ ))
-- \inst8|Add0~26\ = CARRY(( !\inst8|current_state\(6) $ (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(3))) ) + ( GND ) + ( \inst8|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(3),
	cin => \inst8|Add0~30\,
	sumout => \inst8|Add0~25_sumout\,
	cout => \inst8|Add0~26\);

-- Location: MLABCELL_X34_Y23_N12
\inst8|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~17_sumout\ = SUM(( \inst8|current_state\(5) ) + ( VCC ) + ( \inst8|Add0~22\ ))
-- \inst8|Add0~18\ = CARRY(( \inst8|current_state\(5) ) + ( VCC ) + ( \inst8|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(5),
	cin => \inst8|Add0~22\,
	sumout => \inst8|Add0~17_sumout\,
	cout => \inst8|Add0~18\);

-- Location: MLABCELL_X34_Y23_N15
\inst8|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~13_sumout\ = SUM(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~18\ ))
-- \inst8|Add0~14\ = CARRY(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	cin => \inst8|Add0~18\,
	sumout => \inst8|Add0~13_sumout\,
	cout => \inst8|Add0~14\);

-- Location: LABCELL_X32_Y23_N48
\inst8|current_state~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~7_combout\ = ( \inst8|Add1~13_sumout\ & ( \inst8|current_state\(0) & ( (!\inst8|current_state[7]~3_combout\ & (\inst8|Add0~13_sumout\ & ((!\inst8|current_state[4]~1_combout\)))) # (\inst8|current_state[7]~3_combout\ & 
-- (((!\inst8|current_state[4]~1_combout\) # (\inst8|Add2~13_sumout\)))) ) ) ) # ( !\inst8|Add1~13_sumout\ & ( \inst8|current_state\(0) & ( (!\inst8|current_state[7]~3_combout\ & (\inst8|Add0~13_sumout\ & ((!\inst8|current_state[4]~1_combout\)))) # 
-- (\inst8|current_state[7]~3_combout\ & (((\inst8|Add2~13_sumout\ & \inst8|current_state[4]~1_combout\)))) ) ) ) # ( \inst8|Add1~13_sumout\ & ( !\inst8|current_state\(0) & ( (!\inst8|current_state[7]~3_combout\ & (((\inst8|current_state[4]~1_combout\)) # 
-- (\inst8|Add0~13_sumout\))) # (\inst8|current_state[7]~3_combout\ & (((!\inst8|current_state[4]~1_combout\) # (\inst8|Add2~13_sumout\)))) ) ) ) # ( !\inst8|Add1~13_sumout\ & ( !\inst8|current_state\(0) & ( (!\inst8|current_state[7]~3_combout\ & 
-- (((\inst8|current_state[4]~1_combout\)) # (\inst8|Add0~13_sumout\))) # (\inst8|current_state[7]~3_combout\ & (((\inst8|Add2~13_sumout\ & \inst8|current_state[4]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011001111011101111100111101000100000000110111011100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_Add0~13_sumout\,
	datab => \inst8|ALT_INV_current_state[7]~3_combout\,
	datac => \inst8|ALT_INV_Add2~13_sumout\,
	datad => \inst8|ALT_INV_current_state[4]~1_combout\,
	datae => \inst8|ALT_INV_Add1~13_sumout\,
	dataf => \inst8|ALT_INV_current_state\(0),
	combout => \inst8|current_state~7_combout\);

-- Location: FF_X32_Y23_N49
\inst8|current_state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(5));

-- Location: LABCELL_X32_Y22_N48
\inst8|current_state[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[4]~5_combout\ = ( \inst8|LessThan1~0_combout\ & ( (\inst8|feedback~combout\ & !\inst8|LessThan0~0_combout\) ) ) # ( !\inst8|LessThan1~0_combout\ & ( (\inst8|feedback~combout\ & ((!\inst8|LessThan0~0_combout\) # 
-- (\inst8|current_state\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001001100010011000100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(5),
	datab => \inst8|ALT_INV_feedback~combout\,
	datac => \inst8|ALT_INV_LessThan0~0_combout\,
	dataf => \inst8|ALT_INV_LessThan1~0_combout\,
	combout => \inst8|current_state[4]~5_combout\);

-- Location: LABCELL_X32_Y22_N54
\inst8|current_state~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~8_combout\ = ( \inst8|current_state\(5) & ( \inst8|Add2~17_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~17_sumout\)) # (\inst8|current_state[4]~5_combout\ & 
-- ((!\inst8|Add1~17_sumout\))))) ) ) ) # ( !\inst8|current_state\(5) & ( \inst8|Add2~17_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~17_sumout\)) # (\inst8|current_state[4]~5_combout\ & 
-- ((!\inst8|Add1~17_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (((!\inst8|current_state[4]~5_combout\)))) ) ) ) # ( \inst8|current_state\(5) & ( !\inst8|Add2~17_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & 
-- ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~17_sumout\)) # (\inst8|current_state[4]~5_combout\ & ((!\inst8|Add1~17_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (((\inst8|current_state[4]~5_combout\)))) ) ) ) # ( !\inst8|current_state\(5) 
-- & ( !\inst8|Add2~17_sumout\ & ( ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~17_sumout\)) # (\inst8|current_state[4]~5_combout\ & ((!\inst8|Add1~17_sumout\)))) # (\inst8|current_state[4]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111110101100010001111010111011101101000001000100010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[4]~1_combout\,
	datab => \inst8|ALT_INV_Add0~17_sumout\,
	datac => \inst8|ALT_INV_Add1~17_sumout\,
	datad => \inst8|ALT_INV_current_state[4]~5_combout\,
	datae => \inst8|ALT_INV_current_state\(5),
	dataf => \inst8|ALT_INV_Add2~17_sumout\,
	combout => \inst8|current_state~8_combout\);

-- Location: FF_X31_Y24_N55
\inst8|current_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst8|current_state~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(4));

-- Location: LABCELL_X32_Y22_N9
\inst8|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~1_combout\ = ( \inst8|current_state\(3) & ( (!\inst8|current_state\(4) & (\inst8|current_state\(5) & (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(6))))) ) ) # ( !\inst8|current_state\(3) & ( (\inst8|current_state\(4) & 
-- (\inst8|current_state\(5) & (!\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000000000100100000000000010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state\(4),
	datad => \inst8|ALT_INV_current_state\(5),
	dataf => \inst8|ALT_INV_current_state\(3),
	combout => \inst8|LessThan0~1_combout\);

-- Location: LABCELL_X32_Y22_N0
\inst8|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~2_combout\ = ( \inst8|current_state\(8) & ( (\inst8|current_state[0]~DUPLICATE_q\ & (!\inst8|current_state\(7) & \inst8|current_state\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state\(7),
	datac => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_current_state\(8),
	combout => \inst8|LessThan0~2_combout\);

-- Location: LABCELL_X32_Y23_N15
\inst8|current_state~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~12_combout\ = ( \inst8|LessThan0~2_combout\ & ( (!\inst8|Add0~33_sumout\ & ((!\inst8|current_state\(2)) # ((!\inst8|LessThan0~1_combout\) # (!\inst8|current_state\(1))))) ) ) # ( !\inst8|LessThan0~2_combout\ & ( 
-- !\inst8|current_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(2),
	datab => \inst8|ALT_INV_LessThan0~1_combout\,
	datac => \inst8|ALT_INV_current_state\(1),
	datad => \inst8|ALT_INV_Add0~33_sumout\,
	dataf => \inst8|ALT_INV_LessThan0~2_combout\,
	combout => \inst8|current_state~12_combout\);

-- Location: FF_X32_Y23_N17
\inst8|current_state[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|current_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[0]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y22_N24
\inst8|current_state~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~6_combout\ = ( \inst8|Add2~9_sumout\ & ( \inst8|current_state\(7) & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~9_sumout\)) # (\inst8|current_state[4]~5_combout\ & 
-- ((!\inst8|Add1~9_sumout\))))) ) ) ) # ( !\inst8|Add2~9_sumout\ & ( \inst8|current_state\(7) & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~9_sumout\)) # (\inst8|current_state[4]~5_combout\ & 
-- ((!\inst8|Add1~9_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (((\inst8|current_state[4]~5_combout\)))) ) ) ) # ( \inst8|Add2~9_sumout\ & ( !\inst8|current_state\(7) & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[4]~5_combout\ 
-- & (!\inst8|Add0~9_sumout\)) # (\inst8|current_state[4]~5_combout\ & ((!\inst8|Add1~9_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (((!\inst8|current_state[4]~5_combout\)))) ) ) ) # ( !\inst8|Add2~9_sumout\ & ( !\inst8|current_state\(7) & ( 
-- ((!\inst8|current_state[4]~5_combout\ & (!\inst8|Add0~9_sumout\)) # (\inst8|current_state[4]~5_combout\ & ((!\inst8|Add1~9_sumout\)))) # (\inst8|current_state[4]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111001111101011111100000010100000110011111010000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_Add0~9_sumout\,
	datab => \inst8|ALT_INV_Add1~9_sumout\,
	datac => \inst8|ALT_INV_current_state[4]~1_combout\,
	datad => \inst8|ALT_INV_current_state[4]~5_combout\,
	datae => \inst8|ALT_INV_Add2~9_sumout\,
	dataf => \inst8|ALT_INV_current_state\(7),
	combout => \inst8|current_state~6_combout\);

-- Location: FF_X29_Y24_N1
\inst8|current_state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst8|current_state~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(6));

-- Location: LABCELL_X32_Y23_N12
\inst8|next_state[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|next_state\(2) = ( \inst8|current_state\(0) & ( !\inst8|current_state\(3) $ (\inst8|current_state\(6)) ) ) # ( !\inst8|current_state\(0) & ( !\inst8|current_state\(3) $ (!\inst8|current_state\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(3),
	datad => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_current_state\(0),
	combout => \inst8|next_state\(2));

-- Location: LABCELL_X32_Y23_N24
\inst8|current_state~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~10_combout\ = ( \inst8|Add0~25_sumout\ & ( \inst8|Add1~25_sumout\ & ( (!\inst8|current_state[4]~1_combout\) # ((!\inst8|current_state[7]~3_combout\ & ((\inst8|next_state\(2)))) # (\inst8|current_state[7]~3_combout\ & 
-- (\inst8|Add2~25_sumout\))) ) ) ) # ( !\inst8|Add0~25_sumout\ & ( \inst8|Add1~25_sumout\ & ( (!\inst8|current_state[7]~3_combout\ & (((\inst8|next_state\(2) & \inst8|current_state[4]~1_combout\)))) # (\inst8|current_state[7]~3_combout\ & 
-- (((!\inst8|current_state[4]~1_combout\)) # (\inst8|Add2~25_sumout\))) ) ) ) # ( \inst8|Add0~25_sumout\ & ( !\inst8|Add1~25_sumout\ & ( (!\inst8|current_state[7]~3_combout\ & (((!\inst8|current_state[4]~1_combout\) # (\inst8|next_state\(2))))) # 
-- (\inst8|current_state[7]~3_combout\ & (\inst8|Add2~25_sumout\ & ((\inst8|current_state[4]~1_combout\)))) ) ) ) # ( !\inst8|Add0~25_sumout\ & ( !\inst8|Add1~25_sumout\ & ( (\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[7]~3_combout\ & 
-- ((\inst8|next_state\(2)))) # (\inst8|current_state[7]~3_combout\ & (\inst8|Add2~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_Add2~25_sumout\,
	datab => \inst8|ALT_INV_current_state[7]~3_combout\,
	datac => \inst8|ALT_INV_next_state\(2),
	datad => \inst8|ALT_INV_current_state[4]~1_combout\,
	datae => \inst8|ALT_INV_Add0~25_sumout\,
	dataf => \inst8|ALT_INV_Add1~25_sumout\,
	combout => \inst8|current_state~10_combout\);

-- Location: FF_X29_Y24_N44
\inst8|current_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst8|current_state~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(2));

-- Location: LABCELL_X32_Y23_N36
\inst8|current_state~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~11_combout\ = ( \inst8|current_state[7]~3_combout\ & ( \inst8|Add0~29_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & (\inst8|Add1~29_sumout\)) # (\inst8|current_state[4]~1_combout\ & ((\inst8|Add2~29_sumout\))) ) ) ) # ( 
-- !\inst8|current_state[7]~3_combout\ & ( \inst8|Add0~29_sumout\ & ( (!\inst8|current_state[4]~1_combout\) # (\inst8|current_state\(2)) ) ) ) # ( \inst8|current_state[7]~3_combout\ & ( !\inst8|Add0~29_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & 
-- (\inst8|Add1~29_sumout\)) # (\inst8|current_state[4]~1_combout\ & ((\inst8|Add2~29_sumout\))) ) ) ) # ( !\inst8|current_state[7]~3_combout\ & ( !\inst8|Add0~29_sumout\ & ( (\inst8|current_state\(2) & \inst8|current_state[4]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(2),
	datab => \inst8|ALT_INV_current_state[4]~1_combout\,
	datac => \inst8|ALT_INV_Add1~29_sumout\,
	datad => \inst8|ALT_INV_Add2~29_sumout\,
	datae => \inst8|ALT_INV_current_state[7]~3_combout\,
	dataf => \inst8|ALT_INV_Add0~29_sumout\,
	combout => \inst8|current_state~11_combout\);

-- Location: FF_X32_Y24_N22
\inst8|current_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst8|current_state~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(1));

-- Location: LABCELL_X32_Y22_N36
\inst8|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|process_0~0_combout\ = ( !\inst8|current_state\(2) & ( \inst8|current_state\(3) & ( (!\inst8|current_state\(1) & (!\inst8|current_state\(4) & (!\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6))))) ) ) ) # ( 
-- !\inst8|current_state\(2) & ( !\inst8|current_state\(3) & ( (!\inst8|current_state\(1) & (\inst8|current_state\(4) & (!\inst8|current_state[0]~DUPLICATE_q\ $ (\inst8|current_state\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010000000000000000000001100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state\(1),
	datad => \inst8|ALT_INV_current_state\(4),
	datae => \inst8|ALT_INV_current_state\(2),
	dataf => \inst8|ALT_INV_current_state\(3),
	combout => \inst8|process_0~0_combout\);

-- Location: LABCELL_X32_Y22_N24
\inst8|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|process_0~1_combout\ = ( \inst8|LessThan1~0_combout\ & ( (!\inst8|LessThan0~3_combout\ & (!\inst8|current_state\(8))) # (\inst8|LessThan0~3_combout\ & (((!\inst8|process_0~0_combout\ & \inst8|current_state\(5))) # (\inst8|current_state\(8)))) ) ) # 
-- ( !\inst8|LessThan1~0_combout\ & ( (!\inst8|LessThan0~3_combout\ & (!\inst8|current_state\(8))) # (\inst8|LessThan0~3_combout\ & ((!\inst8|current_state\(8) & (!\inst8|process_0~0_combout\ & \inst8|current_state\(5))) # (\inst8|current_state\(8) & 
-- ((!\inst8|current_state\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100111001000100110011100100010011001110110011001100111011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_LessThan0~3_combout\,
	datab => \inst8|ALT_INV_current_state\(8),
	datac => \inst8|ALT_INV_process_0~0_combout\,
	datad => \inst8|ALT_INV_current_state\(5),
	dataf => \inst8|ALT_INV_LessThan1~0_combout\,
	combout => \inst8|process_0~1_combout\);

-- Location: LABCELL_X32_Y22_N18
\inst8|current_state[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[4]~1_combout\ = ( \inst8|feedback~combout\ & ( \inst8|process_0~1_combout\ & ( (!\inst8|LessThan0~2_combout\) # ((\inst8|current_state\(1) & (\inst8|LessThan0~1_combout\ & \inst8|current_state\(2)))) ) ) ) # ( 
-- !\inst8|feedback~combout\ & ( \inst8|process_0~1_combout\ & ( (!\inst8|LessThan0~2_combout\) # ((\inst8|current_state\(1) & (\inst8|LessThan0~1_combout\ & \inst8|current_state\(2)))) ) ) ) # ( !\inst8|feedback~combout\ & ( !\inst8|process_0~1_combout\ & ( 
-- (!\inst8|LessThan0~2_combout\) # ((\inst8|current_state\(1) & (\inst8|LessThan0~1_combout\ & \inst8|current_state\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001000000000000000011111111000000011111111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(1),
	datab => \inst8|ALT_INV_LessThan0~1_combout\,
	datac => \inst8|ALT_INV_current_state\(2),
	datad => \inst8|ALT_INV_LessThan0~2_combout\,
	datae => \inst8|ALT_INV_feedback~combout\,
	dataf => \inst8|ALT_INV_process_0~1_combout\,
	combout => \inst8|current_state[4]~1_combout\);

-- Location: MLABCELL_X34_Y22_N54
\inst8|current_state~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~4_combout\ = ( \inst8|current_state\(8) & ( \inst8|Add2~5_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[7]~3_combout\ & (\inst8|Add0~5_sumout\)) # (\inst8|current_state[7]~3_combout\ & 
-- ((\inst8|Add1~5_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (((\inst8|current_state[7]~3_combout\)))) ) ) ) # ( !\inst8|current_state\(8) & ( \inst8|Add2~5_sumout\ & ( ((!\inst8|current_state[7]~3_combout\ & (\inst8|Add0~5_sumout\)) # 
-- (\inst8|current_state[7]~3_combout\ & ((\inst8|Add1~5_sumout\)))) # (\inst8|current_state[4]~1_combout\) ) ) ) # ( \inst8|current_state\(8) & ( !\inst8|Add2~5_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[7]~3_combout\ & 
-- (\inst8|Add0~5_sumout\)) # (\inst8|current_state[7]~3_combout\ & ((\inst8|Add1~5_sumout\))))) ) ) ) # ( !\inst8|current_state\(8) & ( !\inst8|Add2~5_sumout\ & ( (!\inst8|current_state[4]~1_combout\ & ((!\inst8|current_state[7]~3_combout\ & 
-- (\inst8|Add0~5_sumout\)) # (\inst8|current_state[7]~3_combout\ & ((\inst8|Add1~5_sumout\))))) # (\inst8|current_state[4]~1_combout\ & (((!\inst8|current_state[7]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100001010001000100000101001110111010111110010001001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[4]~1_combout\,
	datab => \inst8|ALT_INV_Add0~5_sumout\,
	datac => \inst8|ALT_INV_Add1~5_sumout\,
	datad => \inst8|ALT_INV_current_state[7]~3_combout\,
	datae => \inst8|ALT_INV_current_state\(8),
	dataf => \inst8|ALT_INV_Add2~5_sumout\,
	combout => \inst8|current_state~4_combout\);

-- Location: FF_X32_Y22_N49
\inst8|current_state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst8|current_state~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(7));

-- Location: LABCELL_X32_Y21_N33
\inst3|top_cloud2_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(7) = ( \inst3|top_cloud2_height\(7) & ( (\inst8|current_state\(7)) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|top_cloud2_height\(7) & ( (!\inst3|top_cloud2_height~0_combout\ & \inst8|current_state\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	datac => \inst8|ALT_INV_current_state\(7),
	dataf => \inst3|ALT_INV_top_cloud2_height\(7),
	combout => \inst3|top_cloud2_height\(7));

-- Location: LABCELL_X32_Y21_N24
\inst3|top_cloud2_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(6) = ( \inst3|top_cloud2_height\(6) & ( (!\inst8|current_state\(6)) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|top_cloud2_height\(6) & ( (!\inst3|top_cloud2_height~0_combout\ & !\inst8|current_state\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	datac => \inst8|ALT_INV_current_state\(6),
	dataf => \inst3|ALT_INV_top_cloud2_height\(6),
	combout => \inst3|top_cloud2_height\(6));

-- Location: LABCELL_X32_Y21_N39
\inst3|top_cloud2_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(4) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|top_cloud2_height\(4) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( !\inst8|current_state\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(4),
	datac => \inst3|ALT_INV_top_cloud2_height\(4),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|top_cloud2_height\(4));

-- Location: FF_X24_Y21_N34
\inst2|pixel_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(0),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(0));

-- Location: FF_X24_Y21_N41
\inst2|pixel_row[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(1),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row[1]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y21_N15
\inst3|top_cloud2_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(0) = ( \inst3|top_cloud2_height\(0) & ( (!\inst8|current_state[0]~DUPLICATE_q\) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|top_cloud2_height\(0) & ( (!\inst8|current_state[0]~DUPLICATE_q\ & 
-- !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud2_height\(0),
	combout => \inst3|top_cloud2_height\(0));

-- Location: LABCELL_X32_Y21_N15
\inst3|top_cloud2_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(1) = ( \inst3|top_cloud2_height\(1) & ( (\inst8|current_state\(1)) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|top_cloud2_height\(1) & ( (!\inst3|top_cloud2_height~0_combout\ & \inst8|current_state\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	datac => \inst8|ALT_INV_current_state\(1),
	dataf => \inst3|ALT_INV_top_cloud2_height\(1),
	combout => \inst3|top_cloud2_height\(1));

-- Location: MLABCELL_X23_Y19_N36
\inst3|LessThan30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan30~0_combout\ = ( \inst3|top_cloud2_height\(1) & ( (\inst2|pixel_row\(0) & (\inst2|pixel_row[1]~DUPLICATE_q\ & !\inst3|top_cloud2_height\(0))) ) ) # ( !\inst3|top_cloud2_height\(1) & ( ((\inst2|pixel_row\(0) & 
-- !\inst3|top_cloud2_height\(0))) # (\inst2|pixel_row[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(0),
	datac => \inst2|ALT_INV_pixel_row[1]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_top_cloud2_height\(0),
	dataf => \inst3|ALT_INV_top_cloud2_height\(1),
	combout => \inst3|LessThan30~0_combout\);

-- Location: LABCELL_X32_Y21_N12
\inst3|top_cloud2_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(2) = ( \inst3|top_cloud2_height\(2) & ( (\inst3|top_cloud2_height~0_combout\) # (\inst8|current_state\(2)) ) ) # ( !\inst3|top_cloud2_height\(2) & ( (\inst8|current_state\(2) & !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(2),
	datac => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud2_height\(2),
	combout => \inst3|top_cloud2_height\(2));

-- Location: LABCELL_X32_Y21_N57
\inst3|top_cloud2_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(3) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|top_cloud2_height\(3) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst8|current_state[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_top_cloud2_height\(3),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|top_cloud2_height\(3));

-- Location: MLABCELL_X23_Y19_N0
\inst3|LessThan30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan30~1_combout\ = ( \inst2|pixel_row\(3) & ( \inst3|top_cloud2_height\(3) & ( (!\inst2|pixel_row\(2) & (\inst3|LessThan30~0_combout\ & !\inst3|top_cloud2_height\(2))) # (\inst2|pixel_row\(2) & ((!\inst3|top_cloud2_height\(2)) # 
-- (\inst3|LessThan30~0_combout\))) ) ) ) # ( \inst2|pixel_row\(3) & ( !\inst3|top_cloud2_height\(3) ) ) # ( !\inst2|pixel_row\(3) & ( !\inst3|top_cloud2_height\(3) & ( (!\inst2|pixel_row\(2) & (\inst3|LessThan30~0_combout\ & !\inst3|top_cloud2_height\(2))) 
-- # (\inst2|pixel_row\(2) & ((!\inst3|top_cloud2_height\(2)) # (\inst3|LessThan30~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000011111111111111111100000000000000000011111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst3|ALT_INV_LessThan30~0_combout\,
	datad => \inst3|ALT_INV_top_cloud2_height\(2),
	datae => \inst2|ALT_INV_pixel_row\(3),
	dataf => \inst3|ALT_INV_top_cloud2_height\(3),
	combout => \inst3|LessThan30~1_combout\);

-- Location: LABCELL_X32_Y21_N27
\inst3|top_cloud2_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(5) = ( \inst3|top_cloud2_height\(5) & ( (\inst8|current_state\(5)) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|top_cloud2_height\(5) & ( (!\inst3|top_cloud2_height~0_combout\ & \inst8|current_state\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	datab => \inst8|ALT_INV_current_state\(5),
	dataf => \inst3|ALT_INV_top_cloud2_height\(5),
	combout => \inst3|top_cloud2_height\(5));

-- Location: MLABCELL_X23_Y19_N42
\inst3|LessThan30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan30~2_combout\ = ( \inst3|top_cloud2_height\(5) & ( (\inst2|pixel_row\(5) & ((!\inst2|pixel_row\(4) & (!\inst3|top_cloud2_height\(4) & \inst3|LessThan30~1_combout\)) # (\inst2|pixel_row\(4) & ((!\inst3|top_cloud2_height\(4)) # 
-- (\inst3|LessThan30~1_combout\))))) ) ) # ( !\inst3|top_cloud2_height\(5) & ( ((!\inst2|pixel_row\(4) & (!\inst3|top_cloud2_height\(4) & \inst3|LessThan30~1_combout\)) # (\inst2|pixel_row\(4) & ((!\inst3|top_cloud2_height\(4)) # 
-- (\inst3|LessThan30~1_combout\)))) # (\inst2|pixel_row\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111110111011101011111011100010000010100010001000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datab => \inst2|ALT_INV_pixel_row\(4),
	datac => \inst3|ALT_INV_top_cloud2_height\(4),
	datad => \inst3|ALT_INV_LessThan30~1_combout\,
	dataf => \inst3|ALT_INV_top_cloud2_height\(5),
	combout => \inst3|LessThan30~2_combout\);

-- Location: MLABCELL_X23_Y19_N18
\inst3|LessThan30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan30~3_combout\ = ( \inst3|LessThan30~2_combout\ & ( (!\inst2|pixel_row\(7) & (!\inst3|top_cloud2_height\(7) & ((!\inst3|top_cloud2_height\(6)) # (\inst2|pixel_row\(6))))) # (\inst2|pixel_row\(7) & (((!\inst3|top_cloud2_height\(7)) # 
-- (!\inst3|top_cloud2_height\(6))) # (\inst2|pixel_row\(6)))) ) ) # ( !\inst3|LessThan30~2_combout\ & ( (!\inst2|pixel_row\(7) & (\inst2|pixel_row\(6) & (!\inst3|top_cloud2_height\(7) & !\inst3|top_cloud2_height\(6)))) # (\inst2|pixel_row\(7) & 
-- ((!\inst3|top_cloud2_height\(7)) # ((\inst2|pixel_row\(6) & !\inst3|top_cloud2_height\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100110000011100010011000011110011011100011111001101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(6),
	datab => \inst2|ALT_INV_pixel_row\(7),
	datac => \inst3|ALT_INV_top_cloud2_height\(7),
	datad => \inst3|ALT_INV_top_cloud2_height\(6),
	dataf => \inst3|ALT_INV_LessThan30~2_combout\,
	combout => \inst3|LessThan30~3_combout\);

-- Location: LABCELL_X32_Y21_N30
\inst3|top_cloud2_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_height\(8) = ( \inst3|top_cloud2_height\(8) & ( (!\inst8|current_state\(8)) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|top_cloud2_height\(8) & ( (!\inst3|top_cloud2_height~0_combout\ & !\inst8|current_state\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	datad => \inst8|ALT_INV_current_state\(8),
	dataf => \inst3|ALT_INV_top_cloud2_height\(8),
	combout => \inst3|top_cloud2_height\(8));

-- Location: FF_X24_Y21_N35
\inst2|pixel_row[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(0),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row[0]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y21_N0
\inst3|Add9~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~38_cout\ = CARRY(( \inst3|top_cloud2_height\(0) ) + ( \inst2|pixel_row[0]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row[0]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_top_cloud2_height\(0),
	cin => GND,
	cout => \inst3|Add9~38_cout\);

-- Location: LABCELL_X29_Y21_N3
\inst3|Add9~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~34_cout\ = CARRY(( \inst3|top_cloud2_height\(1) ) + ( \inst2|pixel_row[1]~DUPLICATE_q\ ) + ( \inst3|Add9~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height\(1),
	dataf => \inst2|ALT_INV_pixel_row[1]~DUPLICATE_q\,
	cin => \inst3|Add9~38_cout\,
	cout => \inst3|Add9~34_cout\);

-- Location: LABCELL_X29_Y21_N6
\inst3|Add9~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~30_cout\ = CARRY(( \inst2|pixel_row\(2) ) + ( \inst3|top_cloud2_height\(2) ) + ( \inst3|Add9~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst3|ALT_INV_top_cloud2_height\(2),
	cin => \inst3|Add9~34_cout\,
	cout => \inst3|Add9~30_cout\);

-- Location: LABCELL_X29_Y21_N9
\inst3|Add9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~26_cout\ = CARRY(( \inst2|pixel_row\(3) ) + ( \inst3|top_cloud2_height\(3) ) + ( \inst3|Add9~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud2_height\(3),
	datad => \inst2|ALT_INV_pixel_row\(3),
	cin => \inst3|Add9~30_cout\,
	cout => \inst3|Add9~26_cout\);

-- Location: LABCELL_X29_Y21_N12
\inst3|Add9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~22_cout\ = CARRY(( \inst2|pixel_row\(4) ) + ( \inst3|top_cloud2_height\(4) ) + ( \inst3|Add9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud2_height\(4),
	datad => \inst2|ALT_INV_pixel_row\(4),
	cin => \inst3|Add9~26_cout\,
	cout => \inst3|Add9~22_cout\);

-- Location: LABCELL_X29_Y21_N15
\inst3|Add9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~18_cout\ = CARRY(( \inst2|pixel_row\(5) ) + ( \inst3|top_cloud2_height\(5) ) + ( \inst3|Add9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height\(5),
	datac => \inst2|ALT_INV_pixel_row\(5),
	cin => \inst3|Add9~22_cout\,
	cout => \inst3|Add9~18_cout\);

-- Location: LABCELL_X29_Y21_N18
\inst3|Add9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~14_cout\ = CARRY(( \inst2|pixel_row\(6) ) + ( \inst3|top_cloud2_height\(6) ) + ( \inst3|Add9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud2_height\(6),
	datac => \inst2|ALT_INV_pixel_row\(6),
	cin => \inst3|Add9~18_cout\,
	cout => \inst3|Add9~14_cout\);

-- Location: LABCELL_X29_Y21_N21
\inst3|Add9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~10_cout\ = CARRY(( \inst2|pixel_row\(7) ) + ( \inst3|top_cloud2_height\(7) ) + ( \inst3|Add9~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst3|ALT_INV_top_cloud2_height\(7),
	cin => \inst3|Add9~14_cout\,
	cout => \inst3|Add9~10_cout\);

-- Location: LABCELL_X29_Y21_N24
\inst3|Add9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~6_cout\ = CARRY(( \inst2|pixel_row\(8) ) + ( \inst3|top_cloud2_height\(8) ) + ( \inst3|Add9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud2_height\(8),
	datac => \inst2|ALT_INV_pixel_row\(8),
	cin => \inst3|Add9~10_cout\,
	cout => \inst3|Add9~6_cout\);

-- Location: LABCELL_X29_Y21_N27
\inst3|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add9~6_cout\,
	sumout => \inst3|Add9~1_sumout\);

-- Location: MLABCELL_X23_Y19_N9
\inst3|top_cloud2_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud2_on~0_combout\ = ( \inst2|pixel_row\(8) & ( (!\inst3|LessThan30~3_combout\ & (!\inst3|Add9~1_sumout\ & \inst3|top_cloud2_height\(8))) ) ) # ( !\inst2|pixel_row\(8) & ( (!\inst3|Add9~1_sumout\ & ((!\inst3|LessThan30~3_combout\) # 
-- (\inst3|top_cloud2_height\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000110000001111000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan30~3_combout\,
	datac => \inst3|ALT_INV_Add9~1_sumout\,
	datad => \inst3|ALT_INV_top_cloud2_height\(8),
	dataf => \inst2|ALT_INV_pixel_row\(8),
	combout => \inst3|top_cloud2_on~0_combout\);

-- Location: MLABCELL_X37_Y24_N0
\inst3|Add23~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~33_sumout\ = SUM(( !\inst3|cloud_motion\(3) ) + ( \inst3|bottom_cloud1_x_pos\(0) ) + ( !VCC ))
-- \inst3|Add23~34\ = CARRY(( !\inst3|cloud_motion\(3) ) + ( \inst3|bottom_cloud1_x_pos\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	datad => \inst3|ALT_INV_cloud_motion\(3),
	cin => GND,
	sumout => \inst3|Add23~33_sumout\,
	cout => \inst3|Add23~34\);

-- Location: LABCELL_X26_Y25_N45
\inst3|bottom_cloud1_x_pos[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[0]~feeder_combout\ = ( \inst3|Add23~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~33_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[0]~feeder_combout\);

-- Location: MLABCELL_X37_Y24_N3
\inst3|Add23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~29_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(1) ) + ( VCC ) + ( \inst3|Add23~34\ ))
-- \inst3|Add23~30\ = CARRY(( \inst3|bottom_cloud1_x_pos\(1) ) + ( VCC ) + ( \inst3|Add23~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	cin => \inst3|Add23~34\,
	sumout => \inst3|Add23~29_sumout\,
	cout => \inst3|Add23~30\);

-- Location: MLABCELL_X37_Y24_N6
\inst3|Add23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~25_sumout\ = SUM(( \inst3|cloud_motion\(2) ) + ( \inst3|bottom_cloud1_x_pos\(2) ) + ( \inst3|Add23~30\ ))
-- \inst3|Add23~26\ = CARRY(( \inst3|cloud_motion\(2) ) + ( \inst3|bottom_cloud1_x_pos\(2) ) + ( \inst3|Add23~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	datad => \inst3|ALT_INV_cloud_motion\(2),
	cin => \inst3|Add23~30\,
	sumout => \inst3|Add23~25_sumout\,
	cout => \inst3|Add23~26\);

-- Location: LABCELL_X26_Y25_N57
\inst3|bottom_cloud1_x_pos[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[2]~feeder_combout\ = ( \inst3|Add23~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~25_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[2]~feeder_combout\);

-- Location: FF_X26_Y25_N58
\inst3|bottom_cloud1_x_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[2]~feeder_combout\,
	asdata => VCC,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(2));

-- Location: MLABCELL_X37_Y24_N9
\inst3|Add23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~21_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(3) ) + ( !\inst3|cloud_motion\(3) ) + ( \inst3|Add23~26\ ))
-- \inst3|Add23~22\ = CARRY(( \inst3|bottom_cloud1_x_pos\(3) ) + ( !\inst3|cloud_motion\(3) ) + ( \inst3|Add23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_cloud_motion\(3),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	cin => \inst3|Add23~26\,
	sumout => \inst3|Add23~21_sumout\,
	cout => \inst3|Add23~22\);

-- Location: LABCELL_X26_Y25_N18
\inst3|bottom_cloud1_x_pos[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[3]~feeder_combout\ = ( \inst3|Add23~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~21_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[3]~feeder_combout\);

-- Location: FF_X26_Y25_N19
\inst3|bottom_cloud1_x_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[3]~feeder_combout\,
	asdata => VCC,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(3));

-- Location: MLABCELL_X37_Y24_N12
\inst3|Add23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~17_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(4) ) + ( VCC ) + ( \inst3|Add23~22\ ))
-- \inst3|Add23~18\ = CARRY(( \inst3|bottom_cloud1_x_pos\(4) ) + ( VCC ) + ( \inst3|Add23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	cin => \inst3|Add23~22\,
	sumout => \inst3|Add23~17_sumout\,
	cout => \inst3|Add23~18\);

-- Location: LABCELL_X25_Y24_N54
\inst3|bottom_cloud1_x_pos[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[4]~feeder_combout\ = ( \inst3|Add23~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~17_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[4]~feeder_combout\);

-- Location: FF_X25_Y24_N55
\inst3|bottom_cloud1_x_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[4]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(4));

-- Location: MLABCELL_X37_Y24_N15
\inst3|Add23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~13_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(5) ) + ( VCC ) + ( \inst3|Add23~18\ ))
-- \inst3|Add23~14\ = CARRY(( \inst3|bottom_cloud1_x_pos\(5) ) + ( VCC ) + ( \inst3|Add23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	cin => \inst3|Add23~18\,
	sumout => \inst3|Add23~13_sumout\,
	cout => \inst3|Add23~14\);

-- Location: LABCELL_X25_Y24_N21
\inst3|bottom_cloud1_x_pos[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[5]~feeder_combout\ = ( \inst3|Add23~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~13_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[5]~feeder_combout\);

-- Location: FF_X25_Y24_N22
\inst3|bottom_cloud1_x_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[5]~feeder_combout\,
	asdata => VCC,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(5));

-- Location: MLABCELL_X37_Y24_N18
\inst3|Add23~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~41_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(6) ) + ( VCC ) + ( \inst3|Add23~14\ ))
-- \inst3|Add23~42\ = CARRY(( \inst3|bottom_cloud1_x_pos\(6) ) + ( VCC ) + ( \inst3|Add23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	cin => \inst3|Add23~14\,
	sumout => \inst3|Add23~41_sumout\,
	cout => \inst3|Add23~42\);

-- Location: LABCELL_X26_Y25_N21
\inst3|bottom_cloud1_x_pos[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[6]~feeder_combout\ = ( \inst3|Add23~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~41_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[6]~feeder_combout\);

-- Location: FF_X26_Y25_N22
\inst3|bottom_cloud1_x_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[6]~feeder_combout\,
	asdata => VCC,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(6));

-- Location: MLABCELL_X37_Y24_N21
\inst3|Add23~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~37_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(7) ) + ( VCC ) + ( \inst3|Add23~42\ ))
-- \inst3|Add23~38\ = CARRY(( \inst3|bottom_cloud1_x_pos\(7) ) + ( VCC ) + ( \inst3|Add23~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	cin => \inst3|Add23~42\,
	sumout => \inst3|Add23~37_sumout\,
	cout => \inst3|Add23~38\);

-- Location: LABCELL_X26_Y25_N42
\inst3|bottom_cloud1_x_pos[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[7]~feeder_combout\ = ( \inst3|Add23~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~37_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[7]~feeder_combout\);

-- Location: FF_X26_Y25_N43
\inst3|bottom_cloud1_x_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[7]~feeder_combout\,
	asdata => VCC,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(7));

-- Location: MLABCELL_X37_Y24_N24
\inst3|Add23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~9_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(8) ) + ( VCC ) + ( \inst3|Add23~38\ ))
-- \inst3|Add23~10\ = CARRY(( \inst3|bottom_cloud1_x_pos\(8) ) + ( VCC ) + ( \inst3|Add23~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	cin => \inst3|Add23~38\,
	sumout => \inst3|Add23~9_sumout\,
	cout => \inst3|Add23~10\);

-- Location: LABCELL_X25_Y24_N36
\inst3|bottom_cloud1_x_pos[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[8]~feeder_combout\ = ( \inst3|Add23~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~9_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[8]~feeder_combout\);

-- Location: FF_X25_Y24_N37
\inst3|bottom_cloud1_x_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[8]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(8));

-- Location: MLABCELL_X37_Y24_N27
\inst3|Add23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~5_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(9) ) + ( VCC ) + ( \inst3|Add23~10\ ))
-- \inst3|Add23~6\ = CARRY(( \inst3|bottom_cloud1_x_pos\(9) ) + ( VCC ) + ( \inst3|Add23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	cin => \inst3|Add23~10\,
	sumout => \inst3|Add23~5_sumout\,
	cout => \inst3|Add23~6\);

-- Location: LABCELL_X25_Y24_N9
\inst3|bottom_cloud1_x_pos[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[9]~feeder_combout\ = ( \inst3|Add23~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~5_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[9]~feeder_combout\);

-- Location: FF_X25_Y24_N10
\inst3|bottom_cloud1_x_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[9]~feeder_combout\,
	asdata => VCC,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(9));

-- Location: MLABCELL_X37_Y24_N30
\inst3|Add23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add23~1_sumout\ = SUM(( \inst3|bottom_cloud1_x_pos\(10) ) + ( VCC ) + ( \inst3|Add23~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	cin => \inst3|Add23~6\,
	sumout => \inst3|Add23~1_sumout\);

-- Location: LABCELL_X25_Y24_N6
\inst3|bottom_cloud1_x_pos[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[10]~feeder_combout\ = ( \inst3|Add23~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~1_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[10]~feeder_combout\);

-- Location: FF_X25_Y24_N7
\inst3|bottom_cloud1_x_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[10]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(10));

-- Location: LABCELL_X26_Y27_N27
\inst3|LessThan16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan16~0_combout\ = ( !\inst3|bottom_cloud1_x_pos\(2) & ( (!\inst3|bottom_cloud1_x_pos\(4) & (!\inst3|bottom_cloud1_x_pos\(3) & !\inst3|bottom_cloud1_x_pos\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	combout => \inst3|LessThan16~0_combout\);

-- Location: LABCELL_X31_Y25_N12
\inst3|LessThan16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan16~1_combout\ = ( !\inst3|bottom_cloud1_x_pos\(7) & ( (!\inst3|bottom_cloud1_x_pos\(6) & (!\inst3|bottom_cloud1_x_pos\(9) & !\inst3|bottom_cloud1_x_pos\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	combout => \inst3|LessThan16~1_combout\);

-- Location: LABCELL_X26_Y27_N18
\inst3|LessThan47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan47~0_combout\ = ( \inst3|LessThan16~0_combout\ & ( \inst3|LessThan16~1_combout\ & ( ((!\inst3|bottom_cloud1_x_pos\(1) & !\inst3|bottom_cloud1_x_pos\(0))) # (\inst3|bottom_cloud1_x_pos\(10)) ) ) ) # ( !\inst3|LessThan16~0_combout\ & ( 
-- \inst3|LessThan16~1_combout\ & ( \inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( \inst3|LessThan16~0_combout\ & ( !\inst3|LessThan16~1_combout\ & ( \inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( !\inst3|LessThan16~0_combout\ & ( !\inst3|LessThan16~1_combout\ & ( 
-- \inst3|bottom_cloud1_x_pos\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011111000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	datae => \inst3|ALT_INV_LessThan16~0_combout\,
	dataf => \inst3|ALT_INV_LessThan16~1_combout\,
	combout => \inst3|LessThan47~0_combout\);

-- Location: FF_X26_Y25_N46
\inst3|bottom_cloud1_x_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[0]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(0));

-- Location: LABCELL_X26_Y25_N54
\inst3|bottom_cloud1_x_pos[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_x_pos[1]~feeder_combout\ = ( \inst3|Add23~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add23~29_sumout\,
	combout => \inst3|bottom_cloud1_x_pos[1]~feeder_combout\);

-- Location: FF_X26_Y25_N55
\inst3|bottom_cloud1_x_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud1_x_pos[1]~feeder_combout\,
	asdata => VCC,
	sload => \inst3|LessThan47~0_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud1_x_pos\(1));

-- Location: LABCELL_X32_Y24_N0
\inst3|top_cloud1_height~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height~0_combout\ = ( \inst3|LessThan16~0_combout\ & ( \inst3|LessThan16~1_combout\ & ( ((\inst3|bottom_cloud1_x_pos\(1) & !\inst3|bottom_cloud1_x_pos\(10))) # (GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\)) ) ) ) 
-- # ( !\inst3|LessThan16~0_combout\ & ( \inst3|LessThan16~1_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(10)) # (GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\)) ) ) ) # ( \inst3|LessThan16~0_combout\ & ( !\inst3|LessThan16~1_combout\ & ( 
-- (!\inst3|bottom_cloud1_x_pos\(10)) # (GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\)) ) ) ) # ( !\inst3|LessThan16~0_combout\ & ( !\inst3|LessThan16~1_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(10)) # 
-- (GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	datac => \inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	datae => \inst3|ALT_INV_LessThan16~0_combout\,
	dataf => \inst3|ALT_INV_LessThan16~1_combout\,
	combout => \inst3|top_cloud1_height~0_combout\);

-- Location: LABCELL_X32_Y22_N6
\inst3|top_cloud1_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(8) = ( \inst8|current_state\(8) & ( (\inst3|top_cloud1_height\(8) & \inst3|top_cloud1_height~0_combout\) ) ) # ( !\inst8|current_state\(8) & ( (!\inst3|top_cloud1_height~0_combout\) # (\inst3|top_cloud1_height\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud1_height\(8),
	datad => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst8|ALT_INV_current_state\(8),
	combout => \inst3|top_cloud1_height\(8));

-- Location: LABCELL_X32_Y24_N48
\inst3|top_cloud1_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(7) = ( \inst3|top_cloud1_height\(7) & ( (\inst3|top_cloud1_height~0_combout\) # (\inst8|current_state\(7)) ) ) # ( !\inst3|top_cloud1_height\(7) & ( (\inst8|current_state\(7) & !\inst3|top_cloud1_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(7),
	datad => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud1_height\(7),
	combout => \inst3|top_cloud1_height\(7));

-- Location: LABCELL_X32_Y24_N51
\inst3|top_cloud1_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(6) = ( \inst3|top_cloud1_height\(6) & ( (!\inst8|current_state\(6)) # (\inst3|top_cloud1_height~0_combout\) ) ) # ( !\inst3|top_cloud1_height\(6) & ( (!\inst8|current_state\(6) & !\inst3|top_cloud1_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(6),
	datad => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud1_height\(6),
	combout => \inst3|top_cloud1_height\(6));

-- Location: LABCELL_X32_Y24_N42
\inst3|top_cloud1_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(5) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(5) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(5) & ( \inst8|current_state\(5) ) ) ) # ( !\inst3|top_cloud1_height~0_combout\ 
-- & ( !\inst3|top_cloud1_height\(5) & ( \inst8|current_state\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(5),
	datae => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud1_height\(5),
	combout => \inst3|top_cloud1_height\(5));

-- Location: MLABCELL_X34_Y22_N12
\inst3|top_cloud1_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(4) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(4) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(4) & ( !\inst8|current_state\(4) ) ) ) # ( 
-- !\inst3|top_cloud1_height~0_combout\ & ( !\inst3|top_cloud1_height\(4) & ( !\inst8|current_state\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(4),
	datae => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud1_height\(4),
	combout => \inst3|top_cloud1_height\(4));

-- Location: LABCELL_X29_Y18_N6
\inst3|top_cloud1_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(3) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(3) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst8|current_state[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_top_cloud1_height\(3),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|top_cloud1_height\(3));

-- Location: LABCELL_X24_Y19_N45
\inst3|top_cloud1_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(2) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(2) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst8|current_state\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(2),
	datad => \inst3|ALT_INV_top_cloud1_height\(2),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|top_cloud1_height\(2));

-- Location: LABCELL_X32_Y25_N12
\inst3|top_cloud1_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(1) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(1) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|top_cloud1_height\(1) & ( \inst8|current_state\(1) ) ) ) # ( !\inst3|top_cloud1_height~0_combout\ 
-- & ( !\inst3|top_cloud1_height\(1) & ( \inst8|current_state\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(1),
	datae => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud1_height\(1),
	combout => \inst3|top_cloud1_height\(1));

-- Location: LABCELL_X29_Y24_N45
\inst3|top_cloud1_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_height\(0) = ( \inst3|top_cloud1_height\(0) & ( \inst3|top_cloud1_height~0_combout\ ) ) # ( \inst3|top_cloud1_height\(0) & ( !\inst3|top_cloud1_height~0_combout\ & ( !\inst8|current_state[0]~DUPLICATE_q\ ) ) ) # ( 
-- !\inst3|top_cloud1_height\(0) & ( !\inst3|top_cloud1_height~0_combout\ & ( !\inst8|current_state[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_top_cloud1_height\(0),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|top_cloud1_height\(0));

-- Location: LABCELL_X29_Y22_N0
\inst3|Add5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~38_cout\ = CARRY(( \inst2|pixel_row[0]~DUPLICATE_q\ ) + ( \inst3|top_cloud1_height\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud1_height\(0),
	datac => \inst2|ALT_INV_pixel_row[0]~DUPLICATE_q\,
	cin => GND,
	cout => \inst3|Add5~38_cout\);

-- Location: LABCELL_X29_Y22_N3
\inst3|Add5~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~34_cout\ = CARRY(( \inst2|pixel_row[1]~DUPLICATE_q\ ) + ( \inst3|top_cloud1_height\(1) ) + ( \inst3|Add5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud1_height\(1),
	datad => \inst2|ALT_INV_pixel_row[1]~DUPLICATE_q\,
	cin => \inst3|Add5~38_cout\,
	cout => \inst3|Add5~34_cout\);

-- Location: LABCELL_X29_Y22_N6
\inst3|Add5~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~30_cout\ = CARRY(( \inst2|pixel_row\(2) ) + ( \inst3|top_cloud1_height\(2) ) + ( \inst3|Add5~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud1_height\(2),
	datac => \inst2|ALT_INV_pixel_row\(2),
	cin => \inst3|Add5~34_cout\,
	cout => \inst3|Add5~30_cout\);

-- Location: LABCELL_X29_Y22_N9
\inst3|Add5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~26_cout\ = CARRY(( \inst2|pixel_row\(3) ) + ( \inst3|top_cloud1_height\(3) ) + ( \inst3|Add5~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(3),
	dataf => \inst3|ALT_INV_top_cloud1_height\(3),
	cin => \inst3|Add5~30_cout\,
	cout => \inst3|Add5~26_cout\);

-- Location: LABCELL_X29_Y22_N12
\inst3|Add5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~22_cout\ = CARRY(( \inst3|top_cloud1_height\(4) ) + ( \inst2|pixel_row\(4) ) + ( \inst3|Add5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud1_height\(4),
	dataf => \inst2|ALT_INV_pixel_row\(4),
	cin => \inst3|Add5~26_cout\,
	cout => \inst3|Add5~22_cout\);

-- Location: LABCELL_X29_Y22_N15
\inst3|Add5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~18_cout\ = CARRY(( \inst2|pixel_row\(5) ) + ( \inst3|top_cloud1_height\(5) ) + ( \inst3|Add5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst3|ALT_INV_top_cloud1_height\(5),
	cin => \inst3|Add5~22_cout\,
	cout => \inst3|Add5~18_cout\);

-- Location: LABCELL_X29_Y22_N18
\inst3|Add5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~14_cout\ = CARRY(( \inst2|pixel_row\(6) ) + ( \inst3|top_cloud1_height\(6) ) + ( \inst3|Add5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(6),
	dataf => \inst3|ALT_INV_top_cloud1_height\(6),
	cin => \inst3|Add5~18_cout\,
	cout => \inst3|Add5~14_cout\);

-- Location: LABCELL_X29_Y22_N21
\inst3|Add5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~10_cout\ = CARRY(( \inst2|pixel_row\(7) ) + ( \inst3|top_cloud1_height\(7) ) + ( \inst3|Add5~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height\(7),
	datab => \inst2|ALT_INV_pixel_row\(7),
	cin => \inst3|Add5~14_cout\,
	cout => \inst3|Add5~10_cout\);

-- Location: LABCELL_X29_Y22_N24
\inst3|Add5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~6_cout\ = CARRY(( \inst2|pixel_row\(8) ) + ( \inst3|top_cloud1_height\(8) ) + ( \inst3|Add5~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	datac => \inst3|ALT_INV_top_cloud1_height\(8),
	cin => \inst3|Add5~10_cout\,
	cout => \inst3|Add5~6_cout\);

-- Location: LABCELL_X29_Y22_N27
\inst3|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add5~6_cout\,
	sumout => \inst3|Add5~1_sumout\);

-- Location: FF_X24_Y21_N40
\inst2|pixel_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(1),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(1));

-- Location: MLABCELL_X28_Y19_N0
\inst3|LessThan20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan20~0_combout\ = ( \inst3|top_cloud1_height\(1) & ( (!\inst3|top_cloud1_height\(0) & (\inst2|pixel_row\(0) & \inst2|pixel_row\(1))) ) ) # ( !\inst3|top_cloud1_height\(1) & ( ((!\inst3|top_cloud1_height\(0) & \inst2|pixel_row\(0))) # 
-- (\inst2|pixel_row\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111001011110010111100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height\(0),
	datab => \inst2|ALT_INV_pixel_row\(0),
	datac => \inst2|ALT_INV_pixel_row\(1),
	dataf => \inst3|ALT_INV_top_cloud1_height\(1),
	combout => \inst3|LessThan20~0_combout\);

-- Location: LABCELL_X25_Y19_N48
\inst3|LessThan20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan20~1_combout\ = ( \inst2|pixel_row\(2) & ( \inst3|top_cloud1_height\(2) & ( (!\inst3|top_cloud1_height\(3) & ((\inst2|pixel_row\(3)) # (\inst3|LessThan20~0_combout\))) # (\inst3|top_cloud1_height\(3) & (\inst3|LessThan20~0_combout\ & 
-- \inst2|pixel_row\(3))) ) ) ) # ( !\inst2|pixel_row\(2) & ( \inst3|top_cloud1_height\(2) & ( (!\inst3|top_cloud1_height\(3) & \inst2|pixel_row\(3)) ) ) ) # ( \inst2|pixel_row\(2) & ( !\inst3|top_cloud1_height\(2) & ( (!\inst3|top_cloud1_height\(3)) # 
-- (\inst2|pixel_row\(3)) ) ) ) # ( !\inst2|pixel_row\(2) & ( !\inst3|top_cloud1_height\(2) & ( (!\inst3|top_cloud1_height\(3) & ((\inst2|pixel_row\(3)) # (\inst3|LessThan20~0_combout\))) # (\inst3|top_cloud1_height\(3) & (\inst3|LessThan20~0_combout\ & 
-- \inst2|pixel_row\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101100101011101011111010111100001010000010100010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height\(3),
	datab => \inst3|ALT_INV_LessThan20~0_combout\,
	datac => \inst2|ALT_INV_pixel_row\(3),
	datae => \inst2|ALT_INV_pixel_row\(2),
	dataf => \inst3|ALT_INV_top_cloud1_height\(2),
	combout => \inst3|LessThan20~1_combout\);

-- Location: LABCELL_X25_Y19_N57
\inst3|LessThan20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan20~2_combout\ = ( \inst2|pixel_row\(4) & ( \inst3|LessThan20~1_combout\ & ( (!\inst3|top_cloud1_height\(5)) # (\inst2|pixel_row\(5)) ) ) ) # ( !\inst2|pixel_row\(4) & ( \inst3|LessThan20~1_combout\ & ( (!\inst3|top_cloud1_height\(4) & 
-- ((!\inst3|top_cloud1_height\(5)) # (\inst2|pixel_row\(5)))) # (\inst3|top_cloud1_height\(4) & (\inst2|pixel_row\(5) & !\inst3|top_cloud1_height\(5))) ) ) ) # ( \inst2|pixel_row\(4) & ( !\inst3|LessThan20~1_combout\ & ( (!\inst3|top_cloud1_height\(4) & 
-- ((!\inst3|top_cloud1_height\(5)) # (\inst2|pixel_row\(5)))) # (\inst3|top_cloud1_height\(4) & (\inst2|pixel_row\(5) & !\inst3|top_cloud1_height\(5))) ) ) ) # ( !\inst2|pixel_row\(4) & ( !\inst3|LessThan20~1_combout\ & ( (\inst2|pixel_row\(5) & 
-- !\inst3|top_cloud1_height\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000101110110010001010111011001000101111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height\(4),
	datab => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst3|ALT_INV_top_cloud1_height\(5),
	datae => \inst2|ALT_INV_pixel_row\(4),
	dataf => \inst3|ALT_INV_LessThan20~1_combout\,
	combout => \inst3|LessThan20~2_combout\);

-- Location: LABCELL_X25_Y19_N12
\inst3|LessThan20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan20~3_combout\ = ( \inst2|pixel_row\(6) & ( (!\inst2|pixel_row\(7) & (!\inst3|top_cloud1_height\(7) & ((!\inst3|top_cloud1_height\(6)) # (\inst3|LessThan20~2_combout\)))) # (\inst2|pixel_row\(7) & ((!\inst3|top_cloud1_height\(7)) # 
-- ((!\inst3|top_cloud1_height\(6)) # (\inst3|LessThan20~2_combout\)))) ) ) # ( !\inst2|pixel_row\(6) & ( (!\inst2|pixel_row\(7) & (!\inst3|top_cloud1_height\(7) & (\inst3|LessThan20~2_combout\ & !\inst3|top_cloud1_height\(6)))) # (\inst2|pixel_row\(7) & 
-- ((!\inst3|top_cloud1_height\(7)) # ((\inst3|LessThan20~2_combout\ & !\inst3|top_cloud1_height\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101000100010011010100010011011101010011011101110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datab => \inst3|ALT_INV_top_cloud1_height\(7),
	datac => \inst3|ALT_INV_LessThan20~2_combout\,
	datad => \inst3|ALT_INV_top_cloud1_height\(6),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst3|LessThan20~3_combout\);

-- Location: LABCELL_X25_Y19_N18
\inst3|top_cloud1_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud1_on~0_combout\ = ( !\inst3|Add5~1_sumout\ & ( \inst3|LessThan20~3_combout\ & ( (\inst3|top_cloud1_height\(8) & !\inst2|pixel_row\(8)) ) ) ) # ( !\inst3|Add5~1_sumout\ & ( !\inst3|LessThan20~3_combout\ & ( (!\inst2|pixel_row\(8)) # 
-- (\inst3|top_cloud1_height\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height\(8),
	datac => \inst2|ALT_INV_pixel_row\(8),
	datae => \inst3|ALT_INV_Add5~1_sumout\,
	dataf => \inst3|ALT_INV_LessThan20~3_combout\,
	combout => \inst3|top_cloud1_on~0_combout\);

-- Location: MLABCELL_X34_Y24_N0
\inst3|Add15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~29_sumout\ = SUM(( !\inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))
-- \inst3|Add15~30\ = CARRY(( !\inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst8|ALT_INV_current_state\(2),
	cin => GND,
	sumout => \inst3|Add15~29_sumout\,
	cout => \inst3|Add15~30\);

-- Location: MLABCELL_X34_Y24_N3
\inst3|Add15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~25_sumout\ = SUM(( !\inst8|current_state[3]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add15~30\ ))
-- \inst3|Add15~26\ = CARRY(( !\inst8|current_state[3]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	cin => \inst3|Add15~30\,
	sumout => \inst3|Add15~25_sumout\,
	cout => \inst3|Add15~26\);

-- Location: MLABCELL_X34_Y24_N6
\inst3|Add15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~21_sumout\ = SUM(( \inst8|current_state\(4) ) + ( VCC ) + ( \inst3|Add15~26\ ))
-- \inst3|Add15~22\ = CARRY(( \inst8|current_state\(4) ) + ( VCC ) + ( \inst3|Add15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(4),
	cin => \inst3|Add15~26\,
	sumout => \inst3|Add15~21_sumout\,
	cout => \inst3|Add15~22\);

-- Location: MLABCELL_X34_Y24_N9
\inst3|Add15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~9_sumout\ = SUM(( !\inst8|current_state\(5) ) + ( VCC ) + ( \inst3|Add15~22\ ))
-- \inst3|Add15~10\ = CARRY(( !\inst8|current_state\(5) ) + ( VCC ) + ( \inst3|Add15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst8|ALT_INV_current_state\(5),
	cin => \inst3|Add15~22\,
	sumout => \inst3|Add15~9_sumout\,
	cout => \inst3|Add15~10\);

-- Location: LABCELL_X31_Y19_N33
\inst3|bottom_cloud2_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(5) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|bottom_cloud2_height\(5) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add15~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(5),
	datac => \inst3|ALT_INV_Add15~9_sumout\,
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(5));

-- Location: LABCELL_X31_Y22_N18
\inst3|bottom_cloud2_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(4) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|bottom_cloud2_height\(4) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add15~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~21_sumout\,
	datac => \inst3|ALT_INV_bottom_cloud2_height\(4),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(4));

-- Location: LABCELL_X32_Y24_N21
\inst3|bottom_cloud2_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(2) = ( \inst3|bottom_cloud2_height\(2) & ( \inst3|top_cloud2_height~0_combout\ ) ) # ( \inst3|bottom_cloud2_height\(2) & ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add15~29_sumout\ ) ) ) # ( 
-- !\inst3|bottom_cloud2_height\(2) & ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add15~29_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~29_sumout\,
	datae => \inst3|ALT_INV_bottom_cloud2_height\(2),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(2));

-- Location: LABCELL_X32_Y19_N6
\inst3|bottom_cloud2_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(3) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|bottom_cloud2_height\(3) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add15~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add15~25_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud2_height\(3),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(3));

-- Location: MLABCELL_X34_Y21_N9
\inst3|bottom_cloud2_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(1) = ( \inst3|bottom_cloud2_height\(1) & ( (!\inst8|current_state\(1)) # (\inst3|top_cloud2_height~0_combout\) ) ) # ( !\inst3|bottom_cloud2_height\(1) & ( (!\inst8|current_state\(1) & !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(1),
	datad => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(1),
	combout => \inst3|bottom_cloud2_height\(1));

-- Location: LABCELL_X32_Y21_N21
\inst3|bottom_cloud2_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(0) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|bottom_cloud2_height\(0) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst8|current_state[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_bottom_cloud2_height\(0),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(0));

-- Location: MLABCELL_X23_Y19_N24
\inst3|LessThan34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan34~0_combout\ = ( \inst3|bottom_cloud2_height\(0) & ( (!\inst2|pixel_row[1]~DUPLICATE_q\ & !\inst3|bottom_cloud2_height\(1)) ) ) # ( !\inst3|bottom_cloud2_height\(0) & ( (!\inst2|pixel_row\(0) & ((!\inst2|pixel_row[1]~DUPLICATE_q\) # 
-- (!\inst3|bottom_cloud2_height\(1)))) # (\inst2|pixel_row\(0) & (!\inst2|pixel_row[1]~DUPLICATE_q\ & !\inst3|bottom_cloud2_height\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011000000111111001100000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(0),
	datac => \inst2|ALT_INV_pixel_row[1]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_bottom_cloud2_height\(1),
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(0),
	combout => \inst3|LessThan34~0_combout\);

-- Location: MLABCELL_X23_Y19_N15
\inst3|LessThan34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan34~1_combout\ = ( \inst3|LessThan34~0_combout\ & ( (!\inst2|pixel_row\(3) & ((!\inst3|bottom_cloud2_height\(2)) # ((!\inst2|pixel_row\(2)) # (!\inst3|bottom_cloud2_height\(3))))) # (\inst2|pixel_row\(3) & (!\inst3|bottom_cloud2_height\(3) & 
-- ((!\inst3|bottom_cloud2_height\(2)) # (!\inst2|pixel_row\(2))))) ) ) # ( !\inst3|LessThan34~0_combout\ & ( (!\inst2|pixel_row\(3) & ((!\inst3|bottom_cloud2_height\(3)) # ((!\inst3|bottom_cloud2_height\(2) & !\inst2|pixel_row\(2))))) # 
-- (\inst2|pixel_row\(3) & (!\inst3|bottom_cloud2_height\(2) & (!\inst2|pixel_row\(2) & !\inst3|bottom_cloud2_height\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010000000111110001000000011111110111000001111111011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(2),
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst2|ALT_INV_pixel_row\(3),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(3),
	dataf => \inst3|ALT_INV_LessThan34~0_combout\,
	combout => \inst3|LessThan34~1_combout\);

-- Location: MLABCELL_X23_Y19_N45
\inst3|LessThan34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan34~2_combout\ = ( \inst3|LessThan34~1_combout\ & ( (!\inst2|pixel_row\(5) & ((!\inst2|pixel_row\(4)) # ((!\inst3|bottom_cloud2_height\(4)) # (\inst3|bottom_cloud2_height\(5))))) # (\inst2|pixel_row\(5) & (\inst3|bottom_cloud2_height\(5) & 
-- ((!\inst2|pixel_row\(4)) # (!\inst3|bottom_cloud2_height\(4))))) ) ) # ( !\inst3|LessThan34~1_combout\ & ( (!\inst2|pixel_row\(5) & (((!\inst2|pixel_row\(4) & !\inst3|bottom_cloud2_height\(4))) # (\inst3|bottom_cloud2_height\(5)))) # (\inst2|pixel_row\(5) 
-- & (!\inst2|pixel_row\(4) & (\inst3|bottom_cloud2_height\(5) & !\inst3|bottom_cloud2_height\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010100011100000101010101111100011101010111110001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datab => \inst2|ALT_INV_pixel_row\(4),
	datac => \inst3|ALT_INV_bottom_cloud2_height\(5),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(4),
	dataf => \inst3|ALT_INV_LessThan34~1_combout\,
	combout => \inst3|LessThan34~2_combout\);

-- Location: MLABCELL_X34_Y24_N12
\inst3|Add15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~13_sumout\ = SUM(( \inst8|current_state\(6) ) + ( VCC ) + ( \inst3|Add15~10\ ))
-- \inst3|Add15~14\ = CARRY(( \inst8|current_state\(6) ) + ( VCC ) + ( \inst3|Add15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(6),
	cin => \inst3|Add15~10\,
	sumout => \inst3|Add15~13_sumout\,
	cout => \inst3|Add15~14\);

-- Location: MLABCELL_X34_Y24_N15
\inst3|Add15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~5_sumout\ = SUM(( !\inst8|current_state\(7) ) + ( GND ) + ( \inst3|Add15~14\ ))
-- \inst3|Add15~6\ = CARRY(( !\inst8|current_state\(7) ) + ( GND ) + ( \inst3|Add15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst8|ALT_INV_current_state\(7),
	cin => \inst3|Add15~14\,
	sumout => \inst3|Add15~5_sumout\,
	cout => \inst3|Add15~6\);

-- Location: LABCELL_X31_Y19_N9
\inst3|bottom_cloud2_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(7) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|bottom_cloud2_height\(7) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add15~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud2_height\(7),
	datad => \inst3|ALT_INV_Add15~5_sumout\,
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(7));

-- Location: LABCELL_X32_Y24_N6
\inst3|bottom_cloud2_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(6) = ( \inst3|bottom_cloud2_height\(6) & ( (\inst3|top_cloud2_height~0_combout\) # (\inst3|Add15~13_sumout\) ) ) # ( !\inst3|bottom_cloud2_height\(6) & ( (\inst3|Add15~13_sumout\ & !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~13_sumout\,
	datad => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(6),
	combout => \inst3|bottom_cloud2_height\(6));

-- Location: LABCELL_X25_Y19_N6
\inst3|LessThan34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan34~3_combout\ = ( \inst3|bottom_cloud2_height\(6) & ( \inst2|pixel_row\(6) & ( (!\inst3|LessThan34~2_combout\ & (!\inst2|pixel_row\(7) & (!\inst3|bottom_cloud2_height\(7) $ (\inst3|bottom_cloud2_height\(5))))) # 
-- (\inst3|LessThan34~2_combout\ & ((!\inst3|bottom_cloud2_height\(7) & (!\inst2|pixel_row\(7))) # (\inst3|bottom_cloud2_height\(7) & ((\inst3|bottom_cloud2_height\(5)))))) ) ) ) # ( !\inst3|bottom_cloud2_height\(6) & ( \inst2|pixel_row\(6) & ( 
-- (!\inst2|pixel_row\(7) & ((!\inst3|bottom_cloud2_height\(7)) # ((\inst3|LessThan34~2_combout\ & !\inst3|bottom_cloud2_height\(5))))) # (\inst2|pixel_row\(7) & (\inst3|LessThan34~2_combout\ & (!\inst3|bottom_cloud2_height\(7) & 
-- !\inst3|bottom_cloud2_height\(5)))) ) ) ) # ( \inst3|bottom_cloud2_height\(6) & ( !\inst2|pixel_row\(6) & ( (!\inst3|LessThan34~2_combout\ & ((!\inst3|bottom_cloud2_height\(7) & (!\inst2|pixel_row\(7))) # (\inst3|bottom_cloud2_height\(7) & 
-- ((\inst3|bottom_cloud2_height\(5)))))) # (\inst3|LessThan34~2_combout\ & ((!\inst2|pixel_row\(7)) # (!\inst3|bottom_cloud2_height\(7) $ (\inst3|bottom_cloud2_height\(5))))) ) ) ) # ( !\inst3|bottom_cloud2_height\(6) & ( !\inst2|pixel_row\(6) & ( 
-- (!\inst2|pixel_row\(7) & (((!\inst3|bottom_cloud2_height\(7)) # (!\inst3|bottom_cloud2_height\(5))) # (\inst3|LessThan34~2_combout\))) # (\inst2|pixel_row\(7) & (!\inst3|bottom_cloud2_height\(7) & ((!\inst3|bottom_cloud2_height\(5)) # 
-- (\inst3|LessThan34~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010110010101100101010111110110010101000001010000000101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datab => \inst3|ALT_INV_LessThan34~2_combout\,
	datac => \inst3|ALT_INV_bottom_cloud2_height\(7),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(5),
	datae => \inst3|ALT_INV_bottom_cloud2_height\(6),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst3|LessThan34~3_combout\);

-- Location: MLABCELL_X34_Y24_N18
\inst3|Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~1_sumout\ = SUM(( \inst8|current_state\(8) ) + ( VCC ) + ( \inst3|Add15~6\ ))
-- \inst3|Add15~2\ = CARRY(( \inst8|current_state\(8) ) + ( VCC ) + ( \inst3|Add15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(8),
	cin => \inst3|Add15~6\,
	sumout => \inst3|Add15~1_sumout\,
	cout => \inst3|Add15~2\);

-- Location: LABCELL_X32_Y19_N57
\inst3|bottom_cloud2_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(8) = ( \inst3|top_cloud2_height~0_combout\ & ( \inst3|bottom_cloud2_height\(8) ) ) # ( !\inst3|top_cloud2_height~0_combout\ & ( \inst3|Add15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add15~1_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud2_height\(8),
	dataf => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	combout => \inst3|bottom_cloud2_height\(8));

-- Location: MLABCELL_X34_Y24_N21
\inst3|Add15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~17_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Add15~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add15~2\,
	sumout => \inst3|Add15~17_sumout\);

-- Location: LABCELL_X32_Y22_N51
\inst3|bottom_cloud2_height[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_height\(9) = ( \inst3|bottom_cloud2_height\(9) & ( (\inst3|top_cloud2_height~0_combout\) # (\inst3|Add15~17_sumout\) ) ) # ( !\inst3|bottom_cloud2_height\(9) & ( (\inst3|Add15~17_sumout\ & !\inst3|top_cloud2_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add15~17_sumout\,
	datad => \inst3|ALT_INV_top_cloud2_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(9),
	combout => \inst3|bottom_cloud2_height\(9));

-- Location: LABCELL_X31_Y20_N57
\inst3|Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add11~1_combout\ = ( \inst3|bottom_cloud2_height\(6) & ( !\inst3|bottom_cloud2_height\(9) $ (((\inst3|bottom_cloud2_height\(7) & (\inst3|bottom_cloud2_height\(8) & \inst3|bottom_cloud2_height\(5))))) ) ) # ( !\inst3|bottom_cloud2_height\(6) & ( 
-- !\inst3|bottom_cloud2_height\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111000011111000011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(7),
	datab => \inst3|ALT_INV_bottom_cloud2_height\(8),
	datac => \inst3|ALT_INV_bottom_cloud2_height\(9),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(5),
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(6),
	combout => \inst3|Add11~1_combout\);

-- Location: MLABCELL_X23_Y23_N27
\inst3|LessThan24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan24~0_combout\ = ( \inst2|pixel_row\(5) & ( (\inst2|pixel_row\(7) & (\inst2|pixel_row\(8) & \inst2|pixel_row\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datab => \inst2|ALT_INV_pixel_row\(8),
	datac => \inst2|ALT_INV_pixel_row\(6),
	dataf => \inst2|ALT_INV_pixel_row\(5),
	combout => \inst3|LessThan24~0_combout\);

-- Location: LABCELL_X31_Y20_N54
\inst3|Add11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add11~0_combout\ = !\inst3|bottom_cloud2_height\(8) $ (((\inst3|bottom_cloud2_height\(7) & (\inst3|bottom_cloud2_height\(6) & \inst3|bottom_cloud2_height\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001001110011001100100111001100110010011100110011001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(7),
	datab => \inst3|ALT_INV_bottom_cloud2_height\(8),
	datac => \inst3|ALT_INV_bottom_cloud2_height\(6),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(5),
	combout => \inst3|Add11~0_combout\);

-- Location: LABCELL_X24_Y19_N27
\inst3|bottom_cloud2_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_on~1_combout\ = ( \inst3|Add11~0_combout\ & ( (!\inst3|LessThan24~0_combout\ & ((!\inst3|Add11~1_combout\) # ((!\inst3|LessThan34~3_combout\ & \inst2|pixel_row\(8))))) ) ) # ( !\inst3|Add11~0_combout\ & ( 
-- (!\inst3|LessThan24~0_combout\ & ((!\inst3|LessThan34~3_combout\) # ((!\inst3|Add11~1_combout\) # (\inst2|pixel_row\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011110000111000001111000011000000111000001100000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan34~3_combout\,
	datab => \inst3|ALT_INV_Add11~1_combout\,
	datac => \inst3|ALT_INV_LessThan24~0_combout\,
	datad => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_Add11~0_combout\,
	combout => \inst3|bottom_cloud2_on~1_combout\);

-- Location: LABCELL_X32_Y24_N15
\inst3|bottom_cloud1_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(5) = ( \inst3|bottom_cloud1_height\(5) & ( (\inst3|top_cloud1_height~0_combout\) # (\inst3|Add15~9_sumout\) ) ) # ( !\inst3|bottom_cloud1_height\(5) & ( (\inst3|Add15~9_sumout\ & !\inst3|top_cloud1_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add15~9_sumout\,
	datad => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(5),
	combout => \inst3|bottom_cloud1_height\(5));

-- Location: LABCELL_X32_Y24_N12
\inst3|bottom_cloud1_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(7) = ( \inst3|bottom_cloud1_height\(7) & ( (\inst3|top_cloud1_height~0_combout\) # (\inst3|Add15~5_sumout\) ) ) # ( !\inst3|bottom_cloud1_height\(7) & ( (\inst3|Add15~5_sumout\ & !\inst3|top_cloud1_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~5_sumout\,
	datad => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(7),
	combout => \inst3|bottom_cloud1_height\(7));

-- Location: LABCELL_X32_Y24_N9
\inst3|bottom_cloud1_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(8) = (!\inst3|top_cloud1_height~0_combout\ & (\inst3|Add15~1_sumout\)) # (\inst3|top_cloud1_height~0_combout\ & ((\inst3|bottom_cloud1_height\(8))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add15~1_sumout\,
	datac => \inst3|ALT_INV_bottom_cloud1_height\(8),
	datad => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|bottom_cloud1_height\(8));

-- Location: LABCELL_X32_Y24_N30
\inst3|bottom_cloud1_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(6) = ( \inst3|bottom_cloud1_height\(6) & ( (\inst3|top_cloud1_height~0_combout\) # (\inst3|Add15~13_sumout\) ) ) # ( !\inst3|bottom_cloud1_height\(6) & ( (\inst3|Add15~13_sumout\ & !\inst3|top_cloud1_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add15~13_sumout\,
	datad => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(6),
	combout => \inst3|bottom_cloud1_height\(6));

-- Location: LABCELL_X31_Y20_N27
\inst3|Add7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~0_combout\ = ( \inst3|bottom_cloud1_height\(6) & ( !\inst3|bottom_cloud1_height\(8) $ (((\inst3|bottom_cloud1_height\(5) & \inst3|bottom_cloud1_height\(7)))) ) ) # ( !\inst3|bottom_cloud1_height\(6) & ( !\inst3|bottom_cloud1_height\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111010000001011111101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(5),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(7),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(8),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(6),
	combout => \inst3|Add7~0_combout\);

-- Location: LABCELL_X32_Y24_N24
\inst3|bottom_cloud1_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(4) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(4) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(4) & ( \inst3|Add15~21_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud1_height~0_combout\ & ( !\inst3|bottom_cloud1_height\(4) & ( \inst3|Add15~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add15~21_sumout\,
	datae => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(4),
	combout => \inst3|bottom_cloud1_height\(4));

-- Location: LABCELL_X29_Y18_N39
\inst3|bottom_cloud1_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(2) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(2) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|Add15~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_height\(2),
	datad => \inst3|ALT_INV_Add15~29_sumout\,
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|bottom_cloud1_height\(2));

-- Location: LABCELL_X29_Y18_N21
\inst3|bottom_cloud1_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(0) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(0) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst8|current_state[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_bottom_cloud1_height\(0),
	dataf => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	combout => \inst3|bottom_cloud1_height\(0));

-- Location: LABCELL_X32_Y24_N36
\inst3|bottom_cloud1_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(1) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst8|current_state\(1) & ( \inst3|bottom_cloud1_height\(1) ) ) ) # ( \inst3|top_cloud1_height~0_combout\ & ( !\inst8|current_state\(1) & ( \inst3|bottom_cloud1_height\(1) ) ) ) 
-- # ( !\inst3|top_cloud1_height~0_combout\ & ( !\inst8|current_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_height\(1),
	datae => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst8|ALT_INV_current_state\(1),
	combout => \inst3|bottom_cloud1_height\(1));

-- Location: LABCELL_X29_Y18_N30
\inst3|LessThan25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan25~0_combout\ = ( \inst3|bottom_cloud1_height\(1) & ( (!\inst2|pixel_row\(1) & (!\inst2|pixel_row\(0) & !\inst3|bottom_cloud1_height\(0))) ) ) # ( !\inst3|bottom_cloud1_height\(1) & ( (!\inst2|pixel_row\(1)) # ((!\inst2|pixel_row\(0) & 
-- !\inst3|bottom_cloud1_height\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011101010111010101110101010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(1),
	datab => \inst2|ALT_INV_pixel_row\(0),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(0),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(1),
	combout => \inst3|LessThan25~0_combout\);

-- Location: LABCELL_X36_Y22_N39
\inst3|bottom_cloud1_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(3) = ( \inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(3) ) ) # ( !\inst3|top_cloud1_height~0_combout\ & ( \inst3|bottom_cloud1_height\(3) & ( \inst3|Add15~25_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud1_height~0_combout\ & ( !\inst3|bottom_cloud1_height\(3) & ( \inst3|Add15~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add15~25_sumout\,
	datae => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(3),
	combout => \inst3|bottom_cloud1_height\(3));

-- Location: LABCELL_X24_Y19_N12
\inst3|LessThan25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan25~1_combout\ = ( \inst2|pixel_row\(2) & ( (!\inst2|pixel_row\(3) & ((!\inst3|bottom_cloud1_height\(3)) # ((!\inst3|bottom_cloud1_height\(2) & \inst3|LessThan25~0_combout\)))) # (\inst2|pixel_row\(3) & (!\inst3|bottom_cloud1_height\(2) & 
-- (\inst3|LessThan25~0_combout\ & !\inst3|bottom_cloud1_height\(3)))) ) ) # ( !\inst2|pixel_row\(2) & ( (!\inst2|pixel_row\(3) & ((!\inst3|bottom_cloud1_height\(2)) # ((!\inst3|bottom_cloud1_height\(3)) # (\inst3|LessThan25~0_combout\)))) # 
-- (\inst2|pixel_row\(3) & (!\inst3|bottom_cloud1_height\(3) & ((!\inst3|bottom_cloud1_height\(2)) # (\inst3|LessThan25~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111110001100111011111000110011001110000010001100111000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(2),
	datab => \inst2|ALT_INV_pixel_row\(3),
	datac => \inst3|ALT_INV_LessThan25~0_combout\,
	datad => \inst3|ALT_INV_bottom_cloud1_height\(3),
	dataf => \inst2|ALT_INV_pixel_row\(2),
	combout => \inst3|LessThan25~1_combout\);

-- Location: LABCELL_X24_Y19_N42
\inst3|LessThan25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan25~2_combout\ = ( \inst3|LessThan25~1_combout\ & ( (!\inst3|bottom_cloud1_height\(5) & (!\inst2|pixel_row\(5) & ((!\inst2|pixel_row\(4)) # (!\inst3|bottom_cloud1_height\(4))))) # (\inst3|bottom_cloud1_height\(5) & ((!\inst2|pixel_row\(4)) # 
-- ((!\inst3|bottom_cloud1_height\(4)) # (!\inst2|pixel_row\(5))))) ) ) # ( !\inst3|LessThan25~1_combout\ & ( (!\inst3|bottom_cloud1_height\(5) & (!\inst2|pixel_row\(4) & (!\inst3|bottom_cloud1_height\(4) & !\inst2|pixel_row\(5)))) # 
-- (\inst3|bottom_cloud1_height\(5) & ((!\inst2|pixel_row\(5)) # ((!\inst2|pixel_row\(4) & !\inst3|bottom_cloud1_height\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001100100000101100110010000011111011001100101111101100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(4),
	datab => \inst3|ALT_INV_bottom_cloud1_height\(5),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(4),
	datad => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst3|ALT_INV_LessThan25~1_combout\,
	combout => \inst3|LessThan25~2_combout\);

-- Location: LABCELL_X24_Y19_N54
\inst3|LessThan25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan25~3_combout\ = ( \inst2|pixel_row\(7) & ( \inst3|LessThan25~2_combout\ & ( (!\inst3|bottom_cloud1_height\(7) & ((!\inst2|pixel_row\(6) & ((!\inst3|bottom_cloud1_height\(6)) # (!\inst3|bottom_cloud1_height\(5)))) # (\inst2|pixel_row\(6) & 
-- (!\inst3|bottom_cloud1_height\(6) & !\inst3|bottom_cloud1_height\(5))))) # (\inst3|bottom_cloud1_height\(7) & (((\inst3|bottom_cloud1_height\(6) & \inst3|bottom_cloud1_height\(5))))) ) ) ) # ( !\inst2|pixel_row\(7) & ( \inst3|LessThan25~2_combout\ & ( 
-- (!\inst2|pixel_row\(6)) # ((!\inst3|bottom_cloud1_height\(7)) # (!\inst3|bottom_cloud1_height\(6) $ (\inst3|bottom_cloud1_height\(5)))) ) ) ) # ( \inst2|pixel_row\(7) & ( !\inst3|LessThan25~2_combout\ & ( (!\inst2|pixel_row\(6) & 
-- ((!\inst3|bottom_cloud1_height\(7) & (!\inst3|bottom_cloud1_height\(6) & !\inst3|bottom_cloud1_height\(5))) # (\inst3|bottom_cloud1_height\(7) & (\inst3|bottom_cloud1_height\(6) & \inst3|bottom_cloud1_height\(5))))) ) ) ) # ( !\inst2|pixel_row\(7) & ( 
-- !\inst3|LessThan25~2_combout\ & ( (!\inst2|pixel_row\(6) & ((!\inst3|bottom_cloud1_height\(7)) # (!\inst3|bottom_cloud1_height\(6) $ (\inst3|bottom_cloud1_height\(5))))) # (\inst2|pixel_row\(6) & (!\inst3|bottom_cloud1_height\(7) $ 
-- (((\inst3|bottom_cloud1_height\(6) & \inst3|bottom_cloud1_height\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011001011100000000000001011111110111011111100100010000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(6),
	datab => \inst3|ALT_INV_bottom_cloud1_height\(7),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(6),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(5),
	datae => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst3|ALT_INV_LessThan25~2_combout\,
	combout => \inst3|LessThan25~3_combout\);

-- Location: LABCELL_X32_Y24_N33
\inst3|bottom_cloud1_height[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_height\(9) = ( \inst3|bottom_cloud1_height\(9) & ( (\inst3|top_cloud1_height~0_combout\) # (\inst3|Add15~17_sumout\) ) ) # ( !\inst3|bottom_cloud1_height\(9) & ( (\inst3|Add15~17_sumout\ & !\inst3|top_cloud1_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~17_sumout\,
	datad => \inst3|ALT_INV_top_cloud1_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(9),
	combout => \inst3|bottom_cloud1_height\(9));

-- Location: LABCELL_X31_Y20_N3
\inst3|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~1_combout\ = ( \inst3|bottom_cloud1_height\(8) & ( \inst3|bottom_cloud1_height\(9) & ( (\inst3|bottom_cloud1_height\(5) & (\inst3|bottom_cloud1_height\(7) & \inst3|bottom_cloud1_height\(6))) ) ) ) # ( \inst3|bottom_cloud1_height\(8) & ( 
-- !\inst3|bottom_cloud1_height\(9) & ( (!\inst3|bottom_cloud1_height\(5)) # ((!\inst3|bottom_cloud1_height\(7)) # (!\inst3|bottom_cloud1_height\(6))) ) ) ) # ( !\inst3|bottom_cloud1_height\(8) & ( !\inst3|bottom_cloud1_height\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111101000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(5),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(7),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(6),
	datae => \inst3|ALT_INV_bottom_cloud1_height\(8),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(9),
	combout => \inst3|Add7~1_combout\);

-- Location: LABCELL_X24_Y19_N30
\inst3|bottom_cloud1_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_on~1_combout\ = ( \inst3|LessThan25~3_combout\ & ( \inst3|Add7~1_combout\ & ( (!\inst3|LessThan24~0_combout\ & (!\inst3|Add7~0_combout\ & \inst2|pixel_row\(8))) ) ) ) # ( !\inst3|LessThan25~3_combout\ & ( \inst3|Add7~1_combout\ & ( 
-- (!\inst3|LessThan24~0_combout\ & ((!\inst3|Add7~0_combout\) # (\inst2|pixel_row\(8)))) ) ) ) # ( \inst3|LessThan25~3_combout\ & ( !\inst3|Add7~1_combout\ & ( !\inst3|LessThan24~0_combout\ ) ) ) # ( !\inst3|LessThan25~3_combout\ & ( !\inst3|Add7~1_combout\ 
-- & ( !\inst3|LessThan24~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110011000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan24~0_combout\,
	datac => \inst3|ALT_INV_Add7~0_combout\,
	datad => \inst2|ALT_INV_pixel_row\(8),
	datae => \inst3|ALT_INV_LessThan25~3_combout\,
	dataf => \inst3|ALT_INV_Add7~1_combout\,
	combout => \inst3|bottom_cloud1_on~1_combout\);

-- Location: LABCELL_X24_Y19_N24
\inst3|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add4~0_combout\ = ( !\inst3|bottom_cloud1_x_pos\(8) & ( (!\inst3|bottom_cloud1_x_pos\(7) & !\inst3|bottom_cloud1_x_pos\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	combout => \inst3|Add4~0_combout\);

-- Location: FF_X21_Y25_N35
\inst2|pixel_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(9),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(9));

-- Location: FF_X24_Y21_N10
\inst2|pixel_column[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(7),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column[7]~DUPLICATE_q\);

-- Location: MLABCELL_X23_Y20_N54
\inst3|LessThan18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~4_combout\ = ( \inst2|pixel_column[7]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud1_x_pos\(6) & (!\inst3|bottom_cloud1_x_pos\(7) & !\inst2|pixel_column\(6))) ) ) # ( !\inst2|pixel_column[7]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud1_x_pos\(6) & 
-- ((!\inst3|bottom_cloud1_x_pos\(7)) # (!\inst2|pixel_column\(6)))) # (\inst3|bottom_cloud1_x_pos\(6) & (\inst3|bottom_cloud1_x_pos\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111000011110011111100001111000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	combout => \inst3|LessThan18~4_combout\);

-- Location: LABCELL_X24_Y19_N3
\inst3|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add4~1_combout\ = ( \inst3|bottom_cloud1_x_pos\(7) & ( \inst3|bottom_cloud1_x_pos\(6) & ( !\inst3|bottom_cloud1_x_pos\(8) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( \inst3|bottom_cloud1_x_pos\(6) & ( !\inst3|bottom_cloud1_x_pos\(8) ) ) ) # ( 
-- \inst3|bottom_cloud1_x_pos\(7) & ( !\inst3|bottom_cloud1_x_pos\(6) & ( !\inst3|bottom_cloud1_x_pos\(8) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( !\inst3|bottom_cloud1_x_pos\(6) & ( \inst3|bottom_cloud1_x_pos\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	combout => \inst3|Add4~1_combout\);

-- Location: FF_X24_Y23_N31
\inst2|pixel_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(8),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(8));

-- Location: MLABCELL_X23_Y21_N12
\inst3|LessThan18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~0_combout\ = (\inst3|bottom_cloud1_x_pos\(5) & !\inst2|pixel_column\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	datad => \inst2|ALT_INV_pixel_column\(5),
	combout => \inst3|LessThan18~0_combout\);

-- Location: FF_X24_Y21_N43
\inst2|pixel_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(0),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(0));

-- Location: MLABCELL_X23_Y21_N36
\inst3|LessThan18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~1_combout\ = ( \inst3|bottom_cloud1_x_pos\(2) & ( \inst3|bottom_cloud1_x_pos\(0) & ( (!\inst2|pixel_column\(2)) # ((!\inst2|pixel_column\(1) & ((!\inst2|pixel_column\(0)) # (\inst3|bottom_cloud1_x_pos\(1)))) # (\inst2|pixel_column\(1) & 
-- (!\inst2|pixel_column\(0) & \inst3|bottom_cloud1_x_pos\(1)))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(2) & ( \inst3|bottom_cloud1_x_pos\(0) & ( (!\inst2|pixel_column\(2) & ((!\inst2|pixel_column\(1) & ((!\inst2|pixel_column\(0)) # 
-- (\inst3|bottom_cloud1_x_pos\(1)))) # (\inst2|pixel_column\(1) & (!\inst2|pixel_column\(0) & \inst3|bottom_cloud1_x_pos\(1))))) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(2) & ( !\inst3|bottom_cloud1_x_pos\(0) & ( (!\inst2|pixel_column\(2)) # 
-- ((!\inst2|pixel_column\(1) & \inst3|bottom_cloud1_x_pos\(1))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(2) & ( !\inst3|bottom_cloud1_x_pos\(0) & ( (!\inst2|pixel_column\(1) & (\inst3|bottom_cloud1_x_pos\(1) & !\inst2|pixel_column\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000111111110000101010001110000000001111111110001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst2|ALT_INV_pixel_column\(0),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	datad => \inst2|ALT_INV_pixel_column\(2),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	combout => \inst3|LessThan18~1_combout\);

-- Location: MLABCELL_X23_Y21_N57
\inst3|LessThan17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan17~1_combout\ = ( \inst3|bottom_cloud1_x_pos\(5) & ( !\inst2|pixel_column\(5) ) ) # ( !\inst3|bottom_cloud1_x_pos\(5) & ( \inst2|pixel_column\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	combout => \inst3|LessThan17~1_combout\);

-- Location: MLABCELL_X23_Y21_N30
\inst3|LessThan18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~2_combout\ = ( \inst3|LessThan18~1_combout\ & ( !\inst3|LessThan17~1_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(4) & (!\inst2|pixel_column\(4) & ((!\inst2|pixel_column\(3)) # (\inst3|bottom_cloud1_x_pos\(3))))) # 
-- (\inst3|bottom_cloud1_x_pos\(4) & (((!\inst2|pixel_column\(4)) # (!\inst2|pixel_column\(3))) # (\inst3|bottom_cloud1_x_pos\(3)))) ) ) ) # ( !\inst3|LessThan18~1_combout\ & ( !\inst3|LessThan17~1_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(4) & 
-- (\inst3|bottom_cloud1_x_pos\(3) & (!\inst2|pixel_column\(4) & !\inst2|pixel_column\(3)))) # (\inst3|bottom_cloud1_x_pos\(4) & ((!\inst2|pixel_column\(4)) # ((\inst3|bottom_cloud1_x_pos\(3) & !\inst2|pixel_column\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100110000111100110111000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	datac => \inst2|ALT_INV_pixel_column\(4),
	datad => \inst2|ALT_INV_pixel_column\(3),
	datae => \inst3|ALT_INV_LessThan18~1_combout\,
	dataf => \inst3|ALT_INV_LessThan17~1_combout\,
	combout => \inst3|LessThan18~2_combout\);

-- Location: MLABCELL_X23_Y21_N51
\inst3|LessThan18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~3_combout\ = ( \inst3|bottom_cloud1_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ & (\inst2|pixel_column\(6) & !\inst3|bottom_cloud1_x_pos\(6))) # (\inst2|pixel_column[7]~DUPLICATE_q\ & (!\inst2|pixel_column\(6) & 
-- \inst3|bottom_cloud1_x_pos\(6))) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ & (!\inst2|pixel_column\(6) & \inst3|bottom_cloud1_x_pos\(6))) # (\inst2|pixel_column[7]~DUPLICATE_q\ & (\inst2|pixel_column\(6) & 
-- !\inst3|bottom_cloud1_x_pos\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110100000000001011010000000001010010100000000101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	combout => \inst3|LessThan18~3_combout\);

-- Location: MLABCELL_X23_Y20_N42
\inst3|LessThan18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan18~5_combout\ = ( \inst3|LessThan18~2_combout\ & ( \inst3|LessThan18~3_combout\ & ( (\inst3|Add4~1_combout\ & \inst2|pixel_column\(8)) ) ) ) # ( !\inst3|LessThan18~2_combout\ & ( \inst3|LessThan18~3_combout\ & ( (!\inst3|Add4~1_combout\ & 
-- (!\inst3|LessThan18~4_combout\ & (\inst2|pixel_column\(8) & !\inst3|LessThan18~0_combout\))) # (\inst3|Add4~1_combout\ & (((!\inst3|LessThan18~4_combout\ & !\inst3|LessThan18~0_combout\)) # (\inst2|pixel_column\(8)))) ) ) ) # ( 
-- \inst3|LessThan18~2_combout\ & ( !\inst3|LessThan18~3_combout\ & ( (!\inst3|LessThan18~4_combout\ & ((\inst2|pixel_column\(8)) # (\inst3|Add4~1_combout\))) # (\inst3|LessThan18~4_combout\ & (\inst3|Add4~1_combout\ & \inst2|pixel_column\(8))) ) ) ) # ( 
-- !\inst3|LessThan18~2_combout\ & ( !\inst3|LessThan18~3_combout\ & ( (!\inst3|LessThan18~4_combout\ & ((\inst2|pixel_column\(8)) # (\inst3|Add4~1_combout\))) # (\inst3|LessThan18~4_combout\ & (\inst3|Add4~1_combout\ & \inst2|pixel_column\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101100101011001010110010101100101011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan18~4_combout\,
	datab => \inst3|ALT_INV_Add4~1_combout\,
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst3|ALT_INV_LessThan18~0_combout\,
	datae => \inst3|ALT_INV_LessThan18~2_combout\,
	dataf => \inst3|ALT_INV_LessThan18~3_combout\,
	combout => \inst3|LessThan18~5_combout\);

-- Location: MLABCELL_X23_Y22_N48
\inst3|LessThan17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan17~4_combout\ = ( \inst3|bottom_cloud1_x_pos\(6) & ( (\inst2|pixel_column\(6) & (!\inst2|pixel_column[7]~DUPLICATE_q\ $ (\inst3|bottom_cloud1_x_pos\(7)))) ) ) # ( !\inst3|bottom_cloud1_x_pos\(6) & ( (!\inst2|pixel_column\(6) & 
-- (!\inst2|pixel_column[7]~DUPLICATE_q\ $ (\inst3|bottom_cloud1_x_pos\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	combout => \inst3|LessThan17~4_combout\);

-- Location: MLABCELL_X23_Y21_N45
\inst3|LessThan17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan17~0_combout\ = (!\inst3|bottom_cloud1_x_pos\(5) & \inst2|pixel_column\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	datad => \inst2|ALT_INV_pixel_column\(5),
	combout => \inst3|LessThan17~0_combout\);

-- Location: MLABCELL_X23_Y21_N21
\inst3|LessThan17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan17~5_combout\ = ( \inst3|bottom_cloud1_x_pos\(7) & ( (\inst2|pixel_column[7]~DUPLICATE_q\ & (\inst2|pixel_column\(6) & !\inst3|bottom_cloud1_x_pos\(6))) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( ((\inst2|pixel_column\(6) & 
-- !\inst3|bottom_cloud1_x_pos\(6))) # (\inst2|pixel_column[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	combout => \inst3|LessThan17~5_combout\);

-- Location: MLABCELL_X23_Y21_N0
\inst3|LessThan17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan17~2_combout\ = ( \inst3|bottom_cloud1_x_pos\(2) & ( \inst3|bottom_cloud1_x_pos\(0) & ( (\inst2|pixel_column\(1) & (!\inst3|bottom_cloud1_x_pos\(1) & \inst2|pixel_column\(2))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(2) & ( 
-- \inst3|bottom_cloud1_x_pos\(0) & ( ((\inst2|pixel_column\(1) & !\inst3|bottom_cloud1_x_pos\(1))) # (\inst2|pixel_column\(2)) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(2) & ( !\inst3|bottom_cloud1_x_pos\(0) & ( (\inst2|pixel_column\(2) & 
-- ((!\inst2|pixel_column\(1) & (\inst2|pixel_column\(0) & !\inst3|bottom_cloud1_x_pos\(1))) # (\inst2|pixel_column\(1) & ((!\inst3|bottom_cloud1_x_pos\(1)) # (\inst2|pixel_column\(0)))))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(2) & ( 
-- !\inst3|bottom_cloud1_x_pos\(0) & ( ((!\inst2|pixel_column\(1) & (\inst2|pixel_column\(0) & !\inst3|bottom_cloud1_x_pos\(1))) # (\inst2|pixel_column\(1) & ((!\inst3|bottom_cloud1_x_pos\(1)) # (\inst2|pixel_column\(0))))) # (\inst2|pixel_column\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000111111111000000000111000101010000111111110000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst2|ALT_INV_pixel_column\(0),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	datad => \inst2|ALT_INV_pixel_column\(2),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	combout => \inst3|LessThan17~2_combout\);

-- Location: MLABCELL_X23_Y21_N24
\inst3|LessThan17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan17~3_combout\ = ( \inst3|LessThan17~2_combout\ & ( !\inst3|LessThan17~1_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(4) & ((!\inst3|bottom_cloud1_x_pos\(3)) # ((\inst2|pixel_column\(3)) # (\inst2|pixel_column\(4))))) # 
-- (\inst3|bottom_cloud1_x_pos\(4) & (\inst2|pixel_column\(4) & ((!\inst3|bottom_cloud1_x_pos\(3)) # (\inst2|pixel_column\(3))))) ) ) ) # ( !\inst3|LessThan17~2_combout\ & ( !\inst3|LessThan17~1_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(4) & 
-- (((!\inst3|bottom_cloud1_x_pos\(3) & \inst2|pixel_column\(3))) # (\inst2|pixel_column\(4)))) # (\inst3|bottom_cloud1_x_pos\(4) & (!\inst3|bottom_cloud1_x_pos\(3) & (\inst2|pixel_column\(4) & \inst2|pixel_column\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001110100011101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	datac => \inst2|ALT_INV_pixel_column\(4),
	datad => \inst2|ALT_INV_pixel_column\(3),
	datae => \inst3|ALT_INV_LessThan17~2_combout\,
	dataf => \inst3|ALT_INV_LessThan17~1_combout\,
	combout => \inst3|LessThan17~3_combout\);

-- Location: MLABCELL_X23_Y20_N24
\inst3|LessThan17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan17~6_combout\ = ( \inst2|pixel_column\(8) & ( \inst3|LessThan17~3_combout\ & ( (!\inst3|LessThan17~4_combout\ & (\inst3|bottom_cloud1_x_pos\(8) & !\inst3|LessThan17~5_combout\)) ) ) ) # ( !\inst2|pixel_column\(8) & ( 
-- \inst3|LessThan17~3_combout\ & ( ((!\inst3|LessThan17~4_combout\ & !\inst3|LessThan17~5_combout\)) # (\inst3|bottom_cloud1_x_pos\(8)) ) ) ) # ( \inst2|pixel_column\(8) & ( !\inst3|LessThan17~3_combout\ & ( (\inst3|bottom_cloud1_x_pos\(8) & 
-- (!\inst3|LessThan17~5_combout\ & ((!\inst3|LessThan17~4_combout\) # (!\inst3|LessThan17~0_combout\)))) ) ) ) # ( !\inst2|pixel_column\(8) & ( !\inst3|LessThan17~3_combout\ & ( ((!\inst3|LessThan17~5_combout\ & ((!\inst3|LessThan17~4_combout\) # 
-- (!\inst3|LessThan17~0_combout\)))) # (\inst3|bottom_cloud1_x_pos\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100110011001100100000000010111011001100110010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan17~4_combout\,
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	datac => \inst3|ALT_INV_LessThan17~0_combout\,
	datad => \inst3|ALT_INV_LessThan17~5_combout\,
	datae => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst3|ALT_INV_LessThan17~3_combout\,
	combout => \inst3|LessThan17~6_combout\);

-- Location: MLABCELL_X23_Y20_N6
\inst3|bottom_cloud1_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud1_on~0_combout\ = ( \inst3|bottom_cloud1_x_pos\(9) & ( \inst3|LessThan17~6_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(10) & ((!\inst3|Add4~0_combout\ & (\inst2|pixel_column\(9) & \inst3|LessThan18~5_combout\)) # (\inst3|Add4~0_combout\ 
-- & ((\inst3|LessThan18~5_combout\) # (\inst2|pixel_column\(9)))))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(9) & ( \inst3|LessThan17~6_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(10) & (!\inst2|pixel_column\(9) & ((\inst3|LessThan18~5_combout\) # 
-- (\inst3|Add4~0_combout\)))) # (\inst3|bottom_cloud1_x_pos\(10) & (\inst3|Add4~0_combout\ & (\inst2|pixel_column\(9) & \inst3|LessThan18~5_combout\))) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(9) & ( !\inst3|LessThan17~6_combout\ & ( 
-- (!\inst3|bottom_cloud1_x_pos\(10) & (\inst3|Add4~0_combout\ & (!\inst2|pixel_column\(9) & \inst3|LessThan18~5_combout\))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(9) & ( !\inst3|LessThan17~6_combout\ & ( (\inst3|bottom_cloud1_x_pos\(10) & 
-- (\inst3|Add4~0_combout\ & (\inst2|pixel_column\(9) & \inst3|LessThan18~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000010000000100000101000010000001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	datab => \inst3|ALT_INV_Add4~0_combout\,
	datac => \inst2|ALT_INV_pixel_column\(9),
	datad => \inst3|ALT_INV_LessThan18~5_combout\,
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	dataf => \inst3|ALT_INV_LessThan17~6_combout\,
	combout => \inst3|bottom_cloud1_on~0_combout\);

-- Location: MLABCELL_X23_Y19_N27
\inst3|Add10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add10~0_combout\ = ( !\inst3|bottom_cloud2_x_pos\(8) & ( (\inst3|bottom_cloud2_x_pos\(7) & \inst3|bottom_cloud2_x_pos\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	combout => \inst3|Add10~0_combout\);

-- Location: MLABCELL_X23_Y20_N36
\inst3|LessThan32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan32~5_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( ((\inst2|pixel_column\(6) & \inst3|bottom_cloud2_x_pos\(6))) # (\inst2|pixel_column[7]~DUPLICATE_q\) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( (\inst2|pixel_column\(6) & 
-- (\inst2|pixel_column[7]~DUPLICATE_q\ & \inst3|bottom_cloud2_x_pos\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(6),
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|LessThan32~5_combout\);

-- Location: MLABCELL_X23_Y20_N21
\inst3|LessThan32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan32~4_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ & (!\inst2|pixel_column\(6) $ (!\inst3|bottom_cloud2_x_pos\(6)))) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( (\inst2|pixel_column[7]~DUPLICATE_q\ & 
-- (!\inst2|pixel_column\(6) $ (!\inst3|bottom_cloud2_x_pos\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|LessThan32~4_combout\);

-- Location: MLABCELL_X23_Y20_N18
\inst3|LessThan32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan32~2_combout\ = ( \inst3|bottom_cloud2_x_pos\(4) & ( (!\inst2|pixel_column\(4) & (\inst3|bottom_cloud2_x_pos\(5) & \inst2|pixel_column\(5))) # (\inst2|pixel_column\(4) & ((\inst2|pixel_column\(5)) # (\inst3|bottom_cloud2_x_pos\(5)))) ) ) # 
-- ( !\inst3|bottom_cloud2_x_pos\(4) & ( (\inst3|bottom_cloud2_x_pos\(5) & \inst2|pixel_column\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(4),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	combout => \inst3|LessThan32~2_combout\);

-- Location: MLABCELL_X23_Y20_N57
\inst3|LessThan32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan32~1_combout\ = ( \inst3|bottom_cloud2_x_pos\(4) & ( (!\inst2|pixel_column\(4) & (!\inst3|bottom_cloud2_x_pos\(5) $ (!\inst2|pixel_column\(5)))) ) ) # ( !\inst3|bottom_cloud2_x_pos\(4) & ( (\inst2|pixel_column\(4) & 
-- (!\inst3|bottom_cloud2_x_pos\(5) $ (!\inst2|pixel_column\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001010000101000000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	datac => \inst2|ALT_INV_pixel_column\(4),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	combout => \inst3|LessThan32~1_combout\);

-- Location: MLABCELL_X23_Y20_N30
\inst3|LessThan32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan32~0_combout\ = ( \inst2|pixel_column\(1) & ( \inst3|bottom_cloud2_x_pos\(0) & ( (!\inst3|bottom_cloud2_x_pos\(1) & (\inst2|pixel_column\(2) & !\inst3|bottom_cloud2_x_pos\(2))) # (\inst3|bottom_cloud2_x_pos\(1) & 
-- ((!\inst3|bottom_cloud2_x_pos\(2)) # (\inst2|pixel_column\(2)))) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst3|bottom_cloud2_x_pos\(0) & ( (\inst2|pixel_column\(2) & !\inst3|bottom_cloud2_x_pos\(2)) ) ) ) # ( \inst2|pixel_column\(1) & ( 
-- !\inst3|bottom_cloud2_x_pos\(0) & ( (!\inst2|pixel_column\(2) & (!\inst3|bottom_cloud2_x_pos\(2) & ((\inst2|pixel_column\(0)) # (\inst3|bottom_cloud2_x_pos\(1))))) # (\inst2|pixel_column\(2) & (((!\inst3|bottom_cloud2_x_pos\(2)) # 
-- (\inst2|pixel_column\(0))) # (\inst3|bottom_cloud2_x_pos\(1)))) ) ) ) # ( !\inst2|pixel_column\(1) & ( !\inst3|bottom_cloud2_x_pos\(0) & ( (!\inst2|pixel_column\(2) & (\inst3|bottom_cloud2_x_pos\(1) & (!\inst3|bottom_cloud2_x_pos\(2) & 
-- \inst2|pixel_column\(0)))) # (\inst2|pixel_column\(2) & ((!\inst3|bottom_cloud2_x_pos\(2)) # ((\inst3|bottom_cloud2_x_pos\(1) & \inst2|pixel_column\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110001011100011111001100110000001100000111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	datad => \inst2|ALT_INV_pixel_column\(0),
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	combout => \inst3|LessThan32~0_combout\);

-- Location: MLABCELL_X23_Y20_N12
\inst3|LessThan32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan32~3_combout\ = ( \inst3|LessThan32~0_combout\ & ( (!\inst3|LessThan32~2_combout\ & ((!\inst3|LessThan32~1_combout\) # ((!\inst3|bottom_cloud2_x_pos\(3) & !\inst2|pixel_column\(3))))) ) ) # ( !\inst3|LessThan32~0_combout\ & ( 
-- (!\inst3|LessThan32~2_combout\ & ((!\inst3|bottom_cloud2_x_pos\(3)) # ((!\inst2|pixel_column\(3)) # (!\inst3|LessThan32~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011110000100000001111000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datab => \inst2|ALT_INV_pixel_column\(3),
	datac => \inst3|ALT_INV_LessThan32~2_combout\,
	datad => \inst3|ALT_INV_LessThan32~1_combout\,
	dataf => \inst3|ALT_INV_LessThan32~0_combout\,
	combout => \inst3|LessThan32~3_combout\);

-- Location: MLABCELL_X23_Y20_N48
\inst3|LessThan32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan32~6_combout\ = ( \inst3|LessThan32~3_combout\ & ( (!\inst2|pixel_column\(8) & ((!\inst3|LessThan32~5_combout\) # (\inst3|bottom_cloud2_x_pos\(8)))) # (\inst2|pixel_column\(8) & (\inst3|bottom_cloud2_x_pos\(8) & 
-- !\inst3|LessThan32~5_combout\)) ) ) # ( !\inst3|LessThan32~3_combout\ & ( (!\inst2|pixel_column\(8) & (((!\inst3|LessThan32~5_combout\ & !\inst3|LessThan32~4_combout\)) # (\inst3|bottom_cloud2_x_pos\(8)))) # (\inst2|pixel_column\(8) & 
-- (\inst3|bottom_cloud2_x_pos\(8) & (!\inst3|LessThan32~5_combout\ & !\inst3|LessThan32~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001000100010101100100010001010110010101100101011001010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(8),
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	datac => \inst3|ALT_INV_LessThan32~5_combout\,
	datad => \inst3|ALT_INV_LessThan32~4_combout\,
	dataf => \inst3|ALT_INV_LessThan32~3_combout\,
	combout => \inst3|LessThan32~6_combout\);

-- Location: MLABCELL_X28_Y19_N30
\inst3|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add10~1_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( \inst3|bottom_cloud2_x_pos\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|Add10~1_combout\);

-- Location: MLABCELL_X23_Y19_N39
\inst3|LessThan28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan28~4_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( (\inst3|bottom_cloud2_x_pos\(6) & ((!\inst2|pixel_column\(6)) # (!\inst2|pixel_column[7]~DUPLICATE_q\))) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ 
-- & ((!\inst3|bottom_cloud2_x_pos\(6)) # (!\inst2|pixel_column\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000001010101010100000101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|LessThan28~4_combout\);

-- Location: MLABCELL_X23_Y20_N39
\inst3|LessThan28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan28~1_combout\ = ( \inst3|bottom_cloud2_x_pos\(4) & ( (!\inst3|bottom_cloud2_x_pos\(5) & !\inst2|pixel_column\(5)) ) ) # ( !\inst3|bottom_cloud2_x_pos\(4) & ( (!\inst3|bottom_cloud2_x_pos\(5) & ((!\inst2|pixel_column\(4)) # 
-- (!\inst2|pixel_column\(5)))) # (\inst3|bottom_cloud2_x_pos\(5) & (!\inst2|pixel_column\(4) & !\inst2|pixel_column\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010100000111110101010000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	datac => \inst2|ALT_INV_pixel_column\(4),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	combout => \inst3|LessThan28~1_combout\);

-- Location: MLABCELL_X23_Y20_N0
\inst3|LessThan28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan28~0_combout\ = ( \inst3|bottom_cloud2_x_pos\(1) & ( \inst3|bottom_cloud2_x_pos\(0) & ( (!\inst2|pixel_column\(2) & (((!\inst2|pixel_column\(1) & !\inst2|pixel_column\(0))) # (\inst3|bottom_cloud2_x_pos\(2)))) # (\inst2|pixel_column\(2) & 
-- (!\inst2|pixel_column\(1) & (\inst3|bottom_cloud2_x_pos\(2) & !\inst2|pixel_column\(0)))) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(1) & ( \inst3|bottom_cloud2_x_pos\(0) & ( (!\inst2|pixel_column\(2) & ((!\inst2|pixel_column\(1)) # 
-- ((!\inst2|pixel_column\(0)) # (\inst3|bottom_cloud2_x_pos\(2))))) # (\inst2|pixel_column\(2) & (\inst3|bottom_cloud2_x_pos\(2) & ((!\inst2|pixel_column\(1)) # (!\inst2|pixel_column\(0))))) ) ) ) # ( \inst3|bottom_cloud2_x_pos\(1) & ( 
-- !\inst3|bottom_cloud2_x_pos\(0) & ( (!\inst2|pixel_column\(2) & \inst3|bottom_cloud2_x_pos\(2)) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(1) & ( !\inst3|bottom_cloud2_x_pos\(0) & ( (!\inst2|pixel_column\(1) & ((!\inst2|pixel_column\(2)) # 
-- (\inst3|bottom_cloud2_x_pos\(2)))) # (\inst2|pixel_column\(1) & (!\inst2|pixel_column\(2) & \inst3|bottom_cloud2_x_pos\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010001110000011000000110011001111100011101000111000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	datad => \inst2|ALT_INV_pixel_column\(0),
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	combout => \inst3|LessThan28~0_combout\);

-- Location: MLABCELL_X23_Y20_N15
\inst3|LessThan28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan28~2_combout\ = ( \inst3|LessThan32~1_combout\ & ( (!\inst3|LessThan28~1_combout\ & ((!\inst3|bottom_cloud2_x_pos\(3) & (\inst2|pixel_column\(3) & !\inst3|LessThan28~0_combout\)) # (\inst3|bottom_cloud2_x_pos\(3) & 
-- ((!\inst3|LessThan28~0_combout\) # (\inst2|pixel_column\(3)))))) ) ) # ( !\inst3|LessThan32~1_combout\ & ( !\inst3|LessThan28~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001110000000100000111000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datab => \inst2|ALT_INV_pixel_column\(3),
	datac => \inst3|ALT_INV_LessThan28~1_combout\,
	datad => \inst3|ALT_INV_LessThan28~0_combout\,
	dataf => \inst3|ALT_INV_LessThan32~1_combout\,
	combout => \inst3|LessThan28~2_combout\);

-- Location: MLABCELL_X23_Y19_N6
\inst3|LessThan28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan28~3_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( (!\inst3|bottom_cloud2_x_pos\(6) & (!\inst2|pixel_column\(6) & !\inst2|pixel_column[7]~DUPLICATE_q\)) # (\inst3|bottom_cloud2_x_pos\(6) & (\inst2|pixel_column\(6) & 
-- \inst2|pixel_column[7]~DUPLICATE_q\)) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( (!\inst3|bottom_cloud2_x_pos\(6) & (!\inst2|pixel_column\(6) & \inst2|pixel_column[7]~DUPLICATE_q\)) # (\inst3|bottom_cloud2_x_pos\(6) & (\inst2|pixel_column\(6) & 
-- !\inst2|pixel_column[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110100000000001011010000010100000000001011010000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	combout => \inst3|LessThan28~3_combout\);

-- Location: MLABCELL_X23_Y19_N48
\inst3|LessThan28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan28~5_combout\ = ( \inst3|LessThan28~2_combout\ & ( \inst3|LessThan28~3_combout\ & ( (!\inst3|LessThan28~4_combout\ & ((!\inst3|bottom_cloud2_x_pos\(8) $ (\inst3|Add10~1_combout\)) # (\inst2|pixel_column\(8)))) # 
-- (\inst3|LessThan28~4_combout\ & (\inst2|pixel_column\(8) & (!\inst3|bottom_cloud2_x_pos\(8) $ (\inst3|Add10~1_combout\)))) ) ) ) # ( !\inst3|LessThan28~2_combout\ & ( \inst3|LessThan28~3_combout\ & ( (\inst2|pixel_column\(8) & 
-- (!\inst3|bottom_cloud2_x_pos\(8) $ (\inst3|Add10~1_combout\))) ) ) ) # ( \inst3|LessThan28~2_combout\ & ( !\inst3|LessThan28~3_combout\ & ( (!\inst3|LessThan28~4_combout\ & ((!\inst3|bottom_cloud2_x_pos\(8) $ (\inst3|Add10~1_combout\)) # 
-- (\inst2|pixel_column\(8)))) # (\inst3|LessThan28~4_combout\ & (\inst2|pixel_column\(8) & (!\inst3|bottom_cloud2_x_pos\(8) $ (\inst3|Add10~1_combout\)))) ) ) ) # ( !\inst3|LessThan28~2_combout\ & ( !\inst3|LessThan28~3_combout\ & ( 
-- (!\inst3|LessThan28~4_combout\ & ((!\inst3|bottom_cloud2_x_pos\(8) $ (\inst3|Add10~1_combout\)) # (\inst2|pixel_column\(8)))) # (\inst3|LessThan28~4_combout\ & (\inst2|pixel_column\(8) & (!\inst3|bottom_cloud2_x_pos\(8) $ (\inst3|Add10~1_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000011111001100100001111100100000000100110011001000011111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	datab => \inst3|ALT_INV_Add10~1_combout\,
	datac => \inst3|ALT_INV_LessThan28~4_combout\,
	datad => \inst2|ALT_INV_pixel_column\(8),
	datae => \inst3|ALT_INV_LessThan28~2_combout\,
	dataf => \inst3|ALT_INV_LessThan28~3_combout\,
	combout => \inst3|LessThan28~5_combout\);

-- Location: MLABCELL_X23_Y19_N54
\inst3|bottom_cloud2_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud2_on~0_combout\ = ( \inst3|LessThan32~6_combout\ & ( \inst3|LessThan28~5_combout\ & ( (!\inst3|Add10~0_combout\ & (!\inst3|bottom_cloud2_x_pos\(10) & (!\inst3|bottom_cloud2_x_pos\(9) $ (\inst2|pixel_column\(9))))) # 
-- (\inst3|Add10~0_combout\ & (!\inst3|bottom_cloud2_x_pos\(10) $ (((!\inst3|bottom_cloud2_x_pos\(9) & \inst2|pixel_column\(9)))))) ) ) ) # ( !\inst3|LessThan32~6_combout\ & ( \inst3|LessThan28~5_combout\ & ( (\inst3|Add10~0_combout\ & 
-- ((!\inst3|bottom_cloud2_x_pos\(10) & (\inst3|bottom_cloud2_x_pos\(9) & !\inst2|pixel_column\(9))) # (\inst3|bottom_cloud2_x_pos\(10) & (!\inst3|bottom_cloud2_x_pos\(9) & \inst2|pixel_column\(9))))) ) ) ) # ( \inst3|LessThan32~6_combout\ & ( 
-- !\inst3|LessThan28~5_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(10) & (\inst3|Add10~0_combout\ & (!\inst3|bottom_cloud2_x_pos\(9) $ (\inst2|pixel_column\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000001000000010000100001010001000011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	datab => \inst3|ALT_INV_Add10~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(9),
	datad => \inst2|ALT_INV_pixel_column\(9),
	datae => \inst3|ALT_INV_LessThan32~6_combout\,
	dataf => \inst3|ALT_INV_LessThan28~5_combout\,
	combout => \inst3|bottom_cloud2_on~0_combout\);

-- Location: LABCELL_X24_Y19_N48
\inst3|blue~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|blue~0_combout\ = ( \inst3|bottom_cloud1_on~0_combout\ & ( \inst3|bottom_cloud2_on~0_combout\ & ( (!\inst3|top_cloud2_on~0_combout\ & (!\inst3|top_cloud1_on~0_combout\ & (!\inst3|bottom_cloud2_on~1_combout\ & !\inst3|bottom_cloud1_on~1_combout\))) 
-- ) ) ) # ( !\inst3|bottom_cloud1_on~0_combout\ & ( \inst3|bottom_cloud2_on~0_combout\ & ( (!\inst3|top_cloud2_on~0_combout\ & !\inst3|bottom_cloud2_on~1_combout\) ) ) ) # ( \inst3|bottom_cloud1_on~0_combout\ & ( !\inst3|bottom_cloud2_on~0_combout\ & ( 
-- (!\inst3|top_cloud1_on~0_combout\ & !\inst3|bottom_cloud1_on~1_combout\) ) ) ) # ( !\inst3|bottom_cloud1_on~0_combout\ & ( !\inst3|bottom_cloud2_on~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110011000000000010100000101000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_on~0_combout\,
	datab => \inst3|ALT_INV_top_cloud1_on~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud2_on~1_combout\,
	datad => \inst3|ALT_INV_bottom_cloud1_on~1_combout\,
	datae => \inst3|ALT_INV_bottom_cloud1_on~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud2_on~0_combout\,
	combout => \inst3|blue~0_combout\);

-- Location: LABCELL_X21_Y26_N48
\inst14|Mux1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~30_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux1~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(42))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(170))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux1~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(106))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(170))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	datad => \inst14|ALT_INV_Mux1~34_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	combout => \inst14|Mux1~30_combout\);

-- Location: LABCELL_X36_Y25_N30
\inst14|Mux1~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~59_combout\ = ( \inst14|Mux1~58_combout\ & ( \inst14|Mux1~39_combout\ ) ) # ( !\inst14|Mux1~58_combout\ & ( \inst14|Mux1~39_combout\ & ( !\inst14|Add0~3_combout\ ) ) ) # ( \inst14|Mux1~58_combout\ & ( !\inst14|Mux1~39_combout\ & ( 
-- \inst14|Add0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Mux1~58_combout\,
	dataf => \inst14|ALT_INV_Mux1~39_combout\,
	combout => \inst14|Mux1~59_combout\);

-- Location: MLABCELL_X28_Y25_N24
\inst14|Mux1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~61_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(130) & ( \inst14|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(66)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(194)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(130) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(66))))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(194) & ((\inst14|Add0~4_combout\)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(130) & ( !\inst14|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(66) & \inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(194)))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(130) & ( !\inst14|altsyncram_component|auto_generated|q_a\(2) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(66)))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(194))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(194),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst14|Mux1~61_combout\);

-- Location: LABCELL_X24_Y23_N12
\inst14|Mux1~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~54_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux1~61_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(58)))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(122)))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux1~61_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(58)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(186)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100000011010101010000001101010101110011110101010111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~61_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(186),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	combout => \inst14|Mux1~54_combout\);

-- Location: MLABCELL_X28_Y25_N36
\inst14|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~4_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst2|pixel_column\(1) & (\inst14|Mux1~54_combout\ & ((!\inst14|Add0~0_combout\)))) # (\inst2|pixel_column\(1) & (((\inst14|Add0~0_combout\) # (\inst14|Mux1~41_combout\))))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst14|Mux1~59_combout\ & ((!\inst14|Add0~0_combout\)))))) # (\inst2|pixel_column\(1) & ((((\inst14|Add0~0_combout\))) # (\inst14|Mux1~47_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~47_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst14|ALT_INV_Mux1~59_combout\,
	datad => \inst14|ALT_INV_Mux1~41_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	datag => \inst14|ALT_INV_Mux1~54_combout\,
	combout => \inst14|Mux9~4_combout\);

-- Location: LABCELL_X26_Y18_N39
\inst14|Mux1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~29_combout\ = ( \inst14|Mux1~4_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux1~28_combout\) ) ) # ( !\inst14|Mux1~4_combout\ & ( (\inst14|Add0~3_combout\ & \inst14|Mux1~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux1~28_combout\,
	dataf => \inst14|ALT_INV_Mux1~4_combout\,
	combout => \inst14|Mux1~29_combout\);

-- Location: LABCELL_X25_Y23_N12
\inst14|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux9~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux9~4_combout\))))) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux9~4_combout\ & (((\inst14|Mux1~29_combout\)))) # (\inst14|Mux9~4_combout\ & 
-- (\inst14|Mux1~13_combout\)))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux9~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Mux9~4_combout\ & (\inst14|Mux1~30_combout\)) # (\inst14|Mux9~4_combout\ & 
-- ((\inst14|Mux1~14_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Mux1~13_combout\,
	datac => \inst14|ALT_INV_Mux1~30_combout\,
	datad => \inst14|ALT_INV_Mux9~4_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux1~14_combout\,
	datag => \inst14|ALT_INV_Mux1~29_combout\,
	combout => \inst14|Mux9~0_combout\);

-- Location: LABCELL_X24_Y27_N39
\inst14|Mux2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~53_combout\ = ( \inst14|Mux2~11_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux2~46_combout\) ) ) # ( !\inst14|Mux2~11_combout\ & ( (\inst14|Mux2~46_combout\ & \inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~46_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst14|ALT_INV_Mux2~11_combout\,
	combout => \inst14|Mux2~53_combout\);

-- Location: LABCELL_X24_Y24_N18
\inst14|Mux2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~49_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux2~45_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(69))) # 
-- (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(133))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux2~45_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(69))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(197))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000100011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(197),
	datad => \inst14|ALT_INV_Mux2~45_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	combout => \inst14|Mux2~49_combout\);

-- Location: MLABCELL_X28_Y25_N0
\inst14|Mux2~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~24_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst14|Mux2~35_combout\)) # (\inst2|pixel_column\(1) & (((\inst14|Mux2~49_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst14|Mux2~40_combout\)) # (\inst2|pixel_column\(1) & (((\inst14|Mux2~53_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst14|ALT_INV_Mux2~40_combout\,
	datad => \inst14|ALT_INV_Mux2~53_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux2~49_combout\,
	datag => \inst14|ALT_INV_Mux2~35_combout\,
	combout => \inst14|Mux2~24_combout\);

-- Location: MLABCELL_X23_Y27_N48
\inst14|Mux2~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~20_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(61))))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(189))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux2~48_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(125))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(189))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux2~48_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(189),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	datad => \inst14|ALT_INV_Mux2~48_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~3_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	combout => \inst14|Mux2~20_combout\);

-- Location: LABCELL_X24_Y17_N36
\inst14|Mux2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~18_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(109) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(173)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(237))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(109) & ( (\inst14|altsyncram_component|auto_generated|q_a\(45)) # (\inst14|Add0~4_combout\) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(109) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(173)))) # (\inst14|Add0~4_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(237))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(109) & ( (!\inst14|Add0~4_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(45)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(237),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	combout => \inst14|Mux2~18_combout\);

-- Location: LABCELL_X26_Y18_N21
\inst14|Mux2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~19_combout\ = ( \inst14|Mux2~18_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux2~12_combout\) ) ) # ( !\inst14|Mux2~18_combout\ & ( (\inst14|Mux2~12_combout\ & \inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~12_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst14|ALT_INV_Mux2~18_combout\,
	combout => \inst14|Mux2~19_combout\);

-- Location: LABCELL_X25_Y23_N36
\inst14|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|Mux2~24_combout\)) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux2~24_combout\ & (\inst14|Mux2~6_combout\)) # (\inst14|Mux2~24_combout\ & 
-- (((\inst14|Mux2~19_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|Mux2~24_combout\)) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux2~24_combout\ & (\inst14|Mux2~7_combout\)) # (\inst14|Mux2~24_combout\ & 
-- (((\inst14|Mux2~20_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000100110001001100011011100110111001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Mux2~24_combout\,
	datac => \inst14|ALT_INV_Mux2~7_combout\,
	datad => \inst14|ALT_INV_Mux2~20_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux2~19_combout\,
	datag => \inst14|ALT_INV_Mux2~6_combout\,
	combout => \inst14|Mux2~0_combout\);

-- Location: MLABCELL_X23_Y27_N0
\inst14|Mux1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~53_combout\ = ( \inst14|Mux1~11_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux1~46_combout\) ) ) # ( !\inst14|Mux1~11_combout\ & ( (\inst14|Add0~3_combout\ & \inst14|Mux1~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst14|ALT_INV_Mux1~46_combout\,
	dataf => \inst14|ALT_INV_Mux1~11_combout\,
	combout => \inst14|Mux1~53_combout\);

-- Location: LABCELL_X21_Y26_N6
\inst14|Mux1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~49_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux1~45_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(70))))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(134))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux1~45_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(70))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(198))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(198),
	datad => \inst14|ALT_INV_Mux1~45_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	combout => \inst14|Mux1~49_combout\);

-- Location: LABCELL_X24_Y26_N0
\inst14|Mux1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~24_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst14|Mux1~35_combout\)) # (\inst2|pixel_column\(1) & ((\inst14|Mux1~49_combout\))))) # (\inst14|Add0~0_combout\ & 
-- (((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (((!\inst2|pixel_column\(1) & ((\inst14|Mux1~40_combout\))) # (\inst2|pixel_column\(1) & (\inst14|Mux1~53_combout\))))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~53_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux1~40_combout\,
	datad => \inst14|ALT_INV_Mux1~49_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(1),
	datag => \inst14|ALT_INV_Mux1~35_combout\,
	combout => \inst14|Mux1~24_combout\);

-- Location: LABCELL_X32_Y25_N0
\inst14|Mux1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~20_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(62))))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(190))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux1~48_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(126))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(190))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux1~48_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(190),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Mux1~48_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	combout => \inst14|Mux1~20_combout\);

-- Location: LABCELL_X26_Y18_N42
\inst14|Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~18_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(46) & ( \inst14|altsyncram_component|auto_generated|q_a\(174) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(110))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(238))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(46) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(174) & ( (!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(110) & ((\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(238))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(46) & ( !\inst14|altsyncram_component|auto_generated|q_a\(174) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(110)))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(238) & \inst14|Add0~4_combout\)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(46) & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(174) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(110))) # (\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(238)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(238),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	combout => \inst14|Mux1~18_combout\);

-- Location: LABCELL_X26_Y18_N18
\inst14|Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~19_combout\ = ( \inst14|Mux1~18_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux1~12_combout\) ) ) # ( !\inst14|Mux1~18_combout\ & ( (\inst14|Add0~3_combout\ & \inst14|Mux1~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux1~12_combout\,
	dataf => \inst14|ALT_INV_Mux1~18_combout\,
	combout => \inst14|Mux1~19_combout\);

-- Location: LABCELL_X25_Y23_N24
\inst14|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux1~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Mux1~24_combout\ & (((\inst14|Mux1~6_combout\ & ((\inst14|Add0~0_combout\)))))) # (\inst14|Mux1~24_combout\ & ((((!\inst14|Add0~0_combout\) # (\inst14|Mux1~19_combout\))))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst14|Mux1~24_combout\ & (((\inst14|Mux1~7_combout\ & ((\inst14|Add0~0_combout\)))))) # (\inst14|Mux1~24_combout\ & ((((!\inst14|Add0~0_combout\))) # (\inst14|Mux1~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100001010010111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux1~24_combout\,
	datab => \inst14|ALT_INV_Mux1~20_combout\,
	datac => \inst14|ALT_INV_Mux1~7_combout\,
	datad => \inst14|ALT_INV_Mux1~19_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	datag => \inst14|ALT_INV_Mux1~6_combout\,
	combout => \inst14|Mux1~0_combout\);

-- Location: LABCELL_X26_Y18_N0
\inst14|Mux8~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~28_combout\ = ( \inst14|Add0~2_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~4_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(239)) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(47)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(111))) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(175) & ( (\inst14|altsyncram_component|auto_generated|q_a\(239) & \inst14|Add0~4_combout\) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(47)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(111))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(239),
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	combout => \inst14|Mux8~28_combout\);

-- Location: LABCELL_X26_Y18_N36
\inst14|Mux8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~29_combout\ = (!\inst14|Add0~3_combout\ & ((\inst14|Mux8~28_combout\))) # (\inst14|Add0~3_combout\ & (\inst14|Mux8~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux8~5_combout\,
	datad => \inst14|ALT_INV_Mux8~28_combout\,
	combout => \inst14|Mux8~29_combout\);

-- Location: LABCELL_X26_Y25_N48
\inst14|Mux8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~30_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(63))) # (\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(191))))))) # (\inst14|Add0~3_combout\ & (\inst14|Mux8~34_combout\)) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(127))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(191))))))) # (\inst14|Add0~3_combout\ & (\inst14|Mux8~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100010001000110110001000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Mux8~34_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(191),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	combout => \inst14|Mux8~30_combout\);

-- Location: LABCELL_X21_Y26_N12
\inst14|Mux8~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~55_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~39_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(71))))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(135))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux8~39_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(71))))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(199))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(199),
	datad => \inst14|ALT_INV_Mux8~39_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	combout => \inst14|Mux8~55_combout\);

-- Location: LABCELL_X25_Y27_N21
\inst14|Mux8~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux8~59_combout\ = ( \inst14|Mux8~40_combout\ & ( (\inst14|Mux8~4_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux8~40_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux8~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst14|ALT_INV_Mux8~4_combout\,
	dataf => \inst14|ALT_INV_Mux8~40_combout\,
	combout => \inst14|Mux8~59_combout\);

-- Location: LABCELL_X26_Y25_N12
\inst14|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (((\inst14|Mux8~50_combout\)))) # (\inst2|pixel_column\(1) & (\inst14|Mux8~55_combout\)))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (((!\inst2|pixel_column\(1) & (\inst14|Mux8~54_combout\)) # (\inst2|pixel_column\(1) & ((\inst14|Mux8~59_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Mux8~55_combout\,
	datac => \inst14|ALT_INV_Mux8~54_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux8~59_combout\,
	datag => \inst14|ALT_INV_Mux8~50_combout\,
	combout => \inst14|Mux0~4_combout\);

-- Location: LABCELL_X25_Y23_N48
\inst14|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux0~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux0~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Mux0~4_combout\ & ((\inst14|Mux8~23_combout\))) # (\inst14|Mux0~4_combout\ & 
-- (\inst14|Mux8~29_combout\))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux0~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Mux0~4_combout\ & (\inst14|Mux8~24_combout\)) # (\inst14|Mux0~4_combout\ & 
-- ((\inst14|Mux8~30_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Mux8~29_combout\,
	datac => \inst14|ALT_INV_Mux8~24_combout\,
	datad => \inst14|ALT_INV_Mux8~30_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux0~4_combout\,
	datag => \inst14|ALT_INV_Mux8~23_combout\,
	combout => \inst14|Mux0~0_combout\);

-- Location: LABCELL_X26_Y25_N36
\inst14|Mux3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~20_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux3~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(40))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(168))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux3~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(104))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(168))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	datad => \inst14|ALT_INV_Mux3~34_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	combout => \inst14|Mux3~20_combout\);

-- Location: MLABCELL_X23_Y27_N45
\inst14|Mux3~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~54_combout\ = ( \inst14|Mux3~53_combout\ & ( (\inst14|Add0~3_combout\) # (\inst14|Mux3~39_combout\) ) ) # ( !\inst14|Mux3~53_combout\ & ( (\inst14|Mux3~39_combout\ & !\inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux3~39_combout\,
	datac => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst14|ALT_INV_Mux3~53_combout\,
	combout => \inst14|Mux3~54_combout\);

-- Location: LABCELL_X21_Y24_N27
\inst14|Mux3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~61_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(192) & ( \inst14|altsyncram_component|auto_generated|q_a\(64) & ( ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(0)))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(128)))) # (\inst14|Add0~4_combout\) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(192) & ( \inst14|altsyncram_component|auto_generated|q_a\(64) & ( 
-- (!\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(0))) # (\inst14|Add0~4_combout\))) # (\inst14|Add0~2_combout\ & (!\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(128)))) ) ) ) # ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(192) & ( !\inst14|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst14|Add0~2_combout\ & (!\inst14|Add0~4_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(128))) # (\inst14|Add0~4_combout\))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(192) & ( !\inst14|altsyncram_component|auto_generated|q_a\(64) & ( 
-- (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(0)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(128))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(192),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	combout => \inst14|Mux3~61_combout\);

-- Location: LABCELL_X24_Y18_N54
\inst14|Mux3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~49_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux3~61_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(56)))) # 
-- (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(120)))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux3~61_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(56)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(184)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001110111010001000111011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux3~61_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(184),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	combout => \inst14|Mux3~49_combout\);

-- Location: LABCELL_X26_Y25_N30
\inst14|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~4_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst2|pixel_column\(1) & (((\inst14|Mux3~49_combout\ & !\inst14|Add0~0_combout\)))) # (\inst2|pixel_column\(1) & (((\inst14|Add0~0_combout\)) # (\inst14|Mux3~41_combout\)))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( ((!\inst2|pixel_column\(1) & (((\inst14|Mux3~54_combout\ & !\inst14|Add0~0_combout\)))) # (\inst2|pixel_column\(1) & (((\inst14|Add0~0_combout\)) # (\inst14|Mux3~47_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux3~47_combout\,
	datab => \inst14|ALT_INV_Mux3~41_combout\,
	datac => \inst14|ALT_INV_Mux3~54_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	datag => \inst14|ALT_INV_Mux3~49_combout\,
	combout => \inst14|Mux11~4_combout\);

-- Location: LABCELL_X26_Y18_N54
\inst14|Mux3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~19_combout\ = ( \inst14|Mux3~18_combout\ & ( (\inst14|Mux3~4_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux3~18_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux3~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux3~4_combout\,
	dataf => \inst14|ALT_INV_Mux3~18_combout\,
	combout => \inst14|Mux3~19_combout\);

-- Location: LABCELL_X25_Y22_N54
\inst14|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux11~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux11~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Mux11~4_combout\ & (\inst14|Mux3~19_combout\)) # (\inst14|Mux11~4_combout\ & 
-- ((\inst14|Mux3~13_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst14|Mux11~4_combout\))))) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux11~4_combout\ & (((\inst14|Mux3~20_combout\)))) # (\inst14|Mux11~4_combout\ & 
-- (\inst14|Mux3~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Mux3~14_combout\,
	datac => \inst14|ALT_INV_Mux3~20_combout\,
	datad => \inst14|ALT_INV_Mux11~4_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux3~13_combout\,
	datag => \inst14|ALT_INV_Mux3~19_combout\,
	combout => \inst14|Mux11~0_combout\);

-- Location: LABCELL_X25_Y19_N36
\inst14|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Equal0~1_combout\ = ( !\inst14|Mux0~0_combout\ & ( !\inst14|Mux11~0_combout\ & ( (!\inst14|Mux9~0_combout\ & (!\inst14|Mux2~0_combout\ & !\inst14|Mux1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux9~0_combout\,
	datab => \inst14|ALT_INV_Mux2~0_combout\,
	datac => \inst14|ALT_INV_Mux1~0_combout\,
	datae => \inst14|ALT_INV_Mux0~0_combout\,
	dataf => \inst14|ALT_INV_Mux11~0_combout\,
	combout => \inst14|Equal0~1_combout\);

-- Location: MLABCELL_X23_Y19_N12
\inst3|toolbox_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|toolbox_on~1_combout\ = ( !\inst2|pixel_row\(6) & ( (!\inst2|pixel_row\(2) & (!\inst2|pixel_row[1]~DUPLICATE_q\ & !\inst2|pixel_row\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst2|ALT_INV_pixel_row[1]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_row\(0),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst3|toolbox_on~1_combout\);

-- Location: MLABCELL_X23_Y24_N18
\inst3|toolbox_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|toolbox_on~2_combout\ = ( \inst3|toolbox_on~1_combout\ & ( (!\inst2|pixel_row\(3) & (!\inst2|pixel_row\(4) & !\inst2|pixel_row\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(3),
	datac => \inst2|ALT_INV_pixel_row\(4),
	datad => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst3|ALT_INV_toolbox_on~1_combout\,
	combout => \inst3|toolbox_on~2_combout\);

-- Location: LABCELL_X24_Y22_N51
\inst3|LessThan11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~0_combout\ = ( !\inst2|pixel_column\(4) & ( !\inst2|pixel_column\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	dataf => \inst2|ALT_INV_pixel_column\(4),
	combout => \inst3|LessThan11~0_combout\);

-- Location: MLABCELL_X23_Y24_N0
\inst3|red~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~3_combout\ = ( \inst2|pixel_column[7]~DUPLICATE_q\ & ( (!\inst2|pixel_column\(6) & (!\inst2|pixel_column\(9) & ((!\inst2|pixel_column\(5)) # (\inst3|LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000010001000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datab => \inst2|ALT_INV_pixel_column\(9),
	datac => \inst3|ALT_INV_LessThan11~0_combout\,
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	combout => \inst3|red~3_combout\);

-- Location: MLABCELL_X23_Y23_N24
\inst3|red~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~4_combout\ = ( \inst3|red~3_combout\ & ( ((!\inst3|toolbox_on~2_combout\) # (\inst2|pixel_row\(8))) # (\inst2|pixel_row\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datab => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst3|ALT_INV_toolbox_on~2_combout\,
	dataf => \inst3|ALT_INV_red~3_combout\,
	combout => \inst3|red~4_combout\);

-- Location: MLABCELL_X23_Y19_N21
\inst3|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~0_combout\ = ( \inst2|pixel_row\(5) & ( (\inst2|pixel_row\(6) & \inst2|pixel_row\(7)) ) ) # ( !\inst2|pixel_row\(5) & ( (\inst2|pixel_row\(6) & (\inst2|pixel_row\(7) & ((\inst2|pixel_row\(3)) # (\inst2|pixel_row\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(6),
	datab => \inst2|ALT_INV_pixel_row\(7),
	datac => \inst2|ALT_INV_pixel_row\(4),
	datad => \inst2|ALT_INV_pixel_row\(3),
	dataf => \inst2|ALT_INV_pixel_row\(5),
	combout => \inst3|LessThan9~0_combout\);

-- Location: MLABCELL_X23_Y20_N51
\inst3|red~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~9_combout\ = ( !\inst3|LessThan9~0_combout\ & ( (\inst2|pixel_column\(8) & (\inst3|red~4_combout\ & !\inst2|pixel_row\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(8),
	datac => \inst3|ALT_INV_red~4_combout\,
	datad => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_LessThan9~0_combout\,
	combout => \inst3|red~9_combout\);

-- Location: LABCELL_X24_Y23_N18
\inst14|Mux3~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~55_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux3~45_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(68))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(132))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux3~45_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(68))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(196))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001000111000000000100011111111111010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(196),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Mux3~45_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	combout => \inst14|Mux3~55_combout\);

-- Location: LABCELL_X21_Y27_N30
\inst14|Mux3~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~59_combout\ = ( \inst14|Mux3~11_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux3~46_combout\) ) ) # ( !\inst14|Mux3~11_combout\ & ( (\inst14|Add0~3_combout\ & \inst14|Mux3~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux3~46_combout\,
	dataf => \inst14|ALT_INV_Mux3~11_combout\,
	combout => \inst14|Mux3~59_combout\);

-- Location: LABCELL_X24_Y27_N54
\inst14|Mux3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~30_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~0_combout\ & (\inst14|Mux3~35_combout\))) # (\inst2|pixel_column\(1) & ((((\inst14|Mux3~55_combout\))) # (\inst14|Add0~0_combout\))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~0_combout\ & (\inst14|Mux3~40_combout\))) # (\inst2|pixel_column\(1) & ((((\inst14|Mux3~59_combout\))) # (\inst14|Add0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100101011101000110010001100100011001010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux3~40_combout\,
	datad => \inst14|ALT_INV_Mux3~55_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux3~59_combout\,
	datag => \inst14|ALT_INV_Mux3~35_combout\,
	combout => \inst14|Mux3~30_combout\);

-- Location: LABCELL_X25_Y25_N12
\inst14|Mux3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~26_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(60)))) # (\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(188)))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux3~48_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- ((\inst14|altsyncram_component|auto_generated|q_a\(124)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(188)))))) # (\inst14|Add0~3_combout\ & ((((\inst14|Mux3~48_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000011000011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(188),
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	datad => \inst14|ALT_INV_Mux3~48_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	combout => \inst14|Mux3~26_combout\);

-- Location: MLABCELL_X28_Y18_N42
\inst14|Mux3~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~24_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|altsyncram_component|auto_generated|q_a\(236) & ( (\inst14|Add0~2_combout\) # (\inst14|altsyncram_component|auto_generated|q_a\(108)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(236) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(44)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(172))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst14|altsyncram_component|auto_generated|q_a\(236) & ( (\inst14|altsyncram_component|auto_generated|q_a\(108) & !\inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(236) & ( (!\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(44)))) # (\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(172))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(236),
	combout => \inst14|Mux3~24_combout\);

-- Location: LABCELL_X26_Y18_N57
\inst14|Mux3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~25_combout\ = ( \inst14|Mux3~24_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst14|Mux3~12_combout\) ) ) # ( !\inst14|Mux3~24_combout\ & ( (\inst14|Add0~3_combout\ & \inst14|Mux3~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|ALT_INV_Mux3~12_combout\,
	dataf => \inst14|ALT_INV_Mux3~24_combout\,
	combout => \inst14|Mux3~25_combout\);

-- Location: LABCELL_X25_Y22_N30
\inst14|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux3~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|Mux3~30_combout\)) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux3~30_combout\ & (\inst14|Mux3~6_combout\)) # (\inst14|Mux3~30_combout\ & 
-- (((\inst14|Mux3~25_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst14|Mux3~30_combout\)) # (\inst14|Add0~0_combout\ & ((!\inst14|Mux3~30_combout\ & (\inst14|Mux3~7_combout\)) # (\inst14|Mux3~30_combout\ & 
-- (((\inst14|Mux3~26_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000100110001001100011011100110111001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Mux3~30_combout\,
	datac => \inst14|ALT_INV_Mux3~7_combout\,
	datad => \inst14|ALT_INV_Mux3~26_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux3~25_combout\,
	datag => \inst14|ALT_INV_Mux3~6_combout\,
	combout => \inst14|Mux3~0_combout\);

-- Location: MLABCELL_X23_Y27_N3
\inst14|Mux2~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~59_combout\ = ( \inst14|Mux2~58_combout\ & ( (\inst14|Mux2~39_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux2~58_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux2~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst14|ALT_INV_Mux2~39_combout\,
	dataf => \inst14|ALT_INV_Mux2~58_combout\,
	combout => \inst14|Mux2~59_combout\);

-- Location: LABCELL_X24_Y24_N42
\inst14|Mux2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~61_combout\ = ( \inst14|altsyncram_component|auto_generated|q_a\(129) & ( \inst14|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~4_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(1)) # 
-- (\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # (\inst14|altsyncram_component|auto_generated|q_a\(193)))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|q_a\(129) & ( 
-- \inst14|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(1))))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # 
-- (\inst14|altsyncram_component|auto_generated|q_a\(193)))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|q_a\(129) & ( !\inst14|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~4_combout\ & 
-- (((\inst14|altsyncram_component|auto_generated|q_a\(1)) # (\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(193) & (\inst14|Add0~2_combout\))) ) ) ) # ( 
-- !\inst14|altsyncram_component|auto_generated|q_a\(129) & ( !\inst14|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst14|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (\inst14|Add0~4_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(193) & (\inst14|Add0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(193),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	combout => \inst14|Mux2~61_combout\);

-- Location: LABCELL_X24_Y23_N36
\inst14|Mux2~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~54_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux2~61_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(57))) # (\inst14|Add0~2_combout\ 
-- & ((\inst14|altsyncram_component|auto_generated|q_a\(121))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst14|Mux2~61_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(57))) # (\inst14|Add0~2_combout\ & ((\inst14|altsyncram_component|auto_generated|q_a\(185))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011010101010011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux2~61_combout\,
	datab => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(185),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	combout => \inst14|Mux2~54_combout\);

-- Location: LABCELL_X21_Y25_N51
\inst14|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst14|Mux2~54_combout\ & ((!\inst14|Add0~0_combout\)))))) # (\inst2|pixel_column\(1) & ((((\inst14|Add0~0_combout\))) # (\inst14|Mux2~41_combout\))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst14|Mux2~59_combout\ & ((!\inst14|Add0~0_combout\)))))) # (\inst2|pixel_column\(1) & ((((\inst14|Add0~0_combout\) # (\inst14|Mux2~47_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst14|ALT_INV_Mux2~41_combout\,
	datac => \inst14|ALT_INV_Mux2~59_combout\,
	datad => \inst14|ALT_INV_Mux2~47_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	datag => \inst14|ALT_INV_Mux2~54_combout\,
	combout => \inst14|Mux10~4_combout\);

-- Location: LABCELL_X24_Y18_N30
\inst14|Mux2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~30_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux2~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst14|altsyncram_component|auto_generated|q_a\(41))) # 
-- (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(169))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst14|Mux2~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst14|altsyncram_component|auto_generated|q_a\(105))) # (\inst14|Add0~2_combout\ & (((\inst14|altsyncram_component|auto_generated|q_a\(169))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	datad => \inst14|ALT_INV_Mux2~34_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	datag => \inst14|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	combout => \inst14|Mux2~30_combout\);

-- Location: MLABCELL_X28_Y18_N54
\inst14|Mux2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux2~29_combout\ = ( \inst14|Mux2~28_combout\ & ( (\inst14|Mux2~4_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst14|Mux2~28_combout\ & ( (!\inst14|Add0~3_combout\ & \inst14|Mux2~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst14|ALT_INV_Mux2~4_combout\,
	dataf => \inst14|ALT_INV_Mux2~28_combout\,
	combout => \inst14|Mux2~29_combout\);

-- Location: LABCELL_X25_Y22_N0
\inst14|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst14|Mux10~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Mux10~4_combout\ & (\inst14|Add0~0_combout\ & (\inst14|Mux2~29_combout\))) # (\inst14|Mux10~4_combout\ & ((!\inst14|Add0~0_combout\) # (((\inst14|Mux2~13_combout\))))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst14|Mux10~4_combout\ & (\inst14|Add0~0_combout\ & (\inst14|Mux2~30_combout\))) # (\inst14|Mux10~4_combout\ & ((!\inst14|Add0~0_combout\) # (((\inst14|Mux2~14_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001010111010001100100011001000110010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux10~4_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Mux2~30_combout\,
	datad => \inst14|ALT_INV_Mux2~13_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Mux2~14_combout\,
	datag => \inst14|ALT_INV_Mux2~29_combout\,
	combout => \inst14|Mux10~0_combout\);

-- Location: MLABCELL_X34_Y23_N36
\inst3|Add21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~29_sumout\ = SUM(( \inst3|ball_y_pos\(4) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~2\ ))
-- \inst3|Add21~30\ = CARRY(( \inst3|ball_y_pos\(4) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(4),
	cin => \inst3|Add21~2\,
	sumout => \inst3|Add21~29_sumout\,
	cout => \inst3|Add21~30\);

-- Location: MLABCELL_X34_Y23_N39
\inst3|Add21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~25_sumout\ = SUM(( \inst3|ball_y_pos\(5) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~30\ ))
-- \inst3|Add21~26\ = CARRY(( \inst3|ball_y_pos\(5) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	cin => \inst3|Add21~30\,
	sumout => \inst3|Add21~25_sumout\,
	cout => \inst3|Add21~26\);

-- Location: FF_X26_Y19_N29
\inst3|ball_y_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add21~25_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(5));

-- Location: MLABCELL_X34_Y23_N42
\inst3|Add21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~21_sumout\ = SUM(( \inst3|ball_y_pos\(6) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~26\ ))
-- \inst3|Add21~22\ = CARRY(( \inst3|ball_y_pos\(6) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(6),
	cin => \inst3|Add21~26\,
	sumout => \inst3|Add21~21_sumout\,
	cout => \inst3|Add21~22\);

-- Location: FF_X26_Y19_N4
\inst3|ball_y_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add21~21_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(6));

-- Location: MLABCELL_X34_Y23_N45
\inst3|Add21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~17_sumout\ = SUM(( \inst3|ball_y_pos\(7) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~22\ ))
-- \inst3|Add21~18\ = CARRY(( \inst3|ball_y_pos\(7) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	cin => \inst3|Add21~22\,
	sumout => \inst3|Add21~17_sumout\,
	cout => \inst3|Add21~18\);

-- Location: FF_X26_Y19_N22
\inst3|ball_y_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add21~17_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(7));

-- Location: MLABCELL_X34_Y23_N48
\inst3|Add21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~9_sumout\ = SUM(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos\(8) ) + ( \inst3|Add21~18\ ))
-- \inst3|Add21~10\ = CARRY(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos\(8) ) + ( \inst3|Add21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_motion\(3),
	datac => \inst3|ALT_INV_ball_y_pos\(8),
	cin => \inst3|Add21~18\,
	sumout => \inst3|Add21~9_sumout\,
	cout => \inst3|Add21~10\);

-- Location: MLABCELL_X34_Y23_N51
\inst3|Add21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~13_sumout\ = SUM(( \inst3|ball_y_pos\(9) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(9),
	cin => \inst3|Add21~10\,
	sumout => \inst3|Add21~13_sumout\);

-- Location: FF_X25_Y21_N7
\inst3|ball_y_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add21~13_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(9));

-- Location: MLABCELL_X13_Y20_N54
\inst3|ball_y_motion~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_motion~1_combout\ = ( !\inst3|ball_y_pos\(5) & ( !\inst3|ball_y_pos\(3) & ( !\inst3|ball_y_pos\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	datae => \inst3|ALT_INV_ball_y_pos\(5),
	dataf => \inst3|ALT_INV_ball_y_pos\(3),
	combout => \inst3|ball_y_motion~1_combout\);

-- Location: LABCELL_X20_Y24_N30
\inst3|ball_y_motion~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_motion~2_combout\ = ( \inst3|ball_y_pos\(8) & ( !\inst5|left_button~q\ & ( (!\inst3|ball_y_pos\(9) & ((!\inst3|ball_y_pos\(6)) # ((!\inst3|ball_y_pos\(7)) # (\inst3|ball_y_motion~1_combout\)))) ) ) ) # ( !\inst3|ball_y_pos\(8) & ( 
-- !\inst5|left_button~q\ & ( !\inst3|ball_y_pos\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(9),
	datab => \inst3|ALT_INV_ball_y_pos\(6),
	datac => \inst3|ALT_INV_ball_y_motion~1_combout\,
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	datae => \inst3|ALT_INV_ball_y_pos\(8),
	dataf => \inst5|ALT_INV_left_button~q\,
	combout => \inst3|ball_y_motion~2_combout\);

-- Location: FF_X20_Y24_N31
\inst3|ball_y_motion[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_motion~2_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_motion\(2));

-- Location: MLABCELL_X34_Y23_N30
\inst3|Add21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~5_sumout\ = SUM(( \inst3|ball_y_motion\(2) ) + ( \inst3|ball_y_pos\(2) ) + ( !VCC ))
-- \inst3|Add21~6\ = CARRY(( \inst3|ball_y_motion\(2) ) + ( \inst3|ball_y_pos\(2) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_motion\(2),
	datac => \inst3|ALT_INV_ball_y_pos\(2),
	cin => GND,
	sumout => \inst3|Add21~5_sumout\,
	cout => \inst3|Add21~6\);

-- Location: LABCELL_X25_Y21_N24
\inst3|ball_y_pos[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_pos[2]~feeder_combout\ = ( \inst3|Add21~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add21~5_sumout\,
	combout => \inst3|ball_y_pos[2]~feeder_combout\);

-- Location: FF_X25_Y21_N25
\inst3|ball_y_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_pos[2]~feeder_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(2));

-- Location: MLABCELL_X34_Y23_N33
\inst3|Add21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add21~1_sumout\ = SUM(( \inst3|ball_y_pos\(3) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~6\ ))
-- \inst3|Add21~2\ = CARRY(( \inst3|ball_y_pos\(3) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add21~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(3),
	cin => \inst3|Add21~6\,
	sumout => \inst3|Add21~1_sumout\,
	cout => \inst3|Add21~2\);

-- Location: LABCELL_X25_Y19_N24
\inst3|ball_y_pos[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_pos[3]~feeder_combout\ = ( \inst3|Add21~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add21~1_sumout\,
	combout => \inst3|ball_y_pos[3]~feeder_combout\);

-- Location: FF_X25_Y19_N25
\inst3|ball_y_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_pos[3]~feeder_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(3));

-- Location: FF_X26_Y19_N55
\inst3|ball_y_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add21~29_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(4));

-- Location: LABCELL_X26_Y19_N45
\inst11|rom_address~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address~0_combout\ = ( !\inst3|ball_y_pos\(6) & ( !\inst3|ball_y_pos\(7) & ( (!\inst3|ball_y_pos\(8) & !\inst3|ball_y_pos\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(8),
	datab => \inst3|ALT_INV_ball_y_pos\(5),
	datae => \inst3|ALT_INV_ball_y_pos\(6),
	dataf => \inst3|ALT_INV_ball_y_pos\(7),
	combout => \inst11|rom_address~0_combout\);

-- Location: LABCELL_X21_Y22_N9
\inst3|ball_y_motion~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_motion~0_combout\ = ( \inst11|rom_address~0_combout\ & ( \inst5|left_button~q\ & ( (\inst3|ball_y_pos\(4) & (!\inst3|ball_y_pos\(9) & (\inst3|ball_y_pos\(2) & \inst3|ball_y_pos\(3)))) ) ) ) # ( !\inst11|rom_address~0_combout\ & ( 
-- \inst5|left_button~q\ & ( !\inst3|ball_y_pos\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(4),
	datab => \inst3|ALT_INV_ball_y_pos\(9),
	datac => \inst3|ALT_INV_ball_y_pos\(2),
	datad => \inst3|ALT_INV_ball_y_pos\(3),
	datae => \inst11|ALT_INV_rom_address~0_combout\,
	dataf => \inst5|ALT_INV_left_button~q\,
	combout => \inst3|ball_y_motion~0_combout\);

-- Location: FF_X23_Y22_N16
\inst3|ball_y_motion[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|ball_y_motion~0_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_motion\(3));

-- Location: FF_X26_Y19_N35
\inst3|ball_y_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add21~9_sumout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(8));

-- Location: LABCELL_X29_Y17_N0
\inst3|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add3~17_sumout\ = SUM(( \inst3|ball_y_pos\(4) ) + ( VCC ) + ( !VCC ))
-- \inst3|Add3~18\ = CARRY(( \inst3|ball_y_pos\(4) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	cin => GND,
	sumout => \inst3|Add3~17_sumout\,
	cout => \inst3|Add3~18\);

-- Location: LABCELL_X29_Y17_N3
\inst3|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add3~13_sumout\ = SUM(( \inst3|ball_y_pos\(5) ) + ( GND ) + ( \inst3|Add3~18\ ))
-- \inst3|Add3~14\ = CARRY(( \inst3|ball_y_pos\(5) ) + ( GND ) + ( \inst3|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	cin => \inst3|Add3~18\,
	sumout => \inst3|Add3~13_sumout\,
	cout => \inst3|Add3~14\);

-- Location: LABCELL_X29_Y17_N6
\inst3|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add3~9_sumout\ = SUM(( \inst3|ball_y_pos\(6) ) + ( GND ) + ( \inst3|Add3~14\ ))
-- \inst3|Add3~10\ = CARRY(( \inst3|ball_y_pos\(6) ) + ( GND ) + ( \inst3|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(6),
	cin => \inst3|Add3~14\,
	sumout => \inst3|Add3~9_sumout\,
	cout => \inst3|Add3~10\);

-- Location: LABCELL_X29_Y17_N9
\inst3|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add3~5_sumout\ = SUM(( \inst3|ball_y_pos\(7) ) + ( GND ) + ( \inst3|Add3~10\ ))
-- \inst3|Add3~6\ = CARRY(( \inst3|ball_y_pos\(7) ) + ( GND ) + ( \inst3|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	cin => \inst3|Add3~10\,
	sumout => \inst3|Add3~5_sumout\,
	cout => \inst3|Add3~6\);

-- Location: LABCELL_X29_Y17_N12
\inst3|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add3~1_sumout\ = SUM(( \inst3|ball_y_pos\(8) ) + ( GND ) + ( \inst3|Add3~6\ ))
-- \inst3|Add3~2\ = CARRY(( \inst3|ball_y_pos\(8) ) + ( GND ) + ( \inst3|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(8),
	cin => \inst3|Add3~6\,
	sumout => \inst3|Add3~1_sumout\,
	cout => \inst3|Add3~2\);

-- Location: LABCELL_X29_Y17_N36
\inst3|LessThan15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~0_combout\ = ( !\inst2|pixel_row\(8) & ( \inst3|Add3~1_sumout\ ) ) # ( \inst2|pixel_row\(8) & ( !\inst3|Add3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_Add3~1_sumout\,
	combout => \inst3|LessThan15~0_combout\);

-- Location: LABCELL_X26_Y19_N0
\inst3|ball_on~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~3_combout\ = ( \inst2|pixel_row\(4) & ( \inst2|pixel_row\(3) & ( ((\inst3|ball_y_pos\(2) & (\inst3|ball_y_pos\(3) & !\inst2|pixel_row\(2)))) # (\inst3|ball_y_pos\(4)) ) ) ) # ( !\inst2|pixel_row\(4) & ( \inst2|pixel_row\(3) & ( 
-- (\inst3|ball_y_pos\(2) & (\inst3|ball_y_pos\(3) & (!\inst2|pixel_row\(2) & \inst3|ball_y_pos\(4)))) ) ) ) # ( \inst2|pixel_row\(4) & ( !\inst2|pixel_row\(3) & ( (((\inst3|ball_y_pos\(2) & !\inst2|pixel_row\(2))) # (\inst3|ball_y_pos\(4))) # 
-- (\inst3|ball_y_pos\(3)) ) ) ) # ( !\inst2|pixel_row\(4) & ( !\inst2|pixel_row\(3) & ( (\inst3|ball_y_pos\(4) & (((\inst3|ball_y_pos\(2) & !\inst2|pixel_row\(2))) # (\inst3|ball_y_pos\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110011011100111111111100000000000100000001000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(2),
	datab => \inst3|ALT_INV_ball_y_pos\(3),
	datac => \inst2|ALT_INV_pixel_row\(2),
	datad => \inst3|ALT_INV_ball_y_pos\(4),
	datae => \inst2|ALT_INV_pixel_row\(4),
	dataf => \inst2|ALT_INV_pixel_row\(3),
	combout => \inst3|ball_on~3_combout\);

-- Location: LABCELL_X26_Y19_N30
\inst3|ball_on~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~4_combout\ = ( \inst2|pixel_row\(6) & ( \inst2|pixel_row\(5) & ( (!\inst3|ball_y_pos\(6) & (\inst2|pixel_row\(4) & ((\inst3|ball_y_pos\(5)) # (\inst3|ball_on~3_combout\)))) # (\inst3|ball_y_pos\(6) & (((\inst3|ball_on~3_combout\ & 
-- \inst3|ball_y_pos\(5))) # (\inst2|pixel_row\(4)))) ) ) ) # ( !\inst2|pixel_row\(6) & ( \inst2|pixel_row\(5) & ( (!\inst3|ball_y_pos\(6) & (!\inst2|pixel_row\(4) & (\inst3|ball_on~3_combout\ & \inst3|ball_y_pos\(5)))) # (\inst3|ball_y_pos\(6) & 
-- ((!\inst2|pixel_row\(4)) # ((\inst3|ball_y_pos\(5)) # (\inst3|ball_on~3_combout\)))) ) ) ) # ( \inst2|pixel_row\(6) & ( !\inst2|pixel_row\(5) & ( (\inst3|ball_y_pos\(6) & ((!\inst2|pixel_row\(4) & ((\inst3|ball_y_pos\(5)) # (\inst3|ball_on~3_combout\))) # 
-- (\inst2|pixel_row\(4) & (\inst3|ball_on~3_combout\ & \inst3|ball_y_pos\(5))))) ) ) ) # ( !\inst2|pixel_row\(6) & ( !\inst2|pixel_row\(5) & ( ((!\inst2|pixel_row\(4) & ((\inst3|ball_y_pos\(5)) # (\inst3|ball_on~3_combout\))) # (\inst2|pixel_row\(4) & 
-- (\inst3|ball_on~3_combout\ & \inst3|ball_y_pos\(5)))) # (\inst3|ball_y_pos\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110111011111000001000100010101000101010111010001001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(6),
	datab => \inst2|ALT_INV_pixel_row\(4),
	datac => \inst3|ALT_INV_ball_on~3_combout\,
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	datae => \inst2|ALT_INV_pixel_row\(6),
	dataf => \inst2|ALT_INV_pixel_row\(5),
	combout => \inst3|ball_on~4_combout\);

-- Location: MLABCELL_X23_Y19_N33
\inst3|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~1_combout\ = ( \inst2|pixel_row\(7) & ( \inst2|pixel_row\(6) & ( (!\inst2|pixel_row\(5)) # (!\inst2|pixel_row\(4)) ) ) ) # ( !\inst2|pixel_row\(7) & ( \inst2|pixel_row\(6) & ( (\inst2|pixel_row\(5) & \inst2|pixel_row\(4)) ) ) ) # ( 
-- \inst2|pixel_row\(7) & ( !\inst2|pixel_row\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010001000100011110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datab => \inst2|ALT_INV_pixel_row\(4),
	datae => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst3|Add2~1_combout\);

-- Location: LABCELL_X29_Y17_N15
\inst3|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add3~21_sumout\ = SUM(( \inst3|ball_y_pos\(9) ) + ( GND ) + ( \inst3|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(9),
	cin => \inst3|Add3~2\,
	sumout => \inst3|Add3~21_sumout\);

-- Location: LABCELL_X24_Y19_N18
\inst3|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~0_combout\ = ( \inst2|pixel_row\(7) & ( \inst2|pixel_row\(6) & ( (\inst2|pixel_row\(5) & \inst2|pixel_row\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst2|ALT_INV_pixel_row\(4),
	datae => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst3|Add2~0_combout\);

-- Location: LABCELL_X26_Y19_N24
\inst3|LessThan14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan14~0_combout\ = ( \inst3|Add2~0_combout\ & ( \inst2|pixel_row\(8) & ( \inst3|ball_y_pos\(8) ) ) ) # ( !\inst3|Add2~0_combout\ & ( \inst2|pixel_row\(8) & ( !\inst3|ball_y_pos\(8) ) ) ) # ( \inst3|Add2~0_combout\ & ( !\inst2|pixel_row\(8) & ( 
-- !\inst3|ball_y_pos\(8) ) ) ) # ( !\inst3|Add2~0_combout\ & ( !\inst2|pixel_row\(8) & ( \inst3|ball_y_pos\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101010101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(8),
	datae => \inst3|ALT_INV_Add2~0_combout\,
	dataf => \inst2|ALT_INV_pixel_row\(8),
	combout => \inst3|LessThan14~0_combout\);

-- Location: LABCELL_X26_Y19_N6
\inst3|ball_on~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~5_combout\ = ( \inst3|ball_y_pos\(7) & ( \inst3|LessThan14~0_combout\ & ( !\inst3|Add3~21_sumout\ ) ) ) # ( !\inst3|ball_y_pos\(7) & ( \inst3|LessThan14~0_combout\ & ( !\inst3|Add3~21_sumout\ ) ) ) # ( \inst3|ball_y_pos\(7) & ( 
-- !\inst3|LessThan14~0_combout\ & ( (!\inst3|ball_on~4_combout\ & (\inst3|Add2~1_combout\ & !\inst3|Add3~21_sumout\)) ) ) ) # ( !\inst3|ball_y_pos\(7) & ( !\inst3|LessThan14~0_combout\ & ( (!\inst3|Add3~21_sumout\ & ((!\inst3|ball_on~4_combout\) # 
-- (\inst3|Add2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000000010100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_on~4_combout\,
	datac => \inst3|ALT_INV_Add2~1_combout\,
	datad => \inst3|ALT_INV_Add3~21_sumout\,
	datae => \inst3|ALT_INV_ball_y_pos\(7),
	dataf => \inst3|ALT_INV_LessThan14~0_combout\,
	combout => \inst3|ball_on~5_combout\);

-- Location: LABCELL_X25_Y19_N3
\inst3|LessThan15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~1_combout\ = ( !\inst2|pixel_row\(2) & ( \inst2|pixel_row\(0) & ( \inst3|ball_y_pos\(2) ) ) ) # ( \inst2|pixel_row\(2) & ( !\inst2|pixel_row\(0) & ( (\inst3|ball_y_pos\(2) & !\inst2|pixel_row\(1)) ) ) ) # ( !\inst2|pixel_row\(2) & ( 
-- !\inst2|pixel_row\(0) & ( (!\inst2|pixel_row\(1)) # (\inst3|ball_y_pos\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101010100000101000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(2),
	datac => \inst2|ALT_INV_pixel_row\(1),
	datae => \inst2|ALT_INV_pixel_row\(2),
	dataf => \inst2|ALT_INV_pixel_row\(0),
	combout => \inst3|LessThan15~1_combout\);

-- Location: LABCELL_X25_Y19_N30
\inst3|LessThan15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~2_combout\ = ( \inst3|Add3~17_sumout\ & ( \inst3|ball_y_pos\(3) & ( (!\inst3|LessThan15~1_combout\ & (\inst2|pixel_row\(3) & \inst2|pixel_row\(4))) ) ) ) # ( !\inst3|Add3~17_sumout\ & ( \inst3|ball_y_pos\(3) & ( 
-- ((!\inst3|LessThan15~1_combout\ & \inst2|pixel_row\(3))) # (\inst2|pixel_row\(4)) ) ) ) # ( \inst3|Add3~17_sumout\ & ( !\inst3|ball_y_pos\(3) & ( (\inst2|pixel_row\(4) & ((!\inst3|LessThan15~1_combout\) # (\inst2|pixel_row\(3)))) ) ) ) # ( 
-- !\inst3|Add3~17_sumout\ & ( !\inst3|ball_y_pos\(3) & ( (!\inst3|LessThan15~1_combout\) # ((\inst2|pixel_row\(4)) # (\inst2|pixel_row\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111111111000000001100111100001100111111110000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan15~1_combout\,
	datac => \inst2|ALT_INV_pixel_row\(3),
	datad => \inst2|ALT_INV_pixel_row\(4),
	datae => \inst3|ALT_INV_Add3~17_sumout\,
	dataf => \inst3|ALT_INV_ball_y_pos\(3),
	combout => \inst3|LessThan15~2_combout\);

-- Location: LABCELL_X25_Y19_N42
\inst3|LessThan15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan15~3_combout\ = ( \inst3|Add3~9_sumout\ & ( \inst3|LessThan15~2_combout\ & ( (\inst2|pixel_row\(6) & ((!\inst3|Add3~13_sumout\) # (\inst2|pixel_row\(5)))) ) ) ) # ( !\inst3|Add3~9_sumout\ & ( \inst3|LessThan15~2_combout\ & ( 
-- ((!\inst3|Add3~13_sumout\) # (\inst2|pixel_row\(6))) # (\inst2|pixel_row\(5)) ) ) ) # ( \inst3|Add3~9_sumout\ & ( !\inst3|LessThan15~2_combout\ & ( (\inst2|pixel_row\(5) & (!\inst3|Add3~13_sumout\ & \inst2|pixel_row\(6))) ) ) ) # ( !\inst3|Add3~9_sumout\ 
-- & ( !\inst3|LessThan15~2_combout\ & ( ((\inst2|pixel_row\(5) & !\inst3|Add3~13_sumout\)) # (\inst2|pixel_row\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111000000000011000011110011111111110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst3|ALT_INV_Add3~13_sumout\,
	datad => \inst2|ALT_INV_pixel_row\(6),
	datae => \inst3|ALT_INV_Add3~9_sumout\,
	dataf => \inst3|ALT_INV_LessThan15~2_combout\,
	combout => \inst3|LessThan15~3_combout\);

-- Location: LABCELL_X26_Y19_N21
\inst3|ball_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~1_combout\ = ( \inst2|pixel_column\(0) & ( !\inst2|pixel_column\(5) $ (((!\inst3|LessThan11~0_combout\) # ((\inst2|pixel_column\(1) & \inst2|pixel_column\(2))))) ) ) # ( !\inst2|pixel_column\(0) & ( (!\inst2|pixel_column\(5) & 
-- (\inst3|LessThan11~0_combout\ & ((!\inst2|pixel_column\(1)) # (!\inst2|pixel_column\(2))))) # (\inst2|pixel_column\(5) & (((!\inst3|LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111100000000011111110000000001111111000010000111111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(5),
	datad => \inst3|ALT_INV_LessThan11~0_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(0),
	combout => \inst3|ball_on~1_combout\);

-- Location: LABCELL_X26_Y19_N36
\inst3|ball_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~0_combout\ = ( \inst2|pixel_column[7]~DUPLICATE_q\ & ( (!\inst2|pixel_column\(6) & (!\inst2|pixel_column\(9) & (!\inst2|pixel_column\(8) & !\inst3|ball_y_pos\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datab => \inst2|ALT_INV_pixel_column\(9),
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst3|ALT_INV_ball_y_pos\(9),
	dataf => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	combout => \inst3|ball_on~0_combout\);

-- Location: LABCELL_X26_Y19_N12
\inst3|ball_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~2_combout\ = ( !\inst3|ball_on~1_combout\ & ( \inst3|ball_on~0_combout\ & ( (!\inst3|Add2~0_combout\ & ((!\inst2|pixel_row\(8) & ((!\inst3|ball_y_pos\(8)))) # (\inst2|pixel_row\(8) & (\inst3|Add3~1_sumout\)))) # (\inst3|Add2~0_combout\ & 
-- (((!\inst2|pixel_row\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110010010100100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add2~0_combout\,
	datab => \inst3|ALT_INV_Add3~1_sumout\,
	datac => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst3|ALT_INV_ball_y_pos\(8),
	datae => \inst3|ALT_INV_ball_on~1_combout\,
	dataf => \inst3|ALT_INV_ball_on~0_combout\,
	combout => \inst3|ball_on~2_combout\);

-- Location: LABCELL_X26_Y19_N48
\inst3|ball_on~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~6_combout\ = ( \inst3|LessThan15~3_combout\ & ( \inst3|ball_on~2_combout\ & ( (!\inst3|ball_on~5_combout\) # ((!\inst3|LessThan15~0_combout\ & ((!\inst3|Add3~5_sumout\) # (\inst2|pixel_row\(7))))) ) ) ) # ( !\inst3|LessThan15~3_combout\ & ( 
-- \inst3|ball_on~2_combout\ & ( (!\inst3|ball_on~5_combout\) # ((!\inst3|LessThan15~0_combout\ & (!\inst3|Add3~5_sumout\ & \inst2|pixel_row\(7)))) ) ) ) # ( \inst3|LessThan15~3_combout\ & ( !\inst3|ball_on~2_combout\ ) ) # ( !\inst3|LessThan15~3_combout\ & 
-- ( !\inst3|ball_on~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000010001111111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan15~0_combout\,
	datab => \inst3|ALT_INV_Add3~5_sumout\,
	datac => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst3|ALT_INV_ball_on~5_combout\,
	datae => \inst3|ALT_INV_LessThan15~3_combout\,
	dataf => \inst3|ALT_INV_ball_on~2_combout\,
	combout => \inst3|ball_on~6_combout\);

-- Location: MLABCELL_X28_Y23_N0
\inst3|Add27~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~25_sumout\ = SUM(( !\inst3|cloud_motion\(3) ) + ( \inst3|bottom_cloud3_x_pos\(0) ) + ( !VCC ))
-- \inst3|Add27~26\ = CARRY(( !\inst3|cloud_motion\(3) ) + ( \inst3|bottom_cloud3_x_pos\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	datad => \inst3|ALT_INV_cloud_motion\(3),
	cin => GND,
	sumout => \inst3|Add27~25_sumout\,
	cout => \inst3|Add27~26\);

-- Location: LABCELL_X29_Y20_N48
\inst3|bottom_cloud3_x_pos~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~6_combout\ = ( \inst3|LessThan51~0_combout\ & ( \inst3|Add27~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add27~25_sumout\,
	dataf => \inst3|ALT_INV_LessThan51~0_combout\,
	combout => \inst3|bottom_cloud3_x_pos~6_combout\);

-- Location: FF_X29_Y20_N49
\inst3|bottom_cloud3_x_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud3_x_pos~6_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(0));

-- Location: MLABCELL_X28_Y23_N3
\inst3|Add27~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~21_sumout\ = SUM(( \inst3|bottom_cloud3_x_pos\(1) ) + ( VCC ) + ( \inst3|Add27~26\ ))
-- \inst3|Add27~22\ = CARRY(( \inst3|bottom_cloud3_x_pos\(1) ) + ( VCC ) + ( \inst3|Add27~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	cin => \inst3|Add27~26\,
	sumout => \inst3|Add27~21_sumout\,
	cout => \inst3|Add27~22\);

-- Location: LABCELL_X32_Y19_N30
\inst3|bottom_cloud3_x_pos~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~5_combout\ = ( \inst3|LessThan51~0_combout\ & ( \inst3|Add27~21_sumout\ ) ) # ( !\inst3|LessThan51~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_Add27~21_sumout\,
	dataf => \inst3|ALT_INV_LessThan51~0_combout\,
	combout => \inst3|bottom_cloud3_x_pos~5_combout\);

-- Location: FF_X29_Y21_N52
\inst3|bottom_cloud3_x_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~5_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(1));

-- Location: MLABCELL_X28_Y23_N6
\inst3|Add27~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~17_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(2) ) + ( \inst3|cloud_motion\(2) ) + ( \inst3|Add27~22\ ))
-- \inst3|Add27~18\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(2) ) + ( \inst3|cloud_motion\(2) ) + ( \inst3|Add27~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_cloud_motion\(2),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	cin => \inst3|Add27~22\,
	sumout => \inst3|Add27~17_sumout\,
	cout => \inst3|Add27~18\);

-- Location: LABCELL_X31_Y21_N12
\inst3|bottom_cloud3_x_pos~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~4_combout\ = ( !\inst3|Add27~17_sumout\ & ( (!\inst3|bottom_cloud3_x_pos\(10) & (((!\inst3|LessThan40~1_combout\) # (!\inst3|LessThan40~0_combout\)) # (\inst3|bottom_cloud3_x_pos\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100010101010101010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	datac => \inst3|ALT_INV_LessThan40~1_combout\,
	datad => \inst3|ALT_INV_LessThan40~0_combout\,
	dataf => \inst3|ALT_INV_Add27~17_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~4_combout\);

-- Location: FF_X29_Y21_N49
\inst3|bottom_cloud3_x_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~4_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(2));

-- Location: MLABCELL_X28_Y23_N9
\inst3|Add27~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~13_sumout\ = SUM(( !\inst3|cloud_motion\(3) ) + ( \inst3|bottom_cloud3_x_pos\(3) ) + ( \inst3|Add27~18\ ))
-- \inst3|Add27~14\ = CARRY(( !\inst3|cloud_motion\(3) ) + ( \inst3|bottom_cloud3_x_pos\(3) ) + ( \inst3|Add27~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	datad => \inst3|ALT_INV_cloud_motion\(3),
	cin => \inst3|Add27~18\,
	sumout => \inst3|Add27~13_sumout\,
	cout => \inst3|Add27~14\);

-- Location: LABCELL_X31_Y19_N6
\inst3|bottom_cloud3_x_pos~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~3_combout\ = ( \inst3|Add27~13_sumout\ ) # ( !\inst3|Add27~13_sumout\ & ( ((\inst3|LessThan40~0_combout\ & (\inst3|LessThan40~1_combout\ & !\inst3|bottom_cloud3_x_pos\(0)))) # (\inst3|bottom_cloud3_x_pos\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010101010101110101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datab => \inst3|ALT_INV_LessThan40~0_combout\,
	datac => \inst3|ALT_INV_LessThan40~1_combout\,
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	dataf => \inst3|ALT_INV_Add27~13_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~3_combout\);

-- Location: FF_X29_Y21_N46
\inst3|bottom_cloud3_x_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~3_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(3));

-- Location: MLABCELL_X28_Y23_N12
\inst3|Add27~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~33_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(4) ) + ( VCC ) + ( \inst3|Add27~14\ ))
-- \inst3|Add27~34\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(4) ) + ( VCC ) + ( \inst3|Add27~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	cin => \inst3|Add27~14\,
	sumout => \inst3|Add27~33_sumout\,
	cout => \inst3|Add27~34\);

-- Location: MLABCELL_X28_Y23_N15
\inst3|Add27~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~29_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(5) ) + ( VCC ) + ( \inst3|Add27~34\ ))
-- \inst3|Add27~30\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(5) ) + ( VCC ) + ( \inst3|Add27~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	cin => \inst3|Add27~34\,
	sumout => \inst3|Add27~29_sumout\,
	cout => \inst3|Add27~30\);

-- Location: LABCELL_X31_Y19_N12
\inst3|bottom_cloud3_x_pos~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~7_combout\ = ( !\inst3|Add27~29_sumout\ & ( (!\inst3|bottom_cloud3_x_pos\(10) & ((!\inst3|LessThan40~1_combout\) # ((!\inst3|LessThan40~0_combout\) # (\inst3|bottom_cloud3_x_pos\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011110000111000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan40~1_combout\,
	datab => \inst3|ALT_INV_LessThan40~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	dataf => \inst3|ALT_INV_Add27~29_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~7_combout\);

-- Location: FF_X29_Y20_N19
\inst3|bottom_cloud3_x_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~7_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(5));

-- Location: MLABCELL_X28_Y23_N18
\inst3|Add27~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~41_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(6) ) + ( VCC ) + ( \inst3|Add27~30\ ))
-- \inst3|Add27~42\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(6) ) + ( VCC ) + ( \inst3|Add27~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	cin => \inst3|Add27~30\,
	sumout => \inst3|Add27~41_sumout\,
	cout => \inst3|Add27~42\);

-- Location: MLABCELL_X34_Y21_N21
\inst3|bottom_cloud3_x_pos~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~10_combout\ = ( \inst3|LessThan40~0_combout\ & ( !\inst3|Add27~41_sumout\ & ( (!\inst3|bottom_cloud3_x_pos\(10) & ((!\inst3|LessThan40~1_combout\) # (\inst3|bottom_cloud3_x_pos\(0)))) ) ) ) # ( !\inst3|LessThan40~0_combout\ & ( 
-- !\inst3|Add27~41_sumout\ & ( !\inst3|bottom_cloud3_x_pos\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101100001011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan40~1_combout\,
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datae => \inst3|ALT_INV_LessThan40~0_combout\,
	dataf => \inst3|ALT_INV_Add27~41_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~10_combout\);

-- Location: FF_X29_Y20_N31
\inst3|bottom_cloud3_x_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~10_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(6));

-- Location: MLABCELL_X28_Y23_N21
\inst3|Add27~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~37_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(7) ) + ( VCC ) + ( \inst3|Add27~42\ ))
-- \inst3|Add27~38\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(7) ) + ( VCC ) + ( \inst3|Add27~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	cin => \inst3|Add27~42\,
	sumout => \inst3|Add27~37_sumout\,
	cout => \inst3|Add27~38\);

-- Location: LABCELL_X31_Y20_N12
\inst3|bottom_cloud3_x_pos~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~9_combout\ = ( \inst3|LessThan40~0_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(10) & (!\inst3|Add27~37_sumout\ & ((!\inst3|LessThan40~1_combout\) # (\inst3|bottom_cloud3_x_pos\(0))))) ) ) # ( !\inst3|LessThan40~0_combout\ & ( 
-- (!\inst3|bottom_cloud3_x_pos\(10) & !\inst3|Add27~37_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010100010000000001010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	datac => \inst3|ALT_INV_LessThan40~1_combout\,
	datad => \inst3|ALT_INV_Add27~37_sumout\,
	dataf => \inst3|ALT_INV_LessThan40~0_combout\,
	combout => \inst3|bottom_cloud3_x_pos~9_combout\);

-- Location: FF_X29_Y20_N55
\inst3|bottom_cloud3_x_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~9_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(7));

-- Location: MLABCELL_X28_Y23_N24
\inst3|Add27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~9_sumout\ = SUM(( !\inst3|bottom_cloud3_x_pos\(8) ) + ( VCC ) + ( \inst3|Add27~38\ ))
-- \inst3|Add27~10\ = CARRY(( !\inst3|bottom_cloud3_x_pos\(8) ) + ( VCC ) + ( \inst3|Add27~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	cin => \inst3|Add27~38\,
	sumout => \inst3|Add27~9_sumout\,
	cout => \inst3|Add27~10\);

-- Location: LABCELL_X31_Y19_N15
\inst3|bottom_cloud3_x_pos~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~2_combout\ = ( \inst3|Add27~9_sumout\ & ( ((\inst3|LessThan40~1_combout\ & (\inst3|LessThan40~0_combout\ & !\inst3|bottom_cloud3_x_pos\(0)))) # (\inst3|bottom_cloud3_x_pos\(10)) ) ) # ( !\inst3|Add27~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100011111000011110001111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan40~1_combout\,
	datab => \inst3|ALT_INV_LessThan40~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	dataf => \inst3|ALT_INV_Add27~9_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~2_combout\);

-- Location: FF_X29_Y21_N43
\inst3|bottom_cloud3_x_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~2_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(8));

-- Location: MLABCELL_X28_Y23_N27
\inst3|Add27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~5_sumout\ = SUM(( \inst3|bottom_cloud3_x_pos\(9) ) + ( VCC ) + ( \inst3|Add27~10\ ))
-- \inst3|Add27~6\ = CARRY(( \inst3|bottom_cloud3_x_pos\(9) ) + ( VCC ) + ( \inst3|Add27~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(9),
	cin => \inst3|Add27~10\,
	sumout => \inst3|Add27~5_sumout\,
	cout => \inst3|Add27~6\);

-- Location: LABCELL_X31_Y19_N18
\inst3|bottom_cloud3_x_pos~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~1_combout\ = ( \inst3|Add27~5_sumout\ ) # ( !\inst3|Add27~5_sumout\ & ( ((\inst3|LessThan40~1_combout\ & (\inst3|LessThan40~0_combout\ & !\inst3|bottom_cloud3_x_pos\(0)))) # (\inst3|bottom_cloud3_x_pos\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100001111000111110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan40~1_combout\,
	datab => \inst3|ALT_INV_LessThan40~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	dataf => \inst3|ALT_INV_Add27~5_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~1_combout\);

-- Location: FF_X29_Y21_N40
\inst3|bottom_cloud3_x_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~1_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(9));

-- Location: LABCELL_X31_Y20_N24
\inst3|LessThan40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan40~1_combout\ = ( \inst3|bottom_cloud3_x_pos\(6) & ( (\inst3|bottom_cloud3_x_pos\(7) & (\inst3|bottom_cloud3_x_pos\(8) & !\inst3|bottom_cloud3_x_pos\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(9),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	combout => \inst3|LessThan40~1_combout\);

-- Location: LABCELL_X31_Y19_N21
\inst3|bottom_cloud3_x_pos~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~8_combout\ = ( \inst3|Add27~33_sumout\ & ( ((\inst3|LessThan40~1_combout\ & (\inst3|LessThan40~0_combout\ & !\inst3|bottom_cloud3_x_pos\(0)))) # (\inst3|bottom_cloud3_x_pos\(10)) ) ) # ( !\inst3|Add27~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100011111000011110001111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan40~1_combout\,
	datab => \inst3|ALT_INV_LessThan40~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	dataf => \inst3|ALT_INV_Add27~33_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~8_combout\);

-- Location: FF_X29_Y20_N25
\inst3|bottom_cloud3_x_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~8_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(4));

-- Location: LABCELL_X32_Y20_N42
\inst3|LessThan40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan40~0_combout\ = ( !\inst3|bottom_cloud3_x_pos\(1) & ( !\inst3|bottom_cloud3_x_pos\(3) & ( (\inst3|bottom_cloud3_x_pos\(4) & (\inst3|bottom_cloud3_x_pos\(5) & \inst3|bottom_cloud3_x_pos\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	datae => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	combout => \inst3|LessThan40~0_combout\);

-- Location: LABCELL_X31_Y19_N30
\inst3|LessThan51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan51~0_combout\ = ( \inst3|LessThan40~1_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(10) & ((!\inst3|LessThan40~0_combout\) # (\inst3|bottom_cloud3_x_pos\(0)))) ) ) # ( !\inst3|LessThan40~1_combout\ & ( !\inst3|bottom_cloud3_x_pos\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	datad => \inst3|ALT_INV_LessThan40~0_combout\,
	dataf => \inst3|ALT_INV_LessThan40~1_combout\,
	combout => \inst3|LessThan51~0_combout\);

-- Location: MLABCELL_X28_Y23_N30
\inst3|Add27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add27~1_sumout\ = SUM(( \inst3|bottom_cloud3_x_pos\(10) ) + ( VCC ) + ( \inst3|Add27~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	cin => \inst3|Add27~6\,
	sumout => \inst3|Add27~1_sumout\);

-- Location: LABCELL_X31_Y19_N45
\inst3|bottom_cloud3_x_pos~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_x_pos~0_combout\ = ( \inst3|Add27~1_sumout\ & ( \inst3|LessThan51~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_LessThan51~0_combout\,
	dataf => \inst3|ALT_INV_Add27~1_sumout\,
	combout => \inst3|bottom_cloud3_x_pos~0_combout\);

-- Location: FF_X29_Y21_N37
\inst3|bottom_cloud3_x_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|bottom_cloud3_x_pos~0_combout\,
	sload => VCC,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud3_x_pos\(10));

-- Location: LABCELL_X31_Y21_N48
\inst3|top_cloud3_height~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height~0_combout\ = ( \inst3|LessThan40~1_combout\ & ( ((!\inst3|bottom_cloud3_x_pos\(10) & !\inst3|LessThan40~0_combout\)) # (GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\)) ) ) # ( !\inst3|LessThan40~1_combout\ & 
-- ( (!\inst3|bottom_cloud3_x_pos\(10)) # (GLOBAL(\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111110011001100111111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|pll2_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datad => \inst3|ALT_INV_LessThan40~0_combout\,
	dataf => \inst3|ALT_INV_LessThan40~1_combout\,
	combout => \inst3|top_cloud3_height~0_combout\);

-- Location: LABCELL_X32_Y25_N48
\inst3|bottom_cloud3_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(5) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(5) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(5) & ( \inst3|Add15~9_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|bottom_cloud3_height\(5) & ( \inst3|Add15~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add15~9_sumout\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(5),
	combout => \inst3|bottom_cloud3_height\(5));

-- Location: LABCELL_X32_Y25_N42
\inst3|bottom_cloud3_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(8) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(8) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(8) & ( \inst3|Add15~1_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|bottom_cloud3_height\(8) & ( \inst3|Add15~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add15~1_sumout\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(8),
	combout => \inst3|bottom_cloud3_height\(8));

-- Location: LABCELL_X32_Y25_N21
\inst3|bottom_cloud3_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(6) = ( \inst3|bottom_cloud3_height\(6) & ( \inst3|top_cloud3_height~0_combout\ ) ) # ( \inst3|bottom_cloud3_height\(6) & ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|Add15~13_sumout\ ) ) ) # ( 
-- !\inst3|bottom_cloud3_height\(6) & ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|Add15~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add15~13_sumout\,
	datae => \inst3|ALT_INV_bottom_cloud3_height\(6),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|bottom_cloud3_height\(6));

-- Location: LABCELL_X32_Y25_N30
\inst3|bottom_cloud3_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(7) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(7) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(7) & ( \inst3|Add15~5_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|bottom_cloud3_height\(7) & ( \inst3|Add15~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add15~5_sumout\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(7),
	combout => \inst3|bottom_cloud3_height\(7));

-- Location: LABCELL_X32_Y25_N24
\inst3|Add17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~0_combout\ = ( \inst3|bottom_cloud3_height\(6) & ( \inst3|bottom_cloud3_height\(7) & ( !\inst3|bottom_cloud3_height\(5) $ (\inst3|bottom_cloud3_height\(8)) ) ) ) # ( !\inst3|bottom_cloud3_height\(6) & ( \inst3|bottom_cloud3_height\(7) & ( 
-- !\inst3|bottom_cloud3_height\(8) ) ) ) # ( \inst3|bottom_cloud3_height\(6) & ( !\inst3|bottom_cloud3_height\(7) & ( !\inst3|bottom_cloud3_height\(8) ) ) ) # ( !\inst3|bottom_cloud3_height\(6) & ( !\inst3|bottom_cloud3_height\(7) & ( 
-- !\inst3|bottom_cloud3_height\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(8),
	datae => \inst3|ALT_INV_bottom_cloud3_height\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(7),
	combout => \inst3|Add17~0_combout\);

-- Location: LABCELL_X32_Y25_N39
\inst3|bottom_cloud3_height[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(9) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(9) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(9) & ( \inst3|Add15~17_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|bottom_cloud3_height\(9) & ( \inst3|Add15~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~17_sumout\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(9),
	combout => \inst3|bottom_cloud3_height\(9));

-- Location: LABCELL_X32_Y25_N9
\inst3|Add17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add17~1_combout\ = ( \inst3|bottom_cloud3_height\(6) & ( \inst3|bottom_cloud3_height\(7) & ( !\inst3|bottom_cloud3_height\(9) $ (((\inst3|bottom_cloud3_height\(8) & \inst3|bottom_cloud3_height\(5)))) ) ) ) # ( !\inst3|bottom_cloud3_height\(6) & ( 
-- \inst3|bottom_cloud3_height\(7) & ( !\inst3|bottom_cloud3_height\(9) ) ) ) # ( \inst3|bottom_cloud3_height\(6) & ( !\inst3|bottom_cloud3_height\(7) & ( !\inst3|bottom_cloud3_height\(9) ) ) ) # ( !\inst3|bottom_cloud3_height\(6) & ( 
-- !\inst3|bottom_cloud3_height\(7) & ( !\inst3|bottom_cloud3_height\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_height\(8),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(9),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datae => \inst3|ALT_INV_bottom_cloud3_height\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(7),
	combout => \inst3|Add17~1_combout\);

-- Location: MLABCELL_X28_Y19_N33
\inst3|LessThan43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan43~5_combout\ = (\inst3|Add17~1_combout\ & (!\inst3|Add17~0_combout\ $ (\inst2|pixel_row\(8))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100100001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add17~0_combout\,
	datab => \inst2|ALT_INV_pixel_row\(8),
	datac => \inst3|ALT_INV_Add17~1_combout\,
	combout => \inst3|LessThan43~5_combout\);

-- Location: MLABCELL_X28_Y19_N42
\inst3|LessThan43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan43~3_combout\ = ( \inst3|bottom_cloud3_height\(5) & ( \inst3|bottom_cloud3_height\(6) & ( (\inst2|pixel_row\(6) & (!\inst2|pixel_row\(7) $ (\inst3|bottom_cloud3_height\(7)))) ) ) ) # ( !\inst3|bottom_cloud3_height\(5) & ( 
-- \inst3|bottom_cloud3_height\(6) & ( (!\inst2|pixel_row\(6) & (!\inst2|pixel_row\(7) $ (!\inst3|bottom_cloud3_height\(7)))) ) ) ) # ( \inst3|bottom_cloud3_height\(5) & ( !\inst3|bottom_cloud3_height\(6) & ( (!\inst2|pixel_row\(6) & (!\inst2|pixel_row\(7) $ 
-- (!\inst3|bottom_cloud3_height\(7)))) ) ) ) # ( !\inst3|bottom_cloud3_height\(5) & ( !\inst3|bottom_cloud3_height\(6) & ( (\inst2|pixel_row\(6) & (!\inst2|pixel_row\(7) $ (!\inst3|bottom_cloud3_height\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000011001100000000001100110000000011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(6),
	datac => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(7),
	datae => \inst3|ALT_INV_bottom_cloud3_height\(5),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(6),
	combout => \inst3|LessThan43~3_combout\);

-- Location: MLABCELL_X28_Y19_N9
\inst3|LessThan43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan43~4_combout\ = ( \inst3|bottom_cloud3_height\(6) & ( (!\inst2|pixel_row\(6) & ((!\inst3|bottom_cloud3_height\(7) & (!\inst2|pixel_row\(7))) # (\inst3|bottom_cloud3_height\(7) & ((\inst3|bottom_cloud3_height\(5)))))) # (\inst2|pixel_row\(6) 
-- & (!\inst2|pixel_row\(7) & (!\inst3|bottom_cloud3_height\(7) $ (\inst3|bottom_cloud3_height\(5))))) ) ) # ( !\inst3|bottom_cloud3_height\(6) & ( (!\inst2|pixel_row\(7) & ((!\inst3|bottom_cloud3_height\(7)) # ((!\inst2|pixel_row\(6) & 
-- !\inst3|bottom_cloud3_height\(5))))) # (\inst2|pixel_row\(7) & (!\inst2|pixel_row\(6) & (!\inst3|bottom_cloud3_height\(7) & !\inst3|bottom_cloud3_height\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010100000111010001010000010100000100011101010000010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datab => \inst2|ALT_INV_pixel_row\(6),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(7),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(5),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(6),
	combout => \inst3|LessThan43~4_combout\);

-- Location: MLABCELL_X28_Y19_N48
\inst3|bottom_cloud3_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_on~1_combout\ = ( \inst3|Add17~0_combout\ & ( (!\inst3|LessThan24~0_combout\ & ((!\inst3|Add17~1_combout\) # (\inst2|pixel_row\(8)))) ) ) # ( !\inst3|Add17~0_combout\ & ( !\inst3|LessThan24~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100100010001100110011001100110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add17~1_combout\,
	datab => \inst3|ALT_INV_LessThan24~0_combout\,
	datad => \inst2|ALT_INV_pixel_row\(8),
	datae => \inst3|ALT_INV_Add17~0_combout\,
	combout => \inst3|bottom_cloud3_on~1_combout\);

-- Location: LABCELL_X31_Y23_N51
\inst3|bottom_cloud3_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(4) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(4) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(4) & ( \inst3|Add15~21_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|bottom_cloud3_height\(4) & ( \inst3|Add15~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~21_sumout\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(4),
	combout => \inst3|bottom_cloud3_height\(4));

-- Location: LABCELL_X31_Y25_N51
\inst3|bottom_cloud3_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(1) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(1) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( !\inst8|current_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_height\(1),
	datac => \inst8|ALT_INV_current_state\(1),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|bottom_cloud3_height\(1));

-- Location: MLABCELL_X34_Y19_N30
\inst3|bottom_cloud3_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(0) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(0) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(0) & ( \inst8|current_state[0]~DUPLICATE_q\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|bottom_cloud3_height\(0) & ( \inst8|current_state[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(0),
	combout => \inst3|bottom_cloud3_height\(0));

-- Location: LABCELL_X24_Y19_N39
\inst3|LessThan43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan43~0_combout\ = ( \inst3|bottom_cloud3_height\(0) & ( (!\inst3|bottom_cloud3_height\(1) & !\inst2|pixel_row\(1)) ) ) # ( !\inst3|bottom_cloud3_height\(0) & ( (!\inst3|bottom_cloud3_height\(1) & ((!\inst2|pixel_row\(1)) # 
-- (!\inst2|pixel_row\(0)))) # (\inst3|bottom_cloud3_height\(1) & (!\inst2|pixel_row\(1) & !\inst2|pixel_row\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011000000110000001100000011111100110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud3_height\(1),
	datac => \inst2|ALT_INV_pixel_row\(1),
	datad => \inst2|ALT_INV_pixel_row\(0),
	datae => \inst3|ALT_INV_bottom_cloud3_height\(0),
	combout => \inst3|LessThan43~0_combout\);

-- Location: LABCELL_X29_Y23_N15
\inst3|bottom_cloud3_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(2) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(2) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst3|bottom_cloud3_height\(2) & ( \inst3|Add15~29_sumout\ ) ) ) # ( 
-- !\inst3|top_cloud3_height~0_combout\ & ( !\inst3|bottom_cloud3_height\(2) & ( \inst3|Add15~29_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add15~29_sumout\,
	datae => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(2),
	combout => \inst3|bottom_cloud3_height\(2));

-- Location: LABCELL_X32_Y18_N15
\inst3|bottom_cloud3_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_height\(3) = ( \inst3|bottom_cloud3_height\(3) & ( (\inst3|top_cloud3_height~0_combout\) # (\inst3|Add15~25_sumout\) ) ) # ( !\inst3|bottom_cloud3_height\(3) & ( (\inst3|Add15~25_sumout\ & !\inst3|top_cloud3_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~25_sumout\,
	datac => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(3),
	combout => \inst3|bottom_cloud3_height\(3));

-- Location: LABCELL_X26_Y19_N54
\inst3|LessThan43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan43~1_combout\ = ( \inst2|pixel_row\(2) & ( \inst2|pixel_row\(3) & ( (\inst3|LessThan43~0_combout\ & (!\inst3|bottom_cloud3_height\(2) & !\inst3|bottom_cloud3_height\(3))) ) ) ) # ( !\inst2|pixel_row\(2) & ( \inst2|pixel_row\(3) & ( 
-- (!\inst3|bottom_cloud3_height\(3) & ((!\inst3|bottom_cloud3_height\(2)) # (\inst3|LessThan43~0_combout\))) ) ) ) # ( \inst2|pixel_row\(2) & ( !\inst2|pixel_row\(3) & ( (!\inst3|bottom_cloud3_height\(3)) # ((\inst3|LessThan43~0_combout\ & 
-- !\inst3|bottom_cloud3_height\(2))) ) ) ) # ( !\inst2|pixel_row\(2) & ( !\inst2|pixel_row\(3) & ( ((!\inst3|bottom_cloud3_height\(2)) # (!\inst3|bottom_cloud3_height\(3))) # (\inst3|LessThan43~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111110011000011110011000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan43~0_combout\,
	datac => \inst3|ALT_INV_bottom_cloud3_height\(2),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(3),
	datae => \inst2|ALT_INV_pixel_row\(2),
	dataf => \inst2|ALT_INV_pixel_row\(3),
	combout => \inst3|LessThan43~1_combout\);

-- Location: MLABCELL_X28_Y19_N12
\inst3|LessThan43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan43~2_combout\ = ( \inst3|LessThan43~1_combout\ & ( (!\inst3|bottom_cloud3_height\(5) & (!\inst2|pixel_row\(5) & ((!\inst3|bottom_cloud3_height\(4)) # (!\inst2|pixel_row\(4))))) # (\inst3|bottom_cloud3_height\(5) & 
-- ((!\inst3|bottom_cloud3_height\(4)) # ((!\inst2|pixel_row\(5)) # (!\inst2|pixel_row\(4))))) ) ) # ( !\inst3|LessThan43~1_combout\ & ( (!\inst3|bottom_cloud3_height\(5) & (!\inst3|bottom_cloud3_height\(4) & (!\inst2|pixel_row\(5) & !\inst2|pixel_row\(4)))) 
-- # (\inst3|bottom_cloud3_height\(5) & ((!\inst2|pixel_row\(5)) # ((!\inst3|bottom_cloud3_height\(4) & !\inst2|pixel_row\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001000110000101100100011000011110011101100101111001110110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_height\(4),
	datab => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datac => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst2|ALT_INV_pixel_row\(4),
	dataf => \inst3|ALT_INV_LessThan43~1_combout\,
	combout => \inst3|LessThan43~2_combout\);

-- Location: LABCELL_X24_Y19_N9
\inst3|Add16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~0_combout\ = ( \inst3|bottom_cloud3_x_pos\(6) & ( \inst3|bottom_cloud3_x_pos\(7) & ( \inst3|bottom_cloud3_x_pos\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	datae => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	combout => \inst3|Add16~0_combout\);

-- Location: MLABCELL_X23_Y22_N54
\inst3|LessThan37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan37~4_combout\ = ( \inst3|bottom_cloud3_x_pos\(7) & ( (\inst3|bottom_cloud3_x_pos\(6) & ((!\inst2|pixel_column\(6)) # (!\inst2|pixel_column[7]~DUPLICATE_q\))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ 
-- & ((!\inst2|pixel_column\(6)) # (!\inst3|bottom_cloud3_x_pos\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000000000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(6),
	datac => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	combout => \inst3|LessThan37~4_combout\);

-- Location: MLABCELL_X23_Y22_N3
\inst3|LessThan37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan37~3_combout\ = ( \inst3|bottom_cloud3_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ & (!\inst2|pixel_column\(6) & !\inst3|bottom_cloud3_x_pos\(6))) # (\inst2|pixel_column[7]~DUPLICATE_q\ & (\inst2|pixel_column\(6) & 
-- \inst3|bottom_cloud3_x_pos\(6))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ & (\inst2|pixel_column\(6) & \inst3|bottom_cloud3_x_pos\(6))) # (\inst2|pixel_column[7]~DUPLICATE_q\ & (!\inst2|pixel_column\(6) & 
-- !\inst3|bottom_cloud3_x_pos\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000001010010100000000101010100000000001011010000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	combout => \inst3|LessThan37~3_combout\);

-- Location: MLABCELL_X28_Y19_N15
\inst3|Add16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~1_combout\ = ( \inst3|bottom_cloud3_x_pos\(7) & ( \inst3|bottom_cloud3_x_pos\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	combout => \inst3|Add16~1_combout\);

-- Location: MLABCELL_X23_Y22_N18
\inst3|LessThan37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan37~1_combout\ = ( \inst3|bottom_cloud3_x_pos\(4) & ( (!\inst2|pixel_column\(5) & !\inst3|bottom_cloud3_x_pos\(5)) ) ) # ( !\inst3|bottom_cloud3_x_pos\(4) & ( (!\inst2|pixel_column\(5) & ((!\inst2|pixel_column\(4)) # 
-- (!\inst3|bottom_cloud3_x_pos\(5)))) # (\inst2|pixel_column\(5) & (!\inst2|pixel_column\(4) & !\inst3|bottom_cloud3_x_pos\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011000000111111001100000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(5),
	datac => \inst2|ALT_INV_pixel_column\(4),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	combout => \inst3|LessThan37~1_combout\);

-- Location: MLABCELL_X23_Y22_N0
\inst3|LessThan41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan41~1_combout\ = ( \inst3|bottom_cloud3_x_pos\(4) & ( (!\inst2|pixel_column\(4) & (!\inst2|pixel_column\(5) $ (!\inst3|bottom_cloud3_x_pos\(5)))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(4) & ( (\inst2|pixel_column\(4) & 
-- (!\inst2|pixel_column\(5) $ (!\inst3|bottom_cloud3_x_pos\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100000000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(5),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	datad => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	combout => \inst3|LessThan41~1_combout\);

-- Location: MLABCELL_X23_Y22_N6
\inst3|LessThan37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan37~0_combout\ = ( \inst3|bottom_cloud3_x_pos\(1) & ( \inst3|bottom_cloud3_x_pos\(0) & ( (!\inst2|pixel_column\(2) & ((!\inst2|pixel_column\(0)) # ((!\inst2|pixel_column\(1)) # (!\inst3|bottom_cloud3_x_pos\(2))))) # (\inst2|pixel_column\(2) 
-- & (!\inst3|bottom_cloud3_x_pos\(2) & ((!\inst2|pixel_column\(0)) # (!\inst2|pixel_column\(1))))) ) ) ) # ( !\inst3|bottom_cloud3_x_pos\(1) & ( \inst3|bottom_cloud3_x_pos\(0) & ( (!\inst2|pixel_column\(2) & ((!\inst3|bottom_cloud3_x_pos\(2)) # 
-- ((!\inst2|pixel_column\(0) & !\inst2|pixel_column\(1))))) # (\inst2|pixel_column\(2) & (!\inst2|pixel_column\(0) & (!\inst2|pixel_column\(1) & !\inst3|bottom_cloud3_x_pos\(2)))) ) ) ) # ( \inst3|bottom_cloud3_x_pos\(1) & ( !\inst3|bottom_cloud3_x_pos\(0) 
-- & ( (!\inst2|pixel_column\(2) & ((!\inst2|pixel_column\(1)) # (!\inst3|bottom_cloud3_x_pos\(2)))) # (\inst2|pixel_column\(2) & (!\inst2|pixel_column\(1) & !\inst3|bottom_cloud3_x_pos\(2))) ) ) ) # ( !\inst3|bottom_cloud3_x_pos\(1) & ( 
-- !\inst3|bottom_cloud3_x_pos\(0) & ( (!\inst2|pixel_column\(2) & !\inst3|bottom_cloud3_x_pos\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000111111001100000011101100100000001111111011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(0),
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	datae => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	combout => \inst3|LessThan37~0_combout\);

-- Location: MLABCELL_X23_Y22_N33
\inst3|LessThan37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan37~2_combout\ = ( \inst3|LessThan37~0_combout\ & ( (!\inst3|LessThan37~1_combout\ & ((!\inst3|LessThan41~1_combout\) # ((\inst2|pixel_column\(3) & !\inst3|bottom_cloud3_x_pos\(3))))) ) ) # ( !\inst3|LessThan37~0_combout\ & ( 
-- (!\inst3|LessThan37~1_combout\ & (((!\inst3|bottom_cloud3_x_pos\(3)) # (!\inst3|LessThan41~1_combout\)) # (\inst2|pixel_column\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011010000111100001101000011110000010000001111000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	datac => \inst3|ALT_INV_LessThan37~1_combout\,
	datad => \inst3|ALT_INV_LessThan41~1_combout\,
	dataf => \inst3|ALT_INV_LessThan37~0_combout\,
	combout => \inst3|LessThan37~2_combout\);

-- Location: MLABCELL_X23_Y22_N24
\inst3|LessThan37~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan37~5_combout\ = ( \inst3|Add16~1_combout\ & ( \inst3|LessThan37~2_combout\ & ( (!\inst3|LessThan37~4_combout\ & ((!\inst3|bottom_cloud3_x_pos\(8)) # (\inst2|pixel_column\(8)))) # (\inst3|LessThan37~4_combout\ & 
-- (!\inst3|bottom_cloud3_x_pos\(8) & \inst2|pixel_column\(8))) ) ) ) # ( !\inst3|Add16~1_combout\ & ( \inst3|LessThan37~2_combout\ & ( (!\inst3|LessThan37~4_combout\ & ((\inst2|pixel_column\(8)) # (\inst3|bottom_cloud3_x_pos\(8)))) # 
-- (\inst3|LessThan37~4_combout\ & (\inst3|bottom_cloud3_x_pos\(8) & \inst2|pixel_column\(8))) ) ) ) # ( \inst3|Add16~1_combout\ & ( !\inst3|LessThan37~2_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(8) & (((!\inst3|LessThan37~4_combout\ & 
-- !\inst3|LessThan37~3_combout\)) # (\inst2|pixel_column\(8)))) # (\inst3|bottom_cloud3_x_pos\(8) & (!\inst3|LessThan37~4_combout\ & (!\inst3|LessThan37~3_combout\ & \inst2|pixel_column\(8)))) ) ) ) # ( !\inst3|Add16~1_combout\ & ( 
-- !\inst3|LessThan37~2_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(8) & (!\inst3|LessThan37~4_combout\ & (!\inst3|LessThan37~3_combout\ & \inst2|pixel_column\(8)))) # (\inst3|bottom_cloud3_x_pos\(8) & (((!\inst3|LessThan37~4_combout\ & 
-- !\inst3|LessThan37~3_combout\)) # (\inst2|pixel_column\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010110011100000001110110000100010101110111000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan37~4_combout\,
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	datac => \inst3|ALT_INV_LessThan37~3_combout\,
	datad => \inst2|ALT_INV_pixel_column\(8),
	datae => \inst3|ALT_INV_Add16~1_combout\,
	dataf => \inst3|ALT_INV_LessThan37~2_combout\,
	combout => \inst3|LessThan37~5_combout\);

-- Location: FF_X24_Y21_N11
\inst2|pixel_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(7),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(7));

-- Location: MLABCELL_X23_Y22_N21
\inst3|LessThan41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan41~4_combout\ = ( \inst3|bottom_cloud3_x_pos\(7) & ( (!\inst2|pixel_column\(7) & (!\inst2|pixel_column\(6) $ (!\inst3|bottom_cloud3_x_pos\(6)))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(7) & ( (\inst2|pixel_column\(7) & 
-- (!\inst2|pixel_column\(6) $ (!\inst3|bottom_cloud3_x_pos\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001010000101000000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datac => \inst2|ALT_INV_pixel_column\(7),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	combout => \inst3|LessThan41~4_combout\);

-- Location: MLABCELL_X23_Y22_N51
\inst3|LessThan41~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan41~5_combout\ = ( \inst3|bottom_cloud3_x_pos\(7) & ( ((\inst3|bottom_cloud3_x_pos\(6) & \inst2|pixel_column\(6))) # (\inst2|pixel_column\(7)) ) ) # ( !\inst3|bottom_cloud3_x_pos\(7) & ( (\inst2|pixel_column\(7) & 
-- (\inst3|bottom_cloud3_x_pos\(6) & \inst2|pixel_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(7),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	combout => \inst3|LessThan41~5_combout\);

-- Location: MLABCELL_X23_Y22_N57
\inst3|LessThan41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan41~2_combout\ = ( \inst3|bottom_cloud3_x_pos\(4) & ( (!\inst3|bottom_cloud3_x_pos\(5) & (\inst2|pixel_column\(5) & \inst2|pixel_column\(4))) # (\inst3|bottom_cloud3_x_pos\(5) & ((\inst2|pixel_column\(4)) # (\inst2|pixel_column\(5)))) ) ) # 
-- ( !\inst3|bottom_cloud3_x_pos\(4) & ( (\inst3|bottom_cloud3_x_pos\(5) & \inst2|pixel_column\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	datac => \inst2|ALT_INV_pixel_column\(5),
	datad => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	combout => \inst3|LessThan41~2_combout\);

-- Location: MLABCELL_X23_Y22_N12
\inst3|LessThan41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan41~0_combout\ = ( \inst3|bottom_cloud3_x_pos\(1) & ( \inst3|bottom_cloud3_x_pos\(0) & ( (\inst3|bottom_cloud3_x_pos\(2) & \inst2|pixel_column\(2)) ) ) ) # ( !\inst3|bottom_cloud3_x_pos\(1) & ( \inst3|bottom_cloud3_x_pos\(0) & ( 
-- (!\inst3|bottom_cloud3_x_pos\(2) & (\inst2|pixel_column\(1) & \inst2|pixel_column\(2))) # (\inst3|bottom_cloud3_x_pos\(2) & ((\inst2|pixel_column\(2)) # (\inst2|pixel_column\(1)))) ) ) ) # ( \inst3|bottom_cloud3_x_pos\(1) & ( 
-- !\inst3|bottom_cloud3_x_pos\(0) & ( (!\inst3|bottom_cloud3_x_pos\(2) & (\inst2|pixel_column\(0) & (\inst2|pixel_column\(1) & \inst2|pixel_column\(2)))) # (\inst3|bottom_cloud3_x_pos\(2) & (((\inst2|pixel_column\(0) & \inst2|pixel_column\(1))) # 
-- (\inst2|pixel_column\(2)))) ) ) ) # ( !\inst3|bottom_cloud3_x_pos\(1) & ( !\inst3|bottom_cloud3_x_pos\(0) & ( (!\inst3|bottom_cloud3_x_pos\(2) & (\inst2|pixel_column\(2) & ((\inst2|pixel_column\(1)) # (\inst2|pixel_column\(0))))) # 
-- (\inst3|bottom_cloud3_x_pos\(2) & (((\inst2|pixel_column\(2)) # (\inst2|pixel_column\(1))) # (\inst2|pixel_column\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101111111000000010011011100000011001111110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(0),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst2|ALT_INV_pixel_column\(2),
	datae => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	combout => \inst3|LessThan41~0_combout\);

-- Location: MLABCELL_X23_Y22_N30
\inst3|LessThan41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan41~3_combout\ = ( \inst3|LessThan41~0_combout\ & ( (!\inst3|LessThan41~2_combout\ & ((!\inst3|LessThan41~1_combout\) # ((!\inst2|pixel_column\(3) & \inst3|bottom_cloud3_x_pos\(3))))) ) ) # ( !\inst3|LessThan41~0_combout\ & ( 
-- (!\inst3|LessThan41~2_combout\ & ((!\inst2|pixel_column\(3)) # ((!\inst3|LessThan41~1_combout\) # (\inst3|bottom_cloud3_x_pos\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000011110010000000001111001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	datac => \inst3|ALT_INV_LessThan41~1_combout\,
	datad => \inst3|ALT_INV_LessThan41~2_combout\,
	dataf => \inst3|ALT_INV_LessThan41~0_combout\,
	combout => \inst3|LessThan41~3_combout\);

-- Location: MLABCELL_X23_Y22_N42
\inst3|LessThan41~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan41~6_combout\ = ( \inst3|LessThan41~3_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(8) & ((!\inst3|LessThan41~5_combout\) # (!\inst2|pixel_column\(8)))) # (\inst3|bottom_cloud3_x_pos\(8) & (!\inst3|LessThan41~5_combout\ & 
-- !\inst2|pixel_column\(8))) ) ) # ( !\inst3|LessThan41~3_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(8) & ((!\inst2|pixel_column\(8)) # ((!\inst3|LessThan41~4_combout\ & !\inst3|LessThan41~5_combout\)))) # (\inst3|bottom_cloud3_x_pos\(8) & 
-- (!\inst3|LessThan41~4_combout\ & (!\inst3|LessThan41~5_combout\ & !\inst2|pixel_column\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110010000000111011001000000011111100110000001111110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan41~4_combout\,
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	datac => \inst3|ALT_INV_LessThan41~5_combout\,
	datad => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst3|ALT_INV_LessThan41~3_combout\,
	combout => \inst3|LessThan41~6_combout\);

-- Location: MLABCELL_X23_Y22_N36
\inst3|bottom_cloud3_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_on~0_combout\ = ( \inst3|LessThan37~5_combout\ & ( \inst3|LessThan41~6_combout\ & ( (!\inst3|Add16~0_combout\ & (!\inst3|bottom_cloud3_x_pos\(10) & (!\inst3|bottom_cloud3_x_pos\(9) $ (\inst2|pixel_column\(9))))) # 
-- (\inst3|Add16~0_combout\ & (!\inst3|bottom_cloud3_x_pos\(10) $ (((!\inst3|bottom_cloud3_x_pos\(9) & \inst2|pixel_column\(9)))))) ) ) ) # ( !\inst3|LessThan37~5_combout\ & ( \inst3|LessThan41~6_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(10) & 
-- (\inst3|Add16~0_combout\ & (!\inst3|bottom_cloud3_x_pos\(9) $ (\inst2|pixel_column\(9))))) ) ) ) # ( \inst3|LessThan37~5_combout\ & ( !\inst3|LessThan41~6_combout\ & ( (\inst3|Add16~0_combout\ & ((!\inst3|bottom_cloud3_x_pos\(9) & 
-- (\inst3|bottom_cloud3_x_pos\(10) & \inst2|pixel_column\(9))) # (\inst3|bottom_cloud3_x_pos\(9) & (!\inst3|bottom_cloud3_x_pos\(10) & !\inst2|pixel_column\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100001000000000100001001000010011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(9),
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datac => \inst2|ALT_INV_pixel_column\(9),
	datad => \inst3|ALT_INV_Add16~0_combout\,
	datae => \inst3|ALT_INV_LessThan37~5_combout\,
	dataf => \inst3|ALT_INV_LessThan41~6_combout\,
	combout => \inst3|bottom_cloud3_on~0_combout\);

-- Location: MLABCELL_X28_Y19_N24
\inst3|bottom_cloud3_on\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud3_on~combout\ = ( \inst3|LessThan43~2_combout\ & ( \inst3|bottom_cloud3_on~0_combout\ & ( (\inst3|bottom_cloud3_on~1_combout\ & ((!\inst3|LessThan43~5_combout\) # ((!\inst3|LessThan43~3_combout\ & !\inst3|LessThan43~4_combout\)))) ) ) ) 
-- # ( !\inst3|LessThan43~2_combout\ & ( \inst3|bottom_cloud3_on~0_combout\ & ( (\inst3|bottom_cloud3_on~1_combout\ & ((!\inst3|LessThan43~5_combout\) # (!\inst3|LessThan43~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111110100000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan43~5_combout\,
	datab => \inst3|ALT_INV_LessThan43~3_combout\,
	datac => \inst3|ALT_INV_LessThan43~4_combout\,
	datad => \inst3|ALT_INV_bottom_cloud3_on~1_combout\,
	datae => \inst3|ALT_INV_LessThan43~2_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_on~0_combout\,
	combout => \inst3|bottom_cloud3_on~combout\);

-- Location: MLABCELL_X28_Y19_N54
\inst3|blue~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|blue~1_combout\ = ( !\inst3|bottom_cloud3_on~combout\ & ( (\inst3|ball_on~6_combout\ & ((!\inst3|red~9_combout\) # ((!\inst14|Mux3~0_combout\ & !\inst14|Mux10~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000000001110101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~9_combout\,
	datab => \inst14|ALT_INV_Mux3~0_combout\,
	datac => \inst14|ALT_INV_Mux10~0_combout\,
	datad => \inst3|ALT_INV_ball_on~6_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_on~combout\,
	combout => \inst3|blue~1_combout\);

-- Location: LABCELL_X31_Y21_N18
\inst3|top_cloud3_height[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(8) = ( \inst3|top_cloud3_height\(8) & ( (!\inst8|current_state\(8)) # (\inst3|top_cloud3_height~0_combout\) ) ) # ( !\inst3|top_cloud3_height\(8) & ( (!\inst3|top_cloud3_height~0_combout\ & !\inst8|current_state\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	datad => \inst8|ALT_INV_current_state\(8),
	dataf => \inst3|ALT_INV_top_cloud3_height\(8),
	combout => \inst3|top_cloud3_height\(8));

-- Location: LABCELL_X32_Y21_N3
\inst3|top_cloud3_height[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(7) = ( \inst3|top_cloud3_height\(7) & ( (\inst3|top_cloud3_height~0_combout\) # (\inst8|current_state\(7)) ) ) # ( !\inst3|top_cloud3_height\(7) & ( (\inst8|current_state\(7) & !\inst3|top_cloud3_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(7),
	datad => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud3_height\(7),
	combout => \inst3|top_cloud3_height\(7));

-- Location: LABCELL_X32_Y21_N9
\inst3|top_cloud3_height[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(6) = ( \inst3|top_cloud3_height\(6) & ( (!\inst8|current_state\(6)) # (\inst3|top_cloud3_height~0_combout\) ) ) # ( !\inst3|top_cloud3_height\(6) & ( (!\inst8|current_state\(6) & !\inst3|top_cloud3_height~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datad => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud3_height\(6),
	combout => \inst3|top_cloud3_height\(6));

-- Location: LABCELL_X32_Y19_N39
\inst3|top_cloud3_height[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(5) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|top_cloud3_height\(5) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst8|current_state\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(5),
	datac => \inst3|ALT_INV_top_cloud3_height\(5),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(5));

-- Location: LABCELL_X31_Y20_N45
\inst3|top_cloud3_height[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(4) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|top_cloud3_height\(4) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( !\inst8|current_state\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud3_height\(4),
	datad => \inst8|ALT_INV_current_state\(4),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(4));

-- Location: LABCELL_X32_Y19_N51
\inst3|top_cloud3_height[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(3) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|top_cloud3_height\(3) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst8|current_state[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_height\(3),
	datac => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(3));

-- Location: LABCELL_X32_Y19_N0
\inst3|top_cloud3_height[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(2) = ( \inst3|top_cloud3_height~0_combout\ & ( \inst3|top_cloud3_height\(2) ) ) # ( !\inst3|top_cloud3_height~0_combout\ & ( \inst8|current_state\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(2),
	datad => \inst3|ALT_INV_top_cloud3_height\(2),
	dataf => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	combout => \inst3|top_cloud3_height\(2));

-- Location: LABCELL_X32_Y21_N51
\inst3|top_cloud3_height[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(1) = ( \inst3|top_cloud3_height\(1) & ( (\inst8|current_state\(1)) # (\inst3|top_cloud3_height~0_combout\) ) ) # ( !\inst3|top_cloud3_height\(1) & ( (!\inst3|top_cloud3_height~0_combout\ & \inst8|current_state\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	datad => \inst8|ALT_INV_current_state\(1),
	dataf => \inst3|ALT_INV_top_cloud3_height\(1),
	combout => \inst3|top_cloud3_height\(1));

-- Location: LABCELL_X32_Y21_N45
\inst3|top_cloud3_height[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_height\(0) = (!\inst3|top_cloud3_height~0_combout\ & (!\inst8|current_state[0]~DUPLICATE_q\)) # (\inst3|top_cloud3_height~0_combout\ & ((\inst3|top_cloud3_height\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101111101000001010111110100000101011111010000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_top_cloud3_height~0_combout\,
	datad => \inst3|ALT_INV_top_cloud3_height\(0),
	combout => \inst3|top_cloud3_height\(0));

-- Location: LABCELL_X29_Y21_N30
\inst3|Add13~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~38_cout\ = CARRY(( \inst2|pixel_row[0]~DUPLICATE_q\ ) + ( \inst3|top_cloud3_height\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row[0]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_top_cloud3_height\(0),
	cin => GND,
	cout => \inst3|Add13~38_cout\);

-- Location: LABCELL_X29_Y21_N33
\inst3|Add13~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~34_cout\ = CARRY(( \inst2|pixel_row[1]~DUPLICATE_q\ ) + ( \inst3|top_cloud3_height\(1) ) + ( \inst3|Add13~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row[1]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_top_cloud3_height\(1),
	cin => \inst3|Add13~38_cout\,
	cout => \inst3|Add13~34_cout\);

-- Location: LABCELL_X29_Y21_N36
\inst3|Add13~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~30_cout\ = CARRY(( \inst2|pixel_row\(2) ) + ( \inst3|top_cloud3_height\(2) ) + ( \inst3|Add13~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst3|ALT_INV_top_cloud3_height\(2),
	cin => \inst3|Add13~34_cout\,
	cout => \inst3|Add13~30_cout\);

-- Location: LABCELL_X29_Y21_N39
\inst3|Add13~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~26_cout\ = CARRY(( \inst2|pixel_row\(3) ) + ( \inst3|top_cloud3_height\(3) ) + ( \inst3|Add13~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(3),
	dataf => \inst3|ALT_INV_top_cloud3_height\(3),
	cin => \inst3|Add13~30_cout\,
	cout => \inst3|Add13~26_cout\);

-- Location: LABCELL_X29_Y21_N42
\inst3|Add13~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~22_cout\ = CARRY(( \inst2|pixel_row\(4) ) + ( \inst3|top_cloud3_height\(4) ) + ( \inst3|Add13~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_height\(4),
	datac => \inst2|ALT_INV_pixel_row\(4),
	cin => \inst3|Add13~26_cout\,
	cout => \inst3|Add13~22_cout\);

-- Location: LABCELL_X29_Y21_N45
\inst3|Add13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~18_cout\ = CARRY(( \inst3|top_cloud3_height\(5) ) + ( \inst2|pixel_row\(5) ) + ( \inst3|Add13~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst3|ALT_INV_top_cloud3_height\(5),
	cin => \inst3|Add13~22_cout\,
	cout => \inst3|Add13~18_cout\);

-- Location: LABCELL_X29_Y21_N48
\inst3|Add13~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~14_cout\ = CARRY(( \inst2|pixel_row\(6) ) + ( \inst3|top_cloud3_height\(6) ) + ( \inst3|Add13~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud3_height\(6),
	datac => \inst2|ALT_INV_pixel_row\(6),
	cin => \inst3|Add13~18_cout\,
	cout => \inst3|Add13~14_cout\);

-- Location: LABCELL_X29_Y21_N51
\inst3|Add13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~10_cout\ = CARRY(( \inst2|pixel_row\(7) ) + ( \inst3|top_cloud3_height\(7) ) + ( \inst3|Add13~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_height\(7),
	datad => \inst2|ALT_INV_pixel_row\(7),
	cin => \inst3|Add13~14_cout\,
	cout => \inst3|Add13~10_cout\);

-- Location: LABCELL_X29_Y21_N54
\inst3|Add13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~6_cout\ = CARRY(( \inst2|pixel_row\(8) ) + ( \inst3|top_cloud3_height\(8) ) + ( \inst3|Add13~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud3_height\(8),
	datac => \inst2|ALT_INV_pixel_row\(8),
	cin => \inst3|Add13~10_cout\,
	cout => \inst3|Add13~6_cout\);

-- Location: LABCELL_X29_Y21_N57
\inst3|Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add13~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add13~6_cout\,
	sumout => \inst3|Add13~1_sumout\);

-- Location: MLABCELL_X23_Y22_N45
\inst3|top_cloud3_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_on~0_combout\ = ( \inst2|pixel_row\(8) & ( (\inst3|top_cloud3_height\(8) & !\inst3|Add13~1_sumout\) ) ) # ( !\inst2|pixel_row\(8) & ( !\inst3|Add13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud3_height\(8),
	datad => \inst3|ALT_INV_Add13~1_sumout\,
	dataf => \inst2|ALT_INV_pixel_row\(8),
	combout => \inst3|top_cloud3_on~0_combout\);

-- Location: MLABCELL_X23_Y21_N15
\inst3|LessThan39~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan39~5_combout\ = ( \inst3|top_cloud3_height\(6) & ( (\inst2|pixel_row\(7) & !\inst3|top_cloud3_height\(7)) ) ) # ( !\inst3|top_cloud3_height\(6) & ( (!\inst2|pixel_row\(7) & (!\inst3|top_cloud3_height\(7) & \inst2|pixel_row\(6))) # 
-- (\inst2|pixel_row\(7) & ((!\inst3|top_cloud3_height\(7)) # (\inst2|pixel_row\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110101010100001111010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(7),
	datac => \inst3|ALT_INV_top_cloud3_height\(7),
	datad => \inst2|ALT_INV_pixel_row\(6),
	dataf => \inst3|ALT_INV_top_cloud3_height\(6),
	combout => \inst3|LessThan39~5_combout\);

-- Location: MLABCELL_X23_Y21_N48
\inst3|LessThan39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan39~0_combout\ = ( \inst2|pixel_row\(8) & ( !\inst3|top_cloud3_height\(8) ) ) # ( !\inst2|pixel_row\(8) & ( \inst3|top_cloud3_height\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud3_height\(8),
	dataf => \inst2|ALT_INV_pixel_row\(8),
	combout => \inst3|LessThan39~0_combout\);

-- Location: LABCELL_X26_Y18_N12
\inst3|LessThan39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan39~4_combout\ = ( \inst2|pixel_row\(7) & ( \inst3|top_cloud3_height\(7) & ( !\inst3|top_cloud3_height\(6) $ (\inst2|pixel_row\(6)) ) ) ) # ( !\inst2|pixel_row\(7) & ( !\inst3|top_cloud3_height\(7) & ( !\inst3|top_cloud3_height\(6) $ 
-- (\inst2|pixel_row\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001000000000000000000000000000000001001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_height\(6),
	datab => \inst2|ALT_INV_pixel_row\(6),
	datae => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst3|ALT_INV_top_cloud3_height\(7),
	combout => \inst3|LessThan39~4_combout\);

-- Location: MLABCELL_X23_Y21_N18
\inst3|LessThan39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan39~1_combout\ = ( \inst3|top_cloud3_height\(0) & ( (\inst2|pixel_row[1]~DUPLICATE_q\ & !\inst3|top_cloud3_height\(1)) ) ) # ( !\inst3|top_cloud3_height\(0) & ( (!\inst2|pixel_row[1]~DUPLICATE_q\ & (!\inst3|top_cloud3_height\(1) & 
-- \inst2|pixel_row\(0))) # (\inst2|pixel_row[1]~DUPLICATE_q\ & ((!\inst3|top_cloud3_height\(1)) # (\inst2|pixel_row\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110011001100001111001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row[1]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_top_cloud3_height\(1),
	datad => \inst2|ALT_INV_pixel_row\(0),
	dataf => \inst3|ALT_INV_top_cloud3_height\(0),
	combout => \inst3|LessThan39~1_combout\);

-- Location: MLABCELL_X23_Y21_N42
\inst3|LessThan39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan39~2_combout\ = ( \inst3|LessThan39~1_combout\ & ( (!\inst2|pixel_row\(3) & (!\inst3|top_cloud3_height\(3) & ((!\inst3|top_cloud3_height\(2)) # (\inst2|pixel_row\(2))))) # (\inst2|pixel_row\(3) & (((!\inst3|top_cloud3_height\(3)) # 
-- (!\inst3|top_cloud3_height\(2))) # (\inst2|pixel_row\(2)))) ) ) # ( !\inst3|LessThan39~1_combout\ & ( (!\inst2|pixel_row\(3) & (\inst2|pixel_row\(2) & (!\inst3|top_cloud3_height\(3) & !\inst3|top_cloud3_height\(2)))) # (\inst2|pixel_row\(3) & 
-- ((!\inst3|top_cloud3_height\(3)) # ((\inst2|pixel_row\(2) & !\inst3|top_cloud3_height\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101010000011100010101000011110101011100011111010101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(3),
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst3|ALT_INV_top_cloud3_height\(3),
	datad => \inst3|ALT_INV_top_cloud3_height\(2),
	dataf => \inst3|ALT_INV_LessThan39~1_combout\,
	combout => \inst3|LessThan39~2_combout\);

-- Location: MLABCELL_X23_Y21_N54
\inst3|LessThan39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan39~3_combout\ = ( \inst3|LessThan39~2_combout\ & ( (!\inst2|pixel_row\(5) & (!\inst3|top_cloud3_height\(5) & ((!\inst3|top_cloud3_height\(4)) # (\inst2|pixel_row\(4))))) # (\inst2|pixel_row\(5) & (((!\inst3|top_cloud3_height\(5)) # 
-- (!\inst3|top_cloud3_height\(4))) # (\inst2|pixel_row\(4)))) ) ) # ( !\inst3|LessThan39~2_combout\ & ( (!\inst2|pixel_row\(5) & (\inst2|pixel_row\(4) & (!\inst3|top_cloud3_height\(5) & !\inst3|top_cloud3_height\(4)))) # (\inst2|pixel_row\(5) & 
-- ((!\inst3|top_cloud3_height\(5)) # ((\inst2|pixel_row\(4) & !\inst3|top_cloud3_height\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100110000011100010011000011110011011100011111001101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(4),
	datab => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst3|ALT_INV_top_cloud3_height\(5),
	datad => \inst3|ALT_INV_top_cloud3_height\(4),
	dataf => \inst3|ALT_INV_LessThan39~2_combout\,
	combout => \inst3|LessThan39~3_combout\);

-- Location: MLABCELL_X23_Y21_N6
\inst3|top_cloud3_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud3_on~1_combout\ = ( \inst3|LessThan39~3_combout\ & ( \inst3|bottom_cloud3_on~0_combout\ & ( (\inst3|top_cloud3_on~0_combout\ & (((!\inst3|LessThan39~5_combout\ & !\inst3|LessThan39~4_combout\)) # (\inst3|LessThan39~0_combout\))) ) ) ) # ( 
-- !\inst3|LessThan39~3_combout\ & ( \inst3|bottom_cloud3_on~0_combout\ & ( (\inst3|top_cloud3_on~0_combout\ & ((!\inst3|LessThan39~5_combout\) # (\inst3|LessThan39~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000101010001010100010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_on~0_combout\,
	datab => \inst3|ALT_INV_LessThan39~5_combout\,
	datac => \inst3|ALT_INV_LessThan39~0_combout\,
	datad => \inst3|ALT_INV_LessThan39~4_combout\,
	datae => \inst3|ALT_INV_LessThan39~3_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_on~0_combout\,
	combout => \inst3|top_cloud3_on~1_combout\);

-- Location: MLABCELL_X28_Y19_N21
\inst3|blue~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|blue~2_combout\ = ( \inst3|blue~1_combout\ & ( !\inst3|top_cloud3_on~1_combout\ & ( (\inst3|blue~0_combout\ & ((!\inst3|red~9_combout\) # ((\inst14|Equal0~0_combout\ & \inst14|Equal0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Equal0~0_combout\,
	datab => \inst3|ALT_INV_blue~0_combout\,
	datac => \inst14|ALT_INV_Equal0~1_combout\,
	datad => \inst3|ALT_INV_red~9_combout\,
	datae => \inst3|ALT_INV_blue~1_combout\,
	dataf => \inst3|ALT_INV_top_cloud3_on~1_combout\,
	combout => \inst3|blue~2_combout\);

-- Location: MLABCELL_X23_Y23_N54
\inst3|red~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~7_combout\ = ( \inst2|pixel_column\(4) & ( (\inst2|pixel_column\(8) & ((!\inst2|pixel_column\(3)) # ((!\inst2|pixel_column\(1)) # (!\inst2|pixel_column\(2))))) ) ) # ( !\inst2|pixel_column\(4) & ( \inst2|pixel_column\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001000110011001100110011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst2|ALT_INV_pixel_column\(8),
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst2|ALT_INV_pixel_column\(2),
	datae => \inst2|ALT_INV_pixel_column\(4),
	combout => \inst3|red~7_combout\);

-- Location: MLABCELL_X23_Y24_N21
\inst3|red~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~0_combout\ = ( !\inst2|pixel_row\(7) & ( (!\inst2|pixel_column[7]~DUPLICATE_q\ & (!\inst2|pixel_row\(8) & !\inst2|pixel_column\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column[7]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_row\(7),
	combout => \inst3|red~0_combout\);

-- Location: MLABCELL_X23_Y24_N48
\inst3|toolbox_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|toolbox_on~0_combout\ = ( \inst2|pixel_row\(5) & ( \inst2|pixel_row\(4) & ( \inst2|pixel_row\(6) ) ) ) # ( \inst2|pixel_row\(5) & ( !\inst2|pixel_row\(4) & ( (\inst2|pixel_row\(6) & ((\inst2|pixel_row\(2)) # (\inst2|pixel_row\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(3),
	datac => \inst2|ALT_INV_pixel_row\(6),
	datad => \inst2|ALT_INV_pixel_row\(2),
	datae => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst2|ALT_INV_pixel_row\(4),
	combout => \inst3|toolbox_on~0_combout\);

-- Location: MLABCELL_X23_Y24_N3
\inst3|red~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~6_combout\ = ( !\inst3|toolbox_on~0_combout\ & ( (!\inst2|pixel_column\(6) & (!\inst2|pixel_column\(9) & (!\inst3|toolbox_on~2_combout\ & \inst3|red~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datab => \inst2|ALT_INV_pixel_column\(9),
	datac => \inst3|ALT_INV_toolbox_on~2_combout\,
	datad => \inst3|ALT_INV_red~0_combout\,
	dataf => \inst3|ALT_INV_toolbox_on~0_combout\,
	combout => \inst3|red~6_combout\);

-- Location: M10K_X22_Y21_N0
\inst13|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000524353230056BDDF6B0056CDBDEB0056CF3F6B005243532300524350000002030300000203002000500050030050005000280000030000524352E328546652FAE86A636AE3005243530000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\toolbox.mif",
	init_file_layout => "port_a",
	logical_ram_name => "toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 179,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X21_Y21_N15
\inst13|Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~19_combout\ = ( \inst14|Add0~4_combout\ & ( \inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(110) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst14|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(46) ) ) ) # ( \inst14|Add0~4_combout\ & ( !\inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(78) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst14|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(78),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux1~19_combout\);

-- Location: LABCELL_X31_Y27_N18
\inst13|Mux1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~20_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(126) & ( (\inst13|altsyncram_component|auto_generated|q_a\(94)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(126) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(30))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(62)))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(126) & ( (!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(94)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(126) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(30))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(62)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(94),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	combout => \inst13|Mux1~20_combout\);

-- Location: LABCELL_X47_Y25_N12
\inst13|Mux1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~21_combout\ = ( \inst13|Mux1~19_combout\ & ( \inst13|Mux1~20_combout\ ) ) # ( !\inst13|Mux1~19_combout\ & ( \inst13|Mux1~20_combout\ & ( \inst14|Add0~1_combout\ ) ) ) # ( \inst13|Mux1~19_combout\ & ( !\inst13|Mux1~20_combout\ & ( 
-- !\inst14|Add0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst13|ALT_INV_Mux1~19_combout\,
	dataf => \inst13|ALT_INV_Mux1~20_combout\,
	combout => \inst13|Mux1~21_combout\);

-- Location: LABCELL_X31_Y27_N48
\inst13|Mux1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~22_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(114) & ( \inst13|altsyncram_component|auto_generated|q_a\(82) & ( ((!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(18))) # (\inst14|Add0~0_combout\ 
-- & ((\inst13|altsyncram_component|auto_generated|q_a\(50))))) # (\inst14|Add0~4_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(114) & ( \inst13|altsyncram_component|auto_generated|q_a\(82) & ( (!\inst14|Add0~0_combout\ & 
-- (((\inst14|Add0~4_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(18)))) # (\inst14|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(50) & !\inst14|Add0~4_combout\)))) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(114) & ( !\inst13|altsyncram_component|auto_generated|q_a\(82) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(18) & ((!\inst14|Add0~4_combout\)))) # 
-- (\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(50))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(114) & ( !\inst13|altsyncram_component|auto_generated|q_a\(82) & ( 
-- (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(18))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(50)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(114),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(82),
	combout => \inst13|Mux1~22_combout\);

-- Location: LABCELL_X31_Y27_N45
\inst13|Mux1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~23_combout\ = (!\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(34))) # (\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(98))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(98),
	combout => \inst13|Mux1~23_combout\);

-- Location: LABCELL_X31_Y27_N24
\inst13|Mux1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~24_combout\ = ( \inst13|Mux1~23_combout\ & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(66))))) # (\inst14|Add0~1_combout\ & (\inst13|Mux1~22_combout\)) ) ) # ( 
-- !\inst13|Mux1~23_combout\ & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(66) & !\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (\inst13|Mux1~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~22_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|ALT_INV_Mux1~23_combout\,
	combout => \inst13|Mux1~24_combout\);

-- Location: LABCELL_X31_Y26_N33
\inst13|Mux1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~17_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(102) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(102) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(38) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(102) & ( \inst13|altsyncram_component|auto_generated|q_a\(38) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(102),
	combout => \inst13|Mux1~17_combout\);

-- Location: LABCELL_X31_Y26_N42
\inst13|Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~16_combout\ = ( \inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(86) & ( (!\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(54))) # (\inst14|Add0~4_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(118)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(86) & ( (\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(86) & ( (!\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(54))) # (\inst14|Add0~4_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(118)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(86) & ( (\inst13|altsyncram_component|auto_generated|q_a\(22) & !\inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(118),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(86),
	combout => \inst13|Mux1~16_combout\);

-- Location: MLABCELL_X45_Y26_N33
\inst13|Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~18_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|Mux1~16_combout\ ) ) # ( !\inst14|Add0~1_combout\ & ( \inst13|Mux1~16_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(70))) # 
-- (\inst14|Add0~0_combout\ & ((\inst13|Mux1~17_combout\))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst13|Mux1~16_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(70))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|Mux1~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000000000000000000001010010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datad => \inst13|ALT_INV_Mux1~17_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|ALT_INV_Mux1~16_combout\,
	combout => \inst13|Mux1~18_combout\);

-- Location: M10K_X30_Y27_N0
\inst13|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019AC44D480186EC010801826E650801824A4108019AC44D48019AC440000098440C000098440140010000400801000040008000000C00419AC45D48C1F5705CD8839D44DD48019AC44C000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\toolbox.mif",
	init_file_layout => "port_a",
	logical_ram_name => "toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 179,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y27_N36
\inst13|Mux1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~26_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(10) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(74))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(106)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(10) & ( (!\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(42)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(10) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(74))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(106)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(10) & ( (\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(42)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(74),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \inst13|Mux1~26_combout\);

-- Location: LABCELL_X26_Y27_N30
\inst13|Mux1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~25_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(58) & ( \inst13|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(90)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(122)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(58) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(90))))) # (\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(122) & (\inst14|Add0~4_combout\))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(58) & ( !\inst13|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~0_combout\ & 
-- (((\inst14|Add0~4_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(90))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(122)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(58) & ( !\inst13|altsyncram_component|auto_generated|q_a\(26) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(90)))) # 
-- (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(122))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(90),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \inst13|Mux1~25_combout\);

-- Location: LABCELL_X25_Y27_N6
\inst13|Mux1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~27_combout\ = ( \inst13|Mux1~25_combout\ & ( (\inst14|Add0~1_combout\) # (\inst13|Mux1~26_combout\) ) ) # ( !\inst13|Mux1~25_combout\ & ( (\inst13|Mux1~26_combout\ & !\inst14|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_Mux1~26_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|ALT_INV_Mux1~25_combout\,
	combout => \inst13|Mux1~27_combout\);

-- Location: LABCELL_X29_Y20_N42
\inst13|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~7_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (((\inst13|Mux1~27_combout\)))) # (\inst2|pixel_column\(1) & (\inst13|Mux1~21_combout\)))) # (\inst14|Add0~2_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & (((!\inst2|pixel_column\(1) & (\inst13|Mux1~24_combout\)) # (\inst2|pixel_column\(1) & ((\inst13|Mux1~18_combout\)))))) # (\inst14|Add0~2_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst13|ALT_INV_Mux1~21_combout\,
	datac => \inst13|ALT_INV_Mux1~24_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux1~18_combout\,
	datag => \inst13|ALT_INV_Mux1~27_combout\,
	combout => \inst13|Mux1~7_combout\);

-- Location: M10K_X38_Y18_N0
\inst13|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024580000002478000000247800000024780000002458000000000000000000180000002440000068C0000091800000A300000018A391E8E45B0091E7E9DB000068E45B0000000018",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\toolbox.mif",
	init_file_layout => "port_a",
	logical_ram_name => "toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 123,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 179,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst13|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: MLABCELL_X23_Y26_N27
\inst13|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~4_combout\ = ( \inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(166)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(134) & ( (!\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(150)) ) ) ) # ( \inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(134) & ( 
-- (!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(166)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(134) & ( (\inst14|Add0~1_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(150)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011000000110011001100111111110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(166),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(150),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	combout => \inst13|Mux1~4_combout\);

-- Location: MLABCELL_X23_Y26_N54
\inst13|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(162) & ( \inst13|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst14|Add0~1_combout\) # ((!\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(146)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(178)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(162) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(146)))) # 
-- (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(178))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(162) & ( !\inst13|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst14|Add0~1_combout\ & 
-- (((\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(146)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(178))))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(162) & ( !\inst13|altsyncram_component|auto_generated|q_a\(130) & ( (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(146)))) # 
-- (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(178))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(178),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(146),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(162),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	combout => \inst13|Mux1~6_combout\);

-- Location: MLABCELL_X23_Y24_N54
\inst13|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(142)) # (\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(174) & (!\inst14|Add0~1_combout\))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(142)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(174))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000011100110111000001110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	combout => \inst13|Mux1~5_combout\);

-- Location: MLABCELL_X45_Y26_N24
\inst13|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~11_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(154) & ( !\inst14|Add0~0_combout\ ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(154) & ( 
-- (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(138))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(170)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(154) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(138))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(170)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000000000000000000110000001111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(138),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(154),
	combout => \inst13|Mux1~11_combout\);

-- Location: LABCELL_X26_Y24_N42
\inst13|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~0_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst13|Mux1~7_combout\ & (((\inst13|Mux1~11_combout\ & (\inst14|Add0~2_combout\))))) # (\inst13|Mux1~7_combout\ & ((((!\inst14|Add0~2_combout\) # (\inst13|Mux1~5_combout\))))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( (!\inst13|Mux1~7_combout\ & (((\inst13|Mux1~6_combout\ & (\inst14|Add0~2_combout\))))) # (\inst13|Mux1~7_combout\ & ((((!\inst14|Add0~2_combout\))) # (\inst13|Mux1~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001010010101010001101101010101010111110101010100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~7_combout\,
	datab => \inst13|ALT_INV_Mux1~4_combout\,
	datac => \inst13|ALT_INV_Mux1~6_combout\,
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux1~5_combout\,
	datag => \inst13|ALT_INV_Mux1~11_combout\,
	combout => \inst13|Mux1~0_combout\);

-- Location: MLABCELL_X23_Y26_N15
\inst13|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~12_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(146))))) # (\inst14|Add0~0_combout\ & 
-- (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(162)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(130) & ( (!\inst14|Add0~0_combout\ & (\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(146))))) # (\inst14|Add0~0_combout\ & (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(162)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(162),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(146),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	combout => \inst13|Mux1~12_combout\);

-- Location: MLABCELL_X23_Y26_N48
\inst13|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~13_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(174) & ( \inst13|altsyncram_component|auto_generated|q_a\(158) & ( ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(126)))) # 
-- (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(142)))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(174) & ( \inst13|altsyncram_component|auto_generated|q_a\(158) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(126)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(142))))) # (\inst14|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(174) & ( !\inst13|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(126)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(142))))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(174) & ( !\inst13|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(126)))) # 
-- (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(142))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	combout => \inst13|Mux1~13_combout\);

-- Location: MLABCELL_X28_Y27_N18
\inst13|Mux1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~28_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(30) & ( \inst13|altsyncram_component|auto_generated|q_a\(94) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(30) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(94) & ( \inst14|Add0~4_combout\ ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(30) & ( !\inst13|altsyncram_component|auto_generated|q_a\(94) & ( !\inst14|Add0~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(94),
	combout => \inst13|Mux1~28_combout\);

-- Location: LABCELL_X44_Y26_N24
\inst13|Mux1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~29_combout\ = ( \inst13|Mux1~28_combout\ & ( \inst13|Mux1~19_combout\ & ( ((\inst13|altsyncram_component|auto_generated|q_a\(62)) # (\inst14|Add0~1_combout\)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst13|Mux1~28_combout\ & ( 
-- \inst13|Mux1~19_combout\ & ( ((!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(62))) # (\inst14|Add0~1_combout\) ) ) ) # ( \inst13|Mux1~28_combout\ & ( !\inst13|Mux1~19_combout\ & ( (!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(62)) # (\inst14|Add0~0_combout\))) ) ) ) # ( !\inst13|Mux1~28_combout\ & ( !\inst13|Mux1~19_combout\ & ( (!\inst14|Add0~0_combout\ & (!\inst14|Add0~1_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(62))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000010011000100110000111011001110110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	datae => \inst13|ALT_INV_Mux1~28_combout\,
	dataf => \inst13|ALT_INV_Mux1~19_combout\,
	combout => \inst13|Mux1~29_combout\);

-- Location: MLABCELL_X28_Y27_N0
\inst13|Mux1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~30_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(70) & ( \inst13|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(6)))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(102))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(70) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(6) & (!\inst14|Add0~4_combout\))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(102))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(70) & ( !\inst13|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(6)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(102))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(70) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(38) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(6) & (!\inst14|Add0~4_combout\))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(102))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(102),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	combout => \inst13|Mux1~30_combout\);

-- Location: LABCELL_X31_Y26_N27
\inst13|Mux1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~31_combout\ = ( \inst13|Mux1~16_combout\ & ( (\inst13|Mux1~30_combout\) # (\inst14|Add0~1_combout\) ) ) # ( !\inst13|Mux1~16_combout\ & ( (!\inst14|Add0~1_combout\ & \inst13|Mux1~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux1~30_combout\,
	dataf => \inst13|ALT_INV_Mux1~16_combout\,
	combout => \inst13|Mux1~31_combout\);

-- Location: LABCELL_X29_Y20_N30
\inst13|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~4_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst13|Mux1~31_combout\ & (!\inst14|Add0~2_combout\))))) # (\inst2|pixel_column\(1) & ((((\inst14|Add0~2_combout\))) # (\inst13|Mux1~27_combout\))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( ((!\inst2|pixel_column\(1) & (\inst13|Mux1~29_combout\ & (!\inst14|Add0~2_combout\))) # (\inst2|pixel_column\(1) & (((\inst13|Mux1~24_combout\) # (\inst14|Add0~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~27_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst13|ALT_INV_Mux1~29_combout\,
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux1~24_combout\,
	datag => \inst13|ALT_INV_Mux1~31_combout\,
	combout => \inst13|Mux5~4_combout\);

-- Location: LABCELL_X25_Y24_N0
\inst13|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux5~0_combout\ = ( !\inst14|Add0~3_combout\ & ( ((!\inst14|Add0~2_combout\ & (((\inst13|Mux5~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux5~4_combout\ & (\inst13|Mux1~4_combout\)) # (\inst13|Mux5~4_combout\ & 
-- ((\inst13|Mux1~11_combout\)))))) ) ) # ( \inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((((\inst13|Mux5~4_combout\))))) # (\inst14|Add0~2_combout\ & (((!\inst13|Mux5~4_combout\ & ((\inst13|Mux1~13_combout\))) # (\inst13|Mux5~4_combout\ & 
-- (\inst13|Mux1~12_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~12_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst13|ALT_INV_Mux1~13_combout\,
	datad => \inst13|ALT_INV_Mux1~11_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux5~4_combout\,
	datag => \inst13|ALT_INV_Mux1~4_combout\,
	combout => \inst13|Mux5~0_combout\);

-- Location: MLABCELL_X23_Y18_N6
\inst13|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(169) & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(137))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(153))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(169) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(137))) # (\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(153)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(137),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(153),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	combout => \inst13|Mux2~5_combout\);

-- Location: MLABCELL_X23_Y18_N33
\inst13|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~4_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(161))))) # (\inst14|Add0~1_combout\ & 
-- (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(145))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(129) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(161)))) # (\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(145))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(161),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(145),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	combout => \inst13|Mux2~4_combout\);

-- Location: MLABCELL_X23_Y18_N18
\inst13|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(173) & ( \inst14|Add0~1_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(141)) # (\inst14|Add0~0_combout\) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(173) & ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(141)) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(173) & ( 
-- !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(125))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(157)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(173) & ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(125))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(157)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst13|Mux2~6_combout\);

-- Location: LABCELL_X24_Y25_N48
\inst13|Mux2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~19_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(89) & ( \inst13|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst14|Add0~0_combout\) # ((!\inst14|Add0~4_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(57)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(121)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(89) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(57)))) # 
-- (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(121))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(89) & ( !\inst13|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst14|Add0~0_combout\ & 
-- (((\inst14|Add0~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(57)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(121))))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(89) & ( !\inst13|altsyncram_component|auto_generated|q_a\(25) & ( (\inst14|Add0~0_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(57)))) # 
-- (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(121))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(89),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \inst13|Mux2~19_combout\);

-- Location: MLABCELL_X28_Y27_N36
\inst13|Mux2~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~20_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(41) & ( \inst13|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~4_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(9))) # 
-- (\inst14|Add0~0_combout\))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(105))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(41) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~4_combout\ & (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(9))))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\) # 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(105))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(41) & ( !\inst13|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~4_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(9))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~4_combout\ & (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(105)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(41) & ( !\inst13|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~4_combout\ & (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(9))))) # 
-- (\inst14|Add0~4_combout\ & (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(105)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(73),
	combout => \inst13|Mux2~20_combout\);

-- Location: LABCELL_X29_Y27_N57
\inst13|Mux2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~21_combout\ = ( \inst13|Mux2~20_combout\ & ( (!\inst14|Add0~1_combout\) # (\inst13|Mux2~19_combout\) ) ) # ( !\inst13|Mux2~20_combout\ & ( (\inst14|Add0~1_combout\ & \inst13|Mux2~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux2~19_combout\,
	dataf => \inst13|ALT_INV_Mux2~20_combout\,
	combout => \inst13|Mux2~21_combout\);

-- Location: LABCELL_X21_Y20_N30
\inst13|Mux2~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~22_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(13) & ( \inst13|altsyncram_component|auto_generated|q_a\(77) & ( (!\inst14|Add0~0_combout\) # ((!\inst14|Add0~4_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(45)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(109)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(13) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(77) & ( (!\inst14|Add0~4_combout\ & (((\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(45))))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~0_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(109)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(13) & ( !\inst13|altsyncram_component|auto_generated|q_a\(77) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~0_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(45))))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(109) & (\inst14|Add0~0_combout\))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(13) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(77) & ( (\inst14|Add0~0_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(45)))) # (\inst14|Add0~4_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(109))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(77),
	combout => \inst13|Mux2~22_combout\);

-- Location: MLABCELL_X28_Y27_N51
\inst13|Mux2~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~23_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(29) & ( (!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(93)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(29) & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(93) & \inst14|Add0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(93),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \inst13|Mux2~23_combout\);

-- Location: MLABCELL_X28_Y27_N48
\inst13|Mux2~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~24_combout\ = ( \inst13|Mux2~23_combout\ & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(61)) # (\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (\inst13|Mux2~22_combout\)) ) ) # ( 
-- !\inst13|Mux2~23_combout\ & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(61))))) # (\inst14|Add0~1_combout\ & (\inst13|Mux2~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000101000001011100010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~22_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	dataf => \inst13|ALT_INV_Mux2~23_combout\,
	combout => \inst13|Mux2~24_combout\);

-- Location: LABCELL_X29_Y27_N18
\inst13|Mux2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~16_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(81))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(113)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(49)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(81))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(113)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(17) & ( (\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(49)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(81),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(113),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inst13|Mux2~16_combout\);

-- Location: LABCELL_X29_Y27_N51
\inst13|Mux2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~17_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(97) & ( (\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(33)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(97) & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(33) & !\inst14|Add0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(97),
	combout => \inst13|Mux2~17_combout\);

-- Location: LABCELL_X29_Y27_N54
\inst13|Mux2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~18_combout\ = ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst13|Mux2~17_combout\))) # (\inst14|Add0~1_combout\ & (\inst13|Mux2~16_combout\)) ) ) # ( !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(65))) # (\inst14|Add0~1_combout\ & ((\inst13|Mux2~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	datac => \inst13|ALT_INV_Mux2~16_combout\,
	datad => \inst13|ALT_INV_Mux2~17_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux2~18_combout\);

-- Location: MLABCELL_X34_Y20_N39
\inst13|Mux2~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~26_combout\ = ( \inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(53) & ( (!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(117)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(53) & ( (!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(21)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(85))) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(53) & ( (\inst13|altsyncram_component|auto_generated|q_a\(117) & \inst14|Add0~4_combout\) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(53) & ( (!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(21)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(85))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(117),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(85),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	combout => \inst13|Mux2~26_combout\);

-- Location: MLABCELL_X28_Y27_N24
\inst13|Mux2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~25_combout\ = ( \inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(101) & ( (\inst13|altsyncram_component|auto_generated|q_a\(37)) # (\inst14|Add0~4_combout\) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(101) & ( (!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(5)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(69))) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(101) & ( (!\inst14|Add0~4_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(37)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(101) & ( (!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(5)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(69))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(101),
	combout => \inst13|Mux2~25_combout\);

-- Location: MLABCELL_X28_Y27_N15
\inst13|Mux2~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~27_combout\ = ( \inst13|Mux2~25_combout\ & ( (!\inst14|Add0~1_combout\) # (\inst13|Mux2~26_combout\) ) ) # ( !\inst13|Mux2~25_combout\ & ( (\inst13|Mux2~26_combout\ & \inst14|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~26_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|ALT_INV_Mux2~25_combout\,
	combout => \inst13|Mux2~27_combout\);

-- Location: LABCELL_X29_Y20_N54
\inst13|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~4_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst13|Mux2~27_combout\ & (!\inst14|Add0~2_combout\))))) # (\inst2|pixel_column\(1) & ((((\inst14|Add0~2_combout\))) # (\inst13|Mux2~21_combout\))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( ((!\inst2|pixel_column\(1) & (\inst13|Mux2~24_combout\ & (!\inst14|Add0~2_combout\))) # (\inst2|pixel_column\(1) & (((\inst13|Mux2~18_combout\) # (\inst14|Add0~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~21_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst13|ALT_INV_Mux2~24_combout\,
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux2~18_combout\,
	datag => \inst13|ALT_INV_Mux2~27_combout\,
	combout => \inst13|Mux6~4_combout\);

-- Location: MLABCELL_X23_Y18_N9
\inst13|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~7_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(165))))) # (\inst14|Add0~1_combout\ & 
-- (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(149)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(133) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(165))))) # (\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(149)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(149),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(165),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	combout => \inst13|Mux2~7_combout\);

-- Location: LABCELL_X25_Y24_N12
\inst13|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux6~0_combout\ = ( !\inst14|Add0~3_combout\ & ( ((!\inst14|Add0~2_combout\ & (((\inst13|Mux6~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux6~4_combout\ & ((\inst13|Mux2~7_combout\))) # (\inst13|Mux6~4_combout\ & 
-- (\inst13|Mux2~5_combout\))))) ) ) # ( \inst14|Add0~3_combout\ & ( ((!\inst14|Add0~2_combout\ & (((\inst13|Mux6~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux6~4_combout\ & ((\inst13|Mux2~6_combout\))) # (\inst13|Mux6~4_combout\ & 
-- (\inst13|Mux2~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~5_combout\,
	datab => \inst13|ALT_INV_Mux2~4_combout\,
	datac => \inst13|ALT_INV_Mux2~6_combout\,
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux6~4_combout\,
	datag => \inst13|ALT_INV_Mux2~7_combout\,
	combout => \inst13|Mux6~0_combout\);

-- Location: MLABCELL_X23_Y26_N12
\inst13|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~5_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(168) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(136)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(152))))) # (\inst14|Add0~0_combout\ & (!\inst14|Add0~1_combout\)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(168) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(136)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(152))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(152),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(136),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	combout => \inst13|Mux3~5_combout\);

-- Location: MLABCELL_X23_Y18_N54
\inst13|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(124) & ( \inst13|altsyncram_component|auto_generated|q_a\(172) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(140)))) # (\inst14|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(156)) # (\inst14|Add0~1_combout\)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(124) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(172) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(140) & (\inst14|Add0~1_combout\))) # (\inst14|Add0~0_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(156)) # (\inst14|Add0~1_combout\)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(124) & ( !\inst13|altsyncram_component|auto_generated|q_a\(172) & ( (!\inst14|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(140)))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(156))))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(124) & ( !\inst13|altsyncram_component|auto_generated|q_a\(172) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(140) & (\inst14|Add0~1_combout\))) # 
-- (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(156))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	combout => \inst13|Mux3~6_combout\);

-- Location: MLABCELL_X23_Y26_N21
\inst13|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~4_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(144))))) # (\inst14|Add0~0_combout\ & 
-- (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(160)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst14|Add0~0_combout\ & (\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(144))))) # (\inst14|Add0~0_combout\ & (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(160)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(160),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(144),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	combout => \inst13|Mux3~4_combout\);

-- Location: LABCELL_X31_Y26_N15
\inst13|Mux3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~20_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(72))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(104)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(40)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(72))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(104)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(8) & ( (\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(40)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(72),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \inst13|Mux3~20_combout\);

-- Location: LABCELL_X29_Y27_N24
\inst13|Mux3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~19_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(56) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(88)))) # (\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(120))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(56) & ( (\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(56) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(88)))) # (\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(120))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(56) & ( (\inst13|altsyncram_component|auto_generated|q_a\(24) & !\inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(88),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	combout => \inst13|Mux3~19_combout\);

-- Location: LABCELL_X29_Y27_N45
\inst13|Mux3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~21_combout\ = ( \inst13|Mux3~19_combout\ & ( (\inst13|Mux3~20_combout\) # (\inst14|Add0~1_combout\) ) ) # ( !\inst13|Mux3~19_combout\ & ( (!\inst14|Add0~1_combout\ & \inst13|Mux3~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst13|ALT_INV_Mux3~20_combout\,
	dataf => \inst13|ALT_INV_Mux3~19_combout\,
	combout => \inst13|Mux3~21_combout\);

-- Location: LABCELL_X31_Y27_N6
\inst13|Mux3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~22_combout\ = ( \inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(108)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(12)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(76))) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(44) & ( (\inst13|altsyncram_component|auto_generated|q_a\(108) & \inst14|Add0~4_combout\) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(44) & ( (!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(12)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(76))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(76),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	combout => \inst13|Mux3~22_combout\);

-- Location: LABCELL_X26_Y27_N15
\inst13|Mux3~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~23_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(92) & ( (\inst13|altsyncram_component|auto_generated|q_a\(28)) # (\inst14|Add0~4_combout\) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(92) & ( 
-- (!\inst14|Add0~4_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(92),
	combout => \inst13|Mux3~23_combout\);

-- Location: LABCELL_X31_Y27_N57
\inst13|Mux3~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~24_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(60) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst13|Mux3~23_combout\)))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux3~22_combout\)))) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(60) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & ((\inst13|Mux3~23_combout\)))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux3~22_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux3~22_combout\,
	datad => \inst13|ALT_INV_Mux3~23_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	combout => \inst13|Mux3~24_combout\);

-- Location: LABCELL_X26_Y27_N36
\inst13|Mux3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~16_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(112) & ( \inst13|altsyncram_component|auto_generated|q_a\(48) & ( ((!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(80)))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(112) & ( \inst13|altsyncram_component|auto_generated|q_a\(48) & ( 
-- (!\inst14|Add0~4_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(16))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~4_combout\ & (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(80)))) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(112) & ( !\inst13|altsyncram_component|auto_generated|q_a\(48) & ( (!\inst14|Add0~4_combout\ & (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\inst14|Add0~4_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(80))) # (\inst14|Add0~0_combout\))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(112) & ( !\inst13|altsyncram_component|auto_generated|q_a\(48) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(16)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(80))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(80),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(112),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	combout => \inst13|Mux3~16_combout\);

-- Location: LABCELL_X31_Y26_N24
\inst13|Mux3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~17_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(32) & ( (!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(96)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(32) & ( 
-- (\inst14|Add0~4_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(96)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(96),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	combout => \inst13|Mux3~17_combout\);

-- Location: LABCELL_X31_Y27_N54
\inst13|Mux3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~18_combout\ = ( \inst13|Mux3~17_combout\ & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(64))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux3~16_combout\)))) ) ) # ( 
-- !\inst13|Mux3~17_combout\ & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(64)))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux3~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	datad => \inst13|ALT_INV_Mux3~16_combout\,
	dataf => \inst13|ALT_INV_Mux3~17_combout\,
	combout => \inst13|Mux3~18_combout\);

-- Location: LABCELL_X29_Y27_N6
\inst13|Mux3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~25_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(100) & ( (\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(68)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(100) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(4))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(36)))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(100) & ( (\inst13|altsyncram_component|auto_generated|q_a\(68) & !\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(100) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(4))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(36)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(100),
	combout => \inst13|Mux3~25_combout\);

-- Location: LABCELL_X31_Y27_N36
\inst13|Mux3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~26_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(84) & ( \inst13|altsyncram_component|auto_generated|q_a\(116) & ( ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(52)))) # (\inst14|Add0~4_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(84) & ( \inst13|altsyncram_component|auto_generated|q_a\(116) & ( 
-- (!\inst14|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(20) & !\inst14|Add0~4_combout\)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(52)))) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(84) & ( !\inst13|altsyncram_component|auto_generated|q_a\(116) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(52) & ((!\inst14|Add0~4_combout\)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(84) & ( !\inst13|altsyncram_component|auto_generated|q_a\(116) & ( 
-- (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(20)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(52))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(84),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(116),
	combout => \inst13|Mux3~26_combout\);

-- Location: LABCELL_X29_Y27_N48
\inst13|Mux3~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~27_combout\ = ( \inst13|Mux3~26_combout\ & ( (\inst14|Add0~1_combout\) # (\inst13|Mux3~25_combout\) ) ) # ( !\inst13|Mux3~26_combout\ & ( (\inst13|Mux3~25_combout\ & !\inst14|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_Mux3~25_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|ALT_INV_Mux3~26_combout\,
	combout => \inst13|Mux3~27_combout\);

-- Location: LABCELL_X29_Y20_N24
\inst13|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~4_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (((\inst13|Mux3~27_combout\)))) # (\inst2|pixel_column\(1) & (\inst13|Mux3~21_combout\)))) # (\inst14|Add0~2_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~3_combout\ & ( ((!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (\inst13|Mux3~24_combout\)) # (\inst2|pixel_column\(1) & ((\inst13|Mux3~18_combout\))))) # (\inst14|Add0~2_combout\ & 
-- (((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux3~21_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst13|ALT_INV_Mux3~24_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux3~18_combout\,
	datag => \inst13|ALT_INV_Mux3~27_combout\,
	combout => \inst13|Mux7~4_combout\);

-- Location: MLABCELL_X23_Y18_N30
\inst13|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~7_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(164) & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(132))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & 
-- (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(148)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(164) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(132)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(148))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(148),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(164),
	combout => \inst13|Mux3~7_combout\);

-- Location: LABCELL_X26_Y23_N48
\inst13|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux7~0_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((((\inst13|Mux7~4_combout\))))) # (\inst14|Add0~2_combout\ & (((!\inst13|Mux7~4_combout\ & ((\inst13|Mux3~7_combout\))) # (\inst13|Mux7~4_combout\ & 
-- (\inst13|Mux3~5_combout\))))) ) ) # ( \inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((((\inst13|Mux7~4_combout\))))) # (\inst14|Add0~2_combout\ & (((!\inst13|Mux7~4_combout\ & (\inst13|Mux3~6_combout\)) # (\inst13|Mux7~4_combout\ & 
-- ((\inst13|Mux3~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst13|ALT_INV_Mux3~5_combout\,
	datac => \inst13|ALT_INV_Mux3~6_combout\,
	datad => \inst13|ALT_INV_Mux3~4_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux7~4_combout\,
	datag => \inst13|ALT_INV_Mux3~7_combout\,
	combout => \inst13|Mux7~0_combout\);

-- Location: M10K_X30_Y21_N0
\inst12|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014E4000002956AA001D6B56AD90BDAB56ADA01DAB56ADA00DAA002DA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\heart.mif",
	init_file_layout => "port_a",
	logical_ram_name => "heart:inst12|altsyncram:altsyncram_component|altsyncram_c8h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 72,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y22_N30
\inst13|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~5_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(151) & ( !\inst14|Add0~0_combout\ ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(151) & ( 
-- (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(135)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(167))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(151) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(135)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(167))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000000000000000000000101101011111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(167),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(151),
	combout => \inst13|Mux8~5_combout\);

-- Location: LABCELL_X31_Y18_N33
\inst13|Mux8~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~27_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(99) & ( (\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(35)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(99) & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(35) & !\inst14|Add0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(99),
	combout => \inst13|Mux8~27_combout\);

-- Location: LABCELL_X21_Y27_N48
\inst13|Mux8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~25_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(19) & ( \inst13|altsyncram_component|auto_generated|q_a\(51) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(83)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(115)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(51) & ( (!\inst14|Add0~4_combout\ & (((\inst14|Add0~0_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(83)))) # 
-- (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(115))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(19) & ( !\inst13|altsyncram_component|auto_generated|q_a\(51) & ( (!\inst14|Add0~4_combout\ & 
-- (((!\inst14|Add0~0_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(83)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(115))))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(19) & ( !\inst13|altsyncram_component|auto_generated|q_a\(51) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(83)))) # 
-- (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(115))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(115),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(83),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	combout => \inst13|Mux8~25_combout\);

-- Location: LABCELL_X31_Y26_N57
\inst13|Mux8~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~28_combout\ = ( \inst13|Mux8~25_combout\ & ( ((!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(67))) # (\inst14|Add0~0_combout\ & ((\inst13|Mux8~27_combout\)))) # (\inst14|Add0~1_combout\) ) ) # ( 
-- !\inst13|Mux8~25_combout\ & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(67))) # (\inst14|Add0~0_combout\ & ((\inst13|Mux8~27_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110000000000100111111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datac => \inst13|ALT_INV_Mux8~27_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|ALT_INV_Mux8~25_combout\,
	combout => \inst13|Mux8~28_combout\);

-- Location: LABCELL_X31_Y18_N36
\inst13|Mux8~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~15_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(79) & ( (!\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(111)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(79) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(15)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(47))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(79) & ( (\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(111)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(79) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(15)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(47))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(79),
	combout => \inst13|Mux8~15_combout\);

-- Location: LABCELL_X31_Y27_N12
\inst13|Mux8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~33_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(31) & ( \inst13|altsyncram_component|auto_generated|q_a\(63) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(95))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(127))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(31) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(63) & ( (!\inst14|Add0~4_combout\ & (((\inst14|Add0~0_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(95))) # 
-- (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(127)))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(31) & ( !\inst13|altsyncram_component|auto_generated|q_a\(63) & ( (!\inst14|Add0~4_combout\ & 
-- (((!\inst14|Add0~0_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(95))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(127)))))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(31) & ( !\inst13|altsyncram_component|auto_generated|q_a\(63) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(95))) # (\inst14|Add0~0_combout\ 
-- & ((\inst13|altsyncram_component|auto_generated|q_a\(127)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(95),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	combout => \inst13|Mux8~33_combout\);

-- Location: LABCELL_X31_Y27_N42
\inst13|Mux8~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~34_combout\ = ( \inst13|Mux8~33_combout\ & ( (\inst13|Mux8~15_combout\) # (\inst14|Add0~1_combout\) ) ) # ( !\inst13|Mux8~33_combout\ & ( (!\inst14|Add0~1_combout\ & \inst13|Mux8~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux8~15_combout\,
	dataf => \inst13|ALT_INV_Mux8~33_combout\,
	combout => \inst13|Mux8~34_combout\);

-- Location: LABCELL_X31_Y18_N42
\inst13|Mux8~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~19_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(87) & ( \inst13|altsyncram_component|auto_generated|q_a\(55) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(23))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(119)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(87) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(55) & ( (!\inst14|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(23) & !\inst14|Add0~4_combout\)))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(119)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(87) & ( !\inst13|altsyncram_component|auto_generated|q_a\(55) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(23))))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(119) & ((\inst14|Add0~4_combout\)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(87) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(55) & ( (!\inst14|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(23) & !\inst14|Add0~4_combout\)))) # (\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(119) & ((\inst14|Add0~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(119),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(87),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	combout => \inst13|Mux8~19_combout\);

-- Location: LABCELL_X31_Y27_N30
\inst13|Mux8~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~31_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(103) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(39) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(103),
	dataf => \inst14|ALT_INV_Add0~4_combout\,
	combout => \inst13|Mux8~31_combout\);

-- Location: LABCELL_X31_Y27_N33
\inst13|Mux8~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~32_combout\ = ( \inst13|Mux8~31_combout\ & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(71))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux8~19_combout\)))) ) ) # ( 
-- !\inst13|Mux8~31_combout\ & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(71)))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux8~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	datad => \inst13|ALT_INV_Mux8~19_combout\,
	dataf => \inst13|ALT_INV_Mux8~31_combout\,
	combout => \inst13|Mux8~32_combout\);

-- Location: LABCELL_X21_Y21_N54
\inst13|Mux8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~21_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(43) & ( \inst13|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(75))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(107))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(43) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(75)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(107))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(43) & ( !\inst13|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(75) & (\inst14|Add0~4_combout\))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(107))))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(43) & ( !\inst13|altsyncram_component|auto_generated|q_a\(11) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(75))) # (\inst14|Add0~0_combout\ 
-- & ((\inst13|altsyncram_component|auto_generated|q_a\(107)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(75),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	combout => \inst13|Mux8~21_combout\);

-- Location: LABCELL_X35_Y21_N48
\inst13|Mux8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~29_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(27) & ( \inst13|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~0_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(59)))) # (\inst14|Add0~4_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(91)) # (\inst14|Add0~0_combout\)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(27) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(59) & (\inst14|Add0~0_combout\))) # (\inst14|Add0~4_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(91)) 
-- # (\inst14|Add0~0_combout\)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(27) & ( !\inst13|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~0_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(59)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(91))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(27) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(123) & ( (!\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(59) & (\inst14|Add0~0_combout\))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~0_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(91))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(91),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	combout => \inst13|Mux8~29_combout\);

-- Location: LABCELL_X32_Y23_N54
\inst13|Mux8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~30_combout\ = ( \inst13|Mux8~29_combout\ & ( (\inst13|Mux8~21_combout\) # (\inst14|Add0~1_combout\) ) ) # ( !\inst13|Mux8~29_combout\ & ( (!\inst14|Add0~1_combout\ & \inst13|Mux8~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux8~21_combout\,
	dataf => \inst13|ALT_INV_Mux8~29_combout\,
	combout => \inst13|Mux8~30_combout\);

-- Location: MLABCELL_X28_Y25_N42
\inst13|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux0~4_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (\inst13|Mux8~30_combout\)) # (\inst2|pixel_column\(1) & (((\inst13|Mux8~34_combout\)))))) # (\inst14|Add0~2_combout\ & 
-- (\inst2|pixel_column\(1))) ) ) # ( \inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (\inst13|Mux8~28_combout\)) # (\inst2|pixel_column\(1) & (((\inst13|Mux8~32_combout\)))))) # (\inst14|Add0~2_combout\ & 
-- (\inst2|pixel_column\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst13|ALT_INV_Mux8~28_combout\,
	datad => \inst13|ALT_INV_Mux8~34_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux8~32_combout\,
	datag => \inst13|ALT_INV_Mux8~30_combout\,
	combout => \inst13|Mux0~4_combout\);

-- Location: LABCELL_X32_Y19_N12
\inst13|Mux8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~11_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(163) & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(131)) # (\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(147) & (!\inst14|Add0~0_combout\))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(163) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(131)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(147))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000011010101110100001101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(147),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(163),
	combout => \inst13|Mux8~11_combout\);

-- Location: MLABCELL_X23_Y26_N18
\inst13|Mux8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~14_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(143))) # (\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(159)))))) # (\inst14|Add0~0_combout\ & (!\inst14|Add0~1_combout\)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(143))) # (\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(159)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	combout => \inst13|Mux8~14_combout\);

-- Location: MLABCELL_X28_Y26_N21
\inst13|Mux8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~12_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(171) & ( \inst14|Add0~1_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(155) & !\inst14|Add0~0_combout\) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(171) & ( \inst14|Add0~1_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(155) & !\inst14|Add0~0_combout\) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(171) & ( 
-- !\inst14|Add0~1_combout\ & ( (\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(139)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(171) & ( !\inst14|Add0~1_combout\ & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(139) & !\inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(139),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(155),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst13|Mux8~12_combout\);

-- Location: LABCELL_X26_Y24_N12
\inst13|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux0~0_combout\ = ( !\inst14|Add0~3_combout\ & ( ((!\inst13|Mux0~4_combout\ & (\inst13|Mux8~12_combout\ & ((\inst14|Add0~2_combout\)))) # (\inst13|Mux0~4_combout\ & (((!\inst14|Add0~2_combout\) # (\inst13|Mux8~14_combout\))))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( (!\inst13|Mux0~4_combout\ & (((\inst13|Mux8~11_combout\ & ((\inst14|Add0~2_combout\)))))) # (\inst13|Mux0~4_combout\ & ((((!\inst14|Add0~2_combout\))) # (\inst13|Mux8~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100001100001111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux8~5_combout\,
	datab => \inst13|ALT_INV_Mux0~4_combout\,
	datac => \inst13|ALT_INV_Mux8~11_combout\,
	datad => \inst13|ALT_INV_Mux8~14_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst13|ALT_INV_Mux8~12_combout\,
	combout => \inst13|Mux0~0_combout\);

-- Location: LABCELL_X31_Y18_N6
\inst13|Mux8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~18_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(39) & ( \inst13|altsyncram_component|auto_generated|q_a\(103) & ( ((!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(71)))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(39) & ( \inst13|altsyncram_component|auto_generated|q_a\(103) & ( 
-- (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(7))))) # (\inst14|Add0~4_combout\ & (((\inst14|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(71)))) ) ) ) # ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(39) & ( !\inst13|altsyncram_component|auto_generated|q_a\(103) & ( (!\inst14|Add0~4_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(7)) # (\inst14|Add0~0_combout\)))) # 
-- (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(71) & (!\inst14|Add0~0_combout\))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(39) & ( !\inst13|altsyncram_component|auto_generated|q_a\(103) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(7)))) # (\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(71))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(103),
	combout => \inst13|Mux8~18_combout\);

-- Location: LABCELL_X31_Y18_N21
\inst13|Mux8~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~20_combout\ = ( \inst13|Mux8~18_combout\ & ( (!\inst14|Add0~1_combout\) # (\inst13|Mux8~19_combout\) ) ) # ( !\inst13|Mux8~18_combout\ & ( (\inst14|Add0~1_combout\ & \inst13|Mux8~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|ALT_INV_Mux8~19_combout\,
	dataf => \inst13|ALT_INV_Mux8~18_combout\,
	combout => \inst13|Mux8~20_combout\);

-- Location: LABCELL_X32_Y21_N54
\inst13|Mux8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~22_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(91) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(91),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \inst14|ALT_INV_Add0~4_combout\,
	combout => \inst13|Mux8~22_combout\);

-- Location: LABCELL_X31_Y18_N57
\inst13|Mux8~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~23_combout\ = ( \inst13|Mux8~21_combout\ & ( \inst13|Mux8~22_combout\ & ( ((\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(59))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst13|Mux8~21_combout\ & ( 
-- \inst13|Mux8~22_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(59)) # (\inst14|Add0~0_combout\))) ) ) ) # ( \inst13|Mux8~21_combout\ & ( !\inst13|Mux8~22_combout\ & ( ((!\inst14|Add0~0_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(59))) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst13|Mux8~21_combout\ & ( !\inst13|Mux8~22_combout\ & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(59) & 
-- !\inst14|Add0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000101111111101110111000000000111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst13|ALT_INV_Mux8~21_combout\,
	dataf => \inst13|ALT_INV_Mux8~22_combout\,
	combout => \inst13|Mux8~23_combout\);

-- Location: LABCELL_X31_Y18_N15
\inst13|Mux8~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~16_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(95)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(31) & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(95) & \inst14|Add0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(95),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \inst13|Mux8~16_combout\);

-- Location: LABCELL_X31_Y18_N18
\inst13|Mux8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~17_combout\ = ( \inst13|Mux8~16_combout\ & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(63))) # (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux8~15_combout\)))) ) ) # ( 
-- !\inst13|Mux8~16_combout\ & ( (!\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(63)))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux8~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datad => \inst13|ALT_INV_Mux8~15_combout\,
	dataf => \inst13|ALT_INV_Mux8~16_combout\,
	combout => \inst13|Mux8~17_combout\);

-- Location: LABCELL_X31_Y18_N48
\inst13|Mux8~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~24_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(99) & ( (\inst13|altsyncram_component|auto_generated|q_a\(67)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(99) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(3)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(35))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(99) & ( (!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(67)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(99) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(3)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(35))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(99),
	combout => \inst13|Mux8~24_combout\);

-- Location: LABCELL_X31_Y18_N30
\inst13|Mux8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~26_combout\ = ( \inst13|Mux8~25_combout\ & ( (\inst14|Add0~1_combout\) # (\inst13|Mux8~24_combout\) ) ) # ( !\inst13|Mux8~25_combout\ & ( (\inst13|Mux8~24_combout\ & !\inst14|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_Mux8~24_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|ALT_INV_Mux8~25_combout\,
	combout => \inst13|Mux8~26_combout\);

-- Location: LABCELL_X26_Y20_N0
\inst13|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~7_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst13|Mux8~26_combout\ & ((!\inst14|Add0~2_combout\)))))) # (\inst2|pixel_column\(1) & ((((\inst14|Add0~2_combout\))) # (\inst13|Mux8~20_combout\))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( ((!\inst2|pixel_column\(1) & (\inst13|Mux8~23_combout\ & ((!\inst14|Add0~2_combout\)))) # (\inst2|pixel_column\(1) & (((\inst14|Add0~2_combout\) # (\inst13|Mux8~17_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux8~20_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst13|ALT_INV_Mux8~23_combout\,
	datad => \inst13|ALT_INV_Mux8~17_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst13|ALT_INV_Mux8~26_combout\,
	combout => \inst13|Mux8~7_combout\);

-- Location: MLABCELL_X34_Y21_N33
\inst13|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~6_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(139) & ( \inst13|altsyncram_component|auto_generated|q_a\(155) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(123)))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(171))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(139) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(155) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(123) & (!\inst14|Add0~1_combout\))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(171))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(139) & ( !\inst13|altsyncram_component|auto_generated|q_a\(155) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(123)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(171))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(139) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(155) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(123) & (!\inst14|Add0~1_combout\))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(171))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(139),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(155),
	combout => \inst13|Mux8~6_combout\);

-- Location: MLABCELL_X28_Y26_N48
\inst13|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~4_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(143) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(127)))) # (\inst14|Add0~0_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(159) & !\inst14|Add0~1_combout\)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(143) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(127))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(159)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	datad => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	combout => \inst13|Mux8~4_combout\);

-- Location: MLABCELL_X28_Y22_N42
\inst13|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~0_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst13|Mux8~7_combout\)) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux8~7_combout\ & (\inst13|Mux8~11_combout\)) # (\inst13|Mux8~7_combout\ & 
-- (((\inst13|Mux8~5_combout\)))))) ) ) # ( \inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst13|Mux8~7_combout\)) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux8~7_combout\ & (\inst13|Mux8~6_combout\)) # (\inst13|Mux8~7_combout\ & 
-- (((\inst13|Mux8~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000110111001001100010011000100110001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst13|ALT_INV_Mux8~7_combout\,
	datac => \inst13|ALT_INV_Mux8~6_combout\,
	datad => \inst13|ALT_INV_Mux8~5_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux8~4_combout\,
	datag => \inst13|ALT_INV_Mux8~11_combout\,
	combout => \inst13|Mux8~0_combout\);

-- Location: LABCELL_X25_Y22_N6
\inst13|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Equal0~0_combout\ = ( !\inst13|Mux0~0_combout\ & ( !\inst13|Mux8~0_combout\ & ( (!\inst13|Mux5~0_combout\ & (!\inst13|Mux6~0_combout\ & !\inst13|Mux7~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_Mux5~0_combout\,
	datac => \inst13|ALT_INV_Mux6~0_combout\,
	datad => \inst13|ALT_INV_Mux7~0_combout\,
	datae => \inst13|ALT_INV_Mux0~0_combout\,
	dataf => \inst13|ALT_INV_Mux8~0_combout\,
	combout => \inst13|Equal0~0_combout\);

-- Location: MLABCELL_X23_Y26_N36
\inst13|Mux8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux8~13_combout\ = ( \inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(175) & ( (\inst13|altsyncram_component|auto_generated|q_a\(159)) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(127)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(143))) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(159)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(127)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(143))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	combout => \inst13|Mux8~13_combout\);

-- Location: MLABCELL_X28_Y20_N54
\inst13|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~4_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst13|Mux8~20_combout\ & (!\inst14|Add0~2_combout\))))) # (\inst2|pixel_column\(1) & ((((\inst14|Add0~2_combout\))) # (\inst13|Mux8~30_combout\))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst13|Mux8~17_combout\ & (!\inst14|Add0~2_combout\))))) # (\inst2|pixel_column\(1) & ((((\inst13|Mux8~28_combout\) # (\inst14|Add0~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst13|ALT_INV_Mux8~30_combout\,
	datac => \inst13|ALT_INV_Mux8~17_combout\,
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux8~28_combout\,
	datag => \inst13|ALT_INV_Mux8~20_combout\,
	combout => \inst13|Mux4~4_combout\);

-- Location: LABCELL_X26_Y24_N36
\inst13|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux4~0_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((((\inst13|Mux4~4_combout\))))) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux4~4_combout\ & (((\inst13|Mux8~5_combout\)))) # (\inst13|Mux4~4_combout\ & 
-- (\inst13|Mux8~12_combout\)))) ) ) # ( \inst14|Add0~3_combout\ & ( ((!\inst14|Add0~2_combout\ & (((\inst13|Mux4~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux4~4_combout\ & (\inst13|Mux8~13_combout\)) # (\inst13|Mux4~4_combout\ & 
-- ((\inst13|Mux8~11_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux8~12_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst13|ALT_INV_Mux8~13_combout\,
	datad => \inst13|ALT_INV_Mux4~4_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux8~11_combout\,
	datag => \inst13|ALT_INV_Mux8~5_combout\,
	combout => \inst13|Mux4~0_combout\);

-- Location: LABCELL_X25_Y20_N30
\inst13|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~14_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(158) & ( (\inst13|altsyncram_component|auto_generated|q_a\(142) & !\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(158) & ( (\inst13|altsyncram_component|auto_generated|q_a\(126)) # (\inst14|Add0~0_combout\) ) ) ) # ( \inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(158) & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(142) & !\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~0_combout\ & 
-- \inst13|altsyncram_component|auto_generated|q_a\(126)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000100010000111111001111110100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	combout => \inst13|Mux1~14_combout\);

-- Location: MLABCELL_X42_Y21_N12
\inst13|Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~15_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(122) & ( \inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(138)))) # (\inst14|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(154)) # (\inst14|Add0~1_combout\)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(122) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(138) & (\inst14|Add0~1_combout\))) # (\inst14|Add0~0_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(154)) # (\inst14|Add0~1_combout\)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(122) & ( !\inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst14|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(138)))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(154))))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(122) & ( !\inst13|altsyncram_component|auto_generated|q_a\(170) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(138) & (\inst14|Add0~1_combout\))) # 
-- (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(154))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(138),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(154),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	combout => \inst13|Mux1~15_combout\);

-- Location: LABCELL_X26_Y27_N48
\inst13|Mux1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~32_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(90) & ( (\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(26)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(90) & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(26) & !\inst14|Add0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(90),
	combout => \inst13|Mux1~32_combout\);

-- Location: LABCELL_X26_Y27_N51
\inst13|Mux1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~33_combout\ = ( \inst13|Mux1~32_combout\ & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(58)))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux1~26_combout\)))) ) ) # ( 
-- !\inst13|Mux1~32_combout\ & ( (!\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(58) & (!\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & (((\inst13|Mux1~26_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|ALT_INV_Mux1~26_combout\,
	dataf => \inst13|ALT_INV_Mux1~32_combout\,
	combout => \inst13|Mux1~33_combout\);

-- Location: LABCELL_X31_Y27_N0
\inst13|Mux1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~34_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(34) & ( \inst13|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(66)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(98)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(34) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~0_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(66)))) # 
-- (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(98))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(34) & ( !\inst13|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst14|Add0~4_combout\ & 
-- (((\inst14|Add0~0_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(66)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(98))))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(34) & ( !\inst13|altsyncram_component|auto_generated|q_a\(2) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(66)))) # (\inst14|Add0~0_combout\ 
-- & (\inst13|altsyncram_component|auto_generated|q_a\(98))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(98),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst13|Mux1~34_combout\);

-- Location: LABCELL_X31_Y27_N27
\inst13|Mux1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux1~35_combout\ = (!\inst14|Add0~1_combout\ & ((\inst13|Mux1~34_combout\))) # (\inst14|Add0~1_combout\ & (\inst13|Mux1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~22_combout\,
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|ALT_INV_Mux1~34_combout\,
	combout => \inst13|Mux1~35_combout\);

-- Location: LABCELL_X29_Y20_N36
\inst13|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~4_combout\ = ( !\inst14|Add0~3_combout\ & ( ((!\inst2|pixel_column\(1) & (((\inst13|Mux1~35_combout\ & !\inst14|Add0~2_combout\)))) # (\inst2|pixel_column\(1) & (((\inst14|Add0~2_combout\)) # (\inst13|Mux1~31_combout\)))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( ((!\inst2|pixel_column\(1) & (((\inst13|Mux1~33_combout\ & !\inst14|Add0~2_combout\)))) # (\inst2|pixel_column\(1) & (((\inst14|Add0~2_combout\)) # (\inst13|Mux1~29_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~29_combout\,
	datab => \inst13|ALT_INV_Mux1~31_combout\,
	datac => \inst13|ALT_INV_Mux1~33_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst13|ALT_INV_Mux1~35_combout\,
	combout => \inst13|Mux9~4_combout\);

-- Location: LABCELL_X25_Y24_N48
\inst13|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux9~0_combout\ = ( !\inst14|Add0~3_combout\ & ( ((!\inst14|Add0~2_combout\ & (((\inst13|Mux9~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux9~4_combout\ & (\inst13|Mux1~12_combout\)) # (\inst13|Mux9~4_combout\ & 
-- ((\inst13|Mux1~4_combout\)))))) ) ) # ( \inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((((\inst13|Mux9~4_combout\))))) # (\inst14|Add0~2_combout\ & (((!\inst13|Mux9~4_combout\ & ((\inst13|Mux1~15_combout\))) # (\inst13|Mux9~4_combout\ & 
-- (\inst13|Mux1~14_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~14_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst13|ALT_INV_Mux1~15_combout\,
	datad => \inst13|ALT_INV_Mux1~4_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux9~4_combout\,
	datag => \inst13|ALT_INV_Mux1~12_combout\,
	combout => \inst13|Mux9~0_combout\);

-- Location: MLABCELL_X23_Y18_N24
\inst13|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~9_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(153) & ( \inst13|altsyncram_component|auto_generated|q_a\(169) & ( ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(121)))) # 
-- (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(137)))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(153) & ( \inst13|altsyncram_component|auto_generated|q_a\(169) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(121)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(137))))) # (\inst14|Add0~0_combout\ & 
-- (((\inst14|Add0~1_combout\)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(153) & ( !\inst13|altsyncram_component|auto_generated|q_a\(169) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(121)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(137))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)))) ) ) ) # ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(153) & ( !\inst13|altsyncram_component|auto_generated|q_a\(169) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(121)))) # 
-- (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(137))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(137),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(153),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	combout => \inst13|Mux2~9_combout\);

-- Location: MLABCELL_X23_Y18_N15
\inst13|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~8_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(141) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(125)))) # (\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(157))))) # (\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(141) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(125)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(157))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	combout => \inst13|Mux2~8_combout\);

-- Location: LABCELL_X26_Y27_N45
\inst13|Mux2~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~28_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(89)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(25) & ( 
-- (\inst14|Add0~4_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(89)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(89),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \inst13|Mux2~28_combout\);

-- Location: LABCELL_X25_Y27_N24
\inst13|Mux2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~29_combout\ = ( \inst13|Mux2~20_combout\ & ( \inst13|Mux2~28_combout\ & ( ((\inst14|Add0~1_combout\) # (\inst14|Add0~0_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(57)) ) ) ) # ( !\inst13|Mux2~20_combout\ & ( 
-- \inst13|Mux2~28_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(57)))) ) ) ) # ( \inst13|Mux2~20_combout\ & ( !\inst13|Mux2~28_combout\ & ( 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(57) & !\inst14|Add0~0_combout\)) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst13|Mux2~20_combout\ & ( !\inst13|Mux2~28_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(57) & 
-- (!\inst14|Add0~0_combout\ & !\inst14|Add0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100001111111101011111000000000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst13|ALT_INV_Mux2~20_combout\,
	dataf => \inst13|ALT_INV_Mux2~28_combout\,
	combout => \inst13|Mux2~29_combout\);

-- Location: LABCELL_X29_Y27_N30
\inst13|Mux2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~30_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(97) & ( (\inst13|altsyncram_component|auto_generated|q_a\(65)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(97) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(1)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(33))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(97) & ( (!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(65)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(97) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(1)))) # (\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(33))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(97),
	combout => \inst13|Mux2~30_combout\);

-- Location: MLABCELL_X28_Y27_N54
\inst13|Mux2~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~31_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|Mux2~16_combout\ ) ) # ( !\inst14|Add0~1_combout\ & ( \inst13|Mux2~16_combout\ & ( \inst13|Mux2~30_combout\ ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst13|Mux2~16_combout\ & ( 
-- \inst13|Mux2~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_Mux2~30_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|ALT_INV_Mux2~16_combout\,
	combout => \inst13|Mux2~31_combout\);

-- Location: LABCELL_X29_Y20_N0
\inst13|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~4_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (\inst13|Mux2~31_combout\)) # (\inst2|pixel_column\(1) & (((\inst13|Mux2~27_combout\)))))) # (\inst14|Add0~2_combout\ & 
-- (\inst2|pixel_column\(1))) ) ) # ( \inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (\inst13|Mux2~29_combout\)) # (\inst2|pixel_column\(1) & (((\inst13|Mux2~24_combout\)))))) # (\inst14|Add0~2_combout\ & 
-- (\inst2|pixel_column\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst13|ALT_INV_Mux2~29_combout\,
	datad => \inst13|ALT_INV_Mux2~27_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux2~24_combout\,
	datag => \inst13|ALT_INV_Mux2~31_combout\,
	combout => \inst13|Mux10~4_combout\);

-- Location: LABCELL_X25_Y24_N24
\inst13|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux10~0_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((((\inst13|Mux10~4_combout\))))) # (\inst14|Add0~2_combout\ & (((!\inst13|Mux10~4_combout\ & ((\inst13|Mux2~4_combout\))) # (\inst13|Mux10~4_combout\ & 
-- (\inst13|Mux2~7_combout\))))) ) ) # ( \inst14|Add0~3_combout\ & ( ((!\inst14|Add0~2_combout\ & (((\inst13|Mux10~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux10~4_combout\ & (\inst13|Mux2~9_combout\)) # (\inst13|Mux10~4_combout\ & 
-- ((\inst13|Mux2~8_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~7_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst13|ALT_INV_Mux2~9_combout\,
	datad => \inst13|ALT_INV_Mux2~8_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux10~4_combout\,
	datag => \inst13|ALT_INV_Mux2~4_combout\,
	combout => \inst13|Mux10~0_combout\);

-- Location: LABCELL_X26_Y27_N3
\inst13|Mux3~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~32_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(100)) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(36) & ( 
-- (\inst13|altsyncram_component|auto_generated|q_a\(100) & \inst14|Add0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(100),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	combout => \inst13|Mux3~32_combout\);

-- Location: LABCELL_X26_Y27_N0
\inst13|Mux3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~33_combout\ = ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst13|Mux3~32_combout\))) # (\inst14|Add0~1_combout\ & (\inst13|Mux3~26_combout\)) ) ) # ( !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(68))) # (\inst14|Add0~1_combout\ & ((\inst13|Mux3~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	datac => \inst13|ALT_INV_Mux3~26_combout\,
	datad => \inst13|ALT_INV_Mux3~32_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux3~33_combout\);

-- Location: LABCELL_X26_Y27_N6
\inst13|Mux3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~34_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(28) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(60))) # (\inst14|Add0~4_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(124)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(28) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(60))) # 
-- (\inst14|Add0~4_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(124)))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(28) & ( !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~4_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(92)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(28) & ( !\inst14|Add0~0_combout\ & ( (\inst13|altsyncram_component|auto_generated|q_a\(92) & \inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(92),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux3~34_combout\);

-- Location: LABCELL_X26_Y27_N24
\inst13|Mux3~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~35_combout\ = ( \inst13|Mux3~22_combout\ & ( (!\inst14|Add0~1_combout\) # (\inst13|Mux3~34_combout\) ) ) # ( !\inst13|Mux3~22_combout\ & ( (\inst13|Mux3~34_combout\ & \inst14|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_Mux3~34_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|ALT_INV_Mux3~22_combout\,
	combout => \inst13|Mux3~35_combout\);

-- Location: LABCELL_X29_Y20_N6
\inst13|Mux3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~12_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & (((!\inst2|pixel_column\(1) & (\inst13|Mux3~21_combout\)) # (\inst2|pixel_column\(1) & ((\inst13|Mux3~35_combout\)))))) # (\inst14|Add0~2_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (((\inst13|Mux3~18_combout\)))) # (\inst2|pixel_column\(1) & (\inst13|Mux3~33_combout\)))) # (\inst14|Add0~2_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst13|ALT_INV_Mux3~33_combout\,
	datac => \inst13|ALT_INV_Mux3~18_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux3~35_combout\,
	datag => \inst13|ALT_INV_Mux3~21_combout\,
	combout => \inst13|Mux3~12_combout\);

-- Location: MLABCELL_X23_Y26_N42
\inst13|Mux3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~11_combout\ = ( \inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(160)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(176))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(144)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(128) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(160)))) # (\inst14|Add0~1_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(176))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(128) & ( (\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(144)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(144),
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(176),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(160),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	combout => \inst13|Mux3~11_combout\);

-- Location: MLABCELL_X23_Y18_N51
\inst13|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~10_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(156) & ( \inst13|altsyncram_component|auto_generated|q_a\(172) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(140)) # 
-- (\inst14|Add0~0_combout\))) # (\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\)) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(156) & ( \inst13|altsyncram_component|auto_generated|q_a\(172) & ( (!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(140)) # (\inst14|Add0~0_combout\))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(156) & ( !\inst13|altsyncram_component|auto_generated|q_a\(172) & ( (!\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(140)) # (\inst14|Add0~1_combout\))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(156) & ( !\inst13|altsyncram_component|auto_generated|q_a\(172) & ( (!\inst14|Add0~1_combout\ & 
-- (!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(140))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000010100001111000000001010101010100101101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	combout => \inst13|Mux3~10_combout\);

-- Location: LABCELL_X25_Y24_N30
\inst13|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~0_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst13|Mux3~12_combout\ & (\inst14|Add0~2_combout\ & (\inst13|Mux3~5_combout\))) # (\inst13|Mux3~12_combout\ & ((!\inst14|Add0~2_combout\) # (((\inst13|Mux3~10_combout\))))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( (!\inst13|Mux3~12_combout\ & (\inst14|Add0~2_combout\ & (\inst13|Mux3~11_combout\))) # (\inst13|Mux3~12_combout\ & ((!\inst14|Add0~2_combout\) # (((\inst13|Mux3~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001000110010001100101011101010111010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux3~12_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst13|ALT_INV_Mux3~11_combout\,
	datad => \inst13|ALT_INV_Mux3~7_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux3~10_combout\,
	datag => \inst13|ALT_INV_Mux3~5_combout\,
	combout => \inst13|Mux3~0_combout\);

-- Location: MLABCELL_X23_Y18_N36
\inst13|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~10_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(157) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst13|altsyncram_component|auto_generated|q_a\(141)))) # (\inst14|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(173))))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(157) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(141))) # (\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(173)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001100011111000100110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	combout => \inst13|Mux2~10_combout\);

-- Location: MLABCELL_X37_Y18_N42
\inst13|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~11_combout\ = ( \inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(161) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(145)))) # (\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(177))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(161) & ( (\inst13|altsyncram_component|auto_generated|q_a\(129)) # (\inst14|Add0~0_combout\) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(161) & ( (!\inst14|Add0~0_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(145)))) # (\inst14|Add0~0_combout\ & 
-- (\inst13|altsyncram_component|auto_generated|q_a\(177))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(161) & ( (!\inst14|Add0~0_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(129)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(177),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(145),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(161),
	combout => \inst13|Mux2~11_combout\);

-- Location: MLABCELL_X28_Y27_N33
\inst13|Mux2~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~32_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(101) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(101) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(37) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(101) & ( \inst13|altsyncram_component|auto_generated|q_a\(37) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(101),
	combout => \inst13|Mux2~32_combout\);

-- Location: MLABCELL_X28_Y27_N12
\inst13|Mux2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~33_combout\ = ( \inst13|Mux2~32_combout\ & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(69))))) # (\inst14|Add0~1_combout\ & (\inst13|Mux2~26_combout\)) ) ) # ( 
-- !\inst13|Mux2~32_combout\ & ( (!\inst14|Add0~1_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(69) & !\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (\inst13|Mux2~26_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000101001101010000010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~26_combout\,
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|ALT_INV_Mux2~32_combout\,
	combout => \inst13|Mux2~33_combout\);

-- Location: LABCELL_X25_Y27_N12
\inst13|Mux2~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~34_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(29) & ( \inst13|altsyncram_component|auto_generated|q_a\(125) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(93)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(61))))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(29) & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(125) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(93) & ((\inst14|Add0~4_combout\)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~4_combout\) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(61))))) ) ) ) # ( \inst13|altsyncram_component|auto_generated|q_a\(29) & ( !\inst13|altsyncram_component|auto_generated|q_a\(125) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~4_combout\)) # 
-- (\inst13|altsyncram_component|auto_generated|q_a\(93)))) # (\inst14|Add0~0_combout\ & (((\inst13|altsyncram_component|auto_generated|q_a\(61) & !\inst14|Add0~4_combout\)))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(29) & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(125) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(93) & ((\inst14|Add0~4_combout\)))) # (\inst14|Add0~0_combout\ & 
-- (((\inst13|altsyncram_component|auto_generated|q_a\(61) & !\inst14|Add0~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(93),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	combout => \inst13|Mux2~34_combout\);

-- Location: LABCELL_X36_Y20_N18
\inst13|Mux2~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~35_combout\ = ( \inst13|Mux2~22_combout\ & ( \inst13|Mux2~34_combout\ ) ) # ( !\inst13|Mux2~22_combout\ & ( \inst13|Mux2~34_combout\ & ( \inst14|Add0~1_combout\ ) ) ) # ( \inst13|Mux2~22_combout\ & ( !\inst13|Mux2~34_combout\ & ( 
-- !\inst14|Add0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst13|ALT_INV_Mux2~22_combout\,
	dataf => \inst13|ALT_INV_Mux2~34_combout\,
	combout => \inst13|Mux2~35_combout\);

-- Location: MLABCELL_X37_Y20_N6
\inst13|Mux2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~12_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (\inst13|Mux2~21_combout\)) # (\inst2|pixel_column\(1) & (((\inst13|Mux2~35_combout\)))))) # (\inst14|Add0~2_combout\ & 
-- (\inst2|pixel_column\(1))) ) ) # ( \inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((!\inst2|pixel_column\(1) & (\inst13|Mux2~18_combout\)) # (\inst2|pixel_column\(1) & (((\inst13|Mux2~33_combout\)))))) # (\inst14|Add0~2_combout\ & 
-- (\inst2|pixel_column\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst13|ALT_INV_Mux2~18_combout\,
	datad => \inst13|ALT_INV_Mux2~33_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux2~35_combout\,
	datag => \inst13|ALT_INV_Mux2~21_combout\,
	combout => \inst13|Mux2~12_combout\);

-- Location: LABCELL_X39_Y22_N39
\inst13|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux2~0_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst14|Add0~2_combout\ & ((((\inst13|Mux2~12_combout\))))) # (\inst14|Add0~2_combout\ & (((!\inst13|Mux2~12_combout\ & ((\inst13|Mux2~5_combout\))) # (\inst13|Mux2~12_combout\ & 
-- (\inst13|Mux2~10_combout\))))) ) ) # ( \inst14|Add0~3_combout\ & ( ((!\inst14|Add0~2_combout\ & (((\inst13|Mux2~12_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst13|Mux2~12_combout\ & (\inst13|Mux2~11_combout\)) # (\inst13|Mux2~12_combout\ & 
-- ((\inst13|Mux2~7_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~10_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst13|ALT_INV_Mux2~11_combout\,
	datad => \inst13|ALT_INV_Mux2~7_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux2~12_combout\,
	datag => \inst13|ALT_INV_Mux2~5_combout\,
	combout => \inst13|Mux2~0_combout\);

-- Location: MLABCELL_X23_Y18_N12
\inst13|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~8_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(124) & ( (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\) # ((\inst13|altsyncram_component|auto_generated|q_a\(156))))) # (\inst14|Add0~1_combout\ & 
-- (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(140)))) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(124) & ( (!\inst14|Add0~1_combout\ & (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(156))))) # (\inst14|Add0~1_combout\ & (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(140)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	combout => \inst13|Mux3~8_combout\);

-- Location: LABCELL_X26_Y27_N12
\inst13|Mux3~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~28_combout\ = ( \inst13|altsyncram_component|auto_generated|q_a\(88) & ( (\inst13|altsyncram_component|auto_generated|q_a\(24)) # (\inst14|Add0~4_combout\) ) ) # ( !\inst13|altsyncram_component|auto_generated|q_a\(88) & ( 
-- (!\inst14|Add0~4_combout\ & \inst13|altsyncram_component|auto_generated|q_a\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(88),
	combout => \inst13|Mux3~28_combout\);

-- Location: LABCELL_X29_Y27_N42
\inst13|Mux3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~29_combout\ = ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst13|Mux3~28_combout\))) # (\inst14|Add0~1_combout\ & (\inst13|Mux3~20_combout\)) ) ) # ( !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(56)))) # (\inst14|Add0~1_combout\ & (\inst13|Mux3~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst13|ALT_INV_Mux3~20_combout\,
	datac => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	datad => \inst13|ALT_INV_Mux3~28_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst13|Mux3~29_combout\);

-- Location: LABCELL_X31_Y26_N36
\inst13|Mux3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~30_combout\ = ( \inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(32) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(64))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(96)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(32) & ( (\inst14|Add0~0_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(32) & ( (!\inst14|Add0~0_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(64))) # (\inst14|Add0~0_combout\ & 
-- ((\inst13|altsyncram_component|auto_generated|q_a\(96)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(32) & ( (\inst13|altsyncram_component|auto_generated|q_a\(0) & !\inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(96),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	combout => \inst13|Mux3~30_combout\);

-- Location: LABCELL_X26_Y27_N42
\inst13|Mux3~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~31_combout\ = (!\inst14|Add0~1_combout\ & ((\inst13|Mux3~30_combout\))) # (\inst14|Add0~1_combout\ & (\inst13|Mux3~16_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_Mux3~16_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|ALT_INV_Mux3~30_combout\,
	combout => \inst13|Mux3~31_combout\);

-- Location: LABCELL_X44_Y23_N36
\inst13|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~4_combout\ = ( !\inst14|Add0~3_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~2_combout\ & (\inst13|Mux3~31_combout\))) # (\inst2|pixel_column\(1) & ((((\inst13|Mux3~27_combout\))) # (\inst14|Add0~2_combout\))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~2_combout\ & (\inst13|Mux3~29_combout\))) # (\inst2|pixel_column\(1) & ((((\inst13|Mux3~24_combout\))) # (\inst14|Add0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100101011101000110010001100100011001010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst13|ALT_INV_Mux3~29_combout\,
	datad => \inst13|ALT_INV_Mux3~27_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux3~24_combout\,
	datag => \inst13|ALT_INV_Mux3~31_combout\,
	combout => \inst13|Mux11~4_combout\);

-- Location: MLABCELL_X23_Y26_N30
\inst13|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux3~9_combout\ = ( \inst14|Add0~0_combout\ & ( \inst13|altsyncram_component|auto_generated|q_a\(168) & ( (\inst14|Add0~1_combout\) # (\inst13|altsyncram_component|auto_generated|q_a\(152)) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- \inst13|altsyncram_component|auto_generated|q_a\(168) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(120)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(136))) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst13|altsyncram_component|auto_generated|q_a\(168) & ( (\inst13|altsyncram_component|auto_generated|q_a\(152) & !\inst14|Add0~1_combout\) ) ) ) # ( !\inst14|Add0~0_combout\ & ( 
-- !\inst13|altsyncram_component|auto_generated|q_a\(168) & ( (!\inst14|Add0~1_combout\ & ((\inst13|altsyncram_component|auto_generated|q_a\(120)))) # (\inst14|Add0~1_combout\ & (\inst13|altsyncram_component|auto_generated|q_a\(136))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(152),
	datab => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(136),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst13|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	combout => \inst13|Mux3~9_combout\);

-- Location: LABCELL_X25_Y24_N42
\inst13|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Mux11~0_combout\ = ( !\inst14|Add0~3_combout\ & ( ((!\inst13|Mux11~4_combout\ & (\inst13|Mux3~4_combout\ & (\inst14|Add0~2_combout\))) # (\inst13|Mux11~4_combout\ & (((!\inst14|Add0~2_combout\) # (\inst13|Mux3~7_combout\))))) ) ) # ( 
-- \inst14|Add0~3_combout\ & ( (!\inst13|Mux11~4_combout\ & (((\inst13|Mux3~9_combout\ & (\inst14|Add0~2_combout\))))) # (\inst13|Mux11~4_combout\ & ((((!\inst14|Add0~2_combout\))) # (\inst13|Mux3~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001100001100110001110100110011001111110011001100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux3~8_combout\,
	datab => \inst13|ALT_INV_Mux11~4_combout\,
	datac => \inst13|ALT_INV_Mux3~9_combout\,
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst13|ALT_INV_Mux3~7_combout\,
	datag => \inst13|ALT_INV_Mux3~4_combout\,
	combout => \inst13|Mux11~0_combout\);

-- Location: LABCELL_X25_Y24_N57
\inst13|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Equal0~1_combout\ = ( !\inst13|Mux11~0_combout\ & ( (!\inst13|Mux9~0_combout\ & (!\inst13|Mux10~0_combout\ & (!\inst13|Mux3~0_combout\ & !\inst13|Mux2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux9~0_combout\,
	datab => \inst13|ALT_INV_Mux10~0_combout\,
	datac => \inst13|ALT_INV_Mux3~0_combout\,
	datad => \inst13|ALT_INV_Mux2~0_combout\,
	dataf => \inst13|ALT_INV_Mux11~0_combout\,
	combout => \inst13|Equal0~1_combout\);

-- Location: MLABCELL_X23_Y23_N0
\inst3|red~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~8_combout\ = ( \inst13|Mux4~0_combout\ & ( \inst13|Equal0~1_combout\ & ( (\inst3|red~7_combout\ & \inst3|red~6_combout\) ) ) ) # ( !\inst13|Mux4~0_combout\ & ( \inst13|Equal0~1_combout\ & ( (\inst3|red~7_combout\ & (\inst3|red~6_combout\ & 
-- ((!\inst13|Equal0~0_combout\) # (\inst13|Mux1~0_combout\)))) ) ) ) # ( \inst13|Mux4~0_combout\ & ( !\inst13|Equal0~1_combout\ & ( (\inst3|red~7_combout\ & \inst3|red~6_combout\) ) ) ) # ( !\inst13|Mux4~0_combout\ & ( !\inst13|Equal0~1_combout\ & ( 
-- (\inst3|red~7_combout\ & \inst3|red~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000000010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~7_combout\,
	datab => \inst3|ALT_INV_red~6_combout\,
	datac => \inst13|ALT_INV_Mux1~0_combout\,
	datad => \inst13|ALT_INV_Equal0~0_combout\,
	datae => \inst13|ALT_INV_Mux4~0_combout\,
	dataf => \inst13|ALT_INV_Equal0~1_combout\,
	combout => \inst3|red~8_combout\);

-- Location: LABCELL_X29_Y23_N24
\inst11|Add0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst11|Add0~34_cout\);

-- Location: LABCELL_X29_Y23_N27
\inst11|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~1_sumout\ = SUM(( \inst2|pixel_row\(2) ) + ( VCC ) + ( \inst11|Add0~34_cout\ ))
-- \inst11|Add0~2\ = CARRY(( \inst2|pixel_row\(2) ) + ( VCC ) + ( \inst11|Add0~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(2),
	cin => \inst11|Add0~34_cout\,
	sumout => \inst11|Add0~1_sumout\,
	cout => \inst11|Add0~2\);

-- Location: LABCELL_X26_Y24_N3
\inst11|rom_address~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address~2_combout\ = ( \inst3|ball_y_pos\(7) & ( !\inst3|ball_y_pos\(9) & ( (!\inst3|ball_y_pos\(8)) # ((!\inst3|ball_y_pos\(5)) # (!\inst3|ball_y_pos\(6))) ) ) ) # ( !\inst3|ball_y_pos\(7) & ( !\inst3|ball_y_pos\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(8),
	datab => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst3|ALT_INV_ball_y_pos\(6),
	datae => \inst3|ALT_INV_ball_y_pos\(7),
	dataf => \inst3|ALT_INV_ball_y_pos\(9),
	combout => \inst11|rom_address~2_combout\);

-- Location: LABCELL_X29_Y23_N30
\inst11|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~5_sumout\ = SUM(( \inst2|pixel_row\(3) ) + ( VCC ) + ( \inst11|Add0~2\ ))
-- \inst11|Add0~6\ = CARRY(( \inst2|pixel_row\(3) ) + ( VCC ) + ( \inst11|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(3),
	cin => \inst11|Add0~2\,
	sumout => \inst11|Add0~5_sumout\,
	cout => \inst11|Add0~6\);

-- Location: MLABCELL_X28_Y24_N30
\inst11|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add2~1_sumout\ = SUM(( \inst11|Add0~5_sumout\ ) + ( VCC ) + ( !VCC ))
-- \inst11|Add2~2\ = CARRY(( \inst11|Add0~5_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Add0~5_sumout\,
	cin => GND,
	sumout => \inst11|Add2~1_sumout\,
	cout => \inst11|Add2~2\);

-- Location: LABCELL_X26_Y19_N39
\inst11|rom_address~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address~1_combout\ = ( !\inst3|ball_y_pos\(3) & ( (!\inst3|ball_y_pos\(4) & !\inst3|ball_y_pos\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	datad => \inst3|ALT_INV_ball_y_pos\(2),
	dataf => \inst3|ALT_INV_ball_y_pos\(3),
	combout => \inst11|rom_address~1_combout\);

-- Location: MLABCELL_X28_Y24_N6
\inst11|rom_address[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address[1]~3_combout\ = ( \inst11|Add0~5_sumout\ & ( \inst11|rom_address~1_combout\ & ( (!\inst11|rom_address~2_combout\) # ((\inst11|Add2~1_sumout\) # (\inst11|rom_address~0_combout\)) ) ) ) # ( !\inst11|Add0~5_sumout\ & ( 
-- \inst11|rom_address~1_combout\ & ( (\inst11|rom_address~2_combout\ & (!\inst11|rom_address~0_combout\ & \inst11|Add2~1_sumout\)) ) ) ) # ( \inst11|Add0~5_sumout\ & ( !\inst11|rom_address~1_combout\ & ( (!\inst11|rom_address~2_combout\) # 
-- (\inst11|Add2~1_sumout\) ) ) ) # ( !\inst11|Add0~5_sumout\ & ( !\inst11|rom_address~1_combout\ & ( (\inst11|rom_address~2_combout\ & \inst11|Add2~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000010001001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_rom_address~2_combout\,
	datab => \inst11|ALT_INV_rom_address~0_combout\,
	datad => \inst11|ALT_INV_Add2~1_sumout\,
	datae => \inst11|ALT_INV_Add0~5_sumout\,
	dataf => \inst11|ALT_INV_rom_address~1_combout\,
	combout => \inst11|rom_address[1]~3_combout\);

-- Location: LABCELL_X24_Y23_N0
\inst11|rom_address~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address~4_combout\ = ( \inst11|rom_address~0_combout\ & ( (!\inst11|rom_address~1_combout\ & \inst11|rom_address~2_combout\) ) ) # ( !\inst11|rom_address~0_combout\ & ( \inst11|rom_address~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_rom_address~1_combout\,
	datac => \inst11|ALT_INV_rom_address~2_combout\,
	dataf => \inst11|ALT_INV_rom_address~0_combout\,
	combout => \inst11|rom_address~4_combout\);

-- Location: LABCELL_X29_Y23_N33
\inst11|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~9_sumout\ = SUM(( !\inst3|ball_y_pos\(2) ) + ( \inst2|pixel_row\(4) ) + ( \inst11|Add0~6\ ))
-- \inst11|Add0~10\ = CARRY(( !\inst3|ball_y_pos\(2) ) + ( \inst2|pixel_row\(4) ) + ( \inst11|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(4),
	datad => \inst3|ALT_INV_ball_y_pos\(2),
	cin => \inst11|Add0~6\,
	sumout => \inst11|Add0~9_sumout\,
	cout => \inst11|Add0~10\);

-- Location: MLABCELL_X28_Y24_N33
\inst11|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add2~5_sumout\ = SUM(( \inst11|Add0~9_sumout\ ) + ( GND ) + ( \inst11|Add2~2\ ))
-- \inst11|Add2~6\ = CARRY(( \inst11|Add0~9_sumout\ ) + ( GND ) + ( \inst11|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_Add0~9_sumout\,
	cin => \inst11|Add2~2\,
	sumout => \inst11|Add2~5_sumout\,
	cout => \inst11|Add2~6\);

-- Location: LABCELL_X25_Y26_N18
\inst11|rom_address[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address[2]~5_combout\ = ( \inst11|Add0~9_sumout\ & ( \inst11|Add2~5_sumout\ ) ) # ( !\inst11|Add0~9_sumout\ & ( \inst11|Add2~5_sumout\ & ( \inst11|rom_address~4_combout\ ) ) ) # ( \inst11|Add0~9_sumout\ & ( !\inst11|Add2~5_sumout\ & ( 
-- !\inst11|rom_address~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_rom_address~4_combout\,
	datae => \inst11|ALT_INV_Add0~9_sumout\,
	dataf => \inst11|ALT_INV_Add2~5_sumout\,
	combout => \inst11|rom_address[2]~5_combout\);

-- Location: LABCELL_X29_Y23_N36
\inst11|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~13_sumout\ = SUM(( !\inst3|ball_y_pos\(3) ) + ( \inst2|pixel_row\(5) ) + ( \inst11|Add0~10\ ))
-- \inst11|Add0~14\ = CARRY(( !\inst3|ball_y_pos\(3) ) + ( \inst2|pixel_row\(5) ) + ( \inst11|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst3|ALT_INV_ball_y_pos\(3),
	cin => \inst11|Add0~10\,
	sumout => \inst11|Add0~13_sumout\,
	cout => \inst11|Add0~14\);

-- Location: MLABCELL_X28_Y24_N36
\inst11|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add2~9_sumout\ = SUM(( \inst11|Add0~13_sumout\ ) + ( VCC ) + ( \inst11|Add2~6\ ))
-- \inst11|Add2~10\ = CARRY(( \inst11|Add0~13_sumout\ ) + ( VCC ) + ( \inst11|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_Add0~13_sumout\,
	cin => \inst11|Add2~6\,
	sumout => \inst11|Add2~9_sumout\,
	cout => \inst11|Add2~10\);

-- Location: MLABCELL_X23_Y25_N9
\inst11|rom_address[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address[3]~6_combout\ = ( \inst11|Add2~9_sumout\ & ( (\inst11|rom_address~4_combout\) # (\inst11|Add0~13_sumout\) ) ) # ( !\inst11|Add2~9_sumout\ & ( (\inst11|Add0~13_sumout\ & !\inst11|rom_address~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_Add0~13_sumout\,
	datad => \inst11|ALT_INV_rom_address~4_combout\,
	dataf => \inst11|ALT_INV_Add2~9_sumout\,
	combout => \inst11|rom_address[3]~6_combout\);

-- Location: LABCELL_X29_Y23_N39
\inst11|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~17_sumout\ = SUM(( \inst2|pixel_row\(6) ) + ( !\inst3|ball_y_pos\(4) ) + ( \inst11|Add0~14\ ))
-- \inst11|Add0~18\ = CARRY(( \inst2|pixel_row\(6) ) + ( !\inst3|ball_y_pos\(4) ) + ( \inst11|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(6),
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	cin => \inst11|Add0~14\,
	sumout => \inst11|Add0~17_sumout\,
	cout => \inst11|Add0~18\);

-- Location: MLABCELL_X28_Y24_N39
\inst11|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add2~13_sumout\ = SUM(( \inst11|Add0~17_sumout\ ) + ( GND ) + ( \inst11|Add2~10\ ))
-- \inst11|Add2~14\ = CARRY(( \inst11|Add0~17_sumout\ ) + ( GND ) + ( \inst11|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Add0~17_sumout\,
	cin => \inst11|Add2~10\,
	sumout => \inst11|Add2~13_sumout\,
	cout => \inst11|Add2~14\);

-- Location: MLABCELL_X28_Y24_N12
\inst11|rom_address[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address[4]~7_combout\ = (!\inst11|rom_address~4_combout\ & (\inst11|Add0~17_sumout\)) # (\inst11|rom_address~4_combout\ & ((\inst11|Add2~13_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Add0~17_sumout\,
	datab => \inst11|ALT_INV_Add2~13_sumout\,
	datac => \inst11|ALT_INV_rom_address~4_combout\,
	combout => \inst11|rom_address[4]~7_combout\);

-- Location: LABCELL_X29_Y23_N42
\inst11|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~21_sumout\ = SUM(( !\inst3|ball_y_pos\(5) ) + ( \inst2|pixel_row\(7) ) + ( \inst11|Add0~18\ ))
-- \inst11|Add0~22\ = CARRY(( !\inst3|ball_y_pos\(5) ) + ( \inst2|pixel_row\(7) ) + ( \inst11|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	cin => \inst11|Add0~18\,
	sumout => \inst11|Add0~21_sumout\,
	cout => \inst11|Add0~22\);

-- Location: MLABCELL_X28_Y24_N42
\inst11|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add2~17_sumout\ = SUM(( \inst11|Add0~21_sumout\ ) + ( GND ) + ( \inst11|Add2~14\ ))
-- \inst11|Add2~18\ = CARRY(( \inst11|Add0~21_sumout\ ) + ( GND ) + ( \inst11|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_Add0~21_sumout\,
	cin => \inst11|Add2~14\,
	sumout => \inst11|Add2~17_sumout\,
	cout => \inst11|Add2~18\);

-- Location: MLABCELL_X28_Y24_N54
\inst11|rom_address[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address[5]~8_combout\ = ( \inst11|Add2~17_sumout\ & ( (\inst11|rom_address~4_combout\) # (\inst11|Add0~21_sumout\) ) ) # ( !\inst11|Add2~17_sumout\ & ( (\inst11|Add0~21_sumout\ & !\inst11|rom_address~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Add0~21_sumout\,
	datac => \inst11|ALT_INV_rom_address~4_combout\,
	dataf => \inst11|ALT_INV_Add2~17_sumout\,
	combout => \inst11|rom_address[5]~8_combout\);

-- Location: LABCELL_X29_Y23_N45
\inst11|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~25_sumout\ = SUM(( !\inst3|ball_y_pos\(6) ) + ( \inst2|pixel_row\(8) ) + ( \inst11|Add0~22\ ))
-- \inst11|Add0~26\ = CARRY(( !\inst3|ball_y_pos\(6) ) + ( \inst2|pixel_row\(8) ) + ( \inst11|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst3|ALT_INV_ball_y_pos\(6),
	cin => \inst11|Add0~22\,
	sumout => \inst11|Add0~25_sumout\,
	cout => \inst11|Add0~26\);

-- Location: MLABCELL_X28_Y24_N45
\inst11|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add2~21_sumout\ = SUM(( \inst11|Add0~25_sumout\ ) + ( GND ) + ( \inst11|Add2~18\ ))
-- \inst11|Add2~22\ = CARRY(( \inst11|Add0~25_sumout\ ) + ( GND ) + ( \inst11|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Add0~25_sumout\,
	cin => \inst11|Add2~18\,
	sumout => \inst11|Add2~21_sumout\,
	cout => \inst11|Add2~22\);

-- Location: MLABCELL_X23_Y25_N12
\inst11|rom_address[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address[6]~9_combout\ = ( \inst11|Add0~25_sumout\ & ( \inst11|Add2~21_sumout\ ) ) # ( !\inst11|Add0~25_sumout\ & ( \inst11|Add2~21_sumout\ & ( \inst11|rom_address~4_combout\ ) ) ) # ( \inst11|Add0~25_sumout\ & ( !\inst11|Add2~21_sumout\ & ( 
-- !\inst11|rom_address~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_rom_address~4_combout\,
	datae => \inst11|ALT_INV_Add0~25_sumout\,
	dataf => \inst11|ALT_INV_Add2~21_sumout\,
	combout => \inst11|rom_address[6]~9_combout\);

-- Location: LABCELL_X29_Y23_N48
\inst11|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~29_sumout\ = SUM(( !\inst3|ball_y_pos\(7) ) + ( GND ) + ( \inst11|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	cin => \inst11|Add0~26\,
	sumout => \inst11|Add0~29_sumout\);

-- Location: MLABCELL_X28_Y24_N48
\inst11|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add2~25_sumout\ = SUM(( \inst11|Add0~29_sumout\ ) + ( GND ) + ( \inst11|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_Add0~29_sumout\,
	cin => \inst11|Add2~22\,
	sumout => \inst11|Add2~25_sumout\);

-- Location: LABCELL_X26_Y24_N24
\inst11|rom_address[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|rom_address[7]~10_combout\ = ( \inst11|Add2~25_sumout\ & ( (\inst11|Add0~29_sumout\) # (\inst11|rom_address~4_combout\) ) ) # ( !\inst11|Add2~25_sumout\ & ( (!\inst11|rom_address~4_combout\ & \inst11|Add0~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_rom_address~4_combout\,
	datab => \inst11|ALT_INV_Add0~29_sumout\,
	dataf => \inst11|ALT_INV_Add2~25_sumout\,
	combout => \inst11|rom_address[7]~10_combout\);

-- Location: M10K_X22_Y23_N0
\inst11|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008B6A8016CDF9B751BBF6F9B766DBF4196B671BC81840D702C4182801B44188280000410A02000044016800004800000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LABCELL_X24_Y25_N12
\inst11|Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~18_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(110) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(238)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(110) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(46)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(174))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(110) & ( (\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(238)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(110) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(46)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(174))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(238),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	combout => \inst11|Mux1~18_combout\);

-- Location: M10K_X22_Y24_N0
\inst11|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A989A000697AFAE029BA7AFAE279BAAB89E269BAAB80A26869AB80002829AB800000292989000029000000002900000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X25_Y26_N42
\inst11|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~12_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(38) & ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(102))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(230)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(38) & ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(102))) # 
-- (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(230)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(38) & ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(166)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(38) & ( !\inst14|Add0~4_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(166) & \inst14|Add0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(102),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(166),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(230),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	dataf => \inst14|ALT_INV_Add0~4_combout\,
	combout => \inst11|Mux1~12_combout\);

-- Location: LABCELL_X24_Y26_N45
\inst11|Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~19_combout\ = ( \inst11|Mux1~12_combout\ & ( (\inst14|Add0~3_combout\) # (\inst11|Mux1~18_combout\) ) ) # ( !\inst11|Mux1~12_combout\ & ( (\inst11|Mux1~18_combout\ & !\inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~18_combout\,
	datac => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst11|ALT_INV_Mux1~12_combout\,
	combout => \inst11|Mux1~19_combout\);

-- Location: M10K_X30_Y24_N0
\inst11|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004AC0001211FF79023FFFFF7FDFFFFE4AC7D29E124A010292524A400230504A400000500A480000500AC000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y24_N0
\inst11|Mux1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~34_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(50) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(114))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(178)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(50) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(178)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(50) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(114))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(178)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(50) & ( (\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(178)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011111001111110011110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(114),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(178),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	combout => \inst11|Mux1~34_combout\);

-- Location: LABCELL_X25_Y20_N24
\inst11|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~7_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(58))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(186))))))) # (\inst14|Add0~3_combout\ & (\inst11|Mux1~34_combout\)) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(122))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(186))))))) # (\inst14|Add0~3_combout\ & (\inst11|Mux1~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100010001000110110001000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst11|ALT_INV_Mux1~34_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(186),
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	combout => \inst11|Mux1~7_combout\);

-- Location: M10K_X30_Y23_N0
\inst11|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044250042A4EADC99F59D6ADCCCF594CC25C9F5A4CC209946A4CC650942A4CC650000A484650000A000250000A000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y23_N9
\inst11|Mux1~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~48_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(182) & ( ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(54)))) # (\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(118)))) # (\inst14|Add0~2_combout\) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(182) & ( (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(54)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(118))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(118),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(182),
	combout => \inst11|Mux1~48_combout\);

-- Location: MLABCELL_X37_Y19_N42
\inst11|Mux1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~20_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(62))))) # (\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(190))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux1~48_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(126))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(190))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux1~48_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100000000000111010000000000011101111111110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(190),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux1~48_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	combout => \inst11|Mux1~20_combout\);

-- Location: LABCELL_X21_Y23_N54
\inst11|Mux1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~28_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(90) & ( \inst11|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~2_combout\) # ((!\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(154))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(218))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(90) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(154)))) # (\inst14|Add0~4_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(218) & \inst14|Add0~2_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(90) & ( !\inst11|altsyncram_component|auto_generated|q_a\(26) & ( (!\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(154) & ((\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(218))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(90) & ( !\inst11|altsyncram_component|auto_generated|q_a\(26) & ( (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(154))) # (\inst14|Add0~4_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(218)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(154),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(218),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(90),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \inst11|Mux1~28_combout\);

-- Location: LABCELL_X25_Y18_N18
\inst11|Mux1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~39_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(18) & ( \inst11|altsyncram_component|auto_generated|q_a\(146) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(82)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(210)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(146) & ( (!\inst14|Add0~4_combout\ & (((\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(82)))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(210))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(18) & ( !\inst11|altsyncram_component|auto_generated|q_a\(146) & ( (!\inst14|Add0~4_combout\ & 
-- (((!\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(82)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(210))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(18) & ( !\inst11|altsyncram_component|auto_generated|q_a\(146) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(82)))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(210))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(210),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(82),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(146),
	combout => \inst11|Mux1~39_combout\);

-- Location: LABCELL_X21_Y20_N21
\inst11|Mux1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~40_combout\ = ( \inst14|Add0~3_combout\ & ( \inst11|Mux1~39_combout\ ) ) # ( !\inst14|Add0~3_combout\ & ( \inst11|Mux1~39_combout\ & ( \inst11|Mux1~28_combout\ ) ) ) # ( !\inst14|Add0~3_combout\ & ( !\inst11|Mux1~39_combout\ & ( 
-- \inst11|Mux1~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~28_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst11|ALT_INV_Mux1~39_combout\,
	combout => \inst11|Mux1~40_combout\);

-- Location: M10K_X22_Y25_N0
\inst11|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005900000236BF80090ECFBFA43FB2C45924391654D900091634D100090E56D100000256D100000230590000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y25_N54
\inst11|Mux1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~45_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(78) & ( \inst11|altsyncram_component|auto_generated|q_a\(142) & ( (!\inst14|Add0~4_combout\ & (((\inst14|Add0~2_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(14)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(206))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(78) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(142) & ( (!\inst14|Add0~4_combout\ & (((\inst14|Add0~2_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(14)))) # (\inst14|Add0~4_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(206) & \inst14|Add0~2_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(78) & ( !\inst11|altsyncram_component|auto_generated|q_a\(142) & ( (!\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(14) & ((!\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(206))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(78) & ( !\inst11|altsyncram_component|auto_generated|q_a\(142) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(14) & ((!\inst14|Add0~2_combout\)))) # 
-- (\inst14|Add0~4_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(206) & \inst14|Add0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(206),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(78),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(142),
	combout => \inst11|Mux1~45_combout\);

-- Location: LABCELL_X24_Y25_N36
\inst11|Mux1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~49_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux1~45_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(70))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(134))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux1~45_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(70))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(198))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(198),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux1~45_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	combout => \inst11|Mux1~49_combout\);

-- Location: LABCELL_X31_Y23_N12
\inst11|Mux1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~46_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(150) & ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(86)))) # (\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(214))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(150) & ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(86)))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(214))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(150) & ( !\inst14|Add0~4_combout\ & ( (\inst14|Add0~2_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(150) & ( !\inst14|Add0~4_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(22) & !\inst14|Add0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(214),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(86),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(150),
	dataf => \inst14|ALT_INV_Add0~4_combout\,
	combout => \inst11|Mux1~46_combout\);

-- Location: LABCELL_X25_Y26_N30
\inst11|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~11_combout\ = ( \inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(222)) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(30))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(94)))) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(158) & ( (\inst11|altsyncram_component|auto_generated|q_a\(222) & \inst14|Add0~4_combout\) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(158) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(30))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(94)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(222),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(94),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(158),
	combout => \inst11|Mux1~11_combout\);

-- Location: LABCELL_X31_Y25_N15
\inst11|Mux1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~53_combout\ = ( \inst11|Mux1~11_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst11|Mux1~46_combout\) ) ) # ( !\inst11|Mux1~11_combout\ & ( (\inst14|Add0~3_combout\ & \inst11|Mux1~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst11|ALT_INV_Mux1~46_combout\,
	dataf => \inst11|ALT_INV_Mux1~11_combout\,
	combout => \inst11|Mux1~53_combout\);

-- Location: LABCELL_X24_Y27_N6
\inst11|Mux1~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~58_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(138) & ( \inst11|altsyncram_component|auto_generated|q_a\(202) & ( ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(10))) # 
-- (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(74))))) # (\inst14|Add0~2_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(138) & ( \inst11|altsyncram_component|auto_generated|q_a\(202) & ( 
-- (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(10))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(74)))))) # (\inst14|Add0~2_combout\ & 
-- (((\inst14|Add0~4_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(138) & ( !\inst11|altsyncram_component|auto_generated|q_a\(202) & ( (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(10))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(74)))))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(138) & ( !\inst11|altsyncram_component|auto_generated|q_a\(202) & ( (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(10))) # 
-- (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(74)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(74),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(138),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(202),
	combout => \inst11|Mux1~58_combout\);

-- Location: LABCELL_X21_Y24_N48
\inst11|Mux1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~35_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst11|Mux1~58_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(66))))) # 
-- (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(130))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst11|Mux1~58_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(66))))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(194))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst11|ALT_INV_Mux1~58_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(194),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~3_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	combout => \inst11|Mux1~35_combout\);

-- Location: LABCELL_X40_Y21_N12
\inst11|Mux1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~24_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~0_combout\ & (\inst11|Mux1~35_combout\))) # (\inst2|pixel_column\(1) & ((((\inst11|Mux1~49_combout\))) # (\inst14|Add0~0_combout\))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~0_combout\ & (\inst11|Mux1~40_combout\))) # (\inst2|pixel_column\(1) & ((((\inst11|Mux1~53_combout\))) # (\inst14|Add0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100101011101000110010001100100011001010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux1~40_combout\,
	datad => \inst11|ALT_INV_Mux1~49_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux1~53_combout\,
	datag => \inst11|ALT_INV_Mux1~35_combout\,
	combout => \inst11|Mux1~24_combout\);

-- Location: LABCELL_X21_Y26_N27
\inst11|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~5_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(234) & ( (\inst11|altsyncram_component|auto_generated|q_a\(106)) # (\inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(234) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(42))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(170)))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(234) & ( (!\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(106)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(234) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(42))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(170)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(234),
	combout => \inst11|Mux1~5_combout\);

-- Location: LABCELL_X24_Y26_N54
\inst11|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(162) & ( \inst11|altsyncram_component|auto_generated|q_a\(98) & ( (!\inst14|Add0~4_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(34)) # 
-- (\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(226)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(162) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(98) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(34))))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(226)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(162) & ( !\inst11|altsyncram_component|auto_generated|q_a\(98) & ( (!\inst14|Add0~4_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(34)) # (\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(226) & (\inst14|Add0~2_combout\))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(162) & ( !\inst11|altsyncram_component|auto_generated|q_a\(98) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(34))))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(226) & (\inst14|Add0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(226),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(162),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(98),
	combout => \inst11|Mux1~4_combout\);

-- Location: LABCELL_X25_Y26_N9
\inst11|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~6_combout\ = ( \inst11|Mux1~4_combout\ & ( (\inst11|Mux1~5_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux1~4_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux1~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux1~5_combout\,
	dataf => \inst11|ALT_INV_Mux1~4_combout\,
	combout => \inst11|Mux1~6_combout\);

-- Location: LABCELL_X26_Y22_N54
\inst11|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux1~24_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux1~24_combout\ & ((\inst11|Mux1~6_combout\))) # (\inst11|Mux1~24_combout\ & 
-- (\inst11|Mux1~19_combout\))))) ) ) # ( \inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst11|Mux1~24_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux1~24_combout\ & (\inst11|Mux1~7_combout\)) # (\inst11|Mux1~24_combout\ & 
-- ((\inst11|Mux1~20_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~19_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux1~7_combout\,
	datad => \inst11|ALT_INV_Mux1~20_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux1~24_combout\,
	datag => \inst11|ALT_INV_Mux1~6_combout\,
	combout => \inst11|Mux1~0_combout\);

-- Location: LABCELL_X31_Y24_N18
\inst11|Mux8~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~34_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(119) & ( (!\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(55)))) # (\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(183))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(119) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(55) & ((!\inst14|Add0~4_combout\)))) # 
-- (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(183))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(183),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(119),
	combout => \inst11|Mux8~34_combout\);

-- Location: MLABCELL_X28_Y20_N18
\inst11|Mux8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~30_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(63))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(191))))))) # (\inst14|Add0~3_combout\ & (\inst11|Mux8~34_combout\)) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(127))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(191))))))) # (\inst14|Add0~3_combout\ & (\inst11|Mux8~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000110110001101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst11|ALT_INV_Mux8~34_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(191),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	combout => \inst11|Mux8~30_combout\);

-- Location: LABCELL_X31_Y24_N51
\inst11|Mux8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~49_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(115) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(179)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(115) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(51)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(179))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(115) & ( (\inst11|altsyncram_component|auto_generated|q_a\(179) & \inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(115) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(51)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(179))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000001010000010100110101001101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(179),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(115),
	combout => \inst11|Mux8~49_combout\);

-- Location: LABCELL_X26_Y20_N54
\inst11|Mux8~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~24_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(59))) # (\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(187))))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux8~49_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(123))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(187))))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux8~49_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	datad => \inst11|ALT_INV_Mux8~49_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(187),
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	combout => \inst11|Mux8~24_combout\);

-- Location: M10K_X22_Y26_N0
\inst11|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C5251001457BFBE046FB7BFBE9FAFB0027E902F90001190144000000444480000000444524000044000000004500000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\plane.mif",
	init_file_layout => "port_a",
	logical_ram_name => "plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 240,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X21_Y26_N39
\inst11|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~5_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(103) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(231)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(103) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(39)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(167))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(103) & ( (\inst11|altsyncram_component|auto_generated|q_a\(231) & \inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(103) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(39)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(167))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(231),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(167),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(103),
	combout => \inst11|Mux8~5_combout\);

-- Location: LABCELL_X25_Y26_N54
\inst11|Mux8~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~28_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(111) & ( \inst11|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(47)) # 
-- (\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(239)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(111) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(47))))) # (\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(239)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(111) & ( !\inst11|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(47)) # (\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(239) & (\inst14|Add0~4_combout\))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(111) & ( !\inst11|altsyncram_component|auto_generated|q_a\(175) & ( (!\inst14|Add0~2_combout\ & (((!\inst14|Add0~4_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(47))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(239) & (\inst14|Add0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(239),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	combout => \inst11|Mux8~28_combout\);

-- Location: LABCELL_X24_Y26_N36
\inst11|Mux8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~29_combout\ = (!\inst14|Add0~3_combout\ & ((\inst11|Mux8~28_combout\))) # (\inst14|Add0~3_combout\ & (\inst11|Mux8~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux8~5_combout\,
	datad => \inst11|ALT_INV_Mux8~28_combout\,
	combout => \inst11|Mux8~29_combout\);

-- Location: LABCELL_X25_Y26_N48
\inst11|Mux8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~11_combout\ = ( \inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(91) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(155))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(219)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(91) & ( (\inst11|altsyncram_component|auto_generated|q_a\(27)) # (\inst14|Add0~4_combout\) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(91) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(155))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(219)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(91) & ( (!\inst14|Add0~4_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(155),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(219),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(91),
	combout => \inst11|Mux8~11_combout\);

-- Location: LABCELL_X31_Y24_N6
\inst11|Mux8~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~47_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(19) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(83)))) # (\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(211))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(19) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(147)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(19) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(83)))) # (\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(211))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(19) & ( (\inst11|altsyncram_component|auto_generated|q_a\(147) & \inst14|Add0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(147),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(211),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(83),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inst11|Mux8~47_combout\);

-- Location: LABCELL_X31_Y24_N24
\inst11|Mux8~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~54_combout\ = ( \inst11|Mux8~47_combout\ & ( (\inst11|Mux8~11_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux8~47_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux8~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst11|ALT_INV_Mux8~11_combout\,
	dataf => \inst11|ALT_INV_Mux8~47_combout\,
	combout => \inst11|Mux8~54_combout\);

-- Location: LABCELL_X29_Y25_N30
\inst11|Mux8~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~39_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(79))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(207)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(143)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(79))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(207)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(15) & ( (\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(143)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(79),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(143),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(207),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst11|Mux8~39_combout\);

-- Location: MLABCELL_X23_Y27_N6
\inst11|Mux8~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~55_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~39_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(71))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(135))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~39_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(71))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(199))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(199),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux8~39_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	combout => \inst11|Mux8~55_combout\);

-- Location: MLABCELL_X28_Y25_N18
\inst11|Mux8~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~40_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(23) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(87))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(215)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(23) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(151)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(23) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(87))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(215)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(23) & ( (\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(151)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(87),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(215),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(151),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \inst11|Mux8~40_combout\);

-- Location: LABCELL_X26_Y26_N18
\inst11|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(31) & ( \inst11|altsyncram_component|auto_generated|q_a\(223) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(159)))) # (\inst14|Add0~4_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(95)) # (\inst14|Add0~2_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(31) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(223) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(159) & (\inst14|Add0~2_combout\))) # (\inst14|Add0~4_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(95)) # (\inst14|Add0~2_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(31) & ( !\inst11|altsyncram_component|auto_generated|q_a\(223) & ( (!\inst14|Add0~4_combout\ & 
-- (((!\inst14|Add0~2_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(159)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(95))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(31) & ( !\inst11|altsyncram_component|auto_generated|q_a\(223) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(159) & (\inst14|Add0~2_combout\))) # 
-- (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(95))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(159),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(95),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(223),
	combout => \inst11|Mux8~4_combout\);

-- Location: LABCELL_X31_Y26_N6
\inst11|Mux8~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~59_combout\ = ( \inst11|Mux8~40_combout\ & ( \inst11|Mux8~4_combout\ ) ) # ( !\inst11|Mux8~40_combout\ & ( \inst11|Mux8~4_combout\ & ( !\inst14|Add0~3_combout\ ) ) ) # ( \inst11|Mux8~40_combout\ & ( !\inst11|Mux8~4_combout\ & ( 
-- \inst14|Add0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst11|ALT_INV_Mux8~40_combout\,
	dataf => \inst11|ALT_INV_Mux8~4_combout\,
	combout => \inst11|Mux8~59_combout\);

-- Location: LABCELL_X31_Y24_N54
\inst11|Mux8~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~46_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(203) & ( \inst11|altsyncram_component|auto_generated|q_a\(139) & ( ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(11))) # 
-- (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(75))))) # (\inst14|Add0~2_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(203) & ( \inst11|altsyncram_component|auto_generated|q_a\(139) & ( 
-- (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(11))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(75)))))) # (\inst14|Add0~2_combout\ & 
-- (((!\inst14|Add0~4_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(203) & ( !\inst11|altsyncram_component|auto_generated|q_a\(139) & ( (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(11))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(75)))))) # (\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(203) & ( !\inst11|altsyncram_component|auto_generated|q_a\(139) & ( (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(11))) # 
-- (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(75)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(75),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(203),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(139),
	combout => \inst11|Mux8~46_combout\);

-- Location: LABCELL_X24_Y25_N18
\inst11|Mux8~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~50_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~46_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(67))) # 
-- (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(131))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~46_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(67))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(195))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100000011000100010000001111011101110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(195),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux8~46_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	combout => \inst11|Mux8~50_combout\);

-- Location: LABCELL_X29_Y25_N36
\inst11|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst11|Mux8~50_combout\)) # (\inst2|pixel_column\(1) & (((\inst11|Mux8~55_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst11|Mux8~54_combout\)) # (\inst2|pixel_column\(1) & (((\inst11|Mux8~59_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst11|ALT_INV_Mux8~54_combout\,
	datad => \inst11|ALT_INV_Mux8~55_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux8~59_combout\,
	datag => \inst11|ALT_INV_Mux8~50_combout\,
	combout => \inst11|Mux0~4_combout\);

-- Location: LABCELL_X25_Y26_N12
\inst11|Mux8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~22_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(107) & ( \inst11|altsyncram_component|auto_generated|q_a\(235) & ( ((!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(43)))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(171)))) # (\inst14|Add0~4_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(107) & ( \inst11|altsyncram_component|auto_generated|q_a\(235) & ( 
-- (!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(43) & !\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(171)))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(107) & ( !\inst11|altsyncram_component|auto_generated|q_a\(235) & ( (!\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(43))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(171) & ((!\inst14|Add0~4_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(107) & ( !\inst11|altsyncram_component|auto_generated|q_a\(235) & ( 
-- (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(43)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(171))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(235),
	combout => \inst11|Mux8~22_combout\);

-- Location: LABCELL_X25_Y26_N36
\inst11|Mux8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~12_combout\ = ( \inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(99) & ( (!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(163)))) # (\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(227))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(99) & ( (\inst14|Add0~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(35)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(99) & ( (!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(163)))) # (\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(227))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(99) & ( (\inst11|altsyncram_component|auto_generated|q_a\(35) & !\inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(227),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(163),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(99),
	combout => \inst11|Mux8~12_combout\);

-- Location: LABCELL_X25_Y26_N3
\inst11|Mux8~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~23_combout\ = (!\inst14|Add0~3_combout\ & (\inst11|Mux8~22_combout\)) # (\inst14|Add0~3_combout\ & ((\inst11|Mux8~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux8~22_combout\,
	datad => \inst11|ALT_INV_Mux8~12_combout\,
	combout => \inst11|Mux8~23_combout\);

-- Location: LABCELL_X26_Y23_N18
\inst11|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux0~0_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst11|Mux0~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux0~4_combout\ & (\inst11|Mux8~23_combout\)) # (\inst11|Mux0~4_combout\ & 
-- ((\inst11|Mux8~29_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux0~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux0~4_combout\ & ((\inst11|Mux8~24_combout\))) # (\inst11|Mux0~4_combout\ & 
-- (\inst11|Mux8~30_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~30_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux8~24_combout\,
	datad => \inst11|ALT_INV_Mux8~29_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux0~4_combout\,
	datag => \inst11|ALT_INV_Mux8~23_combout\,
	combout => \inst11|Mux0~0_combout\);

-- Location: LABCELL_X25_Y26_N0
\inst11|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~13_combout\ = ( \inst11|Mux1~12_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst11|Mux1~11_combout\) ) ) # ( !\inst11|Mux1~12_combout\ & ( (\inst14|Add0~3_combout\ & \inst11|Mux1~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux1~11_combout\,
	dataf => \inst11|ALT_INV_Mux1~12_combout\,
	combout => \inst11|Mux1~13_combout\);

-- Location: MLABCELL_X28_Y20_N12
\inst11|Mux1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~30_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux1~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(42))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(170))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux1~34_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(106))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(170))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(170),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(106),
	datad => \inst11|ALT_INV_Mux1~34_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~3_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	combout => \inst11|Mux1~30_combout\);

-- Location: LABCELL_X31_Y25_N48
\inst11|Mux1~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~47_combout\ = ( \inst14|Add0~3_combout\ & ( \inst11|Mux1~45_combout\ ) ) # ( !\inst14|Add0~3_combout\ & ( \inst11|Mux1~46_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Mux1~45_combout\,
	datad => \inst11|ALT_INV_Mux1~46_combout\,
	dataf => \inst14|ALT_INV_Add0~3_combout\,
	combout => \inst11|Mux1~47_combout\);

-- Location: LABCELL_X21_Y20_N39
\inst11|Mux1~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~59_combout\ = ( \inst14|Add0~3_combout\ & ( \inst11|Mux1~39_combout\ & ( \inst11|Mux1~58_combout\ ) ) ) # ( !\inst14|Add0~3_combout\ & ( \inst11|Mux1~39_combout\ ) ) # ( \inst14|Add0~3_combout\ & ( !\inst11|Mux1~39_combout\ & ( 
-- \inst11|Mux1~58_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Mux1~58_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst11|ALT_INV_Mux1~39_combout\,
	combout => \inst11|Mux1~59_combout\);

-- Location: LABCELL_X21_Y27_N42
\inst11|Mux1~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~60_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(6) & ( \inst11|altsyncram_component|auto_generated|q_a\(198) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(134)))) # (\inst14|Add0~4_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(70)) # (\inst14|Add0~2_combout\)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(198) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(134) & (\inst14|Add0~2_combout\))) # (\inst14|Add0~4_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(70)) # (\inst14|Add0~2_combout\)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(6) & ( !\inst11|altsyncram_component|auto_generated|q_a\(198) & ( (!\inst14|Add0~4_combout\ & 
-- (((!\inst14|Add0~2_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(134)))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(70))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(6) & ( !\inst11|altsyncram_component|auto_generated|q_a\(198) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(134) & (\inst14|Add0~2_combout\))) # (\inst14|Add0~4_combout\ 
-- & (((!\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(70))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(134),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(198),
	combout => \inst11|Mux1~60_combout\);

-- Location: MLABCELL_X37_Y19_N54
\inst11|Mux1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~41_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst11|Mux1~60_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(62)))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(126)))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst11|Mux1~60_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(62)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(190)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100000011010101010000001101010101110011110101010111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~60_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(190),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(126),
	combout => \inst11|Mux1~41_combout\);

-- Location: LABCELL_X21_Y27_N36
\inst11|Mux1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~61_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(2) & ( \inst11|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst14|Add0~2_combout\) # ((!\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(130))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(194))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(2) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(130))) # 
-- (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(194)))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(2) & ( !\inst11|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst14|Add0~2_combout\ & 
-- (((!\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(130))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(194)))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(2) & ( !\inst11|altsyncram_component|auto_generated|q_a\(66) & ( (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(130))) # (\inst14|Add0~4_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(194)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(130),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(194),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	combout => \inst11|Mux1~61_combout\);

-- Location: LABCELL_X25_Y20_N36
\inst11|Mux1~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~54_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux1~61_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(58))) # 
-- (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(122))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux1~61_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(58))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(186))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000100011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(186),
	datad => \inst11|ALT_INV_Mux1~61_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(122),
	combout => \inst11|Mux1~54_combout\);

-- Location: LABCELL_X25_Y20_N12
\inst11|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~4_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst11|Mux1~54_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux1~41_combout\))))) # (\inst14|Add0~0_combout\ & 
-- (((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (((!\inst2|pixel_column\(1) & ((\inst11|Mux1~59_combout\))) # (\inst2|pixel_column\(1) & (\inst11|Mux1~47_combout\))))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~47_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux1~59_combout\,
	datad => \inst11|ALT_INV_Mux1~41_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(1),
	datag => \inst11|ALT_INV_Mux1~54_combout\,
	combout => \inst11|Mux9~4_combout\);

-- Location: LABCELL_X26_Y23_N36
\inst11|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~14_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux1~48_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(46))) # 
-- (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(174))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux1~48_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(110))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(174))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(110),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(174),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux1~48_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	combout => \inst11|Mux1~14_combout\);

-- Location: LABCELL_X24_Y26_N39
\inst11|Mux1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux1~29_combout\ = (!\inst14|Add0~3_combout\ & ((\inst11|Mux1~4_combout\))) # (\inst14|Add0~3_combout\ & (\inst11|Mux1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux1~28_combout\,
	datad => \inst11|ALT_INV_Mux1~4_combout\,
	combout => \inst11|Mux1~29_combout\);

-- Location: LABCELL_X24_Y25_N0
\inst11|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux9~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux9~4_combout\))))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux9~4_combout\ & (((\inst11|Mux1~29_combout\)))) # (\inst11|Mux9~4_combout\ & 
-- (\inst11|Mux1~13_combout\)))) ) ) # ( \inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst11|Mux9~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux9~4_combout\ & (\inst11|Mux1~30_combout\)) # (\inst11|Mux9~4_combout\ & 
-- ((\inst11|Mux1~14_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~13_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux1~30_combout\,
	datad => \inst11|ALT_INV_Mux9~4_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux1~14_combout\,
	datag => \inst11|ALT_INV_Mux1~29_combout\,
	combout => \inst11|Mux9~0_combout\);

-- Location: LABCELL_X24_Y24_N54
\inst11|Mux3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~45_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(76))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(204)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(140)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(76))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(204)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(12) & ( (\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(140)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(76),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(204),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(140),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst11|Mux3~45_combout\);

-- Location: LABCELL_X21_Y27_N0
\inst11|Mux3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~49_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~45_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(68))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(132))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~45_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(68))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(196))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(196),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux3~45_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	combout => \inst11|Mux3~49_combout\);

-- Location: MLABCELL_X23_Y26_N6
\inst11|Mux3~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~28_combout\ = ( \inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(152))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(216)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(88)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(24) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(152))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(216)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(24) & ( (\inst11|altsyncram_component|auto_generated|q_a\(88) & \inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(152),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(88),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(216),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \inst11|Mux3~28_combout\);

-- Location: LABCELL_X31_Y25_N42
\inst11|Mux3~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~39_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(16) & ( \inst11|altsyncram_component|auto_generated|q_a\(144) & ( (!\inst14|Add0~4_combout\) # ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(80))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(208))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(144) & ( (!\inst14|Add0~4_combout\ & (((\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(80))) # 
-- (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(208)))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(16) & ( !\inst11|altsyncram_component|auto_generated|q_a\(144) & ( (!\inst14|Add0~4_combout\ & 
-- (((!\inst14|Add0~2_combout\)))) # (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(80))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(208)))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(16) & ( !\inst11|altsyncram_component|auto_generated|q_a\(144) & ( (\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(80))) # (\inst14|Add0~2_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(208)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(80),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(208),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(144),
	combout => \inst11|Mux3~39_combout\);

-- Location: LABCELL_X31_Y25_N33
\inst11|Mux3~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~40_combout\ = ( \inst11|Mux3~39_combout\ & ( (\inst14|Add0~3_combout\) # (\inst11|Mux3~28_combout\) ) ) # ( !\inst11|Mux3~39_combout\ & ( (\inst11|Mux3~28_combout\ & !\inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Mux3~28_combout\,
	datad => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst11|ALT_INV_Mux3~39_combout\,
	combout => \inst11|Mux3~40_combout\);

-- Location: LABCELL_X25_Y25_N54
\inst11|Mux3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~11_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(156) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(92)))) # (\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(220))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(156) & ( (\inst11|altsyncram_component|auto_generated|q_a\(28)) # (\inst14|Add0~2_combout\) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(156) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(92)))) # (\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(220))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(156) & ( (!\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(220),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(92),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(156),
	combout => \inst11|Mux3~11_combout\);

-- Location: LABCELL_X31_Y25_N36
\inst11|Mux3~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~46_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(20) & ( \inst11|altsyncram_component|auto_generated|q_a\(212) & ( (!\inst14|Add0~4_combout\ & ((!\inst14|Add0~2_combout\) # 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(148))))) # (\inst14|Add0~4_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(84))) # (\inst14|Add0~2_combout\))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(20) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(212) & ( (!\inst14|Add0~4_combout\ & (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(148))))) # (\inst14|Add0~4_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(84))) # (\inst14|Add0~2_combout\))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(20) & ( !\inst11|altsyncram_component|auto_generated|q_a\(212) & ( (!\inst14|Add0~4_combout\ & 
-- ((!\inst14|Add0~2_combout\) # ((\inst11|altsyncram_component|auto_generated|q_a\(148))))) # (\inst14|Add0~4_combout\ & (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(84)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(20) & ( !\inst11|altsyncram_component|auto_generated|q_a\(212) & ( (!\inst14|Add0~4_combout\ & (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(148))))) # 
-- (\inst14|Add0~4_combout\ & (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(84),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(148),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(212),
	combout => \inst11|Mux3~46_combout\);

-- Location: MLABCELL_X37_Y26_N18
\inst11|Mux3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~53_combout\ = ( \inst11|Mux3~46_combout\ & ( (\inst11|Mux3~11_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux3~46_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux3~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux3~11_combout\,
	dataf => \inst11|ALT_INV_Mux3~46_combout\,
	combout => \inst11|Mux3~53_combout\);

-- Location: LABCELL_X31_Y26_N48
\inst11|Mux3~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~58_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(200) & ( (\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(72)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(200) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(8)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(136))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(200) & ( (\inst11|altsyncram_component|auto_generated|q_a\(72) & !\inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(200) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(8)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(136))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(136),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(72),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(200),
	combout => \inst11|Mux3~58_combout\);

-- Location: LABCELL_X21_Y23_N3
\inst11|Mux3~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~35_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~58_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(64))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(128))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~58_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(64))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(192))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(192),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux3~58_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	combout => \inst11|Mux3~35_combout\);

-- Location: LABCELL_X44_Y24_N33
\inst11|Mux3~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~24_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (((\inst11|Mux3~35_combout\)))) # (\inst2|pixel_column\(1) & (\inst11|Mux3~49_combout\)))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst11|Mux3~40_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux3~53_combout\))))) # (\inst14|Add0~0_combout\ & 
-- (((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux3~49_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux3~40_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux3~53_combout\,
	datag => \inst11|ALT_INV_Mux3~35_combout\,
	combout => \inst11|Mux3~24_combout\);

-- Location: LABCELL_X31_Y25_N30
\inst11|Mux3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~34_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(176) & ( ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(48)))) # (\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(112)))) # (\inst14|Add0~2_combout\) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(176) & ( (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(48)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(112))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(112),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(176),
	combout => \inst11|Mux3~34_combout\);

-- Location: LABCELL_X25_Y21_N42
\inst11|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~7_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(56))) # (\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(184))))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux3~34_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(120))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(184))))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux3~34_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(184),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux3~34_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	combout => \inst11|Mux3~7_combout\);

-- Location: LABCELL_X31_Y25_N27
\inst11|Mux3~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~48_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(116) & ( (!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(52))) # (\inst14|Add0~4_combout\))) # (\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(180))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(116) & ( (!\inst14|Add0~2_combout\ & (!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(52))))) # 
-- (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(180))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(180),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(116),
	combout => \inst11|Mux3~48_combout\);

-- Location: LABCELL_X26_Y20_N6
\inst11|Mux3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~20_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(60))))) # (\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(188))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux3~48_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(124))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(188))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux3~48_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100000000000111010000000000011101111111110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(188),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux3~48_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	combout => \inst11|Mux3~20_combout\);

-- Location: LABCELL_X24_Y26_N30
\inst11|Mux3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~18_combout\ = ( \inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(108) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(172))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(236)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(108) & ( (\inst14|Add0~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(44)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(108) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(172))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(236)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(108) & ( (\inst11|altsyncram_component|auto_generated|q_a\(44) & !\inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(236),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	combout => \inst11|Mux3~18_combout\);

-- Location: LABCELL_X24_Y26_N6
\inst11|Mux3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~12_combout\ = ( \inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(164))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(228)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(100)) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(164))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(228)))) ) ) ) # ( !\inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(36) & ( (\inst11|altsyncram_component|auto_generated|q_a\(100) & \inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(100),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(164),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(228),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	combout => \inst11|Mux3~12_combout\);

-- Location: LABCELL_X24_Y26_N42
\inst11|Mux3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~19_combout\ = ( \inst11|Mux3~12_combout\ & ( (\inst11|Mux3~18_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux3~12_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux3~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux3~18_combout\,
	dataf => \inst11|ALT_INV_Mux3~12_combout\,
	combout => \inst11|Mux3~19_combout\);

-- Location: LABCELL_X21_Y24_N30
\inst11|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~5_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(104))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(232)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(168)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(104))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(232)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(40) & ( (\inst11|altsyncram_component|auto_generated|q_a\(168) & \inst14|Add0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(232),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	combout => \inst11|Mux3~5_combout\);

-- Location: LABCELL_X24_Y26_N18
\inst11|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~4_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(32) & ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(96))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(224)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(32) & ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(96))) # 
-- (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(224)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(32) & ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~2_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(160)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(32) & ( !\inst14|Add0~4_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(160) & \inst14|Add0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(160),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(96),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(224),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	dataf => \inst14|ALT_INV_Add0~4_combout\,
	combout => \inst11|Mux3~4_combout\);

-- Location: LABCELL_X24_Y26_N48
\inst11|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~6_combout\ = ( \inst11|Mux3~4_combout\ & ( (\inst11|Mux3~5_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux3~4_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux3~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux3~5_combout\,
	dataf => \inst11|ALT_INV_Mux3~4_combout\,
	combout => \inst11|Mux3~6_combout\);

-- Location: LABCELL_X26_Y22_N36
\inst11|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst11|Mux3~24_combout\ & (\inst14|Add0~0_combout\ & (\inst11|Mux3~6_combout\))) # (\inst11|Mux3~24_combout\ & ((!\inst14|Add0~0_combout\) # (((\inst11|Mux3~19_combout\))))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst11|Mux3~24_combout\ & (\inst14|Add0~0_combout\ & (\inst11|Mux3~7_combout\))) # (\inst11|Mux3~24_combout\ & ((!\inst14|Add0~0_combout\) # (((\inst11|Mux3~20_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001000110010001100101011101010111010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux3~24_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux3~7_combout\,
	datad => \inst11|ALT_INV_Mux3~20_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux3~19_combout\,
	datag => \inst11|ALT_INV_Mux3~6_combout\,
	combout => \inst11|Mux3~0_combout\);

-- Location: LABCELL_X24_Y26_N51
\inst11|Mux3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~13_combout\ = ( \inst11|Mux3~11_combout\ & ( (\inst11|Mux3~12_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux3~11_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux3~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux3~12_combout\,
	dataf => \inst11|ALT_INV_Mux3~11_combout\,
	combout => \inst11|Mux3~13_combout\);

-- Location: LABCELL_X21_Y24_N15
\inst11|Mux3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~30_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst11|Mux3~34_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(40))) # (\inst14|Add0~2_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(168))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst11|Mux3~34_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(104))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(168))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001100010101010000110001010101001111110101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux3~34_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(104),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(168),
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	combout => \inst11|Mux3~30_combout\);

-- Location: LABCELL_X21_Y27_N24
\inst11|Mux3~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~60_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(4) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(68)))) # (\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(196))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(4) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(132)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(4) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(68)))) # (\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(196))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(4) & ( (\inst11|altsyncram_component|auto_generated|q_a\(132) & \inst14|Add0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(196),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(132),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \inst11|Mux3~60_combout\);

-- Location: LABCELL_X26_Y20_N18
\inst11|Mux3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~41_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(60))) # 
-- (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(124))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(60))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(188))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100000101000100010000010110111011101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(188),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux3~60_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(124),
	combout => \inst11|Mux3~41_combout\);

-- Location: LABCELL_X31_Y26_N54
\inst11|Mux3~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~59_combout\ = ( \inst14|Add0~3_combout\ & ( \inst11|Mux3~58_combout\ ) ) # ( !\inst14|Add0~3_combout\ & ( \inst11|Mux3~39_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Mux3~39_combout\,
	datad => \inst11|ALT_INV_Mux3~58_combout\,
	dataf => \inst14|ALT_INV_Add0~3_combout\,
	combout => \inst11|Mux3~59_combout\);

-- Location: LABCELL_X31_Y25_N24
\inst11|Mux3~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~47_combout\ = ( \inst11|Mux3~45_combout\ & ( (\inst11|Mux3~46_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux3~45_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux3~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst11|ALT_INV_Mux3~46_combout\,
	dataf => \inst11|ALT_INV_Mux3~45_combout\,
	combout => \inst11|Mux3~47_combout\);

-- Location: LABCELL_X21_Y23_N30
\inst11|Mux3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~61_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(192)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(0))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(128)))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(64) & ( (\inst11|altsyncram_component|auto_generated|q_a\(192) & \inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(0))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(128)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(192),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(128),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	combout => \inst11|Mux3~61_combout\);

-- Location: LABCELL_X24_Y25_N6
\inst11|Mux3~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~54_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~61_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(56))) # 
-- (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(120))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~61_combout\))))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(56))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(184))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000100011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(184),
	datad => \inst11|ALT_INV_Mux3~61_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(120),
	combout => \inst11|Mux3~54_combout\);

-- Location: MLABCELL_X23_Y23_N6
\inst11|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (((\inst11|Mux3~54_combout\)))) # (\inst2|pixel_column\(1) & (\inst11|Mux3~41_combout\)))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (((!\inst2|pixel_column\(1) & (\inst11|Mux3~59_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux3~47_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|ALT_INV_Mux3~41_combout\,
	datac => \inst11|ALT_INV_Mux3~59_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux3~47_combout\,
	datag => \inst11|ALT_INV_Mux3~54_combout\,
	combout => \inst11|Mux11~4_combout\);

-- Location: LABCELL_X26_Y20_N12
\inst11|Mux3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~14_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~48_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(44))) # 
-- (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(172))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux3~48_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(108))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(172))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(108),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(172),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux3~48_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	combout => \inst11|Mux3~14_combout\);

-- Location: LABCELL_X21_Y27_N6
\inst11|Mux3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux3~29_combout\ = ( \inst11|Mux3~28_combout\ & ( \inst11|Mux3~4_combout\ ) ) # ( !\inst11|Mux3~28_combout\ & ( \inst11|Mux3~4_combout\ & ( !\inst14|Add0~3_combout\ ) ) ) # ( \inst11|Mux3~28_combout\ & ( !\inst11|Mux3~4_combout\ & ( 
-- \inst14|Add0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst11|ALT_INV_Mux3~28_combout\,
	dataf => \inst11|ALT_INV_Mux3~4_combout\,
	combout => \inst11|Mux3~29_combout\);

-- Location: MLABCELL_X23_Y23_N48
\inst11|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux11~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux11~4_combout\))))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux11~4_combout\ & (((\inst11|Mux3~29_combout\)))) # (\inst11|Mux11~4_combout\ & 
-- (\inst11|Mux3~13_combout\)))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux11~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux11~4_combout\ & (\inst11|Mux3~30_combout\)) # (\inst11|Mux11~4_combout\ & 
-- ((\inst11|Mux3~14_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|ALT_INV_Mux3~13_combout\,
	datac => \inst11|ALT_INV_Mux3~30_combout\,
	datad => \inst11|ALT_INV_Mux11~4_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux3~14_combout\,
	datag => \inst11|ALT_INV_Mux3~29_combout\,
	combout => \inst11|Mux11~0_combout\);

-- Location: LABCELL_X26_Y24_N6
\inst11|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Equal0~1_combout\ = ( !\inst11|Mux11~0_combout\ & ( (!\inst11|Mux1~0_combout\ & (!\inst11|Mux0~0_combout\ & (!\inst11|Mux9~0_combout\ & !\inst11|Mux3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~0_combout\,
	datab => \inst11|ALT_INV_Mux0~0_combout\,
	datac => \inst11|ALT_INV_Mux9~0_combout\,
	datad => \inst11|ALT_INV_Mux3~0_combout\,
	datae => \inst11|ALT_INV_Mux11~0_combout\,
	combout => \inst11|Equal0~1_combout\);

-- Location: MLABCELL_X23_Y23_N15
\inst3|red~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~5_combout\ = ( \inst3|red~4_combout\ & ( (!\inst3|LessThan24~0_combout\ & !\inst2|pixel_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_LessThan24~0_combout\,
	datad => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst3|ALT_INV_red~4_combout\,
	combout => \inst3|red~5_combout\);

-- Location: LABCELL_X31_Y23_N39
\inst11|Mux2~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~34_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(181) & ( \inst11|altsyncram_component|auto_generated|q_a\(117) & ( ((\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(53))) # 
-- (\inst14|Add0~4_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(181) & ( \inst11|altsyncram_component|auto_generated|q_a\(117) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(53)) # 
-- (\inst14|Add0~4_combout\))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(181) & ( !\inst11|altsyncram_component|auto_generated|q_a\(117) & ( ((!\inst14|Add0~4_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(53))) # 
-- (\inst14|Add0~2_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(181) & ( !\inst11|altsyncram_component|auto_generated|q_a\(117) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(53) & 
-- !\inst14|Add0~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000101111111101110111000000000111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~4_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	datad => \inst14|ALT_INV_Add0~2_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(181),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(117),
	combout => \inst11|Mux2~34_combout\);

-- Location: LABCELL_X25_Y21_N6
\inst11|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~7_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(61))) # (\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(189))))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux2~34_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(125))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(189))))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux2~34_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(189),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux2~34_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	combout => \inst11|Mux2~7_combout\);

-- Location: LABCELL_X21_Y26_N18
\inst11|Mux2~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~47_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(49) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(113))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(177)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(49) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(177)) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(49) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(113))) # (\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(177)))) ) ) ) # ( !\inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(49) & ( (\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(177)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011111001111110011110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(113),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(177),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	combout => \inst11|Mux2~47_combout\);

-- Location: LABCELL_X24_Y27_N24
\inst11|Mux2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~18_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(57))) # (\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(185))))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux2~47_combout\))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(121))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(185))))))) # (\inst14|Add0~3_combout\ & ((((\inst11|Mux2~47_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(185),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux2~47_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	combout => \inst11|Mux2~18_combout\);

-- Location: LABCELL_X26_Y26_N54
\inst11|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~4_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(101) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(229)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(101) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(37)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(165))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(101) & ( (\inst11|altsyncram_component|auto_generated|q_a\(229) & \inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(101) & ( (!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(37)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(165))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(165),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(229),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(101),
	combout => \inst11|Mux2~4_combout\);

-- Location: LABCELL_X26_Y28_N36
\inst11|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~5_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(237) & ( (\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(109)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(237) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(45))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(173)))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(237) & ( (\inst11|altsyncram_component|auto_generated|q_a\(109) & !\inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(237) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(45))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(173)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(237),
	combout => \inst11|Mux2~5_combout\);

-- Location: LABCELL_X26_Y26_N33
\inst11|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~6_combout\ = ( \inst11|Mux2~5_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst11|Mux2~4_combout\) ) ) # ( !\inst11|Mux2~5_combout\ & ( (\inst11|Mux2~4_combout\ & \inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~4_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst11|ALT_INV_Mux2~5_combout\,
	combout => \inst11|Mux2~6_combout\);

-- Location: LABCELL_X26_Y26_N12
\inst11|Mux2~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~28_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(25) & ( \inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(153)))) # (\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(217))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(25) & ( \inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(153)))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(217))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(25) & ( !\inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(89)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(25) & ( !\inst14|Add0~2_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(89) & \inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(89),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(217),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(153),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst11|Mux2~28_combout\);

-- Location: LABCELL_X21_Y24_N0
\inst11|Mux2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~45_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(17) & ( \inst11|altsyncram_component|auto_generated|q_a\(81) & ( (!\inst14|Add0~2_combout\) # ((!\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(145))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(209))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(81) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(145) & (\inst14|Add0~2_combout\))) # (\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(209))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(17) & ( !\inst11|altsyncram_component|auto_generated|q_a\(81) & ( (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\)) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(145)))) # (\inst14|Add0~4_combout\ & (((\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(209))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(17) & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(81) & ( (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(145))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(209)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(145),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(209),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(81),
	combout => \inst11|Mux2~45_combout\);

-- Location: LABCELL_X31_Y23_N24
\inst11|Mux2~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~46_combout\ = ( \inst11|Mux2~45_combout\ & ( (\inst11|Mux2~28_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux2~45_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux2~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst11|ALT_INV_Mux2~28_combout\,
	dataf => \inst11|ALT_INV_Mux2~45_combout\,
	combout => \inst11|Mux2~46_combout\);

-- Location: LABCELL_X26_Y26_N6
\inst11|Mux2~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~22_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(29) & ( \inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(157))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(221)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(29) & ( \inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(157))) # 
-- (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(221)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(29) & ( !\inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(93)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(29) & ( !\inst14|Add0~2_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(93) & \inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(157),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(93),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(221),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst11|Mux2~22_combout\);

-- Location: LABCELL_X21_Y23_N39
\inst11|Mux2~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~39_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(21) & ( \inst11|altsyncram_component|auto_generated|q_a\(85) & ( (!\inst14|Add0~2_combout\) # ((!\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(149)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(213)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(85) & ( (!\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(149)))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(213))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(21) & ( !\inst11|altsyncram_component|auto_generated|q_a\(85) & ( (!\inst14|Add0~2_combout\ & 
-- (((!\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(149)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(213))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(21) & ( !\inst11|altsyncram_component|auto_generated|q_a\(85) & ( (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(149)))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(213))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(213),
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(149),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(85),
	combout => \inst11|Mux2~39_combout\);

-- Location: LABCELL_X31_Y23_N21
\inst11|Mux2~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~40_combout\ = ( \inst11|Mux2~39_combout\ & ( (\inst11|Mux2~22_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux2~39_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux2~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux2~22_combout\,
	datae => \inst11|ALT_INV_Mux2~39_combout\,
	combout => \inst11|Mux2~40_combout\);

-- Location: MLABCELL_X23_Y25_N0
\inst11|Mux2~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~52_combout\ = ( \inst14|Add0~2_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(141) & ( (!\inst14|Add0~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(205)) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(141) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(13))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(77)))) ) ) ) # ( 
-- \inst14|Add0~2_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(141) & ( (\inst11|altsyncram_component|auto_generated|q_a\(205) & \inst14|Add0~4_combout\) ) ) ) # ( !\inst14|Add0~2_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(141) & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(13))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(77)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(205),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(77),
	datae => \inst14|ALT_INV_Add0~2_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(141),
	combout => \inst11|Mux2~52_combout\);

-- Location: LABCELL_X25_Y25_N42
\inst11|Mux2~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~35_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst11|Mux2~52_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(69))))) # 
-- (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(133))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst11|Mux2~52_combout\)))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(69))))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(197))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100000101001100110000010100110011101011110011001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst11|ALT_INV_Mux2~52_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(197),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	combout => \inst11|Mux2~35_combout\);

-- Location: LABCELL_X31_Y24_N36
\inst11|Mux2~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~58_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(9) & ( \inst11|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~2_combout\) # ((!\inst14|Add0~4_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(137))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(201))))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(9) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(137))) # 
-- (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(201)))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(9) & ( !\inst11|altsyncram_component|auto_generated|q_a\(73) & ( (!\inst14|Add0~2_combout\ & 
-- (((!\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(137))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(201)))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(9) & ( !\inst11|altsyncram_component|auto_generated|q_a\(73) & ( (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(137))) # (\inst14|Add0~4_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(201)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(137),
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(201),
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(73),
	combout => \inst11|Mux2~58_combout\);

-- Location: LABCELL_X21_Y26_N54
\inst11|Mux2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~41_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux2~58_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(65))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(129))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux2~58_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(65))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(193))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(193),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux2~58_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	combout => \inst11|Mux2~41_combout\);

-- Location: MLABCELL_X37_Y23_N3
\inst11|Mux2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~14_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~0_combout\ & (\inst11|Mux2~41_combout\))) # (\inst2|pixel_column\(1) & ((((\inst11|Mux2~35_combout\))) # (\inst14|Add0~0_combout\))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (!\inst14|Add0~0_combout\ & (\inst11|Mux2~46_combout\))) # (\inst2|pixel_column\(1) & ((((\inst11|Mux2~40_combout\))) # (\inst14|Add0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010101110101011101010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux2~46_combout\,
	datad => \inst11|ALT_INV_Mux2~40_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux2~35_combout\,
	datag => \inst11|ALT_INV_Mux2~41_combout\,
	combout => \inst11|Mux2~14_combout\);

-- Location: LABCELL_X26_Y26_N42
\inst11|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~11_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(97) & ( \inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(161))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(225)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(97) & ( \inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(161))) # 
-- (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(225)))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(97) & ( !\inst14|Add0~2_combout\ & ( (\inst14|Add0~4_combout\) # 
-- (\inst11|altsyncram_component|auto_generated|q_a\(33)) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(97) & ( !\inst14|Add0~2_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(33) & !\inst14|Add0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(161),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(225),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(97),
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst11|Mux2~11_combout\);

-- Location: LABCELL_X26_Y26_N48
\inst11|Mux2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~12_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(169) & ( \inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(233)) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(169) & ( \inst14|Add0~2_combout\ & ( (\inst11|altsyncram_component|auto_generated|q_a\(233) & \inst14|Add0~4_combout\) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(169) & ( 
-- !\inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(41))) # (\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(105)))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(169) & ( !\inst14|Add0~2_combout\ & ( (!\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(41))) # (\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(105)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(233),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	datac => \inst14|ALT_INV_Add0~4_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	combout => \inst11|Mux2~12_combout\);

-- Location: LABCELL_X26_Y26_N3
\inst11|Mux2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~13_combout\ = ( \inst11|Mux2~12_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst11|Mux2~11_combout\) ) ) # ( !\inst11|Mux2~12_combout\ & ( (\inst11|Mux2~11_combout\ & \inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_Mux2~11_combout\,
	datac => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst11|ALT_INV_Mux2~12_combout\,
	combout => \inst11|Mux2~13_combout\);

-- Location: MLABCELL_X42_Y23_N57
\inst11|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~0_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst11|Mux2~14_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux2~14_combout\ & (\inst11|Mux2~13_combout\)) # (\inst11|Mux2~14_combout\ & 
-- ((\inst11|Mux2~6_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux2~14_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux2~14_combout\ & ((\inst11|Mux2~18_combout\))) # (\inst11|Mux2~14_combout\ & 
-- (\inst11|Mux2~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~7_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux2~18_combout\,
	datad => \inst11|ALT_INV_Mux2~6_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux2~14_combout\,
	datag => \inst11|ALT_INV_Mux2~13_combout\,
	combout => \inst11|Mux2~0_combout\);

-- Location: LABCELL_X21_Y19_N12
\inst2|video_on_h~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|video_on_h~feeder_combout\ = ( \inst2|LessThan6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst2|ALT_INV_LessThan6~0_combout\,
	combout => \inst2|video_on_h~feeder_combout\);

-- Location: FF_X21_Y19_N14
\inst2|video_on_h~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|video_on_h~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|video_on_h~DUPLICATE_q\);

-- Location: FF_X28_Y21_N34
\inst2|video_on_v\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|LessThan7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|video_on_v~q\);

-- Location: LABCELL_X21_Y19_N42
\inst2|blue_out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~0_combout\ = ( \inst2|video_on_v~q\ & ( \inst2|video_on_h~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_video_on_h~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_video_on_v~q\,
	combout => \inst2|blue_out3~0_combout\);

-- Location: LABCELL_X24_Y20_N6
\inst12|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(18)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(50))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(34)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(66) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(18)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(50))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(66) & ( (\inst12|altsyncram_component|auto_generated|q_a\(34) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(66),
	combout => \inst12|Mux1~0_combout\);

-- Location: MLABCELL_X23_Y25_N57
\inst12|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~4_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(70) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(22))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(54)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(70) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(38)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(70) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(22))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(54)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(70) & ( (\inst12|altsyncram_component|auto_generated|q_a\(38) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(70),
	combout => \inst12|Mux1~4_combout\);

-- Location: LABCELL_X40_Y24_N15
\inst12|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~1_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(26) & ( \inst12|altsyncram_component|auto_generated|q_a\(58) & ( ((!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(10)))) # (\inst14|Add0~0_combout\ 
-- & (\inst12|altsyncram_component|auto_generated|q_a\(42)))) # (\inst14|Add0~1_combout\) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(26) & ( \inst12|altsyncram_component|auto_generated|q_a\(58) & ( (!\inst14|Add0~0_combout\ & 
-- (((\inst12|altsyncram_component|auto_generated|q_a\(10) & !\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst12|altsyncram_component|auto_generated|q_a\(42)))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(26) & ( !\inst12|altsyncram_component|auto_generated|q_a\(58) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(10))))) # 
-- (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(42) & ((!\inst14|Add0~1_combout\)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(26) & ( !\inst12|altsyncram_component|auto_generated|q_a\(58) & ( 
-- (!\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(10)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(42))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	combout => \inst12|Mux1~1_combout\);

-- Location: MLABCELL_X23_Y24_N12
\inst12|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~5_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(46) & ( \inst12|altsyncram_component|auto_generated|q_a\(62) & ( ((!\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(14)))) # (\inst14|Add0~1_combout\ 
-- & (\inst12|altsyncram_component|auto_generated|q_a\(30)))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(46) & ( \inst12|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst14|Add0~1_combout\ & 
-- (((\inst12|altsyncram_component|auto_generated|q_a\(14) & !\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\)) # (\inst12|altsyncram_component|auto_generated|q_a\(30)))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(46) & ( !\inst12|altsyncram_component|auto_generated|q_a\(62) & ( (!\inst14|Add0~1_combout\ & (((\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(14))))) # 
-- (\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(30) & ((!\inst14|Add0~0_combout\)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(46) & ( !\inst12|altsyncram_component|auto_generated|q_a\(62) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(14)))) # (\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	combout => \inst12|Mux1~5_combout\);

-- Location: MLABCELL_X23_Y24_N6
\inst12|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~6_combout\ = ( \inst2|pixel_column\(1) & ( \inst12|Mux1~5_combout\ & ( (\inst2|pixel_column\(2)) # (\inst12|Mux1~4_combout\) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst12|Mux1~5_combout\ & ( (!\inst2|pixel_column\(2) & 
-- ((\inst12|Mux1~1_combout\))) # (\inst2|pixel_column\(2) & (\inst12|Mux1~0_combout\)) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst12|Mux1~5_combout\ & ( (\inst12|Mux1~4_combout\ & !\inst2|pixel_column\(2)) ) ) ) # ( !\inst2|pixel_column\(1) & ( 
-- !\inst12|Mux1~5_combout\ & ( (!\inst2|pixel_column\(2) & ((\inst12|Mux1~1_combout\))) # (\inst2|pixel_column\(2) & (\inst12|Mux1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux1~0_combout\,
	datab => \inst12|ALT_INV_Mux1~4_combout\,
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst12|ALT_INV_Mux1~1_combout\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst12|ALT_INV_Mux1~5_combout\,
	combout => \inst12|Mux1~6_combout\);

-- Location: M10K_X22_Y22_N0
\inst12|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002284000011E1810800706183021830618306083061830608300003060",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "spritesMIF\heart.mif",
	init_file_layout => "port_a",
	logical_ram_name => "heart:inst12|altsyncram:altsyncram_component|altsyncram_c8h1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 72,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X21_Y25_N30
\inst12|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~5_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(61) & ( (\inst12|altsyncram_component|auto_generated|q_a\(29)) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(13)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(45))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst14|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(29)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(13)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(45))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	combout => \inst12|Mux2~5_combout\);

-- Location: LABCELL_X24_Y21_N30
\inst12|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~3_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(57)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(9))) # (\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(41)))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(25) & ( (\inst12|altsyncram_component|auto_generated|q_a\(57) & \inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(9))) # (\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(41)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \inst12|Mux2~3_combout\);

-- Location: MLABCELL_X23_Y25_N30
\inst12|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~4_combout\ = ( \inst14|Add0~0_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(69) & ( (!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(37))) # (\inst14|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(53)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(69) & ( (!\inst14|Add0~1_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(69) & ( (!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(37))) # (\inst14|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(53)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(69) & ( (\inst12|altsyncram_component|auto_generated|q_a\(21) & \inst14|Add0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst14|ALT_INV_Add0~1_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	combout => \inst12|Mux2~4_combout\);

-- Location: LABCELL_X24_Y22_N33
\inst12|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~2_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(17))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(49)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(33)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(17))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(49)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(65) & ( (\inst14|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(33)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	combout => \inst12|Mux2~2_combout\);

-- Location: MLABCELL_X23_Y25_N36
\inst12|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~6_combout\ = ( \inst12|Mux2~2_combout\ & ( \inst2|pixel_column\(1) & ( (!\inst2|pixel_column\(2) & ((\inst12|Mux2~4_combout\))) # (\inst2|pixel_column\(2) & (\inst12|Mux2~5_combout\)) ) ) ) # ( !\inst12|Mux2~2_combout\ & ( 
-- \inst2|pixel_column\(1) & ( (!\inst2|pixel_column\(2) & ((\inst12|Mux2~4_combout\))) # (\inst2|pixel_column\(2) & (\inst12|Mux2~5_combout\)) ) ) ) # ( \inst12|Mux2~2_combout\ & ( !\inst2|pixel_column\(1) & ( (\inst2|pixel_column\(2)) # 
-- (\inst12|Mux2~3_combout\) ) ) ) # ( !\inst12|Mux2~2_combout\ & ( !\inst2|pixel_column\(1) & ( (\inst12|Mux2~3_combout\ & !\inst2|pixel_column\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux2~5_combout\,
	datab => \inst12|ALT_INV_Mux2~3_combout\,
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst12|ALT_INV_Mux2~4_combout\,
	datae => \inst12|ALT_INV_Mux2~2_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(1),
	combout => \inst12|Mux2~6_combout\);

-- Location: MLABCELL_X23_Y25_N54
\inst12|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~3_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(22))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(54)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(38)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(22))) # (\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(54)))) 
-- ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(6) & ( (\inst12|altsyncram_component|auto_generated|q_a\(38) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(38),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(54),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst12|Mux1~3_combout\);

-- Location: LABCELL_X24_Y20_N36
\inst12|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux1~2_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(62) & ( \inst12|altsyncram_component|auto_generated|q_a\(46) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst12|altsyncram_component|auto_generated|q_a\(14))))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # (\inst12|altsyncram_component|auto_generated|q_a\(30)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(62) & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(46) & ( (!\inst14|Add0~0_combout\ & (((\inst12|altsyncram_component|auto_generated|q_a\(14) & \inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)) # 
-- (\inst12|altsyncram_component|auto_generated|q_a\(30)))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|q_a\(62) & ( !\inst12|altsyncram_component|auto_generated|q_a\(46) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst12|altsyncram_component|auto_generated|q_a\(14))))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(30) & ((!\inst14|Add0~1_combout\)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(62) & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(46) & ( (!\inst14|Add0~0_combout\ & (((\inst12|altsyncram_component|auto_generated|q_a\(14) & \inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(30) 
-- & ((!\inst14|Add0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(62),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(46),
	combout => \inst12|Mux1~2_combout\);

-- Location: LABCELL_X24_Y20_N9
\inst12|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux9~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(18)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(50))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(34)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(18)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(50))) 
-- ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(2) & ( (\inst14|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(34)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(50),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(34),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst12|Mux9~1_combout\);

-- Location: MLABCELL_X37_Y21_N18
\inst12|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux9~0_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(26) & ( \inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(42)) ) ) ) # ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(26) & ( \inst14|Add0~0_combout\ & ( (\inst12|altsyncram_component|auto_generated|q_a\(42) & \inst14|Add0~1_combout\) ) ) ) # ( \inst12|altsyncram_component|auto_generated|q_a\(26) & ( 
-- !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(58)))) # (\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(10))) ) ) ) # ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(26) & ( !\inst14|Add0~0_combout\ & ( (!\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(58)))) # (\inst14|Add0~1_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(42),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(58),
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	combout => \inst12|Mux9~0_combout\);

-- Location: LABCELL_X36_Y23_N54
\inst12|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux9~2_combout\ = ( \inst2|pixel_column\(2) & ( \inst12|Mux9~0_combout\ & ( (!\inst2|pixel_column\(1)) # (\inst12|Mux1~3_combout\) ) ) ) # ( !\inst2|pixel_column\(2) & ( \inst12|Mux9~0_combout\ & ( (!\inst2|pixel_column\(1) & 
-- ((\inst12|Mux9~1_combout\))) # (\inst2|pixel_column\(1) & (\inst12|Mux1~2_combout\)) ) ) ) # ( \inst2|pixel_column\(2) & ( !\inst12|Mux9~0_combout\ & ( (\inst12|Mux1~3_combout\ & \inst2|pixel_column\(1)) ) ) ) # ( !\inst2|pixel_column\(2) & ( 
-- !\inst12|Mux9~0_combout\ & ( (!\inst2|pixel_column\(1) & ((\inst12|Mux9~1_combout\))) # (\inst2|pixel_column\(1) & (\inst12|Mux1~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux1~3_combout\,
	datab => \inst12|ALT_INV_Mux1~2_combout\,
	datac => \inst12|ALT_INV_Mux9~1_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst12|ALT_INV_Mux9~0_combout\,
	combout => \inst12|Mux9~2_combout\);

-- Location: LABCELL_X24_Y20_N18
\inst12|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~2_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(60) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(12))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(44)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(60) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(28)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(60) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(12))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(44)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(60) & ( (\inst14|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	combout => \inst12|Mux3~2_combout\);

-- Location: LABCELL_X24_Y20_N45
\inst12|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux11~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(16))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(48)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(32)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(16))) # (\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(48)))) 
-- ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(0) & ( (\inst12|altsyncram_component|auto_generated|q_a\(32) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst12|Mux11~1_combout\);

-- Location: MLABCELL_X23_Y25_N24
\inst12|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux11~0_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(24) & ( \inst12|altsyncram_component|auto_generated|q_a\(40) & ( ((!\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(56)))) # 
-- (\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(8)))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(24) & ( \inst12|altsyncram_component|auto_generated|q_a\(40) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(56)))) # (\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(8))))) # (\inst14|Add0~0_combout\ & 
-- (((\inst14|Add0~1_combout\)))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|q_a\(24) & ( !\inst12|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(56)))) # (\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(8))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)))) ) ) ) # ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(24) & ( !\inst12|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(56)))) # 
-- (\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	datac => \inst14|ALT_INV_Add0~0_combout\,
	datad => \inst14|ALT_INV_Add0~1_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	combout => \inst12|Mux11~0_combout\);

-- Location: LABCELL_X24_Y20_N48
\inst12|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~3_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(20)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(52))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(36) & ( (\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(4)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(36) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(20)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(52))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(36) & ( (\inst12|altsyncram_component|auto_generated|q_a\(4) & !\inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	combout => \inst12|Mux3~3_combout\);

-- Location: LABCELL_X24_Y20_N12
\inst12|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux11~2_combout\ = ( \inst2|pixel_column\(2) & ( \inst12|Mux3~3_combout\ & ( (\inst2|pixel_column\(1)) # (\inst12|Mux11~0_combout\) ) ) ) # ( !\inst2|pixel_column\(2) & ( \inst12|Mux3~3_combout\ & ( (!\inst2|pixel_column\(1) & 
-- ((\inst12|Mux11~1_combout\))) # (\inst2|pixel_column\(1) & (\inst12|Mux3~2_combout\)) ) ) ) # ( \inst2|pixel_column\(2) & ( !\inst12|Mux3~3_combout\ & ( (\inst12|Mux11~0_combout\ & !\inst2|pixel_column\(1)) ) ) ) # ( !\inst2|pixel_column\(2) & ( 
-- !\inst12|Mux3~3_combout\ & ( (!\inst2|pixel_column\(1) & ((\inst12|Mux11~1_combout\))) # (\inst2|pixel_column\(1) & (\inst12|Mux3~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux3~2_combout\,
	datab => \inst12|ALT_INV_Mux11~1_combout\,
	datac => \inst12|ALT_INV_Mux11~0_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst12|ALT_INV_Mux3~3_combout\,
	combout => \inst12|Mux11~2_combout\);

-- Location: MLABCELL_X23_Y18_N42
\inst12|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~5_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(44) & ( \inst12|altsyncram_component|auto_generated|q_a\(60) & ( ((!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(12))) # (\inst14|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(28))))) # (\inst14|Add0~0_combout\) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(44) & ( \inst12|altsyncram_component|auto_generated|q_a\(60) & ( (!\inst14|Add0~0_combout\ & 
-- ((!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(12))) # (\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(28)))))) # (\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(44) & ( !\inst12|altsyncram_component|auto_generated|q_a\(60) & ( (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(12))) # (\inst14|Add0~1_combout\ 
-- & ((\inst12|altsyncram_component|auto_generated|q_a\(28)))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(44) & ( !\inst12|altsyncram_component|auto_generated|q_a\(60) & ( 
-- (!\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(12))) # (\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(44),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(60),
	combout => \inst12|Mux3~5_combout\);

-- Location: LABCELL_X41_Y23_N18
\inst12|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~1_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(8) & ( \inst12|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~1_combout\) # ((!\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(24)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(56)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(8) & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(24))))) # (\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\)) # 
-- (\inst12|altsyncram_component|auto_generated|q_a\(56)))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|q_a\(8) & ( !\inst12|altsyncram_component|auto_generated|q_a\(40) & ( (!\inst14|Add0~0_combout\ & (((!\inst14|Add0~1_combout\) # 
-- (\inst12|altsyncram_component|auto_generated|q_a\(24))))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(56) & (\inst14|Add0~1_combout\))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(8) & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(40) & ( (\inst14|Add0~1_combout\ & ((!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(24)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(56))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(56),
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(40),
	combout => \inst12|Mux3~1_combout\);

-- Location: LABCELL_X24_Y20_N30
\inst12|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~4_combout\ = ( \inst14|Add0~0_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(68) & ( (!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(36))) # (\inst14|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(52)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(68) & ( (!\inst14|Add0~1_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( 
-- \inst14|Add0~0_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(68) & ( (!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(36))) # (\inst14|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(52)))) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(68) & ( (\inst14|Add0~1_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(36),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(52),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(68),
	combout => \inst12|Mux3~4_combout\);

-- Location: LABCELL_X24_Y20_N42
\inst12|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(16))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(48)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(32)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(64) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(16))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(48)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(64) & ( (\inst12|altsyncram_component|auto_generated|q_a\(32) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(32),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(48),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(64),
	combout => \inst12|Mux3~0_combout\);

-- Location: MLABCELL_X23_Y24_N24
\inst12|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux3~6_combout\ = ( \inst2|pixel_column\(2) & ( \inst12|Mux3~0_combout\ & ( (!\inst2|pixel_column\(1)) # (\inst12|Mux3~5_combout\) ) ) ) # ( !\inst2|pixel_column\(2) & ( \inst12|Mux3~0_combout\ & ( (!\inst2|pixel_column\(1) & 
-- (\inst12|Mux3~1_combout\)) # (\inst2|pixel_column\(1) & ((\inst12|Mux3~4_combout\))) ) ) ) # ( \inst2|pixel_column\(2) & ( !\inst12|Mux3~0_combout\ & ( (\inst12|Mux3~5_combout\ & \inst2|pixel_column\(1)) ) ) ) # ( !\inst2|pixel_column\(2) & ( 
-- !\inst12|Mux3~0_combout\ & ( (!\inst2|pixel_column\(1) & (\inst12|Mux3~1_combout\)) # (\inst2|pixel_column\(1) & ((\inst12|Mux3~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux3~5_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst12|ALT_INV_Mux3~1_combout\,
	datad => \inst12|ALT_INV_Mux3~4_combout\,
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst12|ALT_INV_Mux3~0_combout\,
	combout => \inst12|Mux3~6_combout\);

-- Location: MLABCELL_X23_Y25_N42
\inst12|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Equal0~1_combout\ = ( !\inst12|Mux11~2_combout\ & ( !\inst12|Mux3~6_combout\ & ( (!\inst12|Mux1~6_combout\ & (!\inst12|Mux2~6_combout\ & !\inst12|Mux9~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux1~6_combout\,
	datab => \inst12|ALT_INV_Mux2~6_combout\,
	datac => \inst12|ALT_INV_Mux9~2_combout\,
	datae => \inst12|ALT_INV_Mux11~2_combout\,
	dataf => \inst12|ALT_INV_Mux3~6_combout\,
	combout => \inst12|Equal0~1_combout\);

-- Location: MLABCELL_X23_Y24_N42
\inst3|red~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~1_combout\ = ( !\inst2|pixel_column\(2) & ( \inst2|pixel_column\(3) & ( (!\inst2|pixel_column\(6) & !\inst2|pixel_column\(9)) ) ) ) # ( \inst2|pixel_column\(2) & ( !\inst2|pixel_column\(3) & ( (!\inst2|pixel_column\(6) & 
-- !\inst2|pixel_column\(9)) ) ) ) # ( !\inst2|pixel_column\(2) & ( !\inst2|pixel_column\(3) & ( (!\inst2|pixel_column\(6) & (!\inst2|pixel_column\(9) & ((\inst2|pixel_column\(1)) # (\inst2|pixel_column\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100000101000001010000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datab => \inst2|ALT_INV_pixel_column\(0),
	datac => \inst2|ALT_INV_pixel_column\(9),
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst3|red~1_combout\);

-- Location: MLABCELL_X23_Y24_N30
\inst3|red~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~2_combout\ = ( \inst3|red~0_combout\ & ( !\inst3|toolbox_on~0_combout\ & ( (!\inst2|pixel_column\(8) & (!\inst2|pixel_column\(4) & (!\inst3|toolbox_on~2_combout\ & \inst3|red~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(8),
	datab => \inst2|ALT_INV_pixel_column\(4),
	datac => \inst3|ALT_INV_toolbox_on~2_combout\,
	datad => \inst3|ALT_INV_red~1_combout\,
	datae => \inst3|ALT_INV_red~0_combout\,
	dataf => \inst3|ALT_INV_toolbox_on~0_combout\,
	combout => \inst3|red~2_combout\);

-- Location: LABCELL_X24_Y20_N24
\inst12|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux7~0_combout\ = ( \inst2|pixel_column\(2) & ( \inst12|Mux3~3_combout\ & ( (!\inst2|pixel_column\(1) & (\inst12|Mux3~2_combout\)) # (\inst2|pixel_column\(1) & ((\inst12|Mux3~1_combout\))) ) ) ) # ( !\inst2|pixel_column\(2) & ( 
-- \inst12|Mux3~3_combout\ & ( (!\inst2|pixel_column\(1)) # (\inst12|Mux3~0_combout\) ) ) ) # ( \inst2|pixel_column\(2) & ( !\inst12|Mux3~3_combout\ & ( (!\inst2|pixel_column\(1) & (\inst12|Mux3~2_combout\)) # (\inst2|pixel_column\(1) & 
-- ((\inst12|Mux3~1_combout\))) ) ) ) # ( !\inst2|pixel_column\(2) & ( !\inst12|Mux3~3_combout\ & ( (\inst2|pixel_column\(1) & \inst12|Mux3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux3~2_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst12|ALT_INV_Mux3~1_combout\,
	datad => \inst12|ALT_INV_Mux3~0_combout\,
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst12|ALT_INV_Mux3~3_combout\,
	combout => \inst12|Mux7~0_combout\);

-- Location: LABCELL_X24_Y21_N0
\inst12|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~2_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(15) & ( \inst12|altsyncram_component|auto_generated|q_a\(63) & ( (!\inst14|Add0~0_combout\) # ((!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(31))) 
-- # (\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(47))))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(15) & ( \inst12|altsyncram_component|auto_generated|q_a\(63) & ( (!\inst14|Add0~0_combout\ & 
-- (((!\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(31))) # (\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(47)))))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(15) & ( !\inst12|altsyncram_component|auto_generated|q_a\(63) & ( (!\inst14|Add0~0_combout\ & (((\inst14|Add0~1_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(31))) # (\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(47)))))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(15) & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(63) & ( (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(31))) # (\inst14|Add0~1_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(47)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst14|ALT_INV_Add0~1_combout\,
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	combout => \inst12|Mux8~2_combout\);

-- Location: LABCELL_X24_Y21_N36
\inst12|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(43) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(27))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(59)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(43) & ( (\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(11)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(43) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(27))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(59)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(43) & ( (\inst12|altsyncram_component|auto_generated|q_a\(11) & !\inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	combout => \inst12|Mux8~1_combout\);

-- Location: LABCELL_X24_Y21_N18
\inst12|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(67) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(19)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(51))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(67) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(35)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(67) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(19)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(51))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(67) & ( (\inst14|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(35)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	combout => \inst12|Mux8~0_combout\);

-- Location: LABCELL_X24_Y21_N57
\inst12|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~3_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(23)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(55))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(39)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(23)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(55))) 
-- ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(7) & ( (\inst12|altsyncram_component|auto_generated|q_a\(39) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst12|Mux8~3_combout\);

-- Location: LABCELL_X24_Y22_N36
\inst12|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux4~0_combout\ = ( \inst12|Mux8~0_combout\ & ( \inst12|Mux8~3_combout\ & ( (!\inst2|pixel_column\(2)) # ((!\inst2|pixel_column\(1) & (\inst12|Mux8~2_combout\)) # (\inst2|pixel_column\(1) & ((\inst12|Mux8~1_combout\)))) ) ) ) # ( 
-- !\inst12|Mux8~0_combout\ & ( \inst12|Mux8~3_combout\ & ( (!\inst2|pixel_column\(2) & (((!\inst2|pixel_column\(1))))) # (\inst2|pixel_column\(2) & ((!\inst2|pixel_column\(1) & (\inst12|Mux8~2_combout\)) # (\inst2|pixel_column\(1) & 
-- ((\inst12|Mux8~1_combout\))))) ) ) ) # ( \inst12|Mux8~0_combout\ & ( !\inst12|Mux8~3_combout\ & ( (!\inst2|pixel_column\(2) & (((\inst2|pixel_column\(1))))) # (\inst2|pixel_column\(2) & ((!\inst2|pixel_column\(1) & (\inst12|Mux8~2_combout\)) # 
-- (\inst2|pixel_column\(1) & ((\inst12|Mux8~1_combout\))))) ) ) ) # ( !\inst12|Mux8~0_combout\ & ( !\inst12|Mux8~3_combout\ & ( (\inst2|pixel_column\(2) & ((!\inst2|pixel_column\(1) & (\inst12|Mux8~2_combout\)) # (\inst2|pixel_column\(1) & 
-- ((\inst12|Mux8~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux8~2_combout\,
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst12|ALT_INV_Mux8~1_combout\,
	datae => \inst12|ALT_INV_Mux8~0_combout\,
	dataf => \inst12|ALT_INV_Mux8~3_combout\,
	combout => \inst12|Mux4~0_combout\);

-- Location: MLABCELL_X23_Y25_N48
\inst12|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux5~0_combout\ = ( \inst12|Mux1~3_combout\ & ( \inst12|Mux1~1_combout\ & ( (!\inst2|pixel_column\(1) & (((!\inst2|pixel_column\(2))) # (\inst12|Mux1~2_combout\))) # (\inst2|pixel_column\(1) & (((\inst12|Mux1~0_combout\) # 
-- (\inst2|pixel_column\(2))))) ) ) ) # ( !\inst12|Mux1~3_combout\ & ( \inst12|Mux1~1_combout\ & ( (!\inst2|pixel_column\(1) & (\inst12|Mux1~2_combout\ & (\inst2|pixel_column\(2)))) # (\inst2|pixel_column\(1) & (((\inst12|Mux1~0_combout\) # 
-- (\inst2|pixel_column\(2))))) ) ) ) # ( \inst12|Mux1~3_combout\ & ( !\inst12|Mux1~1_combout\ & ( (!\inst2|pixel_column\(1) & (((!\inst2|pixel_column\(2))) # (\inst12|Mux1~2_combout\))) # (\inst2|pixel_column\(1) & (((!\inst2|pixel_column\(2) & 
-- \inst12|Mux1~0_combout\)))) ) ) ) # ( !\inst12|Mux1~3_combout\ & ( !\inst12|Mux1~1_combout\ & ( (!\inst2|pixel_column\(1) & (\inst12|Mux1~2_combout\ & (\inst2|pixel_column\(2)))) # (\inst2|pixel_column\(1) & (((!\inst2|pixel_column\(2) & 
-- \inst12|Mux1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux1~2_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst12|ALT_INV_Mux1~0_combout\,
	datae => \inst12|ALT_INV_Mux1~3_combout\,
	dataf => \inst12|ALT_INV_Mux1~1_combout\,
	combout => \inst12|Mux5~0_combout\);

-- Location: LABCELL_X21_Y25_N24
\inst12|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(13)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(45))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(29)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(61) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(13)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(45))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(61) & ( (\inst14|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	combout => \inst12|Mux2~0_combout\);

-- Location: LABCELL_X24_Y22_N18
\inst12|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux2~1_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(53) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(21) ) ) ) # ( \inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(37) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(53),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(37),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst12|Mux2~1_combout\);

-- Location: LABCELL_X24_Y22_N12
\inst12|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux6~0_combout\ = ( \inst12|Mux2~3_combout\ & ( \inst12|Mux2~1_combout\ & ( (!\inst2|pixel_column\(2) & (((!\inst2|pixel_column\(1))) # (\inst12|Mux2~2_combout\))) # (\inst2|pixel_column\(2) & (((\inst12|Mux2~0_combout\) # 
-- (\inst2|pixel_column\(1))))) ) ) ) # ( !\inst12|Mux2~3_combout\ & ( \inst12|Mux2~1_combout\ & ( (!\inst2|pixel_column\(2) & (((!\inst2|pixel_column\(1))) # (\inst12|Mux2~2_combout\))) # (\inst2|pixel_column\(2) & (((!\inst2|pixel_column\(1) & 
-- \inst12|Mux2~0_combout\)))) ) ) ) # ( \inst12|Mux2~3_combout\ & ( !\inst12|Mux2~1_combout\ & ( (!\inst2|pixel_column\(2) & (\inst12|Mux2~2_combout\ & (\inst2|pixel_column\(1)))) # (\inst2|pixel_column\(2) & (((\inst12|Mux2~0_combout\) # 
-- (\inst2|pixel_column\(1))))) ) ) ) # ( !\inst12|Mux2~3_combout\ & ( !\inst12|Mux2~1_combout\ & ( (!\inst2|pixel_column\(2) & (\inst12|Mux2~2_combout\ & (\inst2|pixel_column\(1)))) # (\inst2|pixel_column\(2) & (((!\inst2|pixel_column\(1) & 
-- \inst12|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux2~2_combout\,
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst12|ALT_INV_Mux2~0_combout\,
	datae => \inst12|ALT_INV_Mux2~3_combout\,
	dataf => \inst12|ALT_INV_Mux2~1_combout\,
	combout => \inst12|Mux6~0_combout\);

-- Location: LABCELL_X24_Y21_N12
\inst12|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~4_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(43) & ( (\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(11)) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(43) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(59)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(27))) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(43) & ( (\inst12|altsyncram_component|auto_generated|q_a\(11) & !\inst14|Add0~0_combout\) ) ) ) # ( !\inst14|Add0~1_combout\ & ( 
-- !\inst12|altsyncram_component|auto_generated|q_a\(43) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(59)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	combout => \inst12|Mux8~4_combout\);

-- Location: LABCELL_X24_Y21_N21
\inst12|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~5_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(19)))) # (\inst14|Add0~0_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(51))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(35)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(19)))) # (\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(51))) 
-- ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(3) & ( (\inst14|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(35)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(51),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(35),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \inst12|Mux8~5_combout\);

-- Location: LABCELL_X24_Y21_N42
\inst12|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux8~6_combout\ = ( \inst2|pixel_column\(2) & ( \inst2|pixel_column\(1) & ( \inst12|Mux8~3_combout\ ) ) ) # ( !\inst2|pixel_column\(2) & ( \inst2|pixel_column\(1) & ( \inst12|Mux8~2_combout\ ) ) ) # ( \inst2|pixel_column\(2) & ( 
-- !\inst2|pixel_column\(1) & ( \inst12|Mux8~4_combout\ ) ) ) # ( !\inst2|pixel_column\(2) & ( !\inst2|pixel_column\(1) & ( \inst12|Mux8~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux8~2_combout\,
	datab => \inst12|ALT_INV_Mux8~4_combout\,
	datac => \inst12|ALT_INV_Mux8~5_combout\,
	datad => \inst12|ALT_INV_Mux8~3_combout\,
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(1),
	combout => \inst12|Mux8~6_combout\);

-- Location: LABCELL_X24_Y20_N54
\inst12|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Equal0~0_combout\ = ( !\inst12|Mux6~0_combout\ & ( !\inst12|Mux8~6_combout\ & ( (!\inst12|Mux7~0_combout\ & (!\inst12|Mux4~0_combout\ & !\inst12|Mux5~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux7~0_combout\,
	datab => \inst12|ALT_INV_Mux4~0_combout\,
	datad => \inst12|ALT_INV_Mux5~0_combout\,
	datae => \inst12|ALT_INV_Mux6~0_combout\,
	dataf => \inst12|ALT_INV_Mux8~6_combout\,
	combout => \inst12|Equal0~0_combout\);

-- Location: LABCELL_X24_Y22_N42
\inst12|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux10~0_combout\ = ( \inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(41) ) ) ) # ( !\inst14|Add0~0_combout\ & ( \inst14|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(9) ) ) ) # ( \inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( !\inst14|Add0~0_combout\ & ( !\inst14|Add0~1_combout\ & ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(57) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	datae => \inst14|ALT_INV_Add0~0_combout\,
	dataf => \inst14|ALT_INV_Add0~1_combout\,
	combout => \inst12|Mux10~0_combout\);

-- Location: LABCELL_X24_Y22_N30
\inst12|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux10~1_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(1) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(17))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(49)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(1) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(33)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(1) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(17))) # (\inst14|Add0~0_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(49)))) 
-- ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(1) & ( (\inst14|Add0~0_combout\ & \inst12|altsyncram_component|auto_generated|q_a\(33)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(33),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(49),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inst12|Mux10~1_combout\);

-- Location: LABCELL_X24_Y22_N6
\inst12|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux10~2_combout\ = ( \inst12|Mux2~0_combout\ & ( \inst2|pixel_column\(1) & ( (!\inst2|pixel_column\(2)) # (\inst12|Mux2~1_combout\) ) ) ) # ( !\inst12|Mux2~0_combout\ & ( \inst2|pixel_column\(1) & ( (\inst12|Mux2~1_combout\ & 
-- \inst2|pixel_column\(2)) ) ) ) # ( \inst12|Mux2~0_combout\ & ( !\inst2|pixel_column\(1) & ( (!\inst2|pixel_column\(2) & ((\inst12|Mux10~1_combout\))) # (\inst2|pixel_column\(2) & (\inst12|Mux10~0_combout\)) ) ) ) # ( !\inst12|Mux2~0_combout\ & ( 
-- !\inst2|pixel_column\(1) & ( (!\inst2|pixel_column\(2) & ((\inst12|Mux10~1_combout\))) # (\inst2|pixel_column\(2) & (\inst12|Mux10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux2~1_combout\,
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst12|ALT_INV_Mux10~0_combout\,
	datad => \inst12|ALT_INV_Mux10~1_combout\,
	datae => \inst12|ALT_INV_Mux2~0_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(1),
	combout => \inst12|Mux10~2_combout\);

-- Location: LABCELL_X24_Y21_N48
\inst12|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux0~1_combout\ = ( \inst12|altsyncram_component|auto_generated|q_a\(15) & ( \inst12|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~0_combout\) # ((!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(47))) 
-- # (\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(63))))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(15) & ( \inst12|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~1_combout\ & 
-- (\inst12|altsyncram_component|auto_generated|q_a\(47) & ((\inst14|Add0~0_combout\)))) # (\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(63))))) ) ) ) # ( 
-- \inst12|altsyncram_component|auto_generated|q_a\(15) & ( !\inst12|altsyncram_component|auto_generated|q_a\(31) & ( (!\inst14|Add0~1_combout\ & (((!\inst14|Add0~0_combout\)) # (\inst12|altsyncram_component|auto_generated|q_a\(47)))) # 
-- (\inst14|Add0~1_combout\ & (((\inst12|altsyncram_component|auto_generated|q_a\(63) & \inst14|Add0~0_combout\)))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|q_a\(15) & ( !\inst12|altsyncram_component|auto_generated|q_a\(31) & ( 
-- (\inst14|Add0~0_combout\ & ((!\inst14|Add0~1_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(47))) # (\inst14|Add0~1_combout\ & ((\inst12|altsyncram_component|auto_generated|q_a\(63)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~1_combout\,
	datab => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \inst12|Mux0~1_combout\);

-- Location: LABCELL_X24_Y21_N54
\inst12|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux0~0_combout\ = ( \inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(23))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(55)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( \inst12|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst14|Add0~0_combout\) # (\inst12|altsyncram_component|auto_generated|q_a\(39)) ) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst14|Add0~0_combout\ & (\inst12|altsyncram_component|auto_generated|q_a\(23))) # (\inst14|Add0~0_combout\ & 
-- ((\inst12|altsyncram_component|auto_generated|q_a\(55)))) ) ) ) # ( !\inst14|Add0~1_combout\ & ( !\inst12|altsyncram_component|auto_generated|q_a\(71) & ( (\inst12|altsyncram_component|auto_generated|q_a\(39) & \inst14|Add0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(39),
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(55),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst12|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	combout => \inst12|Mux0~0_combout\);

-- Location: LABCELL_X24_Y21_N6
\inst12|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|Mux0~2_combout\ = ( \inst12|Mux0~0_combout\ & ( \inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(1) & ((\inst12|Mux8~0_combout\))) # (\inst2|pixel_column\(1) & (\inst12|Mux0~1_combout\)) ) ) ) # ( !\inst12|Mux0~0_combout\ & ( 
-- \inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(1) & ((\inst12|Mux8~0_combout\))) # (\inst2|pixel_column\(1) & (\inst12|Mux0~1_combout\)) ) ) ) # ( \inst12|Mux0~0_combout\ & ( !\inst2|pixel_column\(2) & ( (\inst12|Mux8~1_combout\) # 
-- (\inst2|pixel_column\(1)) ) ) ) # ( !\inst12|Mux0~0_combout\ & ( !\inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(1) & \inst12|Mux8~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux0~1_combout\,
	datab => \inst12|ALT_INV_Mux8~0_combout\,
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst12|ALT_INV_Mux8~1_combout\,
	datae => \inst12|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst12|Mux0~2_combout\);

-- Location: MLABCELL_X23_Y23_N30
\inst2|blue_out3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~1_combout\ = ( \inst12|Mux10~2_combout\ & ( \inst12|Mux0~2_combout\ & ( (\inst2|blue_out3~0_combout\ & !\inst3|red~2_combout\) ) ) ) # ( !\inst12|Mux10~2_combout\ & ( \inst12|Mux0~2_combout\ & ( (\inst2|blue_out3~0_combout\ & 
-- !\inst3|red~2_combout\) ) ) ) # ( \inst12|Mux10~2_combout\ & ( !\inst12|Mux0~2_combout\ & ( (\inst2|blue_out3~0_combout\ & !\inst3|red~2_combout\) ) ) ) # ( !\inst12|Mux10~2_combout\ & ( !\inst12|Mux0~2_combout\ & ( (\inst2|blue_out3~0_combout\ & 
-- ((!\inst3|red~2_combout\) # ((\inst12|Equal0~1_combout\ & \inst12|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010001010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~0_combout\,
	datab => \inst12|ALT_INV_Equal0~1_combout\,
	datac => \inst3|ALT_INV_red~2_combout\,
	datad => \inst12|ALT_INV_Equal0~0_combout\,
	datae => \inst12|ALT_INV_Mux10~2_combout\,
	dataf => \inst12|ALT_INV_Mux0~2_combout\,
	combout => \inst2|blue_out3~1_combout\);

-- Location: LABCELL_X26_Y23_N42
\inst11|Mux2~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~24_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst11|Mux2~34_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(45))) # (\inst14|Add0~2_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(173))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst11|Mux2~34_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(109))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(173))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~34_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(109),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(173),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(45),
	combout => \inst11|Mux2~24_combout\);

-- Location: LABCELL_X21_Y21_N33
\inst11|Mux2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~30_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst11|Mux2~47_combout\)))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(41)))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(169)))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (((\inst11|Mux2~47_combout\)))) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(105)))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(169)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111001100110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(169),
	datab => \inst11|ALT_INV_Mux2~47_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(105),
	datad => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(41),
	combout => \inst11|Mux2~30_combout\);

-- Location: LABCELL_X26_Y26_N30
\inst11|Mux2~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~23_combout\ = (!\inst14|Add0~3_combout\ & (\inst11|Mux2~4_combout\)) # (\inst14|Add0~3_combout\ & ((\inst11|Mux2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~4_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux2~22_combout\,
	combout => \inst11|Mux2~23_combout\);

-- Location: LABCELL_X31_Y23_N57
\inst11|Mux2~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~59_combout\ = ( \inst14|Add0~3_combout\ & ( \inst11|Mux2~58_combout\ ) ) # ( !\inst14|Add0~3_combout\ & ( \inst11|Mux2~45_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~45_combout\,
	datad => \inst11|ALT_INV_Mux2~58_combout\,
	datae => \inst14|ALT_INV_Add0~3_combout\,
	combout => \inst11|Mux2~59_combout\);

-- Location: LABCELL_X25_Y25_N6
\inst11|Mux2~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~60_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(5) & ( \inst11|altsyncram_component|auto_generated|q_a\(69) & ( (!\inst14|Add0~2_combout\) # ((!\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(133)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(197)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(5) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(69) & ( (!\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(133)))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(197))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(5) & ( !\inst11|altsyncram_component|auto_generated|q_a\(69) & ( (!\inst14|Add0~2_combout\ & 
-- (((!\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(133)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(197))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(5) & ( !\inst11|altsyncram_component|auto_generated|q_a\(69) & ( (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(133)))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(197))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(197),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(133),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(69),
	combout => \inst11|Mux2~60_combout\);

-- Location: LABCELL_X25_Y25_N24
\inst11|Mux2~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~48_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux2~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(61))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(125))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux2~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(61))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(189))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(189),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(61),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux2~60_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(125),
	combout => \inst11|Mux2~48_combout\);

-- Location: LABCELL_X31_Y23_N0
\inst11|Mux2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~53_combout\ = ( \inst11|Mux2~39_combout\ & ( \inst11|Mux2~52_combout\ ) ) # ( !\inst11|Mux2~39_combout\ & ( \inst11|Mux2~52_combout\ & ( \inst14|Add0~3_combout\ ) ) ) # ( \inst11|Mux2~39_combout\ & ( !\inst11|Mux2~52_combout\ & ( 
-- !\inst14|Add0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datae => \inst11|ALT_INV_Mux2~39_combout\,
	dataf => \inst11|ALT_INV_Mux2~52_combout\,
	combout => \inst11|Mux2~53_combout\);

-- Location: LABCELL_X21_Y27_N18
\inst11|Mux2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~61_combout\ = ( \inst14|Add0~4_combout\ & ( \inst11|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~2_combout\) # (\inst11|altsyncram_component|auto_generated|q_a\(193)) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(1))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(129)))) ) ) ) # ( 
-- \inst14|Add0~4_combout\ & ( !\inst11|altsyncram_component|auto_generated|q_a\(65) & ( (\inst11|altsyncram_component|auto_generated|q_a\(193) & \inst14|Add0~2_combout\) ) ) ) # ( !\inst14|Add0~4_combout\ & ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(65) & ( (!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(1))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(129)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(193),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(129),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(65),
	combout => \inst11|Mux2~61_combout\);

-- Location: LABCELL_X24_Y27_N15
\inst11|Mux2~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~54_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux2~61_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(57))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(121))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux2~61_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(57))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(185))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(185),
	datad => \inst11|ALT_INV_Mux2~61_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(57),
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(121),
	combout => \inst11|Mux2~54_combout\);

-- Location: MLABCELL_X34_Y21_N15
\inst11|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst11|Mux2~54_combout\)) # (\inst2|pixel_column\(1) & (((\inst11|Mux2~48_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst11|Mux2~59_combout\)) # (\inst2|pixel_column\(1) & (((\inst11|Mux2~53_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- (\inst2|pixel_column\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst11|ALT_INV_Mux2~59_combout\,
	datad => \inst11|ALT_INV_Mux2~48_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux2~53_combout\,
	datag => \inst11|ALT_INV_Mux2~54_combout\,
	combout => \inst11|Mux10~4_combout\);

-- Location: LABCELL_X26_Y26_N0
\inst11|Mux2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux2~29_combout\ = ( \inst11|Mux2~28_combout\ & ( (\inst11|Mux2~11_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux2~28_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux2~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst11|ALT_INV_Mux2~11_combout\,
	dataf => \inst11|ALT_INV_Mux2~28_combout\,
	combout => \inst11|Mux2~29_combout\);

-- Location: MLABCELL_X28_Y22_N36
\inst11|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux10~0_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst11|Mux10~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux10~4_combout\ & (\inst11|Mux2~29_combout\)) # (\inst11|Mux10~4_combout\ & 
-- ((\inst11|Mux2~23_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux10~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux10~4_combout\ & ((\inst11|Mux2~30_combout\))) # (\inst11|Mux10~4_combout\ & 
-- (\inst11|Mux2~24_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~24_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux2~30_combout\,
	datad => \inst11|ALT_INV_Mux2~23_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux10~4_combout\,
	datag => \inst11|ALT_INV_Mux2~29_combout\,
	combout => \inst11|Mux10~0_combout\);

-- Location: MLABCELL_X28_Y20_N24
\inst11|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst11|Mux2~48_combout\ & (!\inst14|Add0~0_combout\))))) # (\inst2|pixel_column\(1) & ((((\inst14|Add0~0_combout\))) # (\inst11|Mux2~41_combout\))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( (!\inst2|pixel_column\(1) & (((\inst11|Mux2~53_combout\ & (!\inst14|Add0~0_combout\))))) # (\inst2|pixel_column\(1) & ((((\inst11|Mux2~46_combout\) # (\inst14|Add0~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst11|ALT_INV_Mux2~41_combout\,
	datac => \inst11|ALT_INV_Mux2~53_combout\,
	datad => \inst14|ALT_INV_Add0~0_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux2~46_combout\,
	datag => \inst11|ALT_INV_Mux2~48_combout\,
	combout => \inst11|Mux6~4_combout\);

-- Location: MLABCELL_X28_Y22_N54
\inst11|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux6~0_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst11|Mux6~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux6~4_combout\ & (\inst11|Mux2~23_combout\)) # (\inst11|Mux6~4_combout\ & 
-- ((\inst11|Mux2~13_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux6~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux6~4_combout\ & ((\inst11|Mux2~24_combout\))) # (\inst11|Mux6~4_combout\ & 
-- (\inst11|Mux2~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux2~18_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux2~24_combout\,
	datad => \inst11|ALT_INV_Mux2~13_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux6~4_combout\,
	datag => \inst11|ALT_INV_Mux2~23_combout\,
	combout => \inst11|Mux6~0_combout\);

-- Location: LABCELL_X25_Y20_N18
\inst11|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (((!\inst2|pixel_column\(1) & ((\inst11|Mux1~41_combout\))) # (\inst2|pixel_column\(1) & (\inst11|Mux1~35_combout\))))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (\inst11|Mux1~47_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux1~40_combout\))))) # (\inst14|Add0~0_combout\ & 
-- (((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110001110111011101110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~35_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux1~47_combout\,
	datad => \inst11|ALT_INV_Mux1~40_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst2|ALT_INV_pixel_column\(1),
	datag => \inst11|ALT_INV_Mux1~41_combout\,
	combout => \inst11|Mux5~4_combout\);

-- Location: LABCELL_X26_Y23_N0
\inst11|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux5~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux5~4_combout\))))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux5~4_combout\ & (((\inst11|Mux1~13_combout\)))) # (\inst11|Mux5~4_combout\ & 
-- (\inst11|Mux1~6_combout\)))) ) ) # ( \inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst11|Mux5~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux5~4_combout\ & (\inst11|Mux1~14_combout\)) # (\inst11|Mux5~4_combout\ & 
-- ((\inst11|Mux1~7_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux1~6_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux1~14_combout\,
	datad => \inst11|ALT_INV_Mux5~4_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux1~7_combout\,
	datag => \inst11|ALT_INV_Mux1~13_combout\,
	combout => \inst11|Mux5~0_combout\);

-- Location: LABCELL_X25_Y20_N48
\inst11|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~7_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst11|Mux8~34_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(47))) # (\inst14|Add0~2_combout\ 
-- & ((\inst11|altsyncram_component|auto_generated|q_a\(175))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & (\inst11|Mux8~34_combout\)) # (\inst14|Add0~3_combout\ & (((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(111))) # (\inst14|Add0~2_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(175))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100100111001001110010011100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst11|ALT_INV_Mux8~34_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(111),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(175),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst14|ALT_INV_Add0~2_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(47),
	combout => \inst11|Mux8~7_combout\);

-- Location: LABCELL_X31_Y24_N21
\inst11|Mux8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~41_combout\ = ( \inst11|Mux8~39_combout\ & ( (\inst14|Add0~3_combout\) # (\inst11|Mux8~40_combout\) ) ) # ( !\inst11|Mux8~39_combout\ & ( (\inst11|Mux8~40_combout\ & !\inst14|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_Mux8~40_combout\,
	datad => \inst14|ALT_INV_Add0~3_combout\,
	dataf => \inst11|ALT_INV_Mux8~39_combout\,
	combout => \inst11|Mux8~41_combout\);

-- Location: MLABCELL_X23_Y27_N27
\inst11|Mux8~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~60_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(7) & ( \inst11|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst14|Add0~2_combout\) # ((!\inst14|Add0~4_combout\ & 
-- ((\inst11|altsyncram_component|auto_generated|q_a\(135)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(199)))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst14|Add0~2_combout\ & (((\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(135)))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(199))))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|q_a\(7) & ( !\inst11|altsyncram_component|auto_generated|q_a\(71) & ( (!\inst14|Add0~2_combout\ & 
-- (((!\inst14|Add0~4_combout\)))) # (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(135)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(199))))) ) ) ) # ( 
-- !\inst11|altsyncram_component|auto_generated|q_a\(7) & ( !\inst11|altsyncram_component|auto_generated|q_a\(71) & ( (\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(135)))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(199))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(199),
	datab => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(135),
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst14|ALT_INV_Add0~4_combout\,
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(71),
	combout => \inst11|Mux8~60_combout\);

-- Location: MLABCELL_X28_Y20_N36
\inst11|Mux8~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~35_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(63))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(127))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~60_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(63))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(191))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(191),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(63),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux8~60_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(127),
	combout => \inst11|Mux8~35_combout\);

-- Location: LABCELL_X26_Y20_N30
\inst11|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (((\inst11|Mux8~35_combout\)))) # (\inst2|pixel_column\(1) & (\inst11|Mux8~50_combout\)))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (((!\inst2|pixel_column\(1) & (\inst11|Mux8~41_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux8~54_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|ALT_INV_Mux8~50_combout\,
	datac => \inst11|ALT_INV_Mux8~41_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux8~54_combout\,
	datag => \inst11|ALT_INV_Mux8~35_combout\,
	combout => \inst11|Mux4~4_combout\);

-- Location: LABCELL_X26_Y26_N27
\inst11|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~6_combout\ = ( \inst11|Mux8~4_combout\ & ( (\inst11|Mux8~5_combout\) # (\inst14|Add0~3_combout\) ) ) # ( !\inst11|Mux8~4_combout\ & ( (!\inst14|Add0~3_combout\ & \inst11|Mux8~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux8~5_combout\,
	dataf => \inst11|ALT_INV_Mux8~4_combout\,
	combout => \inst11|Mux8~6_combout\);

-- Location: LABCELL_X26_Y23_N24
\inst11|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux4~0_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst14|Add0~0_combout\ & (((\inst11|Mux4~4_combout\)))) # (\inst14|Add0~0_combout\ & ((!\inst11|Mux4~4_combout\ & (\inst11|Mux8~6_combout\)) # (\inst11|Mux4~4_combout\ & 
-- ((\inst11|Mux8~23_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux4~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux4~4_combout\ & ((\inst11|Mux8~7_combout\))) # (\inst11|Mux4~4_combout\ & 
-- (\inst11|Mux8~24_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~24_combout\,
	datab => \inst14|ALT_INV_Add0~0_combout\,
	datac => \inst11|ALT_INV_Mux8~7_combout\,
	datad => \inst11|ALT_INV_Mux8~23_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux4~4_combout\,
	datag => \inst11|ALT_INV_Mux8~6_combout\,
	combout => \inst11|Mux4~0_combout\);

-- Location: LABCELL_X26_Y20_N24
\inst11|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~4_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((!\inst2|pixel_column\(1) & (((\inst11|Mux3~41_combout\)))) # (\inst2|pixel_column\(1) & (\inst11|Mux3~35_combout\)))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & (((!\inst2|pixel_column\(1) & (\inst11|Mux3~47_combout\)) # (\inst2|pixel_column\(1) & ((\inst11|Mux3~40_combout\)))))) # (\inst14|Add0~0_combout\ & 
-- ((((\inst2|pixel_column\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|ALT_INV_Mux3~35_combout\,
	datac => \inst11|ALT_INV_Mux3~47_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux3~40_combout\,
	datag => \inst11|ALT_INV_Mux3~41_combout\,
	combout => \inst11|Mux7~4_combout\);

-- Location: LABCELL_X26_Y22_N48
\inst11|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux7~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux7~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux7~4_combout\ & (\inst11|Mux3~13_combout\)) # (\inst11|Mux7~4_combout\ & 
-- ((\inst11|Mux3~6_combout\)))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux7~4_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux7~4_combout\ & ((\inst11|Mux3~14_combout\))) # (\inst11|Mux7~4_combout\ & 
-- (\inst11|Mux3~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|ALT_INV_Mux3~7_combout\,
	datac => \inst11|ALT_INV_Mux3~14_combout\,
	datad => \inst11|ALT_INV_Mux3~6_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux7~4_combout\,
	datag => \inst11|ALT_INV_Mux3~13_combout\,
	combout => \inst11|Mux7~0_combout\);

-- Location: LABCELL_X31_Y24_N12
\inst11|Mux8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~18_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~49_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(43))) # 
-- (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(171))))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~49_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (\inst11|altsyncram_component|auto_generated|q_a\(107))) # (\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(171))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datab => \inst14|ALT_INV_Add0~2_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(107),
	datad => \inst11|ALT_INV_Mux8~49_combout\,
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(171),
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(43),
	combout => \inst11|Mux8~18_combout\);

-- Location: LABCELL_X31_Y24_N27
\inst11|Mux8~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~48_combout\ = ( \inst11|Mux8~47_combout\ & ( (!\inst14|Add0~3_combout\) # (\inst11|Mux8~46_combout\) ) ) # ( !\inst11|Mux8~47_combout\ & ( (\inst14|Add0~3_combout\ & \inst11|Mux8~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~3_combout\,
	datad => \inst11|ALT_INV_Mux8~46_combout\,
	dataf => \inst11|ALT_INV_Mux8~47_combout\,
	combout => \inst11|Mux8~48_combout\);

-- Location: LABCELL_X24_Y25_N42
\inst11|Mux8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~61_combout\ = ( \inst11|altsyncram_component|auto_generated|q_a\(131) & ( \inst11|altsyncram_component|auto_generated|q_a\(195) & ( ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(3)))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(67)))) # (\inst14|Add0~2_combout\) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(131) & ( \inst11|altsyncram_component|auto_generated|q_a\(195) & ( 
-- (!\inst14|Add0~4_combout\ & (((!\inst14|Add0~2_combout\ & \inst11|altsyncram_component|auto_generated|q_a\(3))))) # (\inst14|Add0~4_combout\ & (((\inst14|Add0~2_combout\)) # (\inst11|altsyncram_component|auto_generated|q_a\(67)))) ) ) ) # ( 
-- \inst11|altsyncram_component|auto_generated|q_a\(131) & ( !\inst11|altsyncram_component|auto_generated|q_a\(195) & ( (!\inst14|Add0~4_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(3)) # (\inst14|Add0~2_combout\)))) # 
-- (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(67) & (!\inst14|Add0~2_combout\))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|q_a\(131) & ( !\inst11|altsyncram_component|auto_generated|q_a\(195) & ( 
-- (!\inst14|Add0~2_combout\ & ((!\inst14|Add0~4_combout\ & ((\inst11|altsyncram_component|auto_generated|q_a\(3)))) # (\inst14|Add0~4_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(67))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(67),
	datab => \inst14|ALT_INV_Add0~4_combout\,
	datac => \inst14|ALT_INV_Add0~2_combout\,
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(131),
	dataf => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(195),
	combout => \inst11|Mux8~61_combout\);

-- Location: LABCELL_X24_Y25_N54
\inst11|Mux8~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~42_combout\ = ( !\inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~61_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & (((\inst11|altsyncram_component|auto_generated|q_a\(59))))) # 
-- (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(123))))) ) ) # ( \inst14|Add0~4_combout\ & ( (!\inst14|Add0~3_combout\ & ((((\inst11|Mux8~61_combout\))))) # (\inst14|Add0~3_combout\ & ((!\inst14|Add0~2_combout\ & 
-- (((\inst11|altsyncram_component|auto_generated|q_a\(59))))) # (\inst14|Add0~2_combout\ & (\inst11|altsyncram_component|auto_generated|q_a\(187))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~2_combout\,
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(187),
	datad => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(59),
	datae => \inst14|ALT_INV_Add0~4_combout\,
	dataf => \inst11|ALT_INV_Mux8~61_combout\,
	datag => \inst11|altsyncram_component|auto_generated|ALT_INV_q_a\(123),
	combout => \inst11|Mux8~42_combout\);

-- Location: LABCELL_X26_Y20_N42
\inst11|Mux8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~14_combout\ = ( !\inst14|Add0~1_combout\ & ( ((!\inst2|pixel_column\(1) & (((\inst11|Mux8~42_combout\ & !\inst14|Add0~0_combout\)))) # (\inst2|pixel_column\(1) & (((\inst14|Add0~0_combout\)) # (\inst11|Mux8~35_combout\)))) ) ) # ( 
-- \inst14|Add0~1_combout\ & ( ((!\inst2|pixel_column\(1) & (((\inst11|Mux8~48_combout\ & !\inst14|Add0~0_combout\)))) # (\inst2|pixel_column\(1) & (((\inst14|Add0~0_combout\)) # (\inst11|Mux8~41_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux8~41_combout\,
	datab => \inst11|ALT_INV_Mux8~35_combout\,
	datac => \inst11|ALT_INV_Mux8~48_combout\,
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst14|ALT_INV_Add0~0_combout\,
	datag => \inst11|ALT_INV_Mux8~42_combout\,
	combout => \inst11|Mux8~14_combout\);

-- Location: LABCELL_X25_Y26_N6
\inst11|Mux8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~13_combout\ = (!\inst14|Add0~3_combout\ & ((\inst11|Mux8~12_combout\))) # (\inst14|Add0~3_combout\ & (\inst11|Mux8~11_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst14|ALT_INV_Add0~3_combout\,
	datac => \inst11|ALT_INV_Mux8~11_combout\,
	datad => \inst11|ALT_INV_Mux8~12_combout\,
	combout => \inst11|Mux8~13_combout\);

-- Location: LABCELL_X26_Y22_N42
\inst11|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Mux8~0_combout\ = ( !\inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux8~14_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux8~14_combout\ & ((\inst11|Mux8~13_combout\))) # (\inst11|Mux8~14_combout\ & 
-- (\inst11|Mux8~6_combout\))))) ) ) # ( \inst14|Add0~1_combout\ & ( (!\inst14|Add0~0_combout\ & ((((\inst11|Mux8~14_combout\))))) # (\inst14|Add0~0_combout\ & (((!\inst11|Mux8~14_combout\ & (\inst11|Mux8~18_combout\)) # (\inst11|Mux8~14_combout\ & 
-- ((\inst11|Mux8~7_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Add0~0_combout\,
	datab => \inst11|ALT_INV_Mux8~6_combout\,
	datac => \inst11|ALT_INV_Mux8~18_combout\,
	datad => \inst11|ALT_INV_Mux8~7_combout\,
	datae => \inst14|ALT_INV_Add0~1_combout\,
	dataf => \inst11|ALT_INV_Mux8~14_combout\,
	datag => \inst11|ALT_INV_Mux8~13_combout\,
	combout => \inst11|Mux8~0_combout\);

-- Location: LABCELL_X29_Y18_N36
\inst11|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Equal0~0_combout\ = ( !\inst11|Mux8~0_combout\ & ( (!\inst11|Mux6~0_combout\ & (!\inst11|Mux5~0_combout\ & (!\inst11|Mux4~0_combout\ & !\inst11|Mux7~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Mux6~0_combout\,
	datab => \inst11|ALT_INV_Mux5~0_combout\,
	datac => \inst11|ALT_INV_Mux4~0_combout\,
	datad => \inst11|ALT_INV_Mux7~0_combout\,
	dataf => \inst11|ALT_INV_Mux8~0_combout\,
	combout => \inst11|Equal0~0_combout\);

-- Location: MLABCELL_X23_Y23_N36
\inst2|blue_out3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~2_combout\ = ( \inst11|Mux10~0_combout\ & ( \inst11|Equal0~0_combout\ & ( (!\inst3|red~5_combout\ & \inst2|blue_out3~1_combout\) ) ) ) # ( !\inst11|Mux10~0_combout\ & ( \inst11|Equal0~0_combout\ & ( (\inst2|blue_out3~1_combout\ & 
-- ((!\inst3|red~5_combout\) # ((\inst11|Equal0~1_combout\ & !\inst11|Mux2~0_combout\)))) ) ) ) # ( \inst11|Mux10~0_combout\ & ( !\inst11|Equal0~0_combout\ & ( (!\inst3|red~5_combout\ & \inst2|blue_out3~1_combout\) ) ) ) # ( !\inst11|Mux10~0_combout\ & ( 
-- !\inst11|Equal0~0_combout\ & ( (!\inst3|red~5_combout\ & \inst2|blue_out3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110111000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Equal0~1_combout\,
	datab => \inst3|ALT_INV_red~5_combout\,
	datac => \inst11|ALT_INV_Mux2~0_combout\,
	datad => \inst2|ALT_INV_blue_out3~1_combout\,
	datae => \inst11|ALT_INV_Mux10~0_combout\,
	dataf => \inst11|ALT_INV_Equal0~0_combout\,
	combout => \inst2|blue_out3~2_combout\);

-- Location: LABCELL_X25_Y22_N45
\inst2|blue_out3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~5_combout\ = ( \inst2|blue_out3~2_combout\ & ( !\inst3|red~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_red~8_combout\,
	dataf => \inst2|ALT_INV_blue_out3~2_combout\,
	combout => \inst2|blue_out3~5_combout\);

-- Location: LABCELL_X25_Y22_N42
\inst2|blue_out3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~3_combout\ = ( \inst2|blue_out3~2_combout\ & ( \inst3|red~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_red~8_combout\,
	dataf => \inst2|ALT_INV_blue_out3~2_combout\,
	combout => \inst2|blue_out3~3_combout\);

-- Location: FF_X21_Y19_N13
\inst2|video_on_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|video_on_h~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|video_on_h~q\);

-- Location: MLABCELL_X23_Y23_N18
\inst3|red~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~10_combout\ = ( \inst3|red~2_combout\ & ( \inst12|Equal0~0_combout\ & ( ((!\inst12|Equal0~1_combout\) # (\inst12|Mux0~2_combout\)) # (\inst12|Mux10~2_combout\) ) ) ) # ( \inst3|red~2_combout\ & ( !\inst12|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux10~2_combout\,
	datab => \inst12|ALT_INV_Equal0~1_combout\,
	datac => \inst12|ALT_INV_Mux0~2_combout\,
	datae => \inst3|ALT_INV_red~2_combout\,
	dataf => \inst12|ALT_INV_Equal0~0_combout\,
	combout => \inst3|red~10_combout\);

-- Location: LABCELL_X29_Y19_N0
\inst2|blue_out3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~6_combout\ = ( \inst2|video_on_v~q\ & ( (\inst2|video_on_h~q\ & \inst3|red~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_video_on_h~q\,
	datad => \inst3|ALT_INV_red~10_combout\,
	dataf => \inst2|ALT_INV_video_on_v~q\,
	combout => \inst2|blue_out3~6_combout\);

-- Location: MLABCELL_X23_Y23_N42
\inst2|blue_out3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~7_combout\ = ( \inst11|Mux10~0_combout\ & ( \inst11|Equal0~0_combout\ & ( (\inst3|red~5_combout\ & \inst2|blue_out3~1_combout\) ) ) ) # ( !\inst11|Mux10~0_combout\ & ( \inst11|Equal0~0_combout\ & ( (\inst3|red~5_combout\ & 
-- (\inst2|blue_out3~1_combout\ & ((!\inst11|Equal0~1_combout\) # (\inst11|Mux2~0_combout\)))) ) ) ) # ( \inst11|Mux10~0_combout\ & ( !\inst11|Equal0~0_combout\ & ( (\inst3|red~5_combout\ & \inst2|blue_out3~1_combout\) ) ) ) # ( !\inst11|Mux10~0_combout\ & ( 
-- !\inst11|Equal0~0_combout\ & ( (\inst3|red~5_combout\ & \inst2|blue_out3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001000110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_Equal0~1_combout\,
	datab => \inst3|ALT_INV_red~5_combout\,
	datac => \inst11|ALT_INV_Mux2~0_combout\,
	datad => \inst2|ALT_INV_blue_out3~1_combout\,
	datae => \inst11|ALT_INV_Mux10~0_combout\,
	dataf => \inst11|ALT_INV_Equal0~0_combout\,
	combout => \inst2|blue_out3~7_combout\);

-- Location: LABCELL_X29_Y19_N3
\inst2|blue_out3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~8_combout\ = ( \inst2|blue_out3~7_combout\ & ( ((\inst2|blue_out3~6_combout\ & \inst12|Mux8~6_combout\)) # (\inst11|Mux8~0_combout\) ) ) # ( !\inst2|blue_out3~7_combout\ & ( (\inst2|blue_out3~6_combout\ & \inst12|Mux8~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~6_combout\,
	datac => \inst12|ALT_INV_Mux8~6_combout\,
	datad => \inst11|ALT_INV_Mux8~0_combout\,
	dataf => \inst2|ALT_INV_blue_out3~7_combout\,
	combout => \inst2|blue_out3~8_combout\);

-- Location: LABCELL_X29_Y19_N9
\inst2|blue_out3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~4_combout\ = ( \inst14|Equal0~0_combout\ & ( \inst3|red~9_combout\ & ( (\inst14|Mux8~0_combout\ & (((!\inst14|Equal0~1_combout\) # (\inst14|Mux10~0_combout\)) # (\inst14|Mux3~0_combout\))) ) ) ) # ( !\inst14|Equal0~0_combout\ & ( 
-- \inst3|red~9_combout\ & ( \inst14|Mux8~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux3~0_combout\,
	datab => \inst14|ALT_INV_Mux10~0_combout\,
	datac => \inst14|ALT_INV_Mux8~0_combout\,
	datad => \inst14|ALT_INV_Equal0~1_combout\,
	datae => \inst14|ALT_INV_Equal0~0_combout\,
	dataf => \inst3|ALT_INV_red~9_combout\,
	combout => \inst2|blue_out3~4_combout\);

-- Location: LABCELL_X29_Y19_N18
\inst2|blue_out3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out3~9_combout\ = ( \inst2|blue_out3~8_combout\ & ( \inst2|blue_out3~4_combout\ ) ) # ( !\inst2|blue_out3~8_combout\ & ( \inst2|blue_out3~4_combout\ & ( ((\inst2|blue_out3~3_combout\ & \inst13|Mux8~0_combout\)) # (\inst2|blue_out3~5_combout\) 
-- ) ) ) # ( \inst2|blue_out3~8_combout\ & ( !\inst2|blue_out3~4_combout\ ) ) # ( !\inst2|blue_out3~8_combout\ & ( !\inst2|blue_out3~4_combout\ & ( (!\inst3|blue~2_combout\ & (((\inst2|blue_out3~3_combout\ & \inst13|Mux8~0_combout\)))) # 
-- (\inst3|blue~2_combout\ & (((\inst2|blue_out3~3_combout\ & \inst13|Mux8~0_combout\)) # (\inst2|blue_out3~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111111111111111111100110011001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_blue~2_combout\,
	datab => \inst2|ALT_INV_blue_out3~5_combout\,
	datac => \inst2|ALT_INV_blue_out3~3_combout\,
	datad => \inst13|ALT_INV_Mux8~0_combout\,
	datae => \inst2|ALT_INV_blue_out3~8_combout\,
	dataf => \inst2|ALT_INV_blue_out3~4_combout\,
	combout => \inst2|blue_out3~9_combout\);

-- Location: FF_X28_Y21_N55
\inst2|blue_out3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|blue_out3~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|blue_out3~q\);

-- Location: LABCELL_X29_Y19_N42
\inst2|blue_out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out2~0_combout\ = ( \inst14|Mux9~0_combout\ & ( \inst3|red~9_combout\ & ( (!\inst14|Equal0~1_combout\) # ((!\inst14|Equal0~0_combout\) # ((\inst14|Mux10~0_combout\) # (\inst14|Mux3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Equal0~1_combout\,
	datab => \inst14|ALT_INV_Equal0~0_combout\,
	datac => \inst14|ALT_INV_Mux3~0_combout\,
	datad => \inst14|ALT_INV_Mux10~0_combout\,
	datae => \inst14|ALT_INV_Mux9~0_combout\,
	dataf => \inst3|ALT_INV_red~9_combout\,
	combout => \inst2|blue_out2~0_combout\);

-- Location: LABCELL_X29_Y19_N54
\inst2|blue_out2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out2~1_combout\ = ( \inst11|Mux9~0_combout\ & ( ((\inst2|blue_out3~6_combout\ & \inst12|Mux9~2_combout\)) # (\inst2|blue_out3~7_combout\) ) ) # ( !\inst11|Mux9~0_combout\ & ( (\inst2|blue_out3~6_combout\ & \inst12|Mux9~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~6_combout\,
	datab => \inst2|ALT_INV_blue_out3~7_combout\,
	datad => \inst12|ALT_INV_Mux9~2_combout\,
	dataf => \inst11|ALT_INV_Mux9~0_combout\,
	combout => \inst2|blue_out2~1_combout\);

-- Location: LABCELL_X29_Y19_N24
\inst2|blue_out2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out2~2_combout\ = ( \inst2|blue_out2~1_combout\ & ( \inst3|blue~2_combout\ ) ) # ( !\inst2|blue_out2~1_combout\ & ( \inst3|blue~2_combout\ & ( ((\inst13|Mux9~0_combout\ & \inst2|blue_out3~3_combout\)) # (\inst2|blue_out3~5_combout\) ) ) ) # ( 
-- \inst2|blue_out2~1_combout\ & ( !\inst3|blue~2_combout\ ) ) # ( !\inst2|blue_out2~1_combout\ & ( !\inst3|blue~2_combout\ & ( (!\inst13|Mux9~0_combout\ & (((\inst2|blue_out3~5_combout\ & \inst2|blue_out2~0_combout\)))) # (\inst13|Mux9~0_combout\ & 
-- (((\inst2|blue_out3~5_combout\ & \inst2|blue_out2~0_combout\)) # (\inst2|blue_out3~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111111111111111111100011111000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux9~0_combout\,
	datab => \inst2|ALT_INV_blue_out3~3_combout\,
	datac => \inst2|ALT_INV_blue_out3~5_combout\,
	datad => \inst2|ALT_INV_blue_out2~0_combout\,
	datae => \inst2|ALT_INV_blue_out2~1_combout\,
	dataf => \inst3|ALT_INV_blue~2_combout\,
	combout => \inst2|blue_out2~2_combout\);

-- Location: FF_X28_Y23_N26
\inst2|blue_out2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|blue_out2~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|blue_out2~q\);

-- Location: MLABCELL_X23_Y23_N12
\inst2|blue_out1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out1~4_combout\ = ( \inst3|red~5_combout\ & ( (!\inst12|Mux10~2_combout\ & (\inst2|blue_out3~1_combout\ & ((\inst11|Mux10~0_combout\)))) # (\inst12|Mux10~2_combout\ & (((\inst2|blue_out3~1_combout\ & \inst11|Mux10~0_combout\)) # 
-- (\inst2|blue_out3~6_combout\))) ) ) # ( !\inst3|red~5_combout\ & ( (\inst12|Mux10~2_combout\ & \inst2|blue_out3~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_Mux10~2_combout\,
	datab => \inst2|ALT_INV_blue_out3~1_combout\,
	datac => \inst2|ALT_INV_blue_out3~6_combout\,
	datad => \inst11|ALT_INV_Mux10~0_combout\,
	dataf => \inst3|ALT_INV_red~5_combout\,
	combout => \inst2|blue_out1~4_combout\);

-- Location: LABCELL_X25_Y20_N42
\inst2|blue_out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out1~0_combout\ = ( !\inst3|red~8_combout\ & ( ((\inst2|blue_out3~2_combout\ & (((\inst14|Mux10~0_combout\ & \inst3|red~9_combout\)) # (\inst3|blue~2_combout\)))) # (\inst2|blue_out1~4_combout\) ) ) # ( \inst3|red~8_combout\ & ( 
-- (((\inst2|blue_out3~2_combout\ & (\inst13|Mux10~0_combout\))) # (\inst2|blue_out1~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000111111111000001011111111101010101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~2_combout\,
	datab => \inst14|ALT_INV_Mux10~0_combout\,
	datac => \inst13|ALT_INV_Mux10~0_combout\,
	datad => \inst2|ALT_INV_blue_out1~4_combout\,
	datae => \inst3|ALT_INV_red~8_combout\,
	dataf => \inst3|ALT_INV_blue~2_combout\,
	datag => \inst3|ALT_INV_red~9_combout\,
	combout => \inst2|blue_out1~0_combout\);

-- Location: FF_X28_Y23_N28
\inst2|blue_out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|blue_out1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|blue_out1~q\);

-- Location: LABCELL_X29_Y19_N57
\inst2|blue_out0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out0~1_combout\ = ( \inst11|Mux11~0_combout\ & ( ((\inst2|blue_out3~6_combout\ & \inst12|Mux11~2_combout\)) # (\inst2|blue_out3~7_combout\) ) ) # ( !\inst11|Mux11~0_combout\ & ( (\inst2|blue_out3~6_combout\ & \inst12|Mux11~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~6_combout\,
	datab => \inst2|ALT_INV_blue_out3~7_combout\,
	datac => \inst12|ALT_INV_Mux11~2_combout\,
	dataf => \inst11|ALT_INV_Mux11~0_combout\,
	combout => \inst2|blue_out0~1_combout\);

-- Location: LABCELL_X29_Y19_N45
\inst2|blue_out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out0~0_combout\ = ( \inst14|Mux11~0_combout\ & ( \inst3|red~9_combout\ & ( (!\inst14|Equal0~1_combout\) # ((!\inst14|Equal0~0_combout\) # ((\inst14|Mux3~0_combout\) # (\inst14|Mux10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Equal0~1_combout\,
	datab => \inst14|ALT_INV_Equal0~0_combout\,
	datac => \inst14|ALT_INV_Mux10~0_combout\,
	datad => \inst14|ALT_INV_Mux3~0_combout\,
	datae => \inst14|ALT_INV_Mux11~0_combout\,
	dataf => \inst3|ALT_INV_red~9_combout\,
	combout => \inst2|blue_out0~0_combout\);

-- Location: LABCELL_X29_Y19_N12
\inst2|blue_out0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out0~2_combout\ = ( \inst2|blue_out0~0_combout\ & ( \inst3|blue~2_combout\ & ( (((\inst13|Mux11~0_combout\ & \inst2|blue_out3~3_combout\)) # (\inst2|blue_out0~1_combout\)) # (\inst2|blue_out3~5_combout\) ) ) ) # ( !\inst2|blue_out0~0_combout\ 
-- & ( \inst3|blue~2_combout\ & ( (((\inst13|Mux11~0_combout\ & \inst2|blue_out3~3_combout\)) # (\inst2|blue_out0~1_combout\)) # (\inst2|blue_out3~5_combout\) ) ) ) # ( \inst2|blue_out0~0_combout\ & ( !\inst3|blue~2_combout\ & ( (((\inst13|Mux11~0_combout\ & 
-- \inst2|blue_out3~3_combout\)) # (\inst2|blue_out0~1_combout\)) # (\inst2|blue_out3~5_combout\) ) ) ) # ( !\inst2|blue_out0~0_combout\ & ( !\inst3|blue~2_combout\ & ( ((\inst13|Mux11~0_combout\ & \inst2|blue_out3~3_combout\)) # 
-- (\inst2|blue_out0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000111111111111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux11~0_combout\,
	datab => \inst2|ALT_INV_blue_out3~3_combout\,
	datac => \inst2|ALT_INV_blue_out3~5_combout\,
	datad => \inst2|ALT_INV_blue_out0~1_combout\,
	datae => \inst2|ALT_INV_blue_out0~0_combout\,
	dataf => \inst3|ALT_INV_blue~2_combout\,
	combout => \inst2|blue_out0~2_combout\);

-- Location: FF_X28_Y23_N32
\inst2|blue_out0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|blue_out0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|blue_out0~q\);

-- Location: LABCELL_X29_Y19_N51
\inst2|green_out3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out3~1_combout\ = ( \inst2|blue_out3~7_combout\ & ( ((\inst12|Mux4~0_combout\ & \inst2|blue_out3~6_combout\)) # (\inst11|Mux4~0_combout\) ) ) # ( !\inst2|blue_out3~7_combout\ & ( (\inst12|Mux4~0_combout\ & \inst2|blue_out3~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_Mux4~0_combout\,
	datac => \inst11|ALT_INV_Mux4~0_combout\,
	datad => \inst2|ALT_INV_blue_out3~6_combout\,
	dataf => \inst2|ALT_INV_blue_out3~7_combout\,
	combout => \inst2|green_out3~1_combout\);

-- Location: MLABCELL_X28_Y19_N57
\inst3|red~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~11_combout\ = ( \inst14|Equal0~0_combout\ & ( (\inst3|red~9_combout\ & (((!\inst14|Equal0~1_combout\) # (\inst14|Mux10~0_combout\)) # (\inst14|Mux3~0_combout\))) ) ) # ( !\inst14|Equal0~0_combout\ & ( \inst3|red~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010001010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~9_combout\,
	datab => \inst14|ALT_INV_Mux3~0_combout\,
	datac => \inst14|ALT_INV_Equal0~1_combout\,
	datad => \inst14|ALT_INV_Mux10~0_combout\,
	dataf => \inst14|ALT_INV_Equal0~0_combout\,
	combout => \inst3|red~11_combout\);

-- Location: LABCELL_X29_Y19_N48
\inst2|green_out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out3~0_combout\ = ( \inst14|Mux4~0_combout\ & ( (!\inst3|ball_on~6_combout\ & (!\inst3|red~11_combout\ & ((!\inst12|Mux4~0_combout\) # (!\inst2|blue_out3~6_combout\)))) ) ) # ( !\inst14|Mux4~0_combout\ & ( (!\inst3|ball_on~6_combout\ & 
-- ((!\inst12|Mux4~0_combout\) # ((!\inst2|blue_out3~6_combout\)))) # (\inst3|ball_on~6_combout\ & (\inst3|red~11_combout\ & ((!\inst12|Mux4~0_combout\) # (!\inst2|blue_out3~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110001100101011111000110010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_on~6_combout\,
	datab => \inst12|ALT_INV_Mux4~0_combout\,
	datac => \inst3|ALT_INV_red~11_combout\,
	datad => \inst2|ALT_INV_blue_out3~6_combout\,
	dataf => \inst14|ALT_INV_Mux4~0_combout\,
	combout => \inst2|green_out3~0_combout\);

-- Location: LABCELL_X29_Y19_N36
\inst2|green_out3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out3~2_combout\ = ( \inst3|red~8_combout\ & ( \inst2|green_out3~0_combout\ & ( ((\inst13|Mux4~0_combout\ & \inst2|blue_out3~2_combout\)) # (\inst2|green_out3~1_combout\) ) ) ) # ( !\inst3|red~8_combout\ & ( \inst2|green_out3~0_combout\ & ( 
-- \inst2|green_out3~1_combout\ ) ) ) # ( \inst3|red~8_combout\ & ( !\inst2|green_out3~0_combout\ & ( ((\inst13|Mux4~0_combout\ & \inst2|blue_out3~2_combout\)) # (\inst2|green_out3~1_combout\) ) ) ) # ( !\inst3|red~8_combout\ & ( 
-- !\inst2|green_out3~0_combout\ & ( (\inst2|green_out3~1_combout\) # (\inst2|blue_out3~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111000111110001111100001111000011110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux4~0_combout\,
	datab => \inst2|ALT_INV_blue_out3~2_combout\,
	datac => \inst2|ALT_INV_green_out3~1_combout\,
	datae => \inst3|ALT_INV_red~8_combout\,
	dataf => \inst2|ALT_INV_green_out3~0_combout\,
	combout => \inst2|green_out3~2_combout\);

-- Location: FF_X28_Y23_N35
\inst2|green_out3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|green_out3~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|green_out3~q\);

-- Location: LABCELL_X29_Y18_N18
\inst2|green_out2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out2~4_combout\ = ( \inst2|blue_out3~7_combout\ & ( ((\inst12|Mux5~0_combout\ & \inst2|blue_out3~6_combout\)) # (\inst11|Mux5~0_combout\) ) ) # ( !\inst2|blue_out3~7_combout\ & ( (\inst12|Mux5~0_combout\ & \inst2|blue_out3~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_Mux5~0_combout\,
	datac => \inst12|ALT_INV_Mux5~0_combout\,
	datad => \inst2|ALT_INV_blue_out3~6_combout\,
	dataf => \inst2|ALT_INV_blue_out3~7_combout\,
	combout => \inst2|green_out2~4_combout\);

-- Location: LABCELL_X25_Y22_N24
\inst2|green_out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out2~0_combout\ = ( !\inst3|red~8_combout\ & ( ((\inst2|blue_out3~2_combout\ & ((!\inst3|red~11_combout\ & ((\inst3|ball_on~6_combout\))) # (\inst3|red~11_combout\ & (\inst14|Mux5~0_combout\))))) # (\inst2|green_out2~4_combout\) ) ) # ( 
-- \inst3|red~8_combout\ & ( ((\inst2|blue_out3~2_combout\ & (\inst13|Mux5~0_combout\))) # (\inst2|green_out2~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010111010101110101011101110111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_green_out2~4_combout\,
	datab => \inst2|ALT_INV_blue_out3~2_combout\,
	datac => \inst13|ALT_INV_Mux5~0_combout\,
	datad => \inst3|ALT_INV_red~11_combout\,
	datae => \inst3|ALT_INV_red~8_combout\,
	dataf => \inst3|ALT_INV_ball_on~6_combout\,
	datag => \inst14|ALT_INV_Mux5~0_combout\,
	combout => \inst2|green_out2~0_combout\);

-- Location: FF_X24_Y22_N46
\inst2|green_out2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|green_out2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|green_out2~q\);

-- Location: LABCELL_X31_Y18_N12
\inst2|green_out1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out1~4_combout\ = ( \inst11|Mux6~0_combout\ & ( ((\inst2|blue_out3~6_combout\ & \inst12|Mux6~0_combout\)) # (\inst2|blue_out3~7_combout\) ) ) # ( !\inst11|Mux6~0_combout\ & ( (\inst2|blue_out3~6_combout\ & \inst12|Mux6~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~7_combout\,
	datac => \inst2|ALT_INV_blue_out3~6_combout\,
	datad => \inst12|ALT_INV_Mux6~0_combout\,
	dataf => \inst11|ALT_INV_Mux6~0_combout\,
	combout => \inst2|green_out1~4_combout\);

-- Location: LABCELL_X25_Y22_N12
\inst2|green_out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out1~0_combout\ = ( !\inst3|red~8_combout\ & ( ((\inst2|blue_out3~2_combout\ & ((!\inst3|red~11_combout\ & ((\inst3|ball_on~6_combout\))) # (\inst3|red~11_combout\ & (\inst14|Mux6~0_combout\))))) # (\inst2|green_out1~4_combout\) ) ) # ( 
-- \inst3|red~8_combout\ & ( ((\inst2|blue_out3~2_combout\ & (\inst13|Mux6~0_combout\))) # (\inst2|green_out1~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010111010101110101011101110111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_green_out1~4_combout\,
	datab => \inst2|ALT_INV_blue_out3~2_combout\,
	datac => \inst13|ALT_INV_Mux6~0_combout\,
	datad => \inst3|ALT_INV_red~11_combout\,
	datae => \inst3|ALT_INV_red~8_combout\,
	dataf => \inst3|ALT_INV_ball_on~6_combout\,
	datag => \inst14|ALT_INV_Mux6~0_combout\,
	combout => \inst2|green_out1~0_combout\);

-- Location: FF_X26_Y23_N10
\inst2|green_out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|green_out1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|green_out1~q\);

-- Location: LABCELL_X29_Y18_N42
\inst2|green_out0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out0~4_combout\ = ( \inst2|blue_out3~7_combout\ & ( ((\inst12|Mux7~0_combout\ & \inst2|blue_out3~6_combout\)) # (\inst11|Mux7~0_combout\) ) ) # ( !\inst2|blue_out3~7_combout\ & ( (\inst12|Mux7~0_combout\ & \inst2|blue_out3~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_Mux7~0_combout\,
	datac => \inst11|ALT_INV_Mux7~0_combout\,
	datad => \inst2|ALT_INV_blue_out3~6_combout\,
	dataf => \inst2|ALT_INV_blue_out3~7_combout\,
	combout => \inst2|green_out0~4_combout\);

-- Location: LABCELL_X25_Y22_N48
\inst2|green_out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out0~0_combout\ = ( !\inst3|red~8_combout\ & ( ((\inst2|blue_out3~2_combout\ & ((!\inst3|red~11_combout\ & ((\inst3|ball_on~6_combout\))) # (\inst3|red~11_combout\ & (\inst14|Mux7~0_combout\))))) # (\inst2|green_out0~4_combout\) ) ) # ( 
-- \inst3|red~8_combout\ & ( ((\inst2|blue_out3~2_combout\ & (\inst13|Mux7~0_combout\))) # (\inst2|green_out0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110111001101110011011101110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~2_combout\,
	datab => \inst2|ALT_INV_green_out0~4_combout\,
	datac => \inst13|ALT_INV_Mux7~0_combout\,
	datad => \inst3|ALT_INV_red~11_combout\,
	datae => \inst3|ALT_INV_red~8_combout\,
	dataf => \inst3|ALT_INV_ball_on~6_combout\,
	datag => \inst14|ALT_INV_Mux7~0_combout\,
	combout => \inst2|green_out0~0_combout\);

-- Location: FF_X26_Y23_N44
\inst2|green_out0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|green_out0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|green_out0~q\);

-- Location: LABCELL_X29_Y26_N54
\inst2|red_out3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out3~1_combout\ = ( \inst2|blue_out3~6_combout\ & ( ((\inst2|blue_out3~7_combout\ & \inst11|Mux0~0_combout\)) # (\inst12|Mux0~2_combout\) ) ) # ( !\inst2|blue_out3~6_combout\ & ( (\inst2|blue_out3~7_combout\ & \inst11|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011011100000101000001010011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~7_combout\,
	datab => \inst12|ALT_INV_Mux0~2_combout\,
	datac => \inst11|ALT_INV_Mux0~0_combout\,
	datae => \inst2|ALT_INV_blue_out3~6_combout\,
	combout => \inst2|red_out3~1_combout\);

-- Location: LABCELL_X29_Y18_N48
\inst3|Add4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add4~2_combout\ = ( \inst3|bottom_cloud1_x_pos\(9) & ( \inst3|bottom_cloud1_x_pos\(8) & ( !\inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(9) & ( \inst3|bottom_cloud1_x_pos\(8) & ( !\inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( 
-- \inst3|bottom_cloud1_x_pos\(9) & ( !\inst3|bottom_cloud1_x_pos\(8) & ( !\inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(9) & ( !\inst3|bottom_cloud1_x_pos\(8) & ( !\inst3|bottom_cloud1_x_pos\(10) $ (((!\inst3|bottom_cloud1_x_pos\(6) 
-- & !\inst3|bottom_cloud1_x_pos\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	combout => \inst3|Add4~2_combout\);

-- Location: LABCELL_X26_Y17_N24
\inst3|Move_Ball~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~11_combout\ = ( !\inst3|bottom_cloud2_x_pos\(4) & ( (!\inst3|bottom_cloud2_x_pos\(3)) # ((\inst3|bottom_cloud2_x_pos\(2) & !\inst3|bottom_cloud2_x_pos\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110000111101011111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	combout => \inst3|Move_Ball~11_combout\);

-- Location: LABCELL_X26_Y17_N51
\inst3|Move_Ball~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~12_combout\ = ( !\inst3|bottom_cloud2_x_pos\(7) & ( \inst3|Move_Ball~11_combout\ ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( !\inst3|Move_Ball~11_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(6)) # (!\inst3|bottom_cloud2_x_pos\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datad => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	dataf => \inst3|ALT_INV_Move_Ball~11_combout\,
	combout => \inst3|Move_Ball~12_combout\);

-- Location: LABCELL_X26_Y17_N42
\inst3|LessThan72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan72~0_combout\ = ( \inst3|bottom_cloud2_x_pos\(1) & ( \inst3|bottom_cloud2_x_pos\(0) & ( \inst3|bottom_cloud2_x_pos\(3) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(1) & ( \inst3|bottom_cloud2_x_pos\(0) & ( (\inst3|bottom_cloud2_x_pos\(3) & 
-- !\inst3|bottom_cloud2_x_pos\(2)) ) ) ) # ( \inst3|bottom_cloud2_x_pos\(1) & ( !\inst3|bottom_cloud2_x_pos\(0) & ( \inst3|bottom_cloud2_x_pos\(3) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(1) & ( !\inst3|bottom_cloud2_x_pos\(0) & ( 
-- \inst3|bottom_cloud2_x_pos\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(3),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(2),
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(1),
	dataf => \inst3|ALT_INV_bottom_cloud2_x_pos\(0),
	combout => \inst3|LessThan72~0_combout\);

-- Location: LABCELL_X26_Y17_N6
\inst3|LessThan72~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan72~1_combout\ = ( \inst3|bottom_cloud2_x_pos\(7) & ( \inst3|LessThan72~0_combout\ & ( \inst3|bottom_cloud2_x_pos\(6) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( \inst3|LessThan72~0_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(6) & 
-- !\inst3|bottom_cloud2_x_pos\(5)) ) ) ) # ( \inst3|bottom_cloud2_x_pos\(7) & ( !\inst3|LessThan72~0_combout\ & ( \inst3|bottom_cloud2_x_pos\(6) ) ) ) # ( !\inst3|bottom_cloud2_x_pos\(7) & ( !\inst3|LessThan72~0_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(6) 
-- & ((!\inst3|bottom_cloud2_x_pos\(4)) # (!\inst3|bottom_cloud2_x_pos\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000010101010101010110100000101000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_x_pos\(6),
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(4),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(5),
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(7),
	dataf => \inst3|ALT_INV_LessThan72~0_combout\,
	combout => \inst3|LessThan72~1_combout\);

-- Location: LABCELL_X26_Y17_N54
\inst3|Move_Ball~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~13_combout\ = ( !\inst3|bottom_cloud2_x_pos\(10) & ( \inst3|LessThan72~1_combout\ & ( (\inst3|Move_Ball~12_combout\ & (!\inst3|bottom_cloud2_x_pos\(9) & (!\inst3|bottom_cloud2_x_pos\(8) & \inst3|Add10~1_combout\))) ) ) ) # ( 
-- !\inst3|bottom_cloud2_x_pos\(10) & ( !\inst3|LessThan72~1_combout\ & ( (!\inst3|bottom_cloud2_x_pos\(9) & ((!\inst3|bottom_cloud2_x_pos\(8) & (\inst3|Move_Ball~12_combout\)) # (\inst3|bottom_cloud2_x_pos\(8) & ((\inst3|Add10~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Move_Ball~12_combout\,
	datab => \inst3|ALT_INV_bottom_cloud2_x_pos\(9),
	datac => \inst3|ALT_INV_bottom_cloud2_x_pos\(8),
	datad => \inst3|ALT_INV_Add10~1_combout\,
	datae => \inst3|ALT_INV_bottom_cloud2_x_pos\(10),
	dataf => \inst3|ALT_INV_LessThan72~1_combout\,
	combout => \inst3|Move_Ball~13_combout\);

-- Location: MLABCELL_X28_Y17_N15
\inst3|LessThan74~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan74~2_combout\ = ( \inst3|ball_y_pos\(3) & ( !\inst3|top_cloud2_height\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_ball_y_pos\(3),
	dataf => \inst3|ALT_INV_top_cloud2_height\(3),
	combout => \inst3|LessThan74~2_combout\);

-- Location: LABCELL_X25_Y17_N3
\inst3|LessThan74~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan74~3_combout\ = ( \inst3|ball_y_pos\(2) & ( (!\inst3|top_cloud2_height\(2) & (!\inst3|ball_y_pos\(3) $ (\inst3|top_cloud2_height\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000011000000001100001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(3),
	datac => \inst3|ALT_INV_top_cloud2_height\(3),
	datad => \inst3|ALT_INV_top_cloud2_height\(2),
	dataf => \inst3|ALT_INV_ball_y_pos\(2),
	combout => \inst3|LessThan74~3_combout\);

-- Location: LABCELL_X25_Y17_N30
\inst3|LessThan74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan74~0_combout\ = ( \inst3|top_cloud2_height\(7) & ( (\inst3|ball_y_pos\(7) & (!\inst3|ball_y_pos\(8) $ (\inst3|top_cloud2_height\(8)))) ) ) # ( !\inst3|top_cloud2_height\(7) & ( (!\inst3|ball_y_pos\(7) & (!\inst3|ball_y_pos\(8) $ 
-- (\inst3|top_cloud2_height\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(8),
	datac => \inst3|ALT_INV_top_cloud2_height\(8),
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	dataf => \inst3|ALT_INV_top_cloud2_height\(7),
	combout => \inst3|LessThan74~0_combout\);

-- Location: LABCELL_X25_Y17_N36
\inst3|LessThan74~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan74~1_combout\ = ( \inst3|ball_y_pos\(5) & ( \inst3|LessThan74~0_combout\ & ( (\inst3|top_cloud2_height\(5) & (!\inst3|top_cloud2_height\(6) $ (\inst3|ball_y_pos\(6)))) ) ) ) # ( !\inst3|ball_y_pos\(5) & ( \inst3|LessThan74~0_combout\ & ( 
-- (!\inst3|top_cloud2_height\(5) & (!\inst3|top_cloud2_height\(6) $ (\inst3|ball_y_pos\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000100100001000010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud2_height\(6),
	datab => \inst3|ALT_INV_top_cloud2_height\(5),
	datac => \inst3|ALT_INV_ball_y_pos\(6),
	datae => \inst3|ALT_INV_ball_y_pos\(5),
	dataf => \inst3|ALT_INV_LessThan74~0_combout\,
	combout => \inst3|LessThan74~1_combout\);

-- Location: LABCELL_X25_Y17_N0
\inst3|Move_Ball~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~8_combout\ = ( \inst3|top_cloud2_height\(7) & ( (\inst3|ball_y_pos\(8) & !\inst3|top_cloud2_height\(8)) ) ) # ( !\inst3|top_cloud2_height\(7) & ( (!\inst3|ball_y_pos\(8) & (!\inst3|top_cloud2_height\(8) & \inst3|ball_y_pos\(7))) # 
-- (\inst3|ball_y_pos\(8) & ((!\inst3|top_cloud2_height\(8)) # (\inst3|ball_y_pos\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110101010100001111010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(8),
	datac => \inst3|ALT_INV_top_cloud2_height\(8),
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	dataf => \inst3|ALT_INV_top_cloud2_height\(7),
	combout => \inst3|Move_Ball~8_combout\);

-- Location: LABCELL_X25_Y17_N24
\inst3|Move_Ball~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~9_combout\ = ( !\inst3|Move_Ball~8_combout\ & ( \inst3|LessThan74~0_combout\ & ( (!\inst3|ball_y_pos\(6) & (((!\inst3|ball_y_pos\(5)) # (\inst3|top_cloud2_height\(5))) # (\inst3|top_cloud2_height\(6)))) # (\inst3|ball_y_pos\(6) & 
-- (\inst3|top_cloud2_height\(6) & ((!\inst3|ball_y_pos\(5)) # (\inst3|top_cloud2_height\(5))))) ) ) ) # ( !\inst3|Move_Ball~8_combout\ & ( !\inst3|LessThan74~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010110010101110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(6),
	datab => \inst3|ALT_INV_top_cloud2_height\(6),
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst3|ALT_INV_top_cloud2_height\(5),
	datae => \inst3|ALT_INV_Move_Ball~8_combout\,
	dataf => \inst3|ALT_INV_LessThan74~0_combout\,
	combout => \inst3|Move_Ball~9_combout\);

-- Location: LABCELL_X25_Y17_N54
\inst3|Move_Ball~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~10_combout\ = ( \inst3|LessThan74~1_combout\ & ( \inst3|Move_Ball~9_combout\ & ( (!\inst3|top_cloud2_height\(4) & (!\inst3|LessThan74~2_combout\ & (!\inst3|LessThan74~3_combout\ & !\inst3|ball_y_pos\(4)))) # (\inst3|top_cloud2_height\(4) 
-- & ((!\inst3|ball_y_pos\(4)) # ((!\inst3|LessThan74~2_combout\ & !\inst3|LessThan74~3_combout\)))) ) ) ) # ( !\inst3|LessThan74~1_combout\ & ( \inst3|Move_Ball~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111011001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan74~2_combout\,
	datab => \inst3|ALT_INV_top_cloud2_height\(4),
	datac => \inst3|ALT_INV_LessThan74~3_combout\,
	datad => \inst3|ALT_INV_ball_y_pos\(4),
	datae => \inst3|ALT_INV_LessThan74~1_combout\,
	dataf => \inst3|ALT_INV_Move_Ball~9_combout\,
	combout => \inst3|Move_Ball~10_combout\);

-- Location: LABCELL_X25_Y17_N6
\inst3|LessThan75~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan75~3_combout\ = ( \inst3|Add11~0_combout\ & ( \inst3|Add3~21_sumout\ & ( (\inst3|Add3~1_sumout\ & !\inst3|Add11~1_combout\) ) ) ) # ( !\inst3|Add11~0_combout\ & ( \inst3|Add3~21_sumout\ & ( (!\inst3|Add3~1_sumout\ & 
-- !\inst3|Add11~1_combout\) ) ) ) # ( \inst3|Add11~0_combout\ & ( !\inst3|Add3~21_sumout\ & ( (\inst3|Add3~1_sumout\ & \inst3|Add11~1_combout\) ) ) ) # ( !\inst3|Add11~0_combout\ & ( !\inst3|Add3~21_sumout\ & ( (!\inst3|Add3~1_sumout\ & 
-- \inst3|Add11~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000111111110000000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add3~1_sumout\,
	datad => \inst3|ALT_INV_Add11~1_combout\,
	datae => \inst3|ALT_INV_Add11~0_combout\,
	dataf => \inst3|ALT_INV_Add3~21_sumout\,
	combout => \inst3|LessThan75~3_combout\);

-- Location: LABCELL_X25_Y17_N33
\inst3|Move_Ball~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~7_combout\ = ( \inst3|Add3~21_sumout\ & ( ((\inst3|Add11~0_combout\ & !\inst3|Add3~1_sumout\)) # (\inst3|Add11~1_combout\) ) ) # ( !\inst3|Add3~21_sumout\ & ( (\inst3|Add11~1_combout\ & (\inst3|Add11~0_combout\ & !\inst3|Add3~1_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000111111001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add11~1_combout\,
	datac => \inst3|ALT_INV_Add11~0_combout\,
	datad => \inst3|ALT_INV_Add3~1_sumout\,
	dataf => \inst3|ALT_INV_Add3~21_sumout\,
	combout => \inst3|Move_Ball~7_combout\);

-- Location: LABCELL_X25_Y17_N48
\inst3|LessThan75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan75~0_combout\ = ( \inst3|bottom_cloud2_height\(3) & ( \inst3|bottom_cloud2_height\(2) & ( (((\inst3|bottom_cloud2_height\(1) & \inst3|bottom_cloud2_height\(0))) # (\inst3|ball_y_pos\(2))) # (\inst3|ball_y_pos\(3)) ) ) ) # ( 
-- !\inst3|bottom_cloud2_height\(3) & ( \inst3|bottom_cloud2_height\(2) & ( (\inst3|ball_y_pos\(3) & (((\inst3|bottom_cloud2_height\(1) & \inst3|bottom_cloud2_height\(0))) # (\inst3|ball_y_pos\(2)))) ) ) ) # ( \inst3|bottom_cloud2_height\(3) & ( 
-- !\inst3|bottom_cloud2_height\(2) & ( ((\inst3|bottom_cloud2_height\(1) & (\inst3|ball_y_pos\(2) & \inst3|bottom_cloud2_height\(0)))) # (\inst3|ball_y_pos\(3)) ) ) ) # ( !\inst3|bottom_cloud2_height\(3) & ( !\inst3|bottom_cloud2_height\(2) & ( 
-- (\inst3|bottom_cloud2_height\(1) & (\inst3|ball_y_pos\(3) & (\inst3|ball_y_pos\(2) & \inst3|bottom_cloud2_height\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001001100110011011100000011000100110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(1),
	datab => \inst3|ALT_INV_ball_y_pos\(3),
	datac => \inst3|ALT_INV_ball_y_pos\(2),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(0),
	datae => \inst3|ALT_INV_bottom_cloud2_height\(3),
	dataf => \inst3|ALT_INV_bottom_cloud2_height\(2),
	combout => \inst3|LessThan75~0_combout\);

-- Location: LABCELL_X25_Y17_N42
\inst3|LessThan75~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan75~1_combout\ = ( \inst3|LessThan75~0_combout\ & ( (!\inst3|Add3~13_sumout\ & (((!\inst3|Add3~17_sumout\ & !\inst3|bottom_cloud2_height\(4))) # (\inst3|bottom_cloud2_height\(5)))) # (\inst3|Add3~13_sumout\ & (!\inst3|Add3~17_sumout\ & 
-- (!\inst3|bottom_cloud2_height\(4) & \inst3|bottom_cloud2_height\(5)))) ) ) # ( !\inst3|LessThan75~0_combout\ & ( (!\inst3|Add3~13_sumout\ & ((!\inst3|Add3~17_sumout\) # ((!\inst3|bottom_cloud2_height\(4)) # (\inst3|bottom_cloud2_height\(5))))) # 
-- (\inst3|Add3~13_sumout\ & (\inst3|bottom_cloud2_height\(5) & ((!\inst3|Add3~17_sumout\) # (!\inst3|bottom_cloud2_height\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011111110110010001111111010000000111011001000000011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add3~17_sumout\,
	datab => \inst3|ALT_INV_Add3~13_sumout\,
	datac => \inst3|ALT_INV_bottom_cloud2_height\(4),
	datad => \inst3|ALT_INV_bottom_cloud2_height\(5),
	dataf => \inst3|ALT_INV_LessThan75~0_combout\,
	combout => \inst3|LessThan75~1_combout\);

-- Location: LABCELL_X25_Y17_N12
\inst3|LessThan75~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan75~2_combout\ = ( \inst3|bottom_cloud2_height\(5) & ( \inst3|LessThan75~1_combout\ & ( (!\inst3|bottom_cloud2_height\(7) & ((!\inst3|Add3~5_sumout\) # ((!\inst3|bottom_cloud2_height\(6) & !\inst3|Add3~9_sumout\)))) # 
-- (\inst3|bottom_cloud2_height\(7) & (((!\inst3|Add3~5_sumout\ & !\inst3|Add3~9_sumout\)) # (\inst3|bottom_cloud2_height\(6)))) ) ) ) # ( !\inst3|bottom_cloud2_height\(5) & ( \inst3|LessThan75~1_combout\ & ( (!\inst3|bottom_cloud2_height\(7) & 
-- ((!\inst3|Add3~5_sumout\) # ((!\inst3|bottom_cloud2_height\(6)) # (!\inst3|Add3~9_sumout\)))) # (\inst3|bottom_cloud2_height\(7) & (!\inst3|Add3~5_sumout\ & ((!\inst3|bottom_cloud2_height\(6)) # (!\inst3|Add3~9_sumout\)))) ) ) ) # ( 
-- \inst3|bottom_cloud2_height\(5) & ( !\inst3|LessThan75~1_combout\ & ( (!\inst3|bottom_cloud2_height\(7) & (!\inst3|Add3~5_sumout\ & ((!\inst3|bottom_cloud2_height\(6)) # (!\inst3|Add3~9_sumout\)))) # (\inst3|bottom_cloud2_height\(7) & 
-- (\inst3|bottom_cloud2_height\(6) & ((!\inst3|Add3~5_sumout\) # (!\inst3|Add3~9_sumout\)))) ) ) ) # ( !\inst3|bottom_cloud2_height\(5) & ( !\inst3|LessThan75~1_combout\ & ( (!\inst3|bottom_cloud2_height\(7) & ((!\inst3|Add3~5_sumout\) # 
-- ((!\inst3|bottom_cloud2_height\(6) & !\inst3|Add3~9_sumout\)))) # (\inst3|bottom_cloud2_height\(7) & (!\inst3|Add3~5_sumout\ & (!\inst3|bottom_cloud2_height\(6) & !\inst3|Add3~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010001000100011011000010011101110111010001110110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud2_height\(7),
	datab => \inst3|ALT_INV_Add3~5_sumout\,
	datac => \inst3|ALT_INV_bottom_cloud2_height\(6),
	datad => \inst3|ALT_INV_Add3~9_sumout\,
	datae => \inst3|ALT_INV_bottom_cloud2_height\(5),
	dataf => \inst3|ALT_INV_LessThan75~1_combout\,
	combout => \inst3|LessThan75~2_combout\);

-- Location: LABCELL_X24_Y17_N57
\inst3|Move_Ball~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~14_combout\ = ( \inst3|Move_Ball~7_combout\ & ( \inst3|LessThan75~2_combout\ & ( (\inst3|Move_Ball~13_combout\ & ((\inst3|Move_Ball~10_combout\) # (\inst3|ball_y_pos\(9)))) ) ) ) # ( !\inst3|Move_Ball~7_combout\ & ( 
-- \inst3|LessThan75~2_combout\ & ( (\inst3|Move_Ball~13_combout\ & (((!\inst3|LessThan75~3_combout\) # (\inst3|Move_Ball~10_combout\)) # (\inst3|ball_y_pos\(9)))) ) ) ) # ( \inst3|Move_Ball~7_combout\ & ( !\inst3|LessThan75~2_combout\ & ( 
-- (\inst3|Move_Ball~13_combout\ & ((\inst3|Move_Ball~10_combout\) # (\inst3|ball_y_pos\(9)))) ) ) ) # ( !\inst3|Move_Ball~7_combout\ & ( !\inst3|LessThan75~2_combout\ & ( \inst3|Move_Ball~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000100110001001100110011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(9),
	datab => \inst3|ALT_INV_Move_Ball~13_combout\,
	datac => \inst3|ALT_INV_Move_Ball~10_combout\,
	datad => \inst3|ALT_INV_LessThan75~3_combout\,
	datae => \inst3|ALT_INV_Move_Ball~7_combout\,
	dataf => \inst3|ALT_INV_LessThan75~2_combout\,
	combout => \inst3|Move_Ball~14_combout\);

-- Location: LABCELL_X31_Y22_N51
\inst3|Move_Ball~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~5_combout\ = ( \inst3|bottom_cloud1_x_pos\(2) & ( \inst3|bottom_cloud1_x_pos\(1) & ( (!\inst3|bottom_cloud1_x_pos\(4) & (!\inst3|bottom_cloud1_x_pos\(6) & !\inst3|bottom_cloud1_x_pos\(5))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(2) & ( 
-- \inst3|bottom_cloud1_x_pos\(1) & ( (!\inst3|bottom_cloud1_x_pos\(6) & (!\inst3|bottom_cloud1_x_pos\(5) & ((!\inst3|bottom_cloud1_x_pos\(4)) # (!\inst3|bottom_cloud1_x_pos\(3))))) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(2) & ( !\inst3|bottom_cloud1_x_pos\(1) 
-- & ( (!\inst3|bottom_cloud1_x_pos\(6) & (!\inst3|bottom_cloud1_x_pos\(5) & ((!\inst3|bottom_cloud1_x_pos\(4)) # (!\inst3|bottom_cloud1_x_pos\(3))))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(2) & ( !\inst3|bottom_cloud1_x_pos\(1) & ( 
-- (!\inst3|bottom_cloud1_x_pos\(6) & (!\inst3|bottom_cloud1_x_pos\(5) & ((!\inst3|bottom_cloud1_x_pos\(4)) # (!\inst3|bottom_cloud1_x_pos\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000110000001000000011000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	combout => \inst3|Move_Ball~5_combout\);

-- Location: LABCELL_X29_Y18_N0
\inst3|Move_Ball~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~6_combout\ = ( \inst3|bottom_cloud1_x_pos\(9) & ( \inst3|Move_Ball~5_combout\ & ( !\inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(9) & ( \inst3|Move_Ball~5_combout\ & ( (\inst3|bottom_cloud1_x_pos\(8) & 
-- !\inst3|bottom_cloud1_x_pos\(10)) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(9) & ( !\inst3|Move_Ball~5_combout\ & ( !\inst3|bottom_cloud1_x_pos\(10) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(9) & ( !\inst3|Move_Ball~5_combout\ & ( 
-- (!\inst3|bottom_cloud1_x_pos\(10) & ((\inst3|bottom_cloud1_x_pos\(8)) # (\inst3|bottom_cloud1_x_pos\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000111111110000000000001111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(10),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	dataf => \inst3|ALT_INV_Move_Ball~5_combout\,
	combout => \inst3|Move_Ball~6_combout\);

-- Location: LABCELL_X31_Y22_N12
\inst3|LessThan67~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan67~0_combout\ = ( \inst3|bottom_cloud1_x_pos\(3) & ( \inst3|bottom_cloud1_x_pos\(0) & ( \inst3|bottom_cloud1_x_pos\(4) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(3) & ( \inst3|bottom_cloud1_x_pos\(0) & ( (\inst3|bottom_cloud1_x_pos\(4) & 
-- (\inst3|bottom_cloud1_x_pos\(2) & \inst3|bottom_cloud1_x_pos\(1))) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(3) & ( !\inst3|bottom_cloud1_x_pos\(0) & ( \inst3|bottom_cloud1_x_pos\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(4),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(2),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(1),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(3),
	dataf => \inst3|ALT_INV_bottom_cloud1_x_pos\(0),
	combout => \inst3|LessThan67~0_combout\);

-- Location: LABCELL_X31_Y22_N54
\inst3|LessThan67~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan67~1_combout\ = ( \inst3|bottom_cloud1_x_pos\(7) & ( \inst3|LessThan67~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(8) & (!\inst3|bottom_cloud1_x_pos\(6) & !\inst3|bottom_cloud1_x_pos\(9))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( 
-- \inst3|LessThan67~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(8) & (\inst3|bottom_cloud1_x_pos\(6) & !\inst3|bottom_cloud1_x_pos\(9))) ) ) ) # ( \inst3|bottom_cloud1_x_pos\(7) & ( !\inst3|LessThan67~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(8) & 
-- (!\inst3|bottom_cloud1_x_pos\(9) & ((!\inst3|bottom_cloud1_x_pos\(6)) # (!\inst3|bottom_cloud1_x_pos\(5))))) ) ) ) # ( !\inst3|bottom_cloud1_x_pos\(7) & ( !\inst3|LessThan67~0_combout\ & ( (!\inst3|bottom_cloud1_x_pos\(8) & (\inst3|bottom_cloud1_x_pos\(6) 
-- & !\inst3|bottom_cloud1_x_pos\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000101000001000000000100000001000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_x_pos\(8),
	datab => \inst3|ALT_INV_bottom_cloud1_x_pos\(6),
	datac => \inst3|ALT_INV_bottom_cloud1_x_pos\(9),
	datad => \inst3|ALT_INV_bottom_cloud1_x_pos\(5),
	datae => \inst3|ALT_INV_bottom_cloud1_x_pos\(7),
	dataf => \inst3|ALT_INV_LessThan67~0_combout\,
	combout => \inst3|LessThan67~1_combout\);

-- Location: LABCELL_X26_Y17_N15
\inst3|LessThan80~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan80~3_combout\ = ( \inst3|Add3~21_sumout\ & ( \inst3|Add3~1_sumout\ & ( (!\inst3|Add17~1_combout\ & \inst3|Add17~0_combout\) ) ) ) # ( !\inst3|Add3~21_sumout\ & ( \inst3|Add3~1_sumout\ & ( (\inst3|Add17~1_combout\ & \inst3|Add17~0_combout\) 
-- ) ) ) # ( \inst3|Add3~21_sumout\ & ( !\inst3|Add3~1_sumout\ & ( (!\inst3|Add17~1_combout\ & !\inst3|Add17~0_combout\) ) ) ) # ( !\inst3|Add3~21_sumout\ & ( !\inst3|Add3~1_sumout\ & ( (\inst3|Add17~1_combout\ & !\inst3|Add17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000111100000000000000000000000011110000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add17~1_combout\,
	datad => \inst3|ALT_INV_Add17~0_combout\,
	datae => \inst3|ALT_INV_Add3~21_sumout\,
	dataf => \inst3|ALT_INV_Add3~1_sumout\,
	combout => \inst3|LessThan80~3_combout\);

-- Location: LABCELL_X31_Y22_N45
\inst3|LessThan77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan77~0_combout\ = ( !\inst3|bottom_cloud3_x_pos\(3) & ( \inst3|bottom_cloud3_x_pos\(2) ) ) # ( !\inst3|bottom_cloud3_x_pos\(3) & ( !\inst3|bottom_cloud3_x_pos\(2) & ( (!\inst3|bottom_cloud3_x_pos\(0)) # (!\inst3|bottom_cloud3_x_pos\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(0),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	datae => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	combout => \inst3|LessThan77~0_combout\);

-- Location: LABCELL_X31_Y22_N36
\inst3|LessThan77~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan77~1_combout\ = ( \inst3|LessThan77~0_combout\ & ( \inst3|bottom_cloud3_x_pos\(4) & ( (!\inst3|bottom_cloud3_x_pos\(7) & (!\inst3|bottom_cloud3_x_pos\(6) & !\inst3|bottom_cloud3_x_pos\(5))) # (\inst3|bottom_cloud3_x_pos\(7) & 
-- (\inst3|bottom_cloud3_x_pos\(6))) ) ) ) # ( !\inst3|LessThan77~0_combout\ & ( \inst3|bottom_cloud3_x_pos\(4) & ( (!\inst3|bottom_cloud3_x_pos\(7) & (!\inst3|bottom_cloud3_x_pos\(6) & !\inst3|bottom_cloud3_x_pos\(5))) # (\inst3|bottom_cloud3_x_pos\(7) & 
-- (\inst3|bottom_cloud3_x_pos\(6))) ) ) ) # ( \inst3|LessThan77~0_combout\ & ( !\inst3|bottom_cloud3_x_pos\(4) & ( (!\inst3|bottom_cloud3_x_pos\(7) & (!\inst3|bottom_cloud3_x_pos\(6) & !\inst3|bottom_cloud3_x_pos\(5))) # (\inst3|bottom_cloud3_x_pos\(7) & 
-- (\inst3|bottom_cloud3_x_pos\(6))) ) ) ) # ( !\inst3|LessThan77~0_combout\ & ( !\inst3|bottom_cloud3_x_pos\(4) & ( !\inst3|bottom_cloud3_x_pos\(7) $ (\inst3|bottom_cloud3_x_pos\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001010000010110100101000001011010010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	datae => \inst3|ALT_INV_LessThan77~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	combout => \inst3|LessThan77~1_combout\);

-- Location: LABCELL_X31_Y22_N6
\inst3|Move_Ball~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~19_combout\ = ( \inst3|bottom_cloud3_x_pos\(1) & ( (!\inst3|bottom_cloud3_x_pos\(4) & ((!\inst3|bottom_cloud3_x_pos\(2)) # (\inst3|bottom_cloud3_x_pos\(3)))) ) ) # ( !\inst3|bottom_cloud3_x_pos\(1) & ( (!\inst3|bottom_cloud3_x_pos\(4) & 
-- \inst3|bottom_cloud3_x_pos\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(4),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(2),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(3),
	dataf => \inst3|ALT_INV_bottom_cloud3_x_pos\(1),
	combout => \inst3|Move_Ball~19_combout\);

-- Location: LABCELL_X31_Y22_N33
\inst3|Move_Ball~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~20_combout\ = ( \inst3|bottom_cloud3_x_pos\(5) & ( \inst3|Move_Ball~19_combout\ & ( !\inst3|bottom_cloud3_x_pos\(7) ) ) ) # ( !\inst3|bottom_cloud3_x_pos\(5) & ( \inst3|Move_Ball~19_combout\ & ( !\inst3|bottom_cloud3_x_pos\(7) ) ) ) # ( 
-- \inst3|bottom_cloud3_x_pos\(5) & ( !\inst3|Move_Ball~19_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(6) & !\inst3|bottom_cloud3_x_pos\(7)) ) ) ) # ( !\inst3|bottom_cloud3_x_pos\(5) & ( !\inst3|Move_Ball~19_combout\ & ( !\inst3|bottom_cloud3_x_pos\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud3_x_pos\(6),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(7),
	datae => \inst3|ALT_INV_bottom_cloud3_x_pos\(5),
	dataf => \inst3|ALT_INV_Move_Ball~19_combout\,
	combout => \inst3|Move_Ball~20_combout\);

-- Location: LABCELL_X31_Y22_N0
\inst3|Move_Ball~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~21_combout\ = ( \inst3|LessThan77~1_combout\ & ( \inst3|Move_Ball~20_combout\ & ( (\inst3|Add16~1_combout\ & (!\inst3|bottom_cloud3_x_pos\(10) & (!\inst3|bottom_cloud3_x_pos\(9) & \inst3|bottom_cloud3_x_pos\(8)))) ) ) ) # ( 
-- !\inst3|LessThan77~1_combout\ & ( \inst3|Move_Ball~20_combout\ & ( (!\inst3|bottom_cloud3_x_pos\(10) & (!\inst3|bottom_cloud3_x_pos\(9) & ((\inst3|bottom_cloud3_x_pos\(8)) # (\inst3|Add16~1_combout\)))) ) ) ) # ( !\inst3|LessThan77~1_combout\ & ( 
-- !\inst3|Move_Ball~20_combout\ & ( (\inst3|Add16~1_combout\ & (!\inst3|bottom_cloud3_x_pos\(10) & (!\inst3|bottom_cloud3_x_pos\(9) & !\inst3|bottom_cloud3_x_pos\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001000000110000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add16~1_combout\,
	datab => \inst3|ALT_INV_bottom_cloud3_x_pos\(10),
	datac => \inst3|ALT_INV_bottom_cloud3_x_pos\(9),
	datad => \inst3|ALT_INV_bottom_cloud3_x_pos\(8),
	datae => \inst3|ALT_INV_LessThan77~1_combout\,
	dataf => \inst3|ALT_INV_Move_Ball~20_combout\,
	combout => \inst3|Move_Ball~21_combout\);

-- Location: LABCELL_X26_Y17_N30
\inst3|Move_Ball~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~15_combout\ = ( \inst3|Add3~21_sumout\ & ( \inst3|Add3~1_sumout\ & ( \inst3|Add17~1_combout\ ) ) ) # ( \inst3|Add3~21_sumout\ & ( !\inst3|Add3~1_sumout\ & ( (\inst3|Add17~1_combout\) # (\inst3|Add17~0_combout\) ) ) ) # ( 
-- !\inst3|Add3~21_sumout\ & ( !\inst3|Add3~1_sumout\ & ( (\inst3|Add17~0_combout\ & \inst3|Add17~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000011111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add17~0_combout\,
	datad => \inst3|ALT_INV_Add17~1_combout\,
	datae => \inst3|ALT_INV_Add3~21_sumout\,
	dataf => \inst3|ALT_INV_Add3~1_sumout\,
	combout => \inst3|Move_Ball~15_combout\);

-- Location: MLABCELL_X28_Y17_N54
\inst3|LessThan79~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan79~2_combout\ = ( \inst3|ball_y_pos\(3) & ( !\inst3|top_cloud3_height\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_ball_y_pos\(3),
	dataf => \inst3|ALT_INV_top_cloud3_height\(3),
	combout => \inst3|LessThan79~2_combout\);

-- Location: MLABCELL_X28_Y17_N39
\inst3|LessThan79~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan79~3_combout\ = ( \inst3|ball_y_pos\(2) & ( !\inst3|top_cloud3_height\(2) & ( !\inst3|ball_y_pos\(3) $ (\inst3|top_cloud3_height\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(3),
	datac => \inst3|ALT_INV_top_cloud3_height\(3),
	datae => \inst3|ALT_INV_ball_y_pos\(2),
	dataf => \inst3|ALT_INV_top_cloud3_height\(2),
	combout => \inst3|LessThan79~3_combout\);

-- Location: LABCELL_X26_Y17_N39
\inst3|Move_Ball~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~16_combout\ = ( !\inst3|top_cloud3_height\(8) & ( \inst3|top_cloud3_height\(7) & ( \inst3|ball_y_pos\(8) ) ) ) # ( \inst3|top_cloud3_height\(8) & ( !\inst3|top_cloud3_height\(7) & ( (\inst3|ball_y_pos\(8) & \inst3|ball_y_pos\(7)) ) ) ) # 
-- ( !\inst3|top_cloud3_height\(8) & ( !\inst3|top_cloud3_height\(7) & ( (\inst3|ball_y_pos\(7)) # (\inst3|ball_y_pos\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111000000110000001100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(8),
	datac => \inst3|ALT_INV_ball_y_pos\(7),
	datae => \inst3|ALT_INV_top_cloud3_height\(8),
	dataf => \inst3|ALT_INV_top_cloud3_height\(7),
	combout => \inst3|Move_Ball~16_combout\);

-- Location: LABCELL_X26_Y17_N27
\inst3|LessThan79~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan79~0_combout\ = ( \inst3|top_cloud3_height\(7) & ( (\inst3|ball_y_pos\(7) & (!\inst3|ball_y_pos\(8) $ (\inst3|top_cloud3_height\(8)))) ) ) # ( !\inst3|top_cloud3_height\(7) & ( (!\inst3|ball_y_pos\(7) & (!\inst3|ball_y_pos\(8) $ 
-- (\inst3|top_cloud3_height\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(7),
	datac => \inst3|ALT_INV_ball_y_pos\(8),
	datad => \inst3|ALT_INV_top_cloud3_height\(8),
	dataf => \inst3|ALT_INV_top_cloud3_height\(7),
	combout => \inst3|LessThan79~0_combout\);

-- Location: MLABCELL_X28_Y17_N6
\inst3|Move_Ball~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~17_combout\ = ( !\inst3|Move_Ball~16_combout\ & ( \inst3|LessThan79~0_combout\ & ( (!\inst3|top_cloud3_height\(6) & (!\inst3|ball_y_pos\(6) & ((!\inst3|ball_y_pos\(5)) # (\inst3|top_cloud3_height\(5))))) # (\inst3|top_cloud3_height\(6) & 
-- ((!\inst3|ball_y_pos\(6)) # ((!\inst3|ball_y_pos\(5)) # (\inst3|top_cloud3_height\(5))))) ) ) ) # ( !\inst3|Move_Ball~16_combout\ & ( !\inst3|LessThan79~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011011101010011010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud3_height\(6),
	datab => \inst3|ALT_INV_ball_y_pos\(6),
	datac => \inst3|ALT_INV_top_cloud3_height\(5),
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	datae => \inst3|ALT_INV_Move_Ball~16_combout\,
	dataf => \inst3|ALT_INV_LessThan79~0_combout\,
	combout => \inst3|Move_Ball~17_combout\);

-- Location: MLABCELL_X28_Y17_N30
\inst3|LessThan79~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan79~1_combout\ = ( \inst3|top_cloud3_height\(6) & ( \inst3|LessThan79~0_combout\ & ( (\inst3|ball_y_pos\(6) & (!\inst3|ball_y_pos\(5) $ (\inst3|top_cloud3_height\(5)))) ) ) ) # ( !\inst3|top_cloud3_height\(6) & ( \inst3|LessThan79~0_combout\ 
-- & ( (!\inst3|ball_y_pos\(6) & (!\inst3|ball_y_pos\(5) $ (\inst3|top_cloud3_height\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000010100000100100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(6),
	datab => \inst3|ALT_INV_ball_y_pos\(5),
	datac => \inst3|ALT_INV_top_cloud3_height\(5),
	datae => \inst3|ALT_INV_top_cloud3_height\(6),
	dataf => \inst3|ALT_INV_LessThan79~0_combout\,
	combout => \inst3|LessThan79~1_combout\);

-- Location: MLABCELL_X28_Y17_N24
\inst3|Move_Ball~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~18_combout\ = ( \inst3|Move_Ball~17_combout\ & ( \inst3|LessThan79~1_combout\ & ( (!\inst3|ball_y_pos\(4) & (((!\inst3|LessThan79~2_combout\ & !\inst3|LessThan79~3_combout\)) # (\inst3|top_cloud3_height\(4)))) # (\inst3|ball_y_pos\(4) & 
-- (!\inst3|LessThan79~2_combout\ & (\inst3|top_cloud3_height\(4) & !\inst3|LessThan79~3_combout\))) ) ) ) # ( \inst3|Move_Ball~17_combout\ & ( !\inst3|LessThan79~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001000111000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan79~2_combout\,
	datab => \inst3|ALT_INV_ball_y_pos\(4),
	datac => \inst3|ALT_INV_top_cloud3_height\(4),
	datad => \inst3|ALT_INV_LessThan79~3_combout\,
	datae => \inst3|ALT_INV_Move_Ball~17_combout\,
	dataf => \inst3|ALT_INV_LessThan79~1_combout\,
	combout => \inst3|Move_Ball~18_combout\);

-- Location: LABCELL_X26_Y17_N18
\inst3|LessThan80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan80~0_combout\ = ( \inst3|bottom_cloud3_height\(0) & ( \inst3|bottom_cloud3_height\(1) & ( (!\inst3|ball_y_pos\(3) & (\inst3|bottom_cloud3_height\(3) & ((\inst3|bottom_cloud3_height\(2)) # (\inst3|ball_y_pos\(2))))) # (\inst3|ball_y_pos\(3) 
-- & (((\inst3|bottom_cloud3_height\(3)) # (\inst3|bottom_cloud3_height\(2))) # (\inst3|ball_y_pos\(2)))) ) ) ) # ( !\inst3|bottom_cloud3_height\(0) & ( \inst3|bottom_cloud3_height\(1) & ( (!\inst3|ball_y_pos\(3) & (\inst3|ball_y_pos\(2) & 
-- (\inst3|bottom_cloud3_height\(2) & \inst3|bottom_cloud3_height\(3)))) # (\inst3|ball_y_pos\(3) & (((\inst3|ball_y_pos\(2) & \inst3|bottom_cloud3_height\(2))) # (\inst3|bottom_cloud3_height\(3)))) ) ) ) # ( \inst3|bottom_cloud3_height\(0) & ( 
-- !\inst3|bottom_cloud3_height\(1) & ( (!\inst3|ball_y_pos\(3) & (\inst3|ball_y_pos\(2) & (\inst3|bottom_cloud3_height\(2) & \inst3|bottom_cloud3_height\(3)))) # (\inst3|ball_y_pos\(3) & (((\inst3|ball_y_pos\(2) & \inst3|bottom_cloud3_height\(2))) # 
-- (\inst3|bottom_cloud3_height\(3)))) ) ) ) # ( !\inst3|bottom_cloud3_height\(0) & ( !\inst3|bottom_cloud3_height\(1) & ( (!\inst3|ball_y_pos\(3) & (\inst3|ball_y_pos\(2) & (\inst3|bottom_cloud3_height\(2) & \inst3|bottom_cloud3_height\(3)))) # 
-- (\inst3|ball_y_pos\(3) & (((\inst3|ball_y_pos\(2) & \inst3|bottom_cloud3_height\(2))) # (\inst3|bottom_cloud3_height\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010111000000010101011100000001010101110001010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(3),
	datab => \inst3|ALT_INV_ball_y_pos\(2),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(2),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(3),
	datae => \inst3|ALT_INV_bottom_cloud3_height\(0),
	dataf => \inst3|ALT_INV_bottom_cloud3_height\(1),
	combout => \inst3|LessThan80~0_combout\);

-- Location: LABCELL_X25_Y17_N45
\inst3|LessThan80~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan80~1_combout\ = ( \inst3|LessThan80~0_combout\ & ( (!\inst3|Add3~13_sumout\ & (((!\inst3|Add3~17_sumout\ & !\inst3|bottom_cloud3_height\(4))) # (\inst3|bottom_cloud3_height\(5)))) # (\inst3|Add3~13_sumout\ & (!\inst3|Add3~17_sumout\ & 
-- (\inst3|bottom_cloud3_height\(5) & !\inst3|bottom_cloud3_height\(4)))) ) ) # ( !\inst3|LessThan80~0_combout\ & ( (!\inst3|Add3~13_sumout\ & ((!\inst3|Add3~17_sumout\) # ((!\inst3|bottom_cloud3_height\(4)) # (\inst3|bottom_cloud3_height\(5))))) # 
-- (\inst3|Add3~13_sumout\ & (\inst3|bottom_cloud3_height\(5) & ((!\inst3|Add3~17_sumout\) # (!\inst3|bottom_cloud3_height\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110001110110011111000111010001110000011001000111000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add3~17_sumout\,
	datab => \inst3|ALT_INV_Add3~13_sumout\,
	datac => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datad => \inst3|ALT_INV_bottom_cloud3_height\(4),
	dataf => \inst3|ALT_INV_LessThan80~0_combout\,
	combout => \inst3|LessThan80~1_combout\);

-- Location: LABCELL_X26_Y17_N0
\inst3|LessThan80~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan80~2_combout\ = ( \inst3|bottom_cloud3_height\(6) & ( \inst3|LessThan80~1_combout\ & ( (!\inst3|Add3~9_sumout\ & ((!\inst3|Add3~5_sumout\) # (!\inst3|bottom_cloud3_height\(5) $ (\inst3|bottom_cloud3_height\(7))))) # (\inst3|Add3~9_sumout\ & 
-- ((!\inst3|bottom_cloud3_height\(7) & ((!\inst3|Add3~5_sumout\))) # (\inst3|bottom_cloud3_height\(7) & (\inst3|bottom_cloud3_height\(5))))) ) ) ) # ( !\inst3|bottom_cloud3_height\(6) & ( \inst3|LessThan80~1_combout\ & ( (!\inst3|bottom_cloud3_height\(7) & 
-- ((!\inst3|Add3~9_sumout\) # ((!\inst3|bottom_cloud3_height\(5)) # (!\inst3|Add3~5_sumout\)))) # (\inst3|bottom_cloud3_height\(7) & (!\inst3|Add3~5_sumout\ & ((!\inst3|Add3~9_sumout\) # (!\inst3|bottom_cloud3_height\(5))))) ) ) ) # ( 
-- \inst3|bottom_cloud3_height\(6) & ( !\inst3|LessThan80~1_combout\ & ( (!\inst3|Add3~9_sumout\ & ((!\inst3|bottom_cloud3_height\(7) & ((!\inst3|Add3~5_sumout\))) # (\inst3|bottom_cloud3_height\(7) & (\inst3|bottom_cloud3_height\(5))))) # 
-- (\inst3|Add3~9_sumout\ & (!\inst3|Add3~5_sumout\ & (!\inst3|bottom_cloud3_height\(5) $ (\inst3|bottom_cloud3_height\(7))))) ) ) ) # ( !\inst3|bottom_cloud3_height\(6) & ( !\inst3|LessThan80~1_combout\ & ( (!\inst3|bottom_cloud3_height\(7) & 
-- ((!\inst3|Add3~5_sumout\) # ((!\inst3|Add3~9_sumout\ & !\inst3|bottom_cloud3_height\(5))))) # (\inst3|bottom_cloud3_height\(7) & (!\inst3|Add3~9_sumout\ & (!\inst3|bottom_cloud3_height\(5) & !\inst3|Add3~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010000000111000110000001011111110111000001111101110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add3~9_sumout\,
	datab => \inst3|ALT_INV_bottom_cloud3_height\(5),
	datac => \inst3|ALT_INV_bottom_cloud3_height\(7),
	datad => \inst3|ALT_INV_Add3~5_sumout\,
	datae => \inst3|ALT_INV_bottom_cloud3_height\(6),
	dataf => \inst3|ALT_INV_LessThan80~1_combout\,
	combout => \inst3|LessThan80~2_combout\);

-- Location: LABCELL_X24_Y17_N3
\inst3|Move_Ball~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~22_combout\ = ( \inst3|Move_Ball~18_combout\ & ( \inst3|LessThan80~2_combout\ & ( \inst3|Move_Ball~21_combout\ ) ) ) # ( !\inst3|Move_Ball~18_combout\ & ( \inst3|LessThan80~2_combout\ & ( (\inst3|Move_Ball~21_combout\ & 
-- (((!\inst3|LessThan80~3_combout\ & !\inst3|Move_Ball~15_combout\)) # (\inst3|ball_y_pos\(9)))) ) ) ) # ( \inst3|Move_Ball~18_combout\ & ( !\inst3|LessThan80~2_combout\ & ( \inst3|Move_Ball~21_combout\ ) ) ) # ( !\inst3|Move_Ball~18_combout\ & ( 
-- !\inst3|LessThan80~2_combout\ & ( (\inst3|Move_Ball~21_combout\ & ((!\inst3|Move_Ball~15_combout\) # (\inst3|ball_y_pos\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101000011110000111100001101000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(9),
	datab => \inst3|ALT_INV_LessThan80~3_combout\,
	datac => \inst3|ALT_INV_Move_Ball~21_combout\,
	datad => \inst3|ALT_INV_Move_Ball~15_combout\,
	datae => \inst3|ALT_INV_Move_Ball~18_combout\,
	dataf => \inst3|ALT_INV_LessThan80~2_combout\,
	combout => \inst3|Move_Ball~22_combout\);

-- Location: LABCELL_X29_Y17_N33
\inst3|Move_Ball~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~0_combout\ = ( \inst3|Add7~0_combout\ & ( \inst3|Add3~21_sumout\ & ( (!\inst3|Add3~1_sumout\) # (\inst3|Add7~1_combout\) ) ) ) # ( !\inst3|Add7~0_combout\ & ( \inst3|Add3~21_sumout\ & ( \inst3|Add7~1_combout\ ) ) ) # ( 
-- \inst3|Add7~0_combout\ & ( !\inst3|Add3~21_sumout\ & ( (!\inst3|Add3~1_sumout\ & \inst3|Add7~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add3~1_sumout\,
	datad => \inst3|ALT_INV_Add7~1_combout\,
	datae => \inst3|ALT_INV_Add7~0_combout\,
	dataf => \inst3|ALT_INV_Add3~21_sumout\,
	combout => \inst3|Move_Ball~0_combout\);

-- Location: LABCELL_X29_Y18_N45
\inst3|LessThan70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan70~0_combout\ = ( \inst3|bottom_cloud1_height\(1) & ( (!\inst3|bottom_cloud1_height\(0) & (\inst3|bottom_cloud1_height\(2) & \inst3|ball_y_pos\(2))) # (\inst3|bottom_cloud1_height\(0) & ((\inst3|ball_y_pos\(2)) # 
-- (\inst3|bottom_cloud1_height\(2)))) ) ) # ( !\inst3|bottom_cloud1_height\(1) & ( (\inst3|bottom_cloud1_height\(2) & \inst3|ball_y_pos\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(0),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(2),
	datad => \inst3|ALT_INV_ball_y_pos\(2),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(1),
	combout => \inst3|LessThan70~0_combout\);

-- Location: LABCELL_X29_Y18_N24
\inst3|LessThan70~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan70~1_combout\ = ( \inst3|bottom_cloud1_height\(3) & ( \inst3|Add3~17_sumout\ & ( (!\inst3|ball_y_pos\(3) & (!\inst3|bottom_cloud1_height\(4) & !\inst3|LessThan70~0_combout\)) ) ) ) # ( !\inst3|bottom_cloud1_height\(3) & ( 
-- \inst3|Add3~17_sumout\ & ( (!\inst3|bottom_cloud1_height\(4) & ((!\inst3|ball_y_pos\(3)) # (!\inst3|LessThan70~0_combout\))) ) ) ) # ( \inst3|bottom_cloud1_height\(3) & ( !\inst3|Add3~17_sumout\ & ( (!\inst3|bottom_cloud1_height\(4)) # 
-- ((!\inst3|ball_y_pos\(3) & !\inst3|LessThan70~0_combout\)) ) ) ) # ( !\inst3|bottom_cloud1_height\(3) & ( !\inst3|Add3~17_sumout\ & ( (!\inst3|ball_y_pos\(3)) # ((!\inst3|bottom_cloud1_height\(4)) # (!\inst3|LessThan70~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111110101111000011110000101000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(3),
	datac => \inst3|ALT_INV_bottom_cloud1_height\(4),
	datad => \inst3|ALT_INV_LessThan70~0_combout\,
	datae => \inst3|ALT_INV_bottom_cloud1_height\(3),
	dataf => \inst3|ALT_INV_Add3~17_sumout\,
	combout => \inst3|LessThan70~1_combout\);

-- Location: MLABCELL_X28_Y18_N57
\inst3|LessThan70~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan70~2_combout\ = ( \inst3|LessThan70~1_combout\ & ( (!\inst3|bottom_cloud1_height\(6) & ((!\inst3|Add3~9_sumout\) # ((!\inst3|bottom_cloud1_height\(5) & !\inst3|Add3~13_sumout\)))) # (\inst3|bottom_cloud1_height\(6) & 
-- (((!\inst3|Add3~9_sumout\ & !\inst3|Add3~13_sumout\)) # (\inst3|bottom_cloud1_height\(5)))) ) ) # ( !\inst3|LessThan70~1_combout\ & ( (!\inst3|bottom_cloud1_height\(6) & (!\inst3|Add3~9_sumout\ & ((!\inst3|bottom_cloud1_height\(5)) # 
-- (!\inst3|Add3~13_sumout\)))) # (\inst3|bottom_cloud1_height\(6) & (\inst3|bottom_cloud1_height\(5) & ((!\inst3|Add3~9_sumout\) # (!\inst3|Add3~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000110010000101100011001000011111001101100011111100110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud1_height\(6),
	datab => \inst3|ALT_INV_bottom_cloud1_height\(5),
	datac => \inst3|ALT_INV_Add3~9_sumout\,
	datad => \inst3|ALT_INV_Add3~13_sumout\,
	dataf => \inst3|ALT_INV_LessThan70~1_combout\,
	combout => \inst3|LessThan70~2_combout\);

-- Location: LABCELL_X24_Y19_N15
\inst3|Add7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~2_combout\ = ( \inst3|bottom_cloud1_height\(5) & ( !\inst3|bottom_cloud1_height\(7) $ (\inst3|bottom_cloud1_height\(6)) ) ) # ( !\inst3|bottom_cloud1_height\(5) & ( !\inst3|bottom_cloud1_height\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud1_height\(7),
	datad => \inst3|ALT_INV_bottom_cloud1_height\(6),
	dataf => \inst3|ALT_INV_bottom_cloud1_height\(5),
	combout => \inst3|Add7~2_combout\);

-- Location: LABCELL_X31_Y21_N0
\inst3|LessThan69~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan69~0_combout\ = ( \inst3|ball_y_pos\(7) & ( \inst3|top_cloud1_height\(6) & ( (\inst3|top_cloud1_height\(7) & (\inst3|ball_y_pos\(6) & (!\inst3|top_cloud1_height\(8) $ (\inst3|ball_y_pos\(8))))) ) ) ) # ( !\inst3|ball_y_pos\(7) & ( 
-- \inst3|top_cloud1_height\(6) & ( (!\inst3|top_cloud1_height\(7) & (\inst3|ball_y_pos\(6) & (!\inst3|top_cloud1_height\(8) $ (\inst3|ball_y_pos\(8))))) ) ) ) # ( \inst3|ball_y_pos\(7) & ( !\inst3|top_cloud1_height\(6) & ( (\inst3|top_cloud1_height\(7) & 
-- (!\inst3|ball_y_pos\(6) & (!\inst3|top_cloud1_height\(8) $ (\inst3|ball_y_pos\(8))))) ) ) ) # ( !\inst3|ball_y_pos\(7) & ( !\inst3|top_cloud1_height\(6) & ( (!\inst3|top_cloud1_height\(7) & (!\inst3|ball_y_pos\(6) & (!\inst3|top_cloud1_height\(8) $ 
-- (\inst3|ball_y_pos\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000010010000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud1_height\(8),
	datab => \inst3|ALT_INV_ball_y_pos\(8),
	datac => \inst3|ALT_INV_top_cloud1_height\(7),
	datad => \inst3|ALT_INV_ball_y_pos\(6),
	datae => \inst3|ALT_INV_ball_y_pos\(7),
	dataf => \inst3|ALT_INV_top_cloud1_height\(6),
	combout => \inst3|LessThan69~0_combout\);

-- Location: LABCELL_X31_Y21_N42
\inst3|Move_Ball~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~1_combout\ = ( \inst3|top_cloud1_height\(6) & ( \inst3|top_cloud1_height\(7) & ( (!\inst3|top_cloud1_height\(8) & \inst3|ball_y_pos\(8)) ) ) ) # ( !\inst3|top_cloud1_height\(6) & ( \inst3|top_cloud1_height\(7) & ( 
-- (!\inst3|top_cloud1_height\(8) & (((\inst3|ball_y_pos\(7) & \inst3|ball_y_pos\(6))) # (\inst3|ball_y_pos\(8)))) # (\inst3|top_cloud1_height\(8) & (\inst3|ball_y_pos\(7) & (\inst3|ball_y_pos\(6) & \inst3|ball_y_pos\(8)))) ) ) ) # ( 
-- \inst3|top_cloud1_height\(6) & ( !\inst3|top_cloud1_height\(7) & ( (!\inst3|ball_y_pos\(7) & (!\inst3|top_cloud1_height\(8) & \inst3|ball_y_pos\(8))) # (\inst3|ball_y_pos\(7) & ((!\inst3|top_cloud1_height\(8)) # (\inst3|ball_y_pos\(8)))) ) ) ) # ( 
-- !\inst3|top_cloud1_height\(6) & ( !\inst3|top_cloud1_height\(7) & ( (!\inst3|top_cloud1_height\(8) & (((\inst3|ball_y_pos\(8)) # (\inst3|ball_y_pos\(6))) # (\inst3|ball_y_pos\(7)))) # (\inst3|top_cloud1_height\(8) & (\inst3|ball_y_pos\(8) & 
-- ((\inst3|ball_y_pos\(6)) # (\inst3|ball_y_pos\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011110111010100001111010100010000111100010000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(7),
	datab => \inst3|ALT_INV_ball_y_pos\(6),
	datac => \inst3|ALT_INV_top_cloud1_height\(8),
	datad => \inst3|ALT_INV_ball_y_pos\(8),
	datae => \inst3|ALT_INV_top_cloud1_height\(6),
	dataf => \inst3|ALT_INV_top_cloud1_height\(7),
	combout => \inst3|Move_Ball~1_combout\);

-- Location: LABCELL_X31_Y21_N54
\inst3|Move_Ball~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~2_combout\ = ( \inst3|LessThan69~0_combout\ & ( !\inst3|Move_Ball~1_combout\ & ( (!\inst3|top_cloud1_height\(5) & (!\inst3|ball_y_pos\(5) & ((!\inst3|ball_y_pos\(4)) # (\inst3|top_cloud1_height\(4))))) # (\inst3|top_cloud1_height\(5) & 
-- ((!\inst3|ball_y_pos\(4)) # ((!\inst3|ball_y_pos\(5)) # (\inst3|top_cloud1_height\(4))))) ) ) ) # ( !\inst3|LessThan69~0_combout\ & ( !\inst3|Move_Ball~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101111110010001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(4),
	datab => \inst3|ALT_INV_top_cloud1_height\(5),
	datac => \inst3|ALT_INV_top_cloud1_height\(4),
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	datae => \inst3|ALT_INV_LessThan69~0_combout\,
	dataf => \inst3|ALT_INV_Move_Ball~1_combout\,
	combout => \inst3|Move_Ball~2_combout\);

-- Location: LABCELL_X31_Y21_N36
\inst3|LessThan69~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan69~1_combout\ = ( \inst3|LessThan69~0_combout\ & ( \inst3|top_cloud1_height\(4) & ( (\inst3|ball_y_pos\(4) & (!\inst3|top_cloud1_height\(5) $ (\inst3|ball_y_pos\(5)))) ) ) ) # ( \inst3|LessThan69~0_combout\ & ( !\inst3|top_cloud1_height\(4) 
-- & ( (!\inst3|ball_y_pos\(4) & (!\inst3|top_cloud1_height\(5) $ (\inst3|ball_y_pos\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000011000000000000000000000000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud1_height\(5),
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	datad => \inst3|ALT_INV_ball_y_pos\(5),
	datae => \inst3|ALT_INV_LessThan69~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud1_height\(4),
	combout => \inst3|LessThan69~1_combout\);

-- Location: LABCELL_X25_Y19_N15
\inst3|LessThan69~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan69~2_combout\ = ( !\inst3|top_cloud1_height\(2) & ( \inst3|ball_y_pos\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_ball_y_pos\(2),
	dataf => \inst3|ALT_INV_top_cloud1_height\(2),
	combout => \inst3|LessThan69~2_combout\);

-- Location: LABCELL_X31_Y22_N27
\inst3|Move_Ball~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~3_combout\ = ( \inst3|LessThan69~1_combout\ & ( \inst3|LessThan69~2_combout\ & ( (!\inst3|ball_y_pos\(9) & (((!\inst3|Move_Ball~2_combout\) # (!\inst3|top_cloud1_height\(3))) # (\inst3|ball_y_pos\(3)))) ) ) ) # ( 
-- !\inst3|LessThan69~1_combout\ & ( \inst3|LessThan69~2_combout\ & ( (!\inst3|ball_y_pos\(9) & !\inst3|Move_Ball~2_combout\) ) ) ) # ( \inst3|LessThan69~1_combout\ & ( !\inst3|LessThan69~2_combout\ & ( (!\inst3|ball_y_pos\(9) & 
-- ((!\inst3|Move_Ball~2_combout\) # ((\inst3|ball_y_pos\(3) & !\inst3|top_cloud1_height\(3))))) ) ) ) # ( !\inst3|LessThan69~1_combout\ & ( !\inst3|LessThan69~2_combout\ & ( (!\inst3|ball_y_pos\(9) & !\inst3|Move_Ball~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110001001100000011000000110000001100110011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(3),
	datab => \inst3|ALT_INV_ball_y_pos\(9),
	datac => \inst3|ALT_INV_Move_Ball~2_combout\,
	datad => \inst3|ALT_INV_top_cloud1_height\(3),
	datae => \inst3|ALT_INV_LessThan69~1_combout\,
	dataf => \inst3|ALT_INV_LessThan69~2_combout\,
	combout => \inst3|Move_Ball~3_combout\);

-- Location: LABCELL_X25_Y20_N54
\inst3|LessThan70~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan70~3_combout\ = ( \inst3|Add3~1_sumout\ & ( \inst3|Add3~21_sumout\ & ( (\inst3|Add7~0_combout\ & !\inst3|Add7~1_combout\) ) ) ) # ( !\inst3|Add3~1_sumout\ & ( \inst3|Add3~21_sumout\ & ( (!\inst3|Add7~0_combout\ & !\inst3|Add7~1_combout\) ) 
-- ) ) # ( \inst3|Add3~1_sumout\ & ( !\inst3|Add3~21_sumout\ & ( (\inst3|Add7~0_combout\ & \inst3|Add7~1_combout\) ) ) ) # ( !\inst3|Add3~1_sumout\ & ( !\inst3|Add3~21_sumout\ & ( (!\inst3|Add7~0_combout\ & \inst3|Add7~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000111111110000000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add7~0_combout\,
	datad => \inst3|ALT_INV_Add7~1_combout\,
	datae => \inst3|ALT_INV_Add3~1_sumout\,
	dataf => \inst3|ALT_INV_Add3~21_sumout\,
	combout => \inst3|LessThan70~3_combout\);

-- Location: LABCELL_X25_Y17_N18
\inst3|Move_Ball~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~4_combout\ = ( \inst3|Move_Ball~3_combout\ & ( \inst3|LessThan70~3_combout\ & ( ((!\inst3|LessThan70~2_combout\ & (\inst3|Add7~2_combout\ & !\inst3|Add3~5_sumout\)) # (\inst3|LessThan70~2_combout\ & ((!\inst3|Add3~5_sumout\) # 
-- (\inst3|Add7~2_combout\)))) # (\inst3|Move_Ball~0_combout\) ) ) ) # ( \inst3|Move_Ball~3_combout\ & ( !\inst3|LessThan70~3_combout\ & ( \inst3|Move_Ball~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Move_Ball~0_combout\,
	datab => \inst3|ALT_INV_LessThan70~2_combout\,
	datac => \inst3|ALT_INV_Add7~2_combout\,
	datad => \inst3|ALT_INV_Add3~5_sumout\,
	datae => \inst3|ALT_INV_Move_Ball~3_combout\,
	dataf => \inst3|ALT_INV_LessThan70~3_combout\,
	combout => \inst3|Move_Ball~4_combout\);

-- Location: LABCELL_X24_Y17_N18
\inst3|Move_Ball~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Move_Ball~23_combout\ = ( \inst3|Move_Ball~22_combout\ & ( \inst3|Move_Ball~4_combout\ ) ) # ( !\inst3|Move_Ball~22_combout\ & ( \inst3|Move_Ball~4_combout\ & ( \inst3|Move_Ball~14_combout\ ) ) ) # ( \inst3|Move_Ball~22_combout\ & ( 
-- !\inst3|Move_Ball~4_combout\ ) ) # ( !\inst3|Move_Ball~22_combout\ & ( !\inst3|Move_Ball~4_combout\ & ( ((\inst3|Move_Ball~6_combout\ & ((!\inst3|Add4~2_combout\) # (\inst3|LessThan67~1_combout\)))) # (\inst3|Move_Ball~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111111111111111111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add4~2_combout\,
	datab => \inst3|ALT_INV_Move_Ball~14_combout\,
	datac => \inst3|ALT_INV_Move_Ball~6_combout\,
	datad => \inst3|ALT_INV_LessThan67~1_combout\,
	datae => \inst3|ALT_INV_Move_Ball~22_combout\,
	dataf => \inst3|ALT_INV_Move_Ball~4_combout\,
	combout => \inst3|Move_Ball~23_combout\);

-- Location: MLABCELL_X28_Y19_N6
\inst3|collision~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|collision~feeder_combout\ = ( \inst3|Move_Ball~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Move_Ball~23_combout\,
	combout => \inst3|collision~feeder_combout\);

-- Location: FF_X28_Y19_N8
\inst3|collision\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|collision~feeder_combout\,
	ena => \inst3|game_running~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|collision~q\);

-- Location: LABCELL_X29_Y19_N30
\inst3|red~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|red~12_combout\ = ( \inst3|blue~0_combout\ & ( \inst3|bottom_cloud3_on~combout\ & ( (!\inst3|red~11_combout\ & !\inst3|ball_on~6_combout\) ) ) ) # ( !\inst3|blue~0_combout\ & ( \inst3|bottom_cloud3_on~combout\ & ( (!\inst3|red~11_combout\ & 
-- !\inst3|ball_on~6_combout\) ) ) ) # ( \inst3|blue~0_combout\ & ( !\inst3|bottom_cloud3_on~combout\ & ( (!\inst3|red~11_combout\ & ((!\inst3|ball_on~6_combout\) # ((\inst3|collision~q\ & !\inst3|top_cloud3_on~1_combout\)))) ) ) ) # ( 
-- !\inst3|blue~0_combout\ & ( !\inst3|bottom_cloud3_on~combout\ & ( (!\inst3|red~11_combout\ & !\inst3|ball_on~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110001001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_collision~q\,
	datab => \inst3|ALT_INV_red~11_combout\,
	datac => \inst3|ALT_INV_ball_on~6_combout\,
	datad => \inst3|ALT_INV_top_cloud3_on~1_combout\,
	datae => \inst3|ALT_INV_blue~0_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud3_on~combout\,
	combout => \inst3|red~12_combout\);

-- Location: LABCELL_X29_Y26_N30
\inst2|red_out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out3~0_combout\ = ( \inst14|Mux0~0_combout\ & ( \inst3|red~9_combout\ & ( (!\inst14|Equal0~0_combout\) # (((!\inst14|Equal0~1_combout\) # (\inst14|Mux3~0_combout\)) # (\inst14|Mux10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Equal0~0_combout\,
	datab => \inst14|ALT_INV_Mux10~0_combout\,
	datac => \inst14|ALT_INV_Equal0~1_combout\,
	datad => \inst14|ALT_INV_Mux3~0_combout\,
	datae => \inst14|ALT_INV_Mux0~0_combout\,
	dataf => \inst3|ALT_INV_red~9_combout\,
	combout => \inst2|red_out3~0_combout\);

-- Location: LABCELL_X29_Y26_N48
\inst2|red_out3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out3~2_combout\ = ( \inst2|blue_out3~3_combout\ & ( \inst2|red_out3~0_combout\ & ( ((\inst13|Mux0~0_combout\) # (\inst2|blue_out3~5_combout\)) # (\inst2|red_out3~1_combout\) ) ) ) # ( !\inst2|blue_out3~3_combout\ & ( \inst2|red_out3~0_combout\ 
-- & ( (\inst2|blue_out3~5_combout\) # (\inst2|red_out3~1_combout\) ) ) ) # ( \inst2|blue_out3~3_combout\ & ( !\inst2|red_out3~0_combout\ & ( (((\inst3|red~12_combout\ & \inst2|blue_out3~5_combout\)) # (\inst13|Mux0~0_combout\)) # 
-- (\inst2|red_out3~1_combout\) ) ) ) # ( !\inst2|blue_out3~3_combout\ & ( !\inst2|red_out3~0_combout\ & ( ((\inst3|red~12_combout\ & \inst2|blue_out3~5_combout\)) # (\inst2|red_out3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101111111111101011111010111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_red_out3~1_combout\,
	datab => \inst3|ALT_INV_red~12_combout\,
	datac => \inst2|ALT_INV_blue_out3~5_combout\,
	datad => \inst13|ALT_INV_Mux0~0_combout\,
	datae => \inst2|ALT_INV_blue_out3~3_combout\,
	dataf => \inst2|ALT_INV_red_out3~0_combout\,
	combout => \inst2|red_out3~2_combout\);

-- Location: MLABCELL_X28_Y26_N36
\inst2|red_out3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out3~feeder_combout\ = \inst2|red_out3~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_red_out3~2_combout\,
	combout => \inst2|red_out3~feeder_combout\);

-- Location: FF_X28_Y26_N37
\inst2|red_out3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|red_out3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|red_out3~q\);

-- Location: LABCELL_X29_Y26_N33
\inst2|red_out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out2~0_combout\ = ( \inst14|Mux1~0_combout\ & ( \inst3|red~9_combout\ & ( (!\inst14|Equal0~0_combout\) # (((!\inst14|Equal0~1_combout\) # (\inst14|Mux3~0_combout\)) # (\inst14|Mux10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Equal0~0_combout\,
	datab => \inst14|ALT_INV_Mux10~0_combout\,
	datac => \inst14|ALT_INV_Mux3~0_combout\,
	datad => \inst14|ALT_INV_Equal0~1_combout\,
	datae => \inst14|ALT_INV_Mux1~0_combout\,
	dataf => \inst3|ALT_INV_red~9_combout\,
	combout => \inst2|red_out2~0_combout\);

-- Location: LABCELL_X29_Y26_N21
\inst2|red_out2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out2~1_combout\ = ( \inst11|Mux1~0_combout\ & ( ((\inst12|Mux1~6_combout\ & \inst2|blue_out3~6_combout\)) # (\inst2|blue_out3~7_combout\) ) ) # ( !\inst11|Mux1~0_combout\ & ( (\inst12|Mux1~6_combout\ & \inst2|blue_out3~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~7_combout\,
	datab => \inst12|ALT_INV_Mux1~6_combout\,
	datad => \inst2|ALT_INV_blue_out3~6_combout\,
	dataf => \inst11|ALT_INV_Mux1~0_combout\,
	combout => \inst2|red_out2~1_combout\);

-- Location: MLABCELL_X28_Y24_N18
\inst2|red_out2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out2~2_combout\ = ( \inst2|blue_out3~3_combout\ & ( \inst3|red~12_combout\ & ( ((\inst2|red_out2~1_combout\) # (\inst2|blue_out3~5_combout\)) # (\inst13|Mux1~0_combout\) ) ) ) # ( !\inst2|blue_out3~3_combout\ & ( \inst3|red~12_combout\ & ( 
-- (\inst2|red_out2~1_combout\) # (\inst2|blue_out3~5_combout\) ) ) ) # ( \inst2|blue_out3~3_combout\ & ( !\inst3|red~12_combout\ & ( (((\inst2|blue_out3~5_combout\ & \inst2|red_out2~0_combout\)) # (\inst2|red_out2~1_combout\)) # (\inst13|Mux1~0_combout\) ) 
-- ) ) # ( !\inst2|blue_out3~3_combout\ & ( !\inst3|red~12_combout\ & ( ((\inst2|blue_out3~5_combout\ & \inst2|red_out2~0_combout\)) # (\inst2|red_out2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111010101111111111100110011111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux1~0_combout\,
	datab => \inst2|ALT_INV_blue_out3~5_combout\,
	datac => \inst2|ALT_INV_red_out2~0_combout\,
	datad => \inst2|ALT_INV_red_out2~1_combout\,
	datae => \inst2|ALT_INV_blue_out3~3_combout\,
	dataf => \inst3|ALT_INV_red~12_combout\,
	combout => \inst2|red_out2~2_combout\);

-- Location: FF_X28_Y21_N4
\inst2|red_out2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|red_out2~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|red_out2~q\);

-- Location: LABCELL_X29_Y26_N12
\inst2|red_out1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out1~1_combout\ = ( \inst2|blue_out3~1_combout\ & ( \inst11|Mux2~0_combout\ & ( ((\inst2|blue_out3~6_combout\ & \inst12|Mux2~6_combout\)) # (\inst3|red~5_combout\) ) ) ) # ( !\inst2|blue_out3~1_combout\ & ( \inst11|Mux2~0_combout\ & ( 
-- (\inst2|blue_out3~6_combout\ & \inst12|Mux2~6_combout\) ) ) ) # ( \inst2|blue_out3~1_combout\ & ( !\inst11|Mux2~0_combout\ & ( (\inst2|blue_out3~6_combout\ & \inst12|Mux2~6_combout\) ) ) ) # ( !\inst2|blue_out3~1_combout\ & ( !\inst11|Mux2~0_combout\ & ( 
-- (\inst2|blue_out3~6_combout\ & \inst12|Mux2~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_blue_out3~6_combout\,
	datac => \inst3|ALT_INV_red~5_combout\,
	datad => \inst12|ALT_INV_Mux2~6_combout\,
	datae => \inst2|ALT_INV_blue_out3~1_combout\,
	dataf => \inst11|ALT_INV_Mux2~0_combout\,
	combout => \inst2|red_out1~1_combout\);

-- Location: LABCELL_X53_Y23_N3
\inst2|red_out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out1~0_combout\ = ( \inst3|red~9_combout\ & ( \inst14|Equal0~0_combout\ & ( (\inst14|Mux2~0_combout\ & (((!\inst14|Equal0~1_combout\) # (\inst14|Mux10~0_combout\)) # (\inst14|Mux3~0_combout\))) ) ) ) # ( \inst3|red~9_combout\ & ( 
-- !\inst14|Equal0~0_combout\ & ( \inst14|Mux2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|ALT_INV_Mux3~0_combout\,
	datab => \inst14|ALT_INV_Mux2~0_combout\,
	datac => \inst14|ALT_INV_Mux10~0_combout\,
	datad => \inst14|ALT_INV_Equal0~1_combout\,
	datae => \inst3|ALT_INV_red~9_combout\,
	dataf => \inst14|ALT_INV_Equal0~0_combout\,
	combout => \inst2|red_out1~0_combout\);

-- Location: MLABCELL_X28_Y26_N42
\inst2|red_out1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out1~2_combout\ = ( \inst2|red_out1~0_combout\ & ( \inst3|red~12_combout\ & ( (((\inst13|Mux2~0_combout\ & \inst2|blue_out3~3_combout\)) # (\inst2|blue_out3~5_combout\)) # (\inst2|red_out1~1_combout\) ) ) ) # ( !\inst2|red_out1~0_combout\ & ( 
-- \inst3|red~12_combout\ & ( (((\inst13|Mux2~0_combout\ & \inst2|blue_out3~3_combout\)) # (\inst2|blue_out3~5_combout\)) # (\inst2|red_out1~1_combout\) ) ) ) # ( \inst2|red_out1~0_combout\ & ( !\inst3|red~12_combout\ & ( (((\inst13|Mux2~0_combout\ & 
-- \inst2|blue_out3~3_combout\)) # (\inst2|blue_out3~5_combout\)) # (\inst2|red_out1~1_combout\) ) ) ) # ( !\inst2|red_out1~0_combout\ & ( !\inst3|red~12_combout\ & ( ((\inst13|Mux2~0_combout\ & \inst2|blue_out3~3_combout\)) # (\inst2|red_out1~1_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101111111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_Mux2~0_combout\,
	datab => \inst2|ALT_INV_red_out1~1_combout\,
	datac => \inst2|ALT_INV_blue_out3~3_combout\,
	datad => \inst2|ALT_INV_blue_out3~5_combout\,
	datae => \inst2|ALT_INV_red_out1~0_combout\,
	dataf => \inst3|ALT_INV_red~12_combout\,
	combout => \inst2|red_out1~2_combout\);

-- Location: FF_X28_Y26_N43
\inst2|red_out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|red_out1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|red_out1~q\);

-- Location: LABCELL_X26_Y24_N54
\inst2|red_out0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out0~4_combout\ = ( \inst12|Mux3~6_combout\ & ( \inst2|blue_out3~7_combout\ & ( (\inst2|blue_out3~6_combout\) # (\inst11|Mux3~0_combout\) ) ) ) # ( !\inst12|Mux3~6_combout\ & ( \inst2|blue_out3~7_combout\ & ( \inst11|Mux3~0_combout\ ) ) ) # ( 
-- \inst12|Mux3~6_combout\ & ( !\inst2|blue_out3~7_combout\ & ( \inst2|blue_out3~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100110011001100110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_Mux3~0_combout\,
	datad => \inst2|ALT_INV_blue_out3~6_combout\,
	datae => \inst12|ALT_INV_Mux3~6_combout\,
	dataf => \inst2|ALT_INV_blue_out3~7_combout\,
	combout => \inst2|red_out0~4_combout\);

-- Location: MLABCELL_X28_Y20_N30
\inst2|red_out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out0~0_combout\ = ( !\inst3|red~8_combout\ & ( ((\inst2|blue_out3~2_combout\ & (((\inst3|red~9_combout\ & \inst14|Mux3~0_combout\)) # (\inst3|red~12_combout\)))) # (\inst2|red_out0~4_combout\) ) ) # ( \inst3|red~8_combout\ & ( 
-- ((((\inst13|Mux3~0_combout\ & \inst2|blue_out3~2_combout\)) # (\inst2|red_out0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_red~9_combout\,
	datab => \inst3|ALT_INV_red~12_combout\,
	datac => \inst13|ALT_INV_Mux3~0_combout\,
	datad => \inst2|ALT_INV_blue_out3~2_combout\,
	datae => \inst3|ALT_INV_red~8_combout\,
	dataf => \inst2|ALT_INV_red_out0~4_combout\,
	datag => \inst14|ALT_INV_Mux3~0_combout\,
	combout => \inst2|red_out0~0_combout\);

-- Location: FF_X28_Y21_N10
\inst2|red_out0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|red_out0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|red_out0~q\);

-- Location: IOIBUF_X33_Y0_N75
\sw[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(9),
	o => \sw[9]~input_o\);

-- Location: IOIBUF_X33_Y0_N92
\sw[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(8),
	o => \sw[8]~input_o\);

-- Location: IOIBUF_X34_Y0_N35
\sw[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(7),
	o => \sw[7]~input_o\);

-- Location: IOIBUF_X34_Y0_N52
\sw[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(6),
	o => \sw[6]~input_o\);

-- Location: IOIBUF_X36_Y0_N52
\sw[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(5),
	o => \sw[5]~input_o\);

-- Location: IOIBUF_X36_Y0_N35
\sw[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(4),
	o => \sw[4]~input_o\);

-- Location: IOIBUF_X34_Y0_N18
\sw[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(3),
	o => \sw[3]~input_o\);

-- Location: IOIBUF_X34_Y0_N1
\sw[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(2),
	o => \sw[2]~input_o\);

-- Location: IOIBUF_X33_Y0_N58
\sw[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(1),
	o => \sw[1]~input_o\);

-- Location: IOIBUF_X33_Y0_N41
\sw[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(0),
	o => \sw[0]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


