[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54418RTER production of TEXAS INSTRUMENTS from the text:TPS54418\nEN PH\nVSENSEPWRGD\nRT/CLK\nCOMPVOUTBOOT VINVIN\nSS\nAGNDGND\nPowerPad\n0.5 31 1.5 2.5 2 0\nOutput Current (A)50556065707580859095100Efficiency (%)\nVIN = 5 V\nVOUT = 1.8 V\nfSW = 500 kHz\n43.5\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nTPS54418 2.95-V to6-VInput, 4-AOutput, 2-MHz, Synchronous Step-Down\nSWIFT ™Converter\n11Features\n1•Two, 30-mΩ(typical) MOSFETs forHigh-\nEfficiency at4-Aloads\n•Switching Frequency: 200kHzto2MHz\n•Voltage Reference Over Temperature: 0.8V±1%\n•Synchronizes toExternal Clock\n•Adjustable Soft Start/Sequencing\n•UVandOVPower-Good Output\n•Low Operating andShutdown Quiescent Current\n•Safe Start-Up intoPrebiased Output\n•Cycle-by-Cycle Current Limit, Thermal and\nFrequency Foldback Protection\n•Operating Junction Temperature Range: –40°Cto\n150°C\n•Thermally Enhanced 3mm×3mm16-pin WQFN\nPackage\n•Create aCustom Design Using theTPS54418\nWith theWEBENCH®Power Designer\n2Applications\n•Low-Voltage, High-Density Power Systems\n•Point-of-Load Regulation forHigh Performance\nDSPs, FPGAs, ASICs andMicroprocessors\n•Broadband, Networking andOptical\nCommunications Infrastructure3Description\nTheTPS54418 device isafull-featured, 6-V, 4-A,\nsynchronous, step-down current-mode converter with\ntwointegrated MOSFETs.\nThe TPS54418 device enables small designs by\nintegrating the MOSFETs, implementing current\nmode control toreduce external component count,\nreducing inductor size byenabling upto2-MHz\nswitching frequency, and minimizing the device\nfootprint with asmall, 3mm x3mm, thermally\nenhanced, QFN package.\nThe TPS54418 device provides accurate regulation\nforavariety ofloads with anaccurate ±1%voltage\nreference (VREF)over temperature.\nEfficiency ismaximized through theintegrated 30-mΩ\nMOSFETs anda350-μAtypical supply current. Using\ntheENpin,shutdown supply current isreduced to2\nμAbyentering ashutdown mode.\nUndervoltage lockout isinternally setat2.6V,but\ncanbeincreased byprogramming thethreshold with\naresistor network ontheenable pin. The output\nvoltage startup ramp iscontrolled bythesoft-start pin.\nAnopen-drain power-good signal indicates theoutput\niswithin 93% to107% ofitsnominal voltage.\nFrequency foldback and thermal shutdown protects\nthedevice during anovercurrent condition.\nFor more SWIFT ™documentation, see the TI\nwebsite atwww.ti.com/swift .\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS54418 WQFN (16) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\nEfficiency vsOutput Current\n2TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings ............................................................ 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 127.3 Feature Description ................................................. 12\n7.4 Device Functional Modes ........................................ 17\n8Application andImplementation ........................ 20\n8.1 Application Information ............................................ 20\n8.2 Typical Application .................................................. 20\n9Power Supply Recommendations ...................... 30\n10Layout ................................................................... 30\n10.1 Layout Guidelines ................................................. 30\n10.2 Layout Example .................................................... 31\n11Device andDocumentation Support ................. 32\n11.1 Device Support .................................................... 32\n11.2 Trademarks ........................................................... 32\n11.3 Electrostatic Discharge Caution ............................ 32\n11.4 Glossary ................................................................ 32\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 32\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(December 2014) toRevision E Page\n•update title............................................................................................................................................................................. 1\nChanges from Revision C(July 2013) toRevision D Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes section, Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section ............................................................... 1\nChanges from Revision B(August 2012) toRevision C Page\n•Added Figure 22toTypical Characteristics section ............................................................................................................... 9\n•Added clarity toFixed Frequency PWM Control section ...................................................................................................... 12\n•Added clarity toSoft-Start Pinsection .................................................................................................................................. 14\n•Added clarity toSynchronize Using theRT/CLK Pinsection ............................................................................................... 16\n•Added Step Five: Minimum Load DCCOMP Voltage section ............................................................................................. 23\n•Added clarity totheStep Six:Choose theSoft-Start Capacitor section .............................................................................. 23\nVIN\nGND\nGND\nVIN\nPH\nPH\nSSEN\nPWRGDBOOT\nPHRT/CLKCOMPAGND\nVSENSE1\n43216 15 14 13\n12\n91011\n5 6 7 8Thermal \nPadVIN\n3TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) I=Input, O=Output, G=Ground5PinConfiguration andFunctions\nRTE Package\n16PinWQFN\n(TOP VIEW)\nPinFunctions\nPIN\nI/O(1)DESCRIPTION\nNAME NO.\nAGND 5 G Analog ground should beelectrically connected toGND close tothedevice.\nBOOT 13 IAbootstrap capacitor isrequired between BOOT andPH.Ifthevoltage onthiscapacitor isbelow the\nminimum required bytheBOOT UVLO, theoutput isforced toswitch offuntil thecapacitor isrefreshed.\nCOMP 7 OError amplifier output, andinput totheoutput switch current comparator. Connect frequency\ncompensation components tothispin.\nEN 15 IEnable pin,internal pull-up current source. Pullbelow 1.2Vtodisable. Float toenable. Can beused to\nsettheon/off threshold (adjust UVLO) with twoadditional resistors.\nGND3\nG Power ground. This pinshould beelectrically connected directly tothepower padunder thedevice.\n4\nPH10\nOThesource oftheinternal high-side power MOSFET, anddrain oftheinternal low-side (synchronous)\nrectifier MOSFET.11\n12\nPWRGD 14 OAnopen drain output, asserts lowifoutput voltage islowduetothermal shutdown, overcurrent,\nover/under-voltage orENshut down.\nRT/CLK 8 I/O Resistor Timing orExternal Clock input pin.\nSS 9 I/O Slow-start. Anexternal capacitor connected tothispinsets theoutput voltage risetime. Soft\nVIN1\nI Input supply voltage, 2.95 Vto6V. 2\n16\nVSENSE 6 I Inverting node ofthetransconductance (gm) error amplifier.\nThermal Pad GGND pinshould beconnected totheexposed power padforproper operation. This power padshould\nbeconnected toanyinternal PCB ground plane using multiple vias forgood thermal performance.\n4TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltageEN,PWRGD, VIN –0.3 7\nVRT/CLK –0.3 6\nCOMP, SS,VSENSE –0.3 3\nBOOT VPH+8V\nOutput voltageBOOT-PH 8\nV PH –0.6 7\nPH(10nstransient) –2 7\nSource current EN,RT/CLK 100 µA\nSink currentCOMP, SS 100 µA\nPWRGD 10 mA\nOperating junction temperature, TJ –40 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000 V\nCharged device model (CDM), perJEDEC specification JESD22-C101, all\npins(2) ±500 V\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVVIN Input voltage 3 6 V\nTJ Operating junction temperature –40 150 °C\n(1) Unless otherwise specified, metrics listed inthistable refer toJEDEC high-K board measurements\n(2) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(3) Test Board Conditions:\n(a)2inches ×2inches, 4layers, thickness: 0.062 inch\n(b)2oz.copper traces located onthetopofthePCB\n(c)2oz.copper ground planes located onthetwointernal layers andbottom layer\n(d)4thermal vias (10mil)located under thedevice package6.4 Thermal Information(1)\nTHERMAL METRIC(2)TPS54418\nUNIT RTE (WQFN)\n16PINS\nRθJA Junction-to-ambient thermal resistance 50\n°C/WRθJA Junction-to-ambient thermal resistance(3)37\nRθJC(top) Junction-to-case (top) thermal resistance 59.1\nRθJB Junction-to-board thermal resistance 23.1\nψJT Junction-to-top characterization parameter 1.4\nψJB Junction-to-board characterization parameter 23.1\nRθJC(bot) Junction-to-case (bottom) thermal resistance 7.9\n5TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated6.5 Electrical Characteristics\n–40°C≤TJ≤150°C,2.95≤VVIN≤6V(unless otherwise noted) over operating free-air temperature range\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN)\nVVIN Operating input voltage 2.95 6 V\nVUVLOInternal under voltage lockout\nthresholdNovoltage hysteresis, rising andfalling 2.6 2.8 V\nIQ(vin) Shutdown supply current VEN=0V,TA=25°C,2.95 V≤VVIN≤6V 2 5μA\nIq Quiescent currentVVSENSE =0.9V,VVIN=5V,25°C,\nRT=400kΩ350 500 μA\nENABLE AND UVLO (EN)\nVTH(en) Enable thresholdRising 1.16 1.25 1.37\nV\nFalling 1.18\nIEN Input currentEnable rising threshold +50mV –3.2\nμA\nEnable falling threshold –50mV –0.65\nVOLTAGE REFERENCE (VSENSE)\nVREF Voltage reference 2.95 V≤VVIN≤6V,–40°C<TJ<150°C 0.795 0.803 0.811 V\nMOSFET\nRDS(HFET) High-side switch resistance(VBOOT –VPH)=5V 30 60\nmΩ\n(VBOOT –VPH)=2.95 V 44 70\nRDS(LFET) Low-side switch resistanceVVIN=5V 30 60\nmΩ\nVVIN=2.95 V 44 70\nERROR AMPLIFIER\nIIN Input current 7 nA\ngM(ea) Error amplifier transconductance –2μA<ICOMP <2μA,VCOMP =1V 225 μS\ngm(EA,ss)Error amplifier transconductance\nduring soft-start–2μA<ICOMP <2μA,VCOMP =1V,\nVVSENSE =0.4V70 μS\nICOMP Error amplifier source/sink VCOMP =1V,100mVoverdrive ±20 μA\ngMCOMP toISWITCH\ntransconductance13 A/V\nCURRENT LIMIT\nILIM Current limit threshold Instantaneous peak current 5.0 6.4 A\nTHERMAL SHUTDOWN\nTSD Thermal Shutdown 175 °C\nTSD(hyst) Hysteresis 15 °C\nTIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK)\nfSWSwitching frequency range using\nRTmode200 2000 kHz\nfSW Switching frequency RRT=400kΩ 400 500 600 kHz\nfSWSwitching frequency range using\nCLK mode300 2000 kHz\ntMIN(CLK) Minimum CLK pulse width 75 ns\nVRT/CLK RT/CLK voltage RRT/CLK =400kΩ 0.5 V\nVIH(CLK) RT/CLK high threshold 1.6 2.2 V\nVIL(CLK) RT/CLK lowthreshold 0.4 0.6 V\ntDLYRT/CLK falling edge toPHrising\nedge delayfSW=500kHzwith RRTresistor inseries 90 ns\ntLOCK(PLL) PLL lock-in time fSW=500kHz 14 μs\n6TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\n–40°C≤TJ≤150°C,2.95≤VVIN≤6V(unless otherwise noted) over operating free-air temperature range\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nHIGH-SIDE POWER MOSFET (PH)\ntON(min) Minimum ontimeMeasured at50% points onPH,IOUT=4 60\nns Measured at50% points onPH,VVIN=5V,\nIOUT=0A110\ntOFF(min) Minimum offtimePrior toskipping offpulses,\n(VBOOT –VPH)=2.95 V,IOUT=460 ns\ntRISE Rise time VVIN=5V 1.5 V/ns\ntFALL Falltime VVIN=5V 1.5 V/ns\nBOOT (BOOT)\nRBOOT BOOT charge resistance VVIN=5V 16 Ω\nVUVLO(Boot) BOOT-PH UVLO VVIN=2.95 V 2.1 V\nSOFT-START (SS)\nICHG Charge current VSS=0.4V 1.8 μA\nVSSxREF SStoreference crossover 98% nominal 0.9 V\nVDSCHG(SS) SSdischarge voltage (overload) VVSENSE =0V 20 μA\nIDSCHG(SS)SSdischarge current (UVLO,\nEN,thermal fault)VVIN=5V,VSS=0.5V 1.25 mA\nPOWER GOOD (PWRGD)\nVTH(PG) VSENSE thresholdVVSENSE falling (fault) 91%\nVREFVVSENSE rising (good) 93%\nVVSENSE rising (fault) 107%\nVVSENSE falling (Good) 105%\nVHYST(PG) Hysteresis VVSENSE falling 2%\nIPH(lkg) Output high leakage VVSENSE =VREF,VPWRGD =5.5V 2 nA\nRPG Power Good on-resistance 100 Ω\nVOL Low-level output voltage IPWRGD =3.5mA 0.3 V\nVMIN(PG)Minimum input voltage forvalid\noutputVPWRGD <0.5V,IOUT=100μA 1.2 1.6 V\n2003004005006007008009001000\n100 200 300 400 500 600 700 800 900 1000\nRT□-□Resistance□-□k /c87f - Switching□Frequncy□-□KHzs\n10001100120013001400150016001700180019002000\n80 100 120 140 160 180 200\nRT□-□Resistance□k /c87f -□Switching□Frequency□-□KHzs\n0.7920.7940.7960.7980.80.8020.8040.8060.808\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJV -□Voltage□Reference□-□VrefV =□3□.3□VIN\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJV =□3□VIN\n66.16.26.36.46.56.66.76.86.97\nHigh□Side□Switch□Current□- A\n0.020.0250.030.0350.040.0450.050.055\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJHigh□Side□Rdson\nV =□3.3□VI\nHigh□Side□Rdson\nV =□5□VILow□Side□Rdson\nV =□3.3□VI\nLow□Side□Rdson\nV =□5□VI\nRDSON□-□Static□Drain-Source□On-State□Resistance□-/c87\n450460470480490500510520530540550\nf -□Switching□Frequency□-□kHzs\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJRT =□400□k ,\nV =□3.3□V/c87\nI\n7TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.High-Side andLow-Side On-Resistance vs\nJunction TemperatureFigure 2.Frequency vsJunction Temperature\nFigure 3.High-Side Current Limit vsJunction Temperature Figure 4.Voltage Reference vsJunction Temperature\nFigure 5.Switching Frequency vsRTResistance Low\nFrequency RangeFigure 6.Switching Frequency vsRTResistance High\nFrequency Range\nEN Pin□Current□- A/c109\n-\n-3.75-3.65-3.55-3.45-3.35-3.25-3.15-3.05-2.95-2.85-2.75\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJV =□5□V,\nIen□= Threshold□+50□mVIN\nEN□-□Pin□Current□- A/c109\n-1.25-1.15-1.05-0.95-0.85-0.75-0.65-0.55-0.45-0.35-0.25\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJV =□5□V,\nIen□= Threshold□-50□mVIN\n4045505560657075808590\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJV =□3□.3□VIN\nEA -□Transconductance□- A/V/c109\n1.151.161.171.181.191.21.211.221.231.241.251.261.271.281.291.3\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJV =□3.3□V,□risingIN\nV =□3.3□V,□fallingINEN□-□Threshold□-□V\n0255075100\n0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8\nVsense□-□VVsense□Falling\nVsense□Rising\nNormal□Switching□Frequency□-□%\n140160180200220240260280\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJV =□3□.3□VIN\nEA -□Transconductance□- A/V/c109\n8TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Switching Frequency vsVsense Figure 8.Transconductance vsJunction Temperature\nFigure 9.Transconductance (Soft-Start) vsJunction\nTemperatureFigure 10.Enable PinVoltage vsJunction Temperature\nFigure 11.PinCurrent vsJunction Temperature Figure 12.PinCurrent vsJunction Temperature\n300310320330340350360370380390400\nV =□3.3□VIN\nI -□Supply□Current□- ACC/c109\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJ\nShutdown□Supply□Current A/c109\n00.511.522.53\n3 3.5 4 4.5 5 5.5 6\nV -□Input□Voltage□-□VINT =□25°CJ\n00.511.522.53\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJShutdown□Supply□Current□- A/c109V =□3.3□VIN\nV -□Input□Voltage□-□VIN\n22.12.22.32.42.52.62.72.82.93\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJUVLO□Start□Switching\nUVLO□Stop□Switching\nSS/TR□-□Discharge□Current□- A/c109\n8587899193959799101103105\nV =□5□VIN\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJ\nSS/TR□-□Charge□Current□- A/c109\n-3-2.8-2.6-2.4-2.2-2-1.8-1.6-1.4-1.2-1\nV =□5□VIN\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJ\n9TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.Charge Current vsJunction Temperature Figure 14.Discharge Current vsJunction Temperature\nFigure 15.Input Voltage vsJunction Temperature Figure 16.Shutdown Supply Current vsJunction\nTemperature\nFigure 17.Shutdown Supply Current vsInput Voltage Figure 18.Supply Current vsJunction Temperature\nRDSON□-□Static□Drain-Sourec□On□State□Resistance□-/c87\n020406080100120140160180200\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJV =□3.3□VIN\n-50 -25 0 25 50 75 100 125 15000.10.20.30.40.50.60.70.80.91\n±3 Sigma\nTypical\n+3 Sigma\nJunction Temperature (°C)COMP Voltage (V)\nPWRGD□-□Threshold□-□%□Vref\n889092949698100102104106108110\nVsense□Rising,□V =□3.3□VIN\nVsense□RisingVsense□Falling\nVsense□Falling\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJ\nI -□Supply□Current□- ACC/c109\n300310320330340350360370380390400\n3 3.5 4 4.5 5 5.5 6\nV -□Input□Voltage□-□VINT =□25°CJ\n10TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 19.Supply Current vsInput Voltage Figure 20.PWRGD Threshold vsJunction Temperature\nFigure 21.PWRGD OnResistance vsJunction Temperature Figure 22.Comp Voltage Clamp vsJunction Temperature\n11TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS54418 device isa6-V, 4-A, synchronous step-down (buck) converter with twointegrated n-channel\nMOSFETs. Toimprove performance during lineandload transients thedevice implements aconstant frequency,\npeak current mode control which reduces output capacitance and simplifies external frequency compensation\ndesign. The wide supported switching frequency range of200 kHz to2000 kHz allows forefficiency and size\noptimization when selecting theoutput filter components. The switching frequency isadjusted using aresistor to\nground ontheRT/CLK pin.The device hasaninternal phase lock loop (PLL) ontheRT/CLK pinthatisused to\nsynchronize thepower switch turnontoafalling edge ofanexternal system clock.\nThe TPS54418 device hasatypical default start upvoltage of2.6V.The ENpinhasaninternal pull-up current\nsource thatcanbeused toadjust theinput voltage under voltage lockout (UVLO) with twoexternal resistors. In\naddition, thepullupcurrent provides adefault condition when theENpinisfloating forthedevice tooperate.\nThetotal operating current fortheTPS54418 device is350μAwhen notswitching andunder noload. When the\ndevice isdisabled, thesupply current isless than 5μA.\nTheintegrated, 30-mΩMOSFETs allow forhigh-efficiency power supply designs with continuous output currents\nupto4amperes.\nThe TPS54418 device reduces theexternal component count byintegrating theboot recharge diode. The bias\nvoltage fortheintegrated high-side MOSFET issupplied byacapacitor ontheBOOT toPHpin. The boot\ncapacitor voltage ismonitored byanUVLO circuit and turns offthehigh-side MOSFET when thevoltage falls\nbelow apreset threshold. This BOOT circuit allows theTPS54418 device tooperate approaching 100%. The\noutput voltage canbestepped down toaslowasthe0.8Vreference.\nTheTPS54418 device hasapower good comparator (PWRGD) with 2%hysteresis.\nTheTPS54418 device minimizes excessive output overvoltage transients bytaking advantage oftheovervoltage\npower good comparator. When theregulated output voltage isgreater than 109% ofthenominal voltage, the\novervoltage comparator isactivated, andthehigh-side MOSFET isturned offandmasked from turning onuntil\ntheoutput voltage islower than 105%.\nTheSS(soft-start) pinisused tominimize inrush currents orprovide power supply sequencing during power up.\nAsmall value capacitor should becoupled tothepinforsoft-start. The SSpinisdischarged before theoutput\npower uptoensure arepeatable re-start after anover-temperature fault, UVLO fault ordisabled condition.\nThe useofafrequency-foldback circuit reduces theswitching frequency during startup and over current fault\nconditions tohelp limit theinductor current.\nBOOT\nPH\nGNDPWRGD\nCOMPSSVSENSELogic 93%\n107%\nVoltage \nReference\n++EN\ni1 iHYS\nEnable\nThresholdEnable\nComparator\nMinimum\nCOMP ClampShutdown\nLogicThermal \nShutdownUVLOVIN\nBoot\nCharge\nBoot\nUVLO\nFrequency\nShiftLogic and\nPWM Latch\n\x08Slope \nCompensation\nOverload \nRecoveryMaximum \nClampLogic\nOSC with\nPLL\nAGND PowerPad RT/CLKShutdown\nPWM\nComparator\n12TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nThe TPS54418 device uses anadjustable fixed-frequency peak-current-mode control. The output voltage is\ncompared through external resistors ontheVSENSE topinaninternal voltage reference byanerror amplifier\nwhich drives theCOMP pin.Aninternal oscillator initiates theturnon ofthehigh-side power switch. The error\namplifier output iscompared tothehigh-side power-switch current. When thepower switch reaches theCOMP\nvoltage, thehigh-side power switch isturned offandthelow-side power switch isturned on.\nThe COMP pinvoltage increases and decreases asthepeak switch current increases and decreases. The\ndevice implements acurrent-limit function byclamping theCOMP pinvoltage toamaximum value, which limits\nthemaximum peak current thedevice supplies. The device also implements aminimum COMP pinvoltage\nclamp forimproved transient response. When theCOMP pinvoltage ispushed lowtotheminimum clamp, such\nasduring aload release event, turn-on ofthehigh-side power switch isinhibited.\n7.3.2 Slope Compensation andOutput Current\nThe TPS54418 device adds acompensating ramp totheswitch current signal. This slope compensation\nprevents sub-harmonic oscillations asduty cycle increases. Theavailable peak inductor current remains constant\nover thefullduty cycle range.\n7.3.3 Bootstrap Voltage (Boot) andLow Dropout Operation\nThe TPS54418 device has anintegrated boot regulator and requires asmall ceramic capacitor between the\nBOOT and PHpintoprovide thegate drive voltage forthehigh-side MOSFET. The value oftheceramic\ncapacitor should be0.1μF.Aceramic capacitor with anX7R orX5R grade dielectric with avoltage rating of10V\norhigher isrecommended because ofthestable characteristics overtemperature andvoltage.\nVOUT\nVSENSER1\nR2+\n0.8 V\nO0.8 VR2 = R1\nV 0.8 V/c230 /c246/c180/c231 /c247/c45 /c232 /c248\n13TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\nToimprove drop out,theTPS54418 device isdesigned tooperate at100% duty cycle aslong astheBOOT to\nPHpinvoltage isgreater than 2.5V.Thehigh-side MOSFET isturned offusing anUVLO circuit, allowing forthe\nlow-side MOSFET toconduct when thevoltage from BOOT toPHdrops below 2.5V.Because thesupply current\nsourced from theBOOT pinislow, thehigh-side MOSFET canremain onformore switching cycles than are\nrequired torefresh thecapacitor, thus theeffective duty cycle oftheswitching regulator ishigh.\n7.3.4 Error Amplifier\nThe TPS54418 device hasatransconductance amplifier. The error amplifier compares theVSENSE voltage to\nthelower oftheSSpinvoltage ortheinternal 0.8Vvoltage reference. The transconductance oftheerror\namplifier is225μA/Vduring normal operation. When thevoltage ofVSENSE pinisbelow 0.8Vandthedevice is\nregulating using theSSvoltage, thetransconductance is70μA/V. Thefrequency compensation components are\nplaced between theCOMP pinandground.\n7.3.5 Voltage Reference\nThe voltage reference system produces aprecise ±1%voltage reference overtemperature byscaling theoutput\nofatemperature stable bandgap circuit. The bandgap and scaling circuits produce 0.8Vatthenon-inverting\ninput oftheerror amplifier.\n7.3.6 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput node totheVSENSE pin.Itisrecommended to\nuse divider resistors with 1%tolerance orbetter. Start with avalue of100 kΩfortheR1resistor and use\nEquation 1tocalculate R2.Toimprove efficiency atvery light loads, consider using larger resistor values. Ifthe\nvalues aretoohigh, theregulator ismore susceptible tonoise andvoltage errors from theVSENSE input current\narenoticeable.\n(1)\nFigure 23.Voltage Divider Circuit\n7.3.7 Enable andAdjusting Undervoltage Lockout\nThe TPS54418 device isdisabled when theVINpinvoltage falls below 2.6V.Ifanapplication requires ahigher\nunder-voltage lockout (UVLO), usetheENpinasshown inFigure 24toadjust theinput voltage UVLO byusing\ntwoexternal resistors. Itisrecommended tousetheenable resistors tosettheUVLO falling threshold (VSTOP)\nabove 2.7V.The rising threshold (VSTART )should besettoprovide enough hysteresis toallow foranyinput\nsupply variations. The ENpinhasaninternal pull-up current source that provides thedefault condition ofthe\nTPS54418 device operating when theENpinfloats. Once theENpinvoltage exceeds 1.25 V,anadditional 2.55\nμAofhysteresis isadded. When theENpinispulled below 1.18 V,the2.55μAisremoved. This additional\ncurrent facilitates input voltage hysteresis.\nSS SS\nSS\nREFI tCV/c180/c61\n/c45/c215\n/c45 /c43 /c215 /c1806\nSTOP1.18 R1R2 =\nV 1.18 R1 3.2 10\n/c45/c215 /c45\n/c180START STOP\n60.944 V VR1 =\n2.59 10\nVIN\nENR1\nR2IHYS\n2.55 µA\n+I1\n0.6 µA\n14TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 24.Adjustable Undervoltage Lockout\n(2)\n(3)\n7.3.8 Soft-Start Pin\nTheTPS54418 device regulates tothelower oftheSSpinandtheinternal reference voltage. Acapacitor onthe\nSSpintoground implements asoft-start time. The TPS54418 device hasaninternal pull-up current source of\n1.8μAwhich charges theexternal soft-start capacitor. Equation 4calculates therequired soft-start capacitor\nvalue where tSSisthedesired soft-start time inms,ISSistheinternal soft-start charging current of1.8μA,and\nVREFistheinternal voltage reference of0.8V.itisrecommended tomaintain thesoft-start time intherange\nbetween 1msand10ms.\nwhere\n•CSSisinnF\n•tSSisinms\n•ISSisinµA\n•VREFisinV (4)\nIfduring normal operation, theinput voltage goes below theUVLO, ENpinpulled below 1.2V,orathermal\nshutdown event occurs, theTPS54418 device stops switching and theSSisdischarged to0volts before\nreinitiating apowering upsequence.\n7.3.9 Sequencing\nMany ofthecommon power supply sequencing methods canbeimplemented using theSS,ENand PWRGD\npins. Thesequential method canbeimplemented using anopen drain orcollector output ofapower onreset pin\nofanother device. Figure 25shows thesequential method. The power good iscoupled totheENpinon\ntheTPS54418 device which enables thesecond power supply once theprimary supply reaches regulation.\nRatiometric start upcanbeaccomplished byconnecting theSSpins together. The regulator outputs ramp up\nand reach regulation atthesame time. When calculating thesoft-start time thepullupcurrent source must be\ndoubled inEquation 4.Theratiometric method isshown inFigure 27.\n/c40 /c41SW0.9393\nRT133870f\nR/c61\n/c40 /c41RT1.0793\nSW311890R\nf/c61\nEN1□=□2□V□/□div\nVout1□=□1□V□/□div\nVout2□=□1□V□/□div\nTime□=□5□msec□/□div\nENTPS54418\nSS\nCSSPWRGDENTPS54418\nSS\nPWRGD\nEN1□=□2□V□/□div\nPWRGD1□=□2□V□/□div\nVout1□=□1□/□div\nVout2□=□1□V□/□div\nTime□=□5□msec□/□div\nEN\nSS\nCSSPWRGD\nEN\nSS/TRPWRGD\nCSSTPS54218 TPS54218\n15TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 25.Sequencial Start-Up Schematic Figure 26.Sequential Startup using ENand\nPWRGD\nFigure 27.Ratiometric Start-Up Schematic Figure 28.Ratiometric Start-Up Using Coupled SS\nPins\n7.3.10 Constant Switching Frequency andTiming Resistor (RT/CLK Pin)\nThe switching frequency oftheTPS54418 device isadjustable over awide range from 200kHz to2000 kHz by\nplacing amaximum of1000 kΩand minimum of85kΩ,respectively, ontheRT/CLK pin.Aninternal amplifier\nholds thispinatafixed voltage when using anexternal resistor toground tosettheswitching frequency. The\nRT/CLK istypically 0.5V.Todetermine thetiming resistance foragiven switching frequency, usethecurve in\nFigure 5orFigure 6orEquation 5.\nwhere\n•RRTisinkΩ\n•fSWisinkHz (5)\nwhere\n•RRTisinkΩ\n•fSWisinkHz (6)\nToreduce thesolution size onewould typically settheswitching frequency ashigh aspossible, buttradeoffs of\ntheefficiency, maximum input voltage andminimum controllable ontime should beconsidered.\nSYNC□Clock□=□2□V□/□div\nPH□=□2□V□/□div\nTime□=□500□nsec□□/□div\nRT/CLK\nPLL\nRRT\n16TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\nThe minimum controllable ontime istypically 60nsatfullcurrent load and 110 nsatnoload, and limits the\nmaximum operating input voltage oroutput voltage.\n7.3.11 Overcurrent Protection\nTheTPS54418 device implements acycle-by-cycle current limit. During each switching cycle thehigh-side switch\ncurrent iscompared tothevoltage ontheCOMP pin. When theinstantaneous switch current intersects the\nCOMP voltage, thehigh-side switch isturned off.During overcurrent conditions thatpulltheoutput voltage low,\ntheerror amplifier responds bydriving theCOMP pinhigh, increasing theswitch current. The error amplifier\noutput isclamped internally. This clamp functions asaswitch current limit.\n7.3.12 Frequency Shift\nTooperate athigh switching frequencies and provide protection during overcurrent conditions, theTPS54418\ndevice implements afrequency shift. Iffrequency shift was notimplemented, during anovercurrent condition the\nlow-side MOSFET may notbeturned offlong enough toreduce thecurrent intheinductor, causing acurrent\nrunaway. With frequency shift, during anovercurrent condition theswitching frequency isreduced from 100%,\nthen 75%, then 50%, then 25% asthevoltage decreases from 0.8to0volts onVSENSE pintoallow thelow-\nside MOSFET tobeofflong enough todecrease thecurrent intheinductor. During start-up, theswitching\nfrequency increases asthevoltage onVSENSE increases from 0to0.8volts. See Figure 7fordetails.\n7.3.13 Reverse Overcurrent Protection\nThe TPS54418 device implements low-side current protection bydetecting thevoltage across thelow-side\nMOSFET. When theconverter sinks current through itslow-side FET, thecontrol circuit turns offthelow-side\nMOSFET ifthereverse current ismore than 1.3A.Byimplementing thisadditional protection scheme, the\nconverter isable toprotect itself from excessive current during power cycling and start-up into pre-biased\noutputs.\n7.3.14 Synchronize Using theRT/CLK Pin\nThe RT/CLK pinisused tosynchronize theconverter toanexternal system clock. See Figure 29.Toimplement\nthesynchronization feature inasystem, connect asquare wave totheRT/CLK pinwith anontime ofatleast\n75ns. Ifthepinispulled above thePLL upper threshold, amode change occurs and thepinbecomes a\nsynchronization input. The internal amplifier isdisabled and thepinisahigh impedance clock input tothe\ninternal PLL. Ifclocking edges stop, theinternal amplifier isre-enabled andthemode returns tothefrequency set\nbytheresistor. The square wave amplitude atthispinmust transition lower than 0.6Vand higher than 1.6V\ntypically. The recommended synchronization frequency range is300 kHz to2000 kHz. Iftheexternal system\nclock istoberemoved, TIrecommends thatitberemoved onthefalling edge oftheclock.\n.\n.\nFigure 29.Synchronizing toaSystem Clock Figure 30.PlotofSynchronizing toSystem Clock\nVSENSE\nCOMP\nR30.8 VPH\nC1C2COUT(ea)+Power Stage\n13 A/V\nROUT(ea)gM\n225 µA/VR1\nR2RESR\nCOUTRLOADVOUT\na\nb\nc\n17TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\n7.3.15 Power Good (PWRGD Pin)\nThe PWRGD pinoutput isanopen drain MOSFET. The output ispulled lowwhen theVSENSE voltage enters\nthefault condition byfalling below 91% orrising above 107% ofthenominal internal reference voltage. There is\na2%hysteresis onthethreshold voltage, sowhen theVSENSE voltage rises tothegood condition above 93%\norfalls below 105% oftheinternal voltage reference thePWRGD output MOSFET isturned off.Itis\nrecommended touseapull-up resistor between thevalues of1kΩand100kΩtoavoltage source thatis6Vor\nless. ThePWRGD isinavalid state once theVINinput voltage isgreater than 1.2V.\n7.3.16 Overvoltage Transient Protection\nThe TPS54418 device incorporates anovervoltage transient protection (OVTP) circuit tominimize voltage\novershoot when recovering from output fault conditions orstrong unload transients. TheOVTP feature minimizes\ntheoutput overshoot byimplementing acircuit tocompare theVSENSE pinvoltage totheOVTP threshold which\nis109% oftheinternal voltage reference. IftheVSENSE pinvoltage isgreater than theOVTP threshold, the\nhigh-side MOSFET isdisabled preventing current from flowing totheoutput and minimizing output overshoot.\nWhen theVSENSE voltage drops lower than theOVTP threshold thehigh-side MOSFET isallowed toturn on\nthenext clock cycle.\n7.3.17 Thermal Shutdown\nThe device implements aninternal thermal shutdown toprotect itself ifthejunction temperature exceeds 175°C.\nThe thermal shutdown forces thedevice tostop switching when thejunction temperature exceeds thethermal\ntripthreshold. Once thedietemperature decreases below 160°C,thedevice reinitiates thepower upsequence\nbydischarging theSSpinto0volts. Thethermal shutdown hysteresis is15°C.\n7.4 Device Functional Modes\n7.4.1 Small Signal Model forLoop Response\nFigure 31shows anequivalent model fortheTPS54418 device control loop which canbemodeled inacircuit\nsimulation program tocheck frequency response and dynamic load response. The error amplifier isa\ntransconductance amplifier with agMof225μA/V. The error amplifier canbemodeled using anideal voltage\ncontrolled current source. The resistor ROUT(ea) and capacitor COUT(ea) model theopen loop gain and frequency\nresponse oftheamplifier. The1-mV ACvoltage source between thenodes aandbeffectively breaks thecontrol\nloop forthefrequency response measurements. Plotting a/cshows thesmall signal response ofthefrequency\ncompensation. Plotting a/bshows thesmall signal response oftheoverall loop. The dynamic loop response can\nbechecked byreplacing theRLOAD with acurrent source with theappropriate load step amplitude andstep rate\ninatime domain analysis.\nFigure 31.Small Signal Model forLoop Response\nZ\nOUT ESR1fC R 2/c61/c180 /c180 /c112\nP\nOUT LOAD1fC R 2/c61/c180 /c180 /c112\n/c40 /c41 LOAD M PSAdc g R /c61 /c180\nZ OUT\nC\nPs12 f VAdcV s12 f/c230 /c246/c43/c231 /c247/c112 /c180/c232 /c248/c61 /c180\n/c230 /c246/c43/c231 /c247/c112 /c180/c232 /c248\nfPAdc\nfZ\nFrequencyGain\nRESR\nCOUTRLOADVC\ngM(PS)\n18TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.2 Simple Small Signal Model forPeak Current Mode Control\nFigure 32isasimple small signal model that can beused tounderstand how todesign thefrequency\ncompensation. The TPS54418 device power stage canbeapproximated toavoltage controlled current source\n(duty cycle modulator) supplying current totheoutput capacitor andload resistor. The control tooutput transfer\nfunction isshown inEquation 7andconsists ofadcgain, onedominant pole andoneESR zero. Thequotient of\nthechange inswitch current and thechange inCOMP pinvoltage (node cinFigure 31)isthepower stage\ntransconductance. The gMfortheTPS54418 device is13A/V. The lowfrequency gain ofthepower stage\nfrequency response istheproduct ofthetransconductance andtheload resistance asshown inEquation 8.As\ntheload current increases and decreases, thelowfrequency gain decreases and increases, respectively. This\nvariation with load may seem problematic atfirstglance, butthedominant pole moves with load current [see\nEquation 9].The combined effect ishighlighted bythedashed lineintheright halfofFigure 33.Astheload\ncurrent decreases, thegain increases andthepole frequency lowers, keeping the0-dB crossover frequency the\nsame forthevarying load conditions which makes iteasier todesign thefrequency compensation.\nFigure 32.Simple Small Signal Model Figure 33.Frequency Response\n(7)\n(8)\n(9)\n(10)\n7.4.3 Small Signal Model forFrequency Compensation\nThe TPS54418 device uses atransconductance amplifier fortheerror amplifier andreadily supports twoofthe\ncommonly used frequency compensation circuits. Thecompensation circuits areshown inFigure 34.TheType-II\ncircuits aremost likely implemented inhigh bandwidth power supply designs using lowESR output capacitors. In\nType-IIA, oneadditional high frequency pole isadded toattenuate high-frequency noise.\nESR OUTR CC2 =R3/c180\n/c180L OUTR CC1 =R3\nP\nOUT LOAD1fC R 2/c61/c180 /c180 /c112\n/c40 /c41 /c40 /c41C OUT OUT\nREF M ea M ps2 f V CR3g V g/c112 /c180 /c180 /c180/c61/c180 /c180\n/c40 /c41SW\nC P modff f2/c61 /c180\nfC=§fP:mod;+fZ1 \nfZ1=1\nCOUT×RESR×tN \n/c40 /c41/c40 /c41 OUT max\nP mod\nOUT OUTI\nf2 V C/c61/c112 /c180 /c180\nVSENSE\nCOMP\nR3VREF\nC1C2\nCOUT(ea)\n5 pF+\nROUT(ea)gM(ea)R1\nR2VOUT\nType IIAR3\nC1\nType IIB\n19TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 34.Types ofFrequency Compensation\nThedesign guidelines forTPS54418 device loop compensation areasfollows:\n1.Calculate themodulator pole (fP(MOD) )andtheesrzero, (fZ1)using Equation 11andEquation 12.Iftheoutput\nvoltage isahigh percentage ofthecapacitor rating itmay benecessary toderate theoutput capacitor\n(COUT).Use thecapacitor manufacturer information toderate thecapacitor value. Use Equation 13and\nEquation 14toestimate astarting point forthecrossover frequency, fC.Equation 13shows thegeometric\nmean ofthemodulator pole and theESR zero and Equation 14isthemean ofmodulator pole and the\nswitching frequency. Use thelower value ofEquation 13orEquation 14asthemaximum crossover\nfrequency.\n(11)\n(12)\n(13)\n(14)\n2.Calculate resistor R3.Equation 15shows thecalculation forresistor R3.\nwhere\n•gM(ea)istheamplifier gain (225μA/V)\n•gM(ps)isthepower stage gain (13A/V) (15)\n3.Place acompensation zero atthedominant pole. fP.Equation 16shows thecalculation forcapacitor C1.\n(16)\n(17)\n4.Capacitor C2isoptional. Itcanbeused tocancel thezero from theoutput capacitor (COUT)ESR.\n(18)\nU1\nTPS54418RTE\nPowerPADVIN\nVIN\nVIN\nEN\nVSNS\nCOMP\nRT/CLK\nSSPH\nPH\nPH\nBOOT\nPWRGD\nGND\nGND\nAGNDC1\n10 PFC2\n0.1 PFR1\n48.7 N\x9f\nR2\n32.4 N\x9f\nC3\n2700 pFR3\n7.5 N\x9fR4\n182 N\x9f\nC4\n0.01 PFL1\n1.0 \x1dH\nC7\n22 PFR6\n100 N\x9f\nR7\n80.6 N\x9fC6\n22 PFC5\n0.1 PF\nR5\n100 N\x9f\x03VIN = 3 V to 6 VVOUT = 1.8 V\nIOUT = 4 A\n10\n1\n2\n15\n6\n7\n8\n911\n12\n13\n14\n3\n4\n516\nVIN\nVSNSVSNS VIN\nPWRGDVOUT\n20TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThis design example describes ahigh-frequency switching regulator design using ceramic output capacitors. This\ndesign isavailable astheHPA375 (SLVU280 )evaluation module (EVM).\n8.2 Typical Application\nThis section details ahigh-frequency, 1.8-V output power supply design application with adjusted UVLO.\nFigure 35.Typical Application Schematic, TPS54418\n8.2.1 Design Requirements\nTable 1.Design Parameters\nPARAMETER NOTES AND CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage Operating 3 3.3 6\nV VSTART Start input voltage Rising 3.1\nVSTOP Stop input voltage Falling 2.8\nVOUT Output voltage 1.8 V\nΔVOUT Transient response 1-Ato2-Aload step 3%\nIOUT(max) Maximum output current 4 A\nVOUT(ripple) Output voltage ripple 30 mVP-P\nfSW Switching frequency 1 MHz\n/c40 /c41RIPPLE\nOUT L peakII I2/c230 /c246/c61 /c43 /c231 /c247/c232 /c248\n/c40 /c41 /c40 /c41/c40 /c41/c40 /c41\n/c40 /c412\nOUT OUT IN max 2\nOUT L rms\nSW IN maxV V V1I I12 V L1 f/c230 /c246/c180 /c45/c231 /c247/c61 /c43 /c180/c231 /c247/c180 /c180/c231 /c247/c232 /c248\n/c40 /c41/c40 /c41\n/c40 /c41OUT IN maxOUT\nRIPPLE\nSW IN maxV VVIL1 V f/c45\n/c61 /c180/c180\n/c40 /c41/c40 /c41\n/c40 /c41OUT IN maxOUT\nOUT IND SW IN maxV VVL1I K V f/c45\n/c61 /c180/c180 /c180\n21TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\n8.2.2.1 Step One: Select theSwitching Frequency\nChoose thehighest switching frequency possible inorder toproduce thesmallest solution size. The high\nswitching frequency allows forlower valued inductors andsmaller output capacitors compared toapower supply\nthat switches atalower frequency. However, thehighest switching frequency causes extra switching losses,\nwhich inturndecrease thedevice performance. Thedevice iscapable ofoperating between 200kHzand2MHz.\nSelect amoderate switching frequency of1MHz inorder toachieve both asmall solution size and ahigh-\nefficiency operation. Using Equation 5,R4iscalculates to180kΩ.Astandard 1%,182-kΩresistor isused inthe\ndesign.\n8.2.2.2 Step Two: Select theOutput Inductor\nThe inductor selected must operate across theentire TPS54418 device input voltage range. Tocalculate the\nvalue oftheoutput inductor, useEquation 19.KINDisacoefficient thatrepresents theamount ofinductor ripple\ncurrent relative tothemaximum output current. The inductor ripple current isfiltered bytheoutput capacitor.\nTherefore, choosing high inductor ripple currents impacts theselection oftheoutput capacitor since theoutput\ncapacitor must have aripple current rating equal toorgreater than theinductor ripple current. Ingeneral, the\ninductor ripple value isatthediscretion ofthedesigner; however, KINDisnormally from 0.1to0.3forthemajority\nofapplications.\nForthisdesign example, useaKINDof0.3andtheinductor value iscalculated tobe0.96μH.Forthisdesign,\nuseaninductor with thenearest standard value of1.0μH.Fortheoutput filter inductor, itisimportant thatthe\nRMS current and saturation current ratings notbeexceeded. The RMS and peak inductor current can be\ncalculated inEquation 21andEquation 22.\nForthisdesign, theRMS inductor current is4.014 Aand thepeak inductor current is4.58 A.The chosen\ninductor isaTOKO FDV0630-1R0M. IthasaRMS current rating of9.1Aandasaturation current rating of20.2\nA.The current ratings forthisexceed therequirement, buttheinductor was chosen forsmall physical size and\nlowseries resistance forhigh efficiency.\nThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power up,\nfaults ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated above. Intransient conditions, theinductor current canincrease uptotheswitch current limit of\nthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n(19)\n(20)\n(21)\n(22)\n8.2.2.3 Step Three: Choose theOutput Capacitor\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor\ndetermines themodulator pole, theoutput voltage ripple, and how theregulator responds toalarge change in\nload current. Theoutput capacitance needs tobeselected based onthemore stringent ofthese three criteria.\n/c40 /c41/c40 /c41/c40 /c41\n/c40 /c41OUT OUT IN max\nCO rms\nSW IN maxV V V\nI\n12 V L1 f/c180 /c45\n/c61\n/c180 /c180 /c180\nRESR<VOUT(ripple )\nIRipple \nCOUT(ripple)>IRipple\n8×fSW×VOUT(ripple) \nCOUT(transient ) >2×\x1fIIOUT\nfSW×\x1fVOUT \n22TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current when theregulator cannot. This situation would occur ifthere aredesired hold-up\ntimes fortheregulator where theoutput capacitor must hold theoutput voltage above acertain level fora\nspecified amount oftime after theinput power isremoved. The regulator istemporarily notable tosupply\nsufficient output current ifthere isalarge, fastincrease inthecurrent needs oftheload such astransitioning\nfrom noload toafullload. The regulator usually needs twoormore clock cycles forthecontrol loop toseethe\nchange inload current andoutput voltage andadjust theduty cycle toreact tothechange. Theoutput capacitor\nmust besized tosupply theextra current totheload until thecontrol loop responds totheload change. The\noutput capacitance must belarge enough tosupply thedifference incurrent fortwoclock cycles while only\nallowing atolerable amount ofdroop intheoutput voltage. Equation 25shows thenecessary minimum output\ncapacitance.\nForthisexample, thetransient load response isspecified asa3%change inVOUTforaload step from 1A(50%\nload) to2A(100%).\nΔIOUT=2–1=1A (23)\nΔVOUT=0.03 ×1.8=0.054 V (24)\nUsing these numbers gives aminimum capacitance of37μF.This value does nottake theESR oftheoutput\ncapacitor intoaccount intheoutput voltage change. Forceramic capacitors, theESR isusually small enough to\nignore inthiscalculation.\nEquation 26calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nWhere fSWistheswitching frequency, VRIPPLE isthemaximum allowable output voltage ripple, andIRIPPLE isthe\ninductor ripple current. Inthiscase, themaximum output voltage ripple is30mV. Equation 26yields 5.2µF.\n(25)\n(26)\nwhere\n•ΔIOUTistheload step size\n•ΔVOUTistheacceptable output deviation\n•fSWistheswitching frequency\n•IRipple istheinductor ripple current\n•VOUT(Ripple) istheacceptable DCoutput voltage ripple\nEquation 27calculates themaximum ESR anoutput capacitor can have tomeet theoutput voltage ripple\nspecification. Equation 27indicates theESR should beless than 57mΩ.Inthiscase, theESR oftheceramic\ncapacitor ismuch less than 57mΩ.\nAdditional capacitance de-ratings foraging, temperature andDCbias should befactored inwhich increases this\nminimum value. Forthisexample, two22-μF,10-V, X5R ceramic capacitors with 3mΩofESR areused.\nCapacitors generally have limits totheamount ofripple current they can handle without failing orproducing\nexcess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some capacitor\ndata sheets specify theRMS (root mean square) value ofthemaximum ripple current. Equation 28canbeused\ntocalculate theRMS ripple current theoutput capacitor needs tosupport. Forthisapplication, Equation 28yields\n333mA.\n(27)\n(28)\n/c40 /c41 OUT max\nIN\nIN SWI 0.25\nVC f/c180\n/c68 /c61/c180\n/c40 /c41/c40 /c41/c40 /c41/c40 /c41\n/c40 /c41OUT IN minOUT\nOUT CIN rms\nIN min IN minV VVI IV V/c45\n/c61 /c180 /c180\n23TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.2.4 Step Four: Select theInput Capacitor\nThe TPS54418 device requires ahigh quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast\n4.7μFofeffective capacitance andinsome applications abulk capacitance. The effective capacitance includes\nanyDCbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input voltage.\nThecapacitor must also have aripple current rating greater than themaximum input current ripple ofthedevice.\nTheinput ripple current canbecalculated using Equation 29.\nThe value ofaceramic capacitor varies significantly over temperature andtheamount ofDCbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance tovolume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with thedcbias taken into account. The capacitance value ofacapacitor\ndecreases asthedcbias across acapacitor increases.\nForthisexample design, aceramic capacitor with atleast a10Vvoltage rating isrequired tosupport the\nmaximum input voltage. Forthisexample, one 10μFand one 0.1μF10Vcapacitors inparallel have been\nselected. The input capacitance value determines theinput ripple voltage oftheregulator. The input voltage\nripple canbecalculated using Equation 30.\n(29)\n(30)\nUsing thedesign example values, IOUT(max) =4A,CIN=10μF,fSW=1MHz, yields aninput voltage ripple of99\nmVandarmsinput ripple current of1.96 A.\n8.2.2.5 Step Five: Minimum Load DCCOMP Voltage\nThe TPS54418 implements aminimum COMP voltage clamp forimproved load-transient response. The COMP\nvoltage tracks thepeak inductor current, increasing asthepeak inductor current increases, anddecreases asthe\npeak inductor current decreases. During asevere load-dump event, forinstance, theCOMP voltage decreases\nsuddenly, falls below theminimum clamp value, then settles toalower DC value asthecontrol loop\ncompensates forthetransient event. During thetime when COMP reaches theminimum clamp voltage, turnon of\nthehigh-side power switch isinhibited, keeping thelow-side power switch ontodischarge theoutput voltage\novershoot more quickly.\nProper application circuit design must ensure thattheminimum load steady-state COMP voltage isabove the+3\nsigma minimum clamp toavoid unwanted inhibition ofthehigh side power switch. Foragiven design, thesteady-\nstate DClevel ofCOMP must bemeasured attheminimum designed load andatthemaximum designed input\nvoltage, then compared totheminimum COMP clamp voltage shown inFigure 22.These conditions give the\nminimum COMP voltage foragiven design. Generally, theCOMP voltage andminimum clamp voltage move by\nabout thesame amount with temperature. Increasing theminimum load COMP voltage isaccomplished by\ndecreasing theoutput inductor value ortheswitching frequency used inagiven design.\n8.2.2.6 Step Six:Choose theSoft-Start Capacitor\nThe soft-start capacitor determines theminimum amount oftime ittakes fortheoutput voltage toreach its\nnominal programmed value during power up.This isuseful ifaload requires acontrolled voltage slew rate. This\nisalso used iftheoutput capacitance isvery large andwould require large amounts ofcurrent toquickly charge\nthecapacitor totheoutput voltage level. The large currents necessary tocharge thecapacitor may make the\ndevice reach thecurrent limit orexcessive current draw from theinput power supply may cause theinput voltage\nrailtosag. Limiting theoutput voltage slew ratesolves both ofthese problems.\nThe soft-start capacitor value canbecalculated using Equation 31.Fortheexample circuit, thesoft-start time is\nnottoocritical since theoutput capacitor value is44µFwhich does notrequire much current tocharge to1.8V.\nThe example circuit hasthesoft-start time settoanarbitrary value of4mswhich requires a10nFcapacitor. In\nthedevice, ISSis2μAandVREFis0.8V.Forthisapplication, maintain thesoft-start time intherange between\n1msand10ms.\nVOUT:min;=tON(min)×fSW(max)×VIN:max;FIOUT(min)kRLS(min)+RDCRo \nref\nOUT refVR7 = R6V V /c45\n/c45/c215\n/c45 /c43 /c215 /c1806\nSTOP1.18 R1R2 =\nV 1.18 R1 3.2 10\n/c45/c215 /c45\n/c180START STOP\n60.944 V VR1 =\n2.59 10\nSS SS\nSS\nREFI tCV/c180/c61\n24TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporatedwhere\n•CSSisinnF\n•ISSisinµA\n•tSSisinms\n•VREFisinV (31)\n8.2.2.7 Step Seven: Select theBootstrap Capacitor\nA0.1-μFceramic capacitor must beconnected between theBOOT toPHpinforproper operation. Itis\nrecommended touseaceramic capacitor with X5R orbetter grade dielectric. Thecapacitor should have 10Vor\nhigher voltage rating.\n8.2.2.8 Step Eight: Undervoltage Lockout Threshold\nThe undervoltage lockout (UVLO) can beadjusted using anexternal voltage divider ontheENpinofthe\nTPS54418. The UVLO hastwothresholds, oneforpower upwhen theinput voltage isrising andoneforpower\ndown orbrown outs when theinput voltage isfalling. Fortheexample design, thesupply should turnonandstart\nswitching once theinput voltage increases above 3.1V(VSTART ).Switching continues until theinput voltage falls\nbelow 2.8V(VSTOP).\nThe programmable UVLO andenable voltages aresetusing aresistor divider between theVINpinandGND to\ntheENpin. Equation 32and Equation 33can beused tocalculate theresistance values necessary. From\nEquation 32andEquation 33,a48.7 kΩbetween theVINpinandtheENpinanda32.4-kΩresistor between the\nENpinandGND arerequired toproduce the3.1-V start voltage andthe2.8-V stop voltage.\n(32)\n(33)\n8.2.2.9 Step Nine: Select Output Voltage andFeedback Resistors\nFortheexample design, 100kΩwas selected forR6.Using Equation 34,R7iscalculated as80kΩ.Thenearest\nstandard 1%resistor is80.6 kΩ.\n(34)\n8.2.2.9.1 Output Voltage Limitations\nDue totheinternal design oftheTPS54418, there arelimitations totheminimum and maximum achievable\noutput voltages. Theoutput voltage cannever belower than theinternal voltage reference of0.8V.Above 0.8V,\ntheoutput voltage may belimited bytheminimum controllable ontime. Theminimum output voltage inthiscase\nisgiven byEquation 35.There isalso amaximum achievable output voltage which islimited bytheminimum off\ntime. The maximum output voltage isgiven byEquation 36.These equations represent theresults when the\npower MOSFETs arematched. Refer toSLYT293 formore information.\nwhere\n•VOUT(min) istheminimum achievable output voltage\n•tON(min) istheminimum controllable on-time (110 nsec typical)\n•fSW(max) isthemaximum switching frequency including tolerance\n•VIN(max) isthemaximum input voltage\n•IOUT(min) istheminimum load current\n•RLS(min) istheminimum low-side MOSFET on-resistance. (30mΩtypical)\n•RDCRistheseries resistance ofoutput inductor (35)\nOUT OUTR CC3 =R3/c180\n/c40 /c41 /c40 /c41C OUT OUT\nREF M ea M ps2 f V CR3g V g/c112 /c180 /c180 /c180/c61/c180 /c180\n/c40 /c41SW\nC P modff f2/c61 /c180\nfC=§fP:mod;+fZ1 \nfZ1=1\nCOUT×RESR×tN \n/c40 /c41/c40 /c41 OUT max\nP mod\nOUT OUTI\nf2 V C/c61/c112 /c180 /c180\nVOUT:max;=k1FtOFF:max;fSW(max)oVIN:min;FIOUT:max;kRLS(max)+RDCRo \n25TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporatedwhere\n•VOUT(max) isthemaximum achievable output voltage\n•tOFF(max) isthemaximum, minimum controllable offtime (60nstypical)\n•fSW(max) isthemaximum switching frequency including tolerance\n•VIN(min) istheminimum input voltage\n•IOUT(max) isthemaximum load current\n•RHS(max) isthemaximum high-side MOSFET on-resistance. (70mΩmax)\n•RDCRistheseries resistance ofoutput inductor (36)\n8.2.2.10 Step 10:Select Loop Compensation Components\nThere areseveral industry techniques used tocompensate DC/DC regulators. The method presented here is\neasy tocalculate andyields high phase margins. Formost conditions, theregulator hasaphase margin between\n60and90degrees. The method presented here ignores theeffects oftheslope compensation thatisinternal to\ntheTPS54418. Because theslope compensation isignored, theactual crossover frequency isusually lower than\nthecrossover frequency used inthecalculations. Use SwitcherPro software foramore accurate design.\nTogetstarted, themodulator pole, fP(mod) ,and theesrzero, fZ1must becalculated using Equation 37and\nEquation 38.ForCOUT,derating thecapacitor isnotneeded asthe1.8Voutput isasmall percentage ofthe10V\ncapacitor rating. Iftheoutput isahigh percentage ofthecapacitor rating, use thecapacitor manufacturer\ninformation toderate thecapacitor value. Use Equation 39andEquation 40toestimate astarting point forthe\ncrossover frequency, fC.Fortheexample design, fP(mod) is8.04 kHz and fZ1is2412 kHz. Equation 39isthe\ngeometric mean ofthemodulator pole andtheesrzero andEquation 40isthemean ofmodulator pole andthe\nswitching frequency. Equation 39yields 139 kHz and Equation 40gives 63kHz. Use thelower value of\nEquation 39orEquation 40asthemaximum crossover frequency. Forthisexample, fcis35kHz. Next, the\ncompensation components arecalculated. Aresistor inseries with acapacitor isused tocreate acompensating\nzero. Acapacitor inparallel tothese twocomponents forms thecompensating pole (ifneeded).\n(37)\n(38)\n(39)\n(40)\nThecompensation design takes thefollowing steps:\n1.Setuptheanticipated cross-over frequency. Use Equation 41tocalculate thecompensation network ’s\nresistor value. Inthisexample, theanticipated cross-over frequency fCis35kHz. The power stage gain\n(gM(ps))is13A/Vandtheerror amplifier gain (gM(ea))is225uA/V.\n(41)\n2.Place compensation zero atthepole formed bytheload resistor andtheoutput capacitor. Thecompensation\nnetwork ’scapacitor canbecalculated from Equation 42.\n(42)\n3.Anadditional pole canbeadded toattenuate high frequency noise. Inthisapplication, itisnotnecessary to\naddit.\nFrom theprocedures above, start with a11.2 kΩresistor and a2650pF capacitor. After prototyping and bode\nplotmeasurement, theoptimized compensation network selected forthisdesign includes a7.5kΩresistor anda\n2700 pFcapacitor.\n03.5Power Dissipation (W)\nJunction Temperature (°C)0.52.5\n20 30 40 50 60 70 80 90 100 110 120 130 140 15011.523\n03.5Power Dissipation (W)\nMaximum Ambient Temperature (°C)0.52.5\n20 30 40 50 60 70 80 90 100 110 120 130 140 15011.523\n26TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.2.11 Power Dissipation Estimate\nUse Equation 43through Equation 52tohelp estimate thedevice power dissipation under continuous conduction\nmode (CCM) operation. The power dissipation ofthedevice (PTOT)includes conduction loss (PCOND ),dead time\nloss (PD),switching loss (PSW),gate drive loss (PGD)andsupply current loss (PQ).\nPCOND=(IOUT)2×RDS(on) (43)\nPD=ƒSW×IOUT×0.7×60×(10)–9(44)\nPD=ƒSW×IOUT×0.7×60×(10)–9(45)\nPSW=2×(VIN)2×ƒSW×IOUT×0.25 ×(10)–9(46)\nPSW=2×(VIN)2×ƒSW×IOUT×0.25 ×(10)–9(47)\nPGD=2×VIN×3×(10)–9×ƒSW (48)\nPQ=350×(10)–6×VIN\nwhere\n•IOUTistheoutput current (A)\n•RDS(on) istheon-resistance ofthehigh-side MOSFET (Ω)\n•VOUTistheoutput voltage (V)\n•VINistheinput voltage (V)\n•ƒSWistheswitching frequency (Hz) (49)\nPTOT=PCOND +PD+PSW+PGD+PQ (50)\nForagiven ambient temperature,\nTJ=TA+RTH×PTOT (51)\nFormaximum junction temperature (TJ(max) =150°C)\nTA(max) =TJ(max) –RTH×PTOT\nwhere\n•PTOTisthetotal device power dissipation (W)\n•TAistheambient temperature (°C)\n•TJisthejunction temperature (°C)\n•RTHisthethermal resistance ofthepackage (°C/W)\n•TJ(max) ismaximum junction temperature (°C)\n•TA(max) ismaximum ambient temperature (°C) (52)\nAdditional power canbelostintheregulator circuit duetotheinductor acanddclosses andtrace resistance that\nimpact theoverall regulator efficiency. Figure 36andFigure 37show power dissipation fortheEVM.\nTA=25°C Noairflow\nFigure 36.Power Dissipation vsJunction TemperatureTJ(max) =150°C Noairflow\nFigure 37.Power Dissipation vsAmbient Temperature\nVin□=□5□V□/□div\nEN□=□2□V□/□div\nSS□=□2□V□/□div\nVout□=□2□V□/□div\nTime□=□5□msec□/□div\nVin□=□5□V□/□div\nEN□=□2□V□/□div\nSS□=□2□V□/□div\nVout□=□2□V□/□div\nTime□=□5□msec□/□div\nVout□=□50□mV□/□div□(ac□coupled)\nIout□=□1 A /□div□(1 A to□3 A load□step)\nTime□=□600 μsec□/□div\nVout□=□50□mV□/□div□(ac□coupled)\nIout□=□2 A /□div□(0 A to□4 A load□step)\nTime□=□500 μsec□/□div\n0102030405060708090100\n0.001 0.01 0.1 1 10\nOutput□Current□- A3.3□Vin,1.8□Vout\n5□Vin,□1.8□Vout\nEfficiency□-□%\n50556065707580859095100\n0 1 2 3 4\nOutput□Current□- A3.3□Vin,1.8□Vout\n5□Vin,□1.8□Vout\nEfficiency□-□%\n27TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 38.Efficiency vsLoad Current Figure 39.Efficiency vsLoad Current\n2-ACurrent Step\nFigure 40.Transient Response4-ACurrent Step\nFigure 41.Transient Response\nFigure 42.Power UpVOUT,VIN Figure 43.Power Down Vout, Vin\nVin□=□100□mV□/□div□(ac□coupled)\nPH□=□2□V□/□div\nTime□=□500□nsec□/□div\nVin□=□100□mV□/□div□(ac□coupled)\nPH□=□2□V□/□div\nTime□=□500□nsec□/□div\nVout□=□10□mV□/□div□(ac□coupled)\nPH□=□2□V□/□div\nTime□=□500□msec□/□div\nVout□=□10□mV□/□div□(ac□coupled)\nPH□=□2□V□/□div\nTime□=□500□nsec□/□div\nVin□=□5□V□/□div\nEN□=□2□V□/□div\nSS□=□2□V□/□div\nVout□=□2□V□/□div\nTime□=□5□msec□/□div\nVin□=□5□V□/□div\nEN□=□2□V□/□div\nSS□=□2□V□/□div\nVout□=□2□V□/□div\nTime□=□5□msec□/□div\n28TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 44.Power UpVOUT,EN Figure 45.Power Down VOUT,EN\nIOUT=0A\nFigure 46.Output RippleIOUT=4A\nFigure 47.Output Ripple\nIOUT=0A\nFigure 48.Input RippleIOUT=4A\nFigure 49.Input Ripple\n-0.1-0.08-0.06-0.04-0.0200.020.040.060.080.1\n3 4 5 6\nInput□Voltage-VIout□=□2 A\nPercent□Deviation□-□%\n-0.2-0.15-0.1-0.0500.050.10.150.2\n0 1 2 3 4\nOutput□Current□- APercent□Deviation□-□%Vin□=□5.0□V\nGain\n-60-50-40-30-20-100102030405060\nFrequency□-□Hz-180-150-120-90-60-300306090120150180\nPhase□-□□Deg\n100 1000 10000 100000 1000000Phase\nGain\n-0.2-0.15-0.1-0.0500.050.10.150.2\n0 1 2 3 4\nOutput□Current□- APercent□Deviation□-□%Vin□=□3.3\n29TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedVIN=3.3V IOUT=4A\nFigure 50.Closed Loop Response Figure 51.Load Regulation vsLoad Current\nFigure 52.Load Regulation vsLoad CurrentFigure 53.Regulation vsInput Voltage\n30TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9Power Supply Recommendations\nThese devices aredesigned tooperate from aninput voltage supply between 2.95 Vand6V.This supply must\nbewell regulated. Proper bypassing ofinput supplies and internal regulators isalso critical fornoise\nperformance, asisPCB layout and grounding scheme. See therecommendations intheLayout Guidelines\nsection.\n10Layout\n10.1 Layout Guidelines\nLayout isacritical portion ofgood power supply design. There areseveral signal paths that conduct fast\nchanging currents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise\nordegrade thepower supplies performance.\n•Minimize theloop area formed bythebypass capacitor connections and theVIN pins. See Figure 54fora\nPCB layout example.\n•The GND pins and AGND pinshould betied directly tothepower pad under theTPS54418 device. The\npower pad should beconnected toany internal PCB ground planes using multiple vias directly under the\ndevice. Additional vias canbeused toconnect thetop-side ground area totheinternal planes near theinput\nand output capacitors. Foroperation atfullrated load, thetop-side ground area along with any additional\ninternal ground planes must provide adequate heat dissipating area.\n•Place theinput bypass capacitor asclose tothedevice aspossible.\n•Route thePHpintotheoutput inductor. Because thePHconnection istheswitching node, place theoutput\ninductor close tothePHpins. Minimize thearea ofthePCB conductor toprevent excessive capacitive\ncoupling.\n•Theboot capacitor must also belocated close tothedevice.\n•The sensitive analog ground connections forthefeedback voltage divider, compensation components, soft-\nstart capacitor andfrequency setresistor should beconnected toaseparate analog ground trace asshown in\nFigure 54.\n•TheRT/CLK pinisparticularly sensitive tonoise sotheRTresistor should belocated asclose aspossible to\nthedevice androuted with minimal trace lengths.\n•The additional external components can beplaced approximately asshown. Itispossible toobtain\nacceptable performance with alternate PCB layouts, however, thislayout hasbeen shown toproduce good\nresults andcanbeused asaguide.\nVIN\nVINVIN\nGNDEN\nGND\nVSENSESSPH\nPHPHPWRGDBOOT\nRT/CLK COMP AGNDPHBOOT\nCAPACITOR\nVOUTOUTPUT\nINDUCTOR\nOUTPUT\nFILTER\nCAPACITOR\nSLOW□START\nCAPACITOR\nCOMPENSATION\nNETWORKTOPSIDE\nGROUND\nAREA\nVIA to□Ground□PlaneFREQUENCY\nSET\nRESISTORANALOG\nGROUND\nTRACEVIN\nINPUT\nBYPASS\nCAPACITORVINUVLO□SET\nRESISTRORS\nFEEDBACK\nRESISTORSVIA to\nGround\nPlane\nEXPOSED\nPOWERPAD\nAREA\n31TPS54418\nwww.ti.com SLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.2 Layout Example\nFigure 54.PCB Layout Example\n32TPS54418\nSLVS946E –SEPTEMBER 2009 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS54418Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theTPS54418 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.1.2 Development Support\nFormore SWIFTTMdocumentation, seetheTIwebsite atwww.ti.com/swift .\n11.2 Trademarks\nSWIFT isatrademark ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54418RTER ACTIVE WQFN RTE 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54418Samples\nTPS54418RTET ACTIVE WQFN RTE 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54418Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Mar-2024\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54418RTER WQFN RTE163000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS54418RTET WQFN RTE16250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS54418RTET WQFN RTE16250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Mar-2024\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54418RTER WQFN RTE 163000 367.0 367.0 35.0\nTPS54418RTET WQFN RTE 16250 210.0 185.0 35.0\nTPS54418RTET WQFN RTE 16250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WQFN - 0.8 mm max height RTE 16\nPLASTIC QUAD FLATPACK - NO LEAD 3 x 3, 0.5 mm pitch\n4225944/A\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.65 0.1\n16X 0.50.30.80.7\n(0.1) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9WQFN - 0.8 mm max height RTE0016F\nPLASTIC QUAD FLATPACK - NO LEAD\n4219119/A   03/2018PIN 1 INDEX AREA\n0.08SEATING PLANE\n149\n125 8\n16 13\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n17 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.58)\nTYP(1.65)\n(R0.05)\nALL PAD CORNERS(0.58) TYPWQFN - 0.8 mm max height RTE0016F\nPLASTIC QUAD FLATPACK - NO LEAD\n4219119/A   03/2018SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X17\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.51)\n(R0.05) TYPWQFN - 0.8 mm max height RTE0016F\nPLASTIC QUAD FLATPACK - NO LEAD\n4219119/A   03/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n84% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 4, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54418RTER

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 2.95 V to 6 V
  - Output Voltage (VOUT): Adjustable, minimum 0.8 V
- **Current Ratings:**
  - Output Current: Up to 4 A
- **Power Consumption:**
  - Quiescent Current: 350 µA (typical)
  - Shutdown Supply Current: 2 µA
- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 150°C
- **Package Type:**
  - WQFN (16-pin), dimensions 3 mm x 3 mm
- **Special Features:**
  - Integrated MOSFETs with 30 mΩ (typical) on-resistance for high efficiency
  - Adjustable soft start and sequencing
  - Cycle-by-cycle current limit, thermal shutdown, and frequency foldback protection
  - Power-good output with undervoltage and overvoltage protection
- **Moisture Sensitive Level (MSL):**
  - Level 2, 260°C, 1 year (JEDEC J-STD-020E)

#### Description:
The **TPS54418** is a synchronous step-down (buck) converter designed for low-voltage, high-density power systems. It integrates two n-channel MOSFETs, allowing for efficient power conversion with a maximum output current of 4 A. The device operates with a wide switching frequency range from 200 kHz to 2 MHz, enabling the use of smaller inductors and capacitors, which is beneficial for compact designs.

#### Typical Applications:
- **Point-of-Load Regulation:** Ideal for powering high-performance digital signal processors (DSPs), field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and microprocessors.
- **Networking and Communication Infrastructure:** Suitable for broadband and optical communication systems where efficient power management is critical.
- **General Power Management:** Can be used in various applications requiring efficient voltage regulation and power management solutions.

This component is particularly useful in applications where space is limited and efficiency is paramount, making it a popular choice in modern electronic designs.