
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -source top.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source top.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir E:/Vavidoprj/chuot/chuot.cache/wt [current_project]
# set_property parent.project_path E:/Vavidoprj/chuot/chuot.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
# read_vhdl -library xil_defaultlib {
#   E:/Vavidoprj/chuot/chuot.srcs/sources_1/imports/chuot/Ps2Interface.vhd
#   E:/Vavidoprj/chuot/x47segdriver.vhd
#   E:/Vavidoprj/chuot/chuot.srcs/sources_1/imports/chuot/MouseCtl.vhd
#   E:/Vavidoprj/chuot/chuot.srcs/sources_1/new/top.vhd
# }
# read_xdc E:/Vavidoprj/chuot/chuot.srcs/constrs_1/new/chuot.xdc
# set_property used_in_implementation false [get_files E:/Vavidoprj/chuot/chuot.srcs/constrs_1/new/chuot.xdc]
# catch { write_hwdef -file top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top -part xc7a35tcpg236-1
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 238.953 ; gain = 34.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Vavidoprj/chuot/chuot.srcs/sources_1/new/top.vhd:47]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'MouseCtl' declared at 'E:/Vavidoprj/chuot/chuot.srcs/sources_1/imports/chuot/MouseCtl.vhd:179' bound to instance 'Inst_MouseCtl' of component 'MouseCtl' [E:/Vavidoprj/chuot/chuot.srcs/sources_1/new/top.vhd:95]
INFO: [Synth 8-638] synthesizing module 'MouseCtl__parameterized0' [E:/Vavidoprj/chuot/chuot.srcs/sources_1/imports/chuot/MouseCtl.vhd:208]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'E:/Vavidoprj/chuot/chuot.srcs/sources_1/imports/chuot/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [E:/Vavidoprj/chuot/chuot.srcs/sources_1/imports/chuot/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [E:/Vavidoprj/chuot/chuot.srcs/sources_1/imports/chuot/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (1#1) [E:/Vavidoprj/chuot/chuot.srcs/sources_1/imports/chuot/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl__parameterized0' (2#1) [E:/Vavidoprj/chuot/chuot.srcs/sources_1/imports/chuot/MouseCtl.vhd:208]
INFO: [Synth 8-3491] module 'x47segdriver' declared at 'E:/Vavidoprj/chuot/x47segdriver.vhd:17' bound to instance 'Inst_x47segdriver' of component 'x47segdriver' [E:/Vavidoprj/chuot/chuot.srcs/sources_1/new/top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'x47segdriver' [E:/Vavidoprj/chuot/x47segdriver.vhd:26]
WARNING: [Synth 8-614] signal 'dau' is read in the process but is not in the sensitivity list [E:/Vavidoprj/chuot/x47segdriver.vhd:77]
WARNING: [Synth 8-614] signal 'cham' is read in the process but is not in the sensitivity list [E:/Vavidoprj/chuot/x47segdriver.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'x47segdriver' (3#1) [E:/Vavidoprj/chuot/x47segdriver.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [E:/Vavidoprj/chuot/chuot.srcs/sources_1/new/top.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 274.094 ; gain = 69.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 274.094 ; gain = 69.387
---------------------------------------------------------------------------------
Loading clock regions from D:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/vivado/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vavidoprj/chuot/chuot.srcs/constrs_1/new/chuot.xdc]
Finished Parsing XDC File [E:/Vavidoprj/chuot/chuot.srcs/constrs_1/new/chuot.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 595.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
ROM "reset_bit_count" won't be mapped to RAM because it is too sparse.
ROM "busy" won't be mapped to RAM because it is too sparse.
ROM "read_data" won't be mapped to RAM because it is too sparse.
ROM "load_tx_data" won't be mapped to RAM because it is too sparse.
ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse.
ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse.
ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse.
ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse.
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl__parameterized0'
ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(18) 
ROM "timeout" won't be mapped to RAM because address size (24) is larger than maximum supported(18) 
ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse.
ROM "new_event" won't be mapped to RAM because it is too sparse.
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "c" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "c" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "fg" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Ps2Interface'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MouseCtl__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [E:/Vavidoprj/chuot/x47segdriver.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'segout_reg' [E:/Vavidoprj/chuot/x47segdriver.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'fg_reg' [E:/Vavidoprj/chuot/x47segdriver.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Multipliers : 
	                11x32  Multipliers := 1     
	                 8x32  Multipliers := 1     
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	  11 Input      8 Bit        Muxes := 4     
	 106 Input      6 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	  35 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	  17 Input      1 Bit        Muxes := 6     
	  37 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	  17 Input      5 Bit        Muxes := 1     
	  35 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  17 Input      1 Bit        Muxes := 6     
Module MouseCtl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	 106 Input      6 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 22    
Module x47segdriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Multipliers : 
	                11x32  Multipliers := 1     
	                 8x32  Multipliers := 1     
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 8     
	  11 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "c" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
WARNING: [Synth 8-115] binding instance 'i_6' in module 'partition' to reference 'logic__177' which has no pins
ROM "Inst_MouseCtl/periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(18) 
ROM "Inst_MouseCtl/timeout" won't be mapped to RAM because address size (24) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 595.141 ; gain = 390.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_MouseCtl/y_max_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_MouseCtl/y_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_x47segdriver/\fg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\led_reg[3] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\led_reg[2] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\led_reg[1] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\led_reg[0] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[31] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[30] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[29] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[28] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[27] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[26] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[25] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[24] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[23] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[22] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[21] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[20] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[19] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[18] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[17] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[16] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[15] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[14] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[13] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[12] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[11] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[10] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[9] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[8] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[7] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[6] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[5] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[4] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\fg_reg[3] ) is unused and will be removed from module x47segdriver.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/x_max_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_max_reg[11] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 595.141 ; gain = 390.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_MouseCtl/y_pos_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_MouseCtl/ypos_reg[11] )
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/y_pos_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Inst_MouseCtl/ypos_reg[11] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop Inst_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to Inst_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   339|
|3     |INV    |     2|
|4     |LUT1   |   177|
|5     |LUT2   |  1607|
|6     |LUT3   |   109|
|7     |LUT4   |   134|
|8     |LUT5   |   117|
|9     |LUT6   |   255|
|10    |MUXF7  |     9|
|11    |FDCE   |    37|
|12    |FDPE   |     2|
|13    |FDRE   |   209|
|14    |FDSE   |    18|
|15    |LD     |    11|
|16    |IBUF   |     5|
|17    |IOBUF  |     2|
|18    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-------------------------+------+
|      |Instance              |Module                   |Cells |
+------+----------------------+-------------------------+------+
|1     |top                   |                         |  3049|
|2     |  Inst_MouseCtl       |MouseCtl__parameterized0 |  1143|
|3     |    Inst_Ps2Interface |Ps2Interface             |   303|
|4     |  Inst_x47segdriver   |x47segdriver             |  1742|
+------+----------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 595.141 ; gain = 390.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 595.141 ; gain = 44.633
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 595.141 ; gain = 390.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  INV => LUT1: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 595.141 ; gain = 390.434
# write_checkpoint -noxdef top.dcp
# catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 595.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 26 02:03:11 2016...
