[{"DBLP title": "Optimization and Quality Estimation of Circuit Design via Random Region Covering Method.", "DBLP authors": ["Zhaori Bi", "Dian Zhou", "Sheng-Guo Wang", "Xuan Zeng"], "year": 2017, "doi": "https://doi.org/10.1145/3084685", "OA papers": [{"PaperId": "https://openalex.org/W2742044854", "PaperTitle": "Optimization and Quality Estimation of Circuit Design via Random Region Covering Method", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Dallas": 2.0, "University of North Carolina at Charlotte": 1.0, "Fudan University": 1.0}, "Authors": ["Zhaori Bi", "Dian Zhou", "Sheng-Guo Wang", "Xuan Zeng"]}]}, {"DBLP title": "A Comprehensive BIST Solution for Polar Transceivers Using On-Chip Resources.", "DBLP authors": ["Jae Woong Jeong", "Vishwanath Natarajan", "Shreyas Sen", "T. M. Mak", "Jennifer Kitchen", "Sule Ozev"], "year": 2017, "doi": "https://doi.org/10.1145/3084689", "OA papers": [{"PaperId": "https://openalex.org/W2740964443", "PaperTitle": "A Comprehensive BIST Solution for Polar Transceivers Using On-Chip Resources", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP Semiconductors, Austin, TX#TAB#": 1.0, "Intel (United States)": 1.0, "Purdue University System": 1.0, "GlobalFoundries (United States)": 1.0, "Arizona State University": 2.0}, "Authors": ["Jae-Woong Jeong", "V. Natarajan", "Shreyas Sen", "Tak M. Mak", "Jennifer Kitchen", "Sule Ozev"]}]}, {"DBLP title": "Electric Vehicle Optimized Charge and Drive Management.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2017, "doi": "https://doi.org/10.1145/3084686", "OA papers": [{"PaperId": "https://openalex.org/W2740832769", "PaperTitle": "Electric Vehicle Optimized Charge and Drive Management", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Word- and Partition-Level Write Variation Reduction for Improving Non-Volatile Cache Lifetime.", "DBLP authors": ["Shuai Wang", "Guangshan Duan", "Yupeng Li", "Qianhao Dong"], "year": 2017, "doi": "https://doi.org/10.1145/3084690", "OA papers": [{"PaperId": "https://openalex.org/W2741830349", "PaperTitle": "Word- and Partition-Level Write Variation Reduction for Improving Non-Volatile Cache Lifetime", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nanjing University": 4.0}, "Authors": ["Shuai Wang", "Guangshan Duan", "Yupeng Li", "Qianhao Dong"]}]}, {"DBLP title": "Optimal Don't Care Filling for Minimizing Peak Toggles During At-Speed Stuck-At Testing.", "DBLP authors": ["Satya Trinadh Adireddy", "Seetal Potluri", "Ch. Sobhan Babu", "Veezhinathan Kamakoti", "Shiv Govind Singh"], "year": 2017, "doi": "https://doi.org/10.1145/3084684", "OA papers": [{"PaperId": "https://openalex.org/W2752142607", "PaperTitle": "Optimal Don\u2019t Care Filling for Minimizing Peak Toggles During At-Speed Stuck-At Testing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Hyderabad": 3.0, "Indian Institute of Technology Madras": 2.0}, "Authors": ["A. Satya Trinadh", "Seetal Potluri", "Sobhan Babu Ch.", "V. Kamakoti", "Shiv Govind Singh"]}]}, {"DBLP title": "Two-Stage Layout Decomposition for Hybrid E-Beam and Triple Patterning Lithography.", "DBLP authors": ["Xingquan Li", "Wenxing Zhu"], "year": 2017, "doi": "https://doi.org/10.1145/3084683", "OA papers": [{"PaperId": "https://openalex.org/W2740204001", "PaperTitle": "Two-Stage Layout Decomposition for Hybrid E-Beam and Triple Patterning Lithography", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fuzhou University": 2.0}, "Authors": ["Xingquan Li", "Wenxing Zhu"]}]}, {"DBLP title": "VFI-Based Power Management to Enhance the Lifetime of High-Performance 3D NoCs.", "DBLP authors": ["Sourav Das", "Dongjin Lee", "Wonje Choi", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2017, "doi": "https://doi.org/10.1145/3092843", "OA papers": [{"PaperId": "https://openalex.org/W2750802292", "PaperTitle": "VFI-Based Power Management to Enhance the Lifetime of High-Performance 3D NoCs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Washington State University": 5.0, "Duke University": 1.0}, "Authors": ["Sourav Das", "Dongjin Lee", "Wonje Choi", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A Novel Range Matching Architecture for Packet Classification Without Rule Expansion.", "DBLP authors": ["Shanmugakumar Murugesan", "Sk. Noor Mahammad"], "year": 2017, "doi": "https://doi.org/10.1145/3105958", "OA papers": [{"PaperId": "https://openalex.org/W2741462290", "PaperTitle": "A Novel Range Matching Architecture for Packet Classification Without Rule Expansion", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram": 2.0}, "Authors": ["Shanmugakumar Murugesan", "Noor Mahammad Sk"]}]}, {"DBLP title": "A Hierarchical Technique for Statistical Path Selection and Criticality Computation.", "DBLP authors": ["P. R. Chithira", "Vinita Vasudevan"], "year": 2017, "doi": "https://doi.org/10.1145/3107030", "OA papers": [{"PaperId": "https://openalex.org/W2751627017", "PaperTitle": "A Hierarchical Technique for Statistical Path Selection and Criticality Computation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["P. R. Chithira", "Vinita Vasudevan"]}]}, {"DBLP title": "Architectural Supports to Protect OS Kernels from Code-Injection Attacks and Their Applications.", "DBLP authors": ["Hyungon Moon", "Jinyong Lee", "Dongil Hwang", "Seonhwa Jung", "Jiwon Seo", "Yunheung Paek"], "year": 2017, "doi": "https://doi.org/10.1145/3110223", "OA papers": [{"PaperId": "https://openalex.org/W2751885091", "PaperTitle": "Architectural Supports to Protect OS Kernels from Code-Injection Attacks and Their Applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 6.0}, "Authors": ["Hyungon Moon", "Jin-Yong Lee", "Dong-il Hwang", "Seonhwa Jung", "Jiwon Seo", "Yunheung Paek"]}]}, {"DBLP title": "An Effective Layout Decomposition Method for DSA with Multiple Patterning in Contact-Hole Generation.", "DBLP authors": ["Yunfeng Yang", "Wai-Shing Luk", "Hai Zhou", "David Z. Pan", "Dian Zhou", "Changhao Yan", "Xuan Zeng"], "year": 2017, "doi": "https://doi.org/10.1145/3131847", "OA papers": [{"PaperId": "https://openalex.org/W2757526385", "PaperTitle": "An Effective Layout Decomposition Method for DSA with Multiple Patterning in Contact-Hole Generation", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Fudan University": 4.0, "Northwestern University , Evanston#TAB#": 1.0, "The University of Texas at Austin": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Yunfeng Yang", "Wai-Shing Luk", "Hai Zhou", "David Z. Pan", "Dian Zhou", "Changhao Yan", "Xuan Zeng"]}]}, {"DBLP title": "An Adaptive Markov Model for the Timing Analysis of Probabilistic Caches.", "DBLP authors": ["Chao Chen", "Giovanni Beltrame"], "year": 2017, "doi": "https://doi.org/10.1145/3123877", "OA papers": [{"PaperId": "https://openalex.org/W2752742484", "PaperTitle": "An Adaptive Markov Model for the Timing Analysis of Probabilistic Caches", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnique Montr\u00e9al": 2.0}, "Authors": ["Chao Chen", "Giovanni Beltrame"]}]}, {"DBLP title": "Security Analysis of Arbiter PUF and Its Lightweight Compositions Under Predictability Test.", "DBLP authors": ["Phuong Ha Nguyen", "Durga Prasad Sahoo", "Rajat Subhra Chakraborty", "Debdeep Mukhopadhyay"], "year": 2017, "doi": "https://doi.org/10.1145/2940326", "OA papers": [{"PaperId": "https://openalex.org/W2562003427", "PaperTitle": "Security Analysis of Arbiter PUF and Its Lightweight Compositions Under Predictability Test", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0}, "Authors": ["Phuong H. Nguyen", "Durga Prasad Sahoo", "Rajat Subhra Chakraborty", "Debdeep Mukhopadhyay"]}]}, {"DBLP title": "CALM: Contention-Aware Latency-Minimal Application Mapping for Flattened Butterfly On-Chip Networks.", "DBLP authors": ["Di Zhu", "Siyu Yue", "Massoud Pedram", "Lizhong Chen"], "year": 2017, "doi": "https://doi.org/10.1145/2950045", "OA papers": [{"PaperId": "https://openalex.org/W2566486278", "PaperTitle": "CALM", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southern California": 3.0, "Oregon State University": 1.0}, "Authors": ["Di Zhu", "Siyu Yue", "Massoud Pedram", "Lizhong Chen"]}]}, {"DBLP title": "Scalable SMT-Based Equivalence Checking of Nested Loop Pipelining in Behavioral Synthesis.", "DBLP authors": ["Mohammad Reza Azarbad", "Bijan Alizadeh"], "year": 2017, "doi": "https://doi.org/10.1145/2953879", "OA papers": [{"PaperId": "https://openalex.org/W2567559802", "PaperTitle": "Scalable SMT-Based Equivalence Checking of Nested Loop Pipelining in Behavioral Synthesis", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 1.5, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Mohammad Azarbad", "Bijan Alizadeh"]}]}, {"DBLP title": "Optimized Implementation of Multirate Mixed-Criticality Synchronous Reactive Models.", "DBLP authors": ["Qingling Zhao", "Zaid Al-bayati", "Zonghua Gu", "Haibo Zeng"], "year": 2017, "doi": "https://doi.org/10.1145/2968445", "OA papers": [{"PaperId": "https://openalex.org/W2561253484", "PaperTitle": "Optimized Implementation of Multirate Mixed-Criticality Synchronous Reactive Models", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Zhejiang University": 2.0, "McGill University": 1.0, "Virginia Tech": 1.0}, "Authors": ["Qingling Zhao", "Zaid Al-bayati", "Zonghua Gu", "Haibo Zeng"]}]}, {"DBLP title": "Reducing the Complexity of Dataflow Graphs Using Slack-Based Merging.", "DBLP authors": ["Hazem Ismail Ali", "Sander Stuijk", "Benny Akesson", "Lu\u00eds Miguel Pinho"], "year": 2017, "doi": "https://doi.org/10.1145/2956232", "OA papers": [{"PaperId": "https://openalex.org/W2464718695", "PaperTitle": "Reducing the Complexity of Dataflow Graphs Using Slack-Based Merging", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute for Systems and Computer Engineering of Porto": 3.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Hazem Ismail Ali", "Sander Stuijk", "Benny Akesson", "Luis Miguel Pinho"]}]}, {"DBLP title": "Security in Automotive Networks: Lightweight Authentication and Authorization.", "DBLP authors": ["Philipp Mundhenk", "Andrew Paverd", "Artur Mrowca", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "year": 2017, "doi": "https://doi.org/10.1145/2960407", "OA papers": [{"PaperId": "https://openalex.org/W4293108682", "PaperTitle": "Security in Automotive Networks", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Aalto University": 1.0, "University of Warwick": 0.5, "Coventry (United Kingdom)": 0.5, "Technical University of Munich": 1.0}, "Authors": ["Philipp Mundhenk", "Andrew Paverd", "Artur Mrowca", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"]}]}, {"DBLP title": "On the Restore Time Variations of Future DRAM Memory.", "DBLP authors": ["XianWei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "year": 2017, "doi": "https://doi.org/10.1145/2967609", "OA papers": [{"PaperId": "https://openalex.org/W2586596130", "PaperTitle": "On the Restore Time Variations of Future DRAM Memory", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Xianwei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"]}]}, {"DBLP title": "A Hybrid DRAM/PCM Buffer Cache Architecture for Smartphones with QoS Consideration.", "DBLP authors": ["Ye-Jyun Lin", "Chia-Lin Yang", "Hsiang-Pang Li", "Cheng-Yuan Michael Wang"], "year": 2017, "doi": "https://doi.org/10.1145/2979143", "OA papers": [{"PaperId": "https://openalex.org/W2563326589", "PaperTitle": "A Hybrid DRAM/PCM Buffer Cache Architecture for Smartphones with QoS Consideration", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Macronix International (China)": 3.0, "National Taiwan University": 1.0}, "Authors": ["Ye-Jyun Lin", "Chia-Lin Yang", "Hsiang-Pang Li", "Chengyuan Wang"]}]}, {"DBLP title": "An Elastic Mixed-Criticality Task Model and Early-Release EDF Scheduling Algorithms.", "DBLP authors": ["Hang Su", "Dakai Zhu", "Scott Brandt"], "year": 2017, "doi": "https://doi.org/10.1145/2984633", "OA papers": [{"PaperId": "https://openalex.org/W2562803701", "PaperTitle": "An Elastic Mixed-Criticality Task Model and Early-Release EDF Scheduling Algorithms", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"The University of Texas at San Antonio": 2.0, "University of California, Santa Cruz": 1.0}, "Authors": ["Hang Su", "Dakai Zhu", "Scott A. Brandt"]}]}, {"DBLP title": "Computation of Seeds for LFSR-Based n-Detection Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "doi": "https://doi.org/10.1145/2994144", "OA papers": [{"PaperId": "https://openalex.org/W2570421387", "PaperTitle": "Computation of Seeds for <i>LFSR</i> -Based <i>n</i> -Detection Test Generation", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Scale & Cap: Scaling-Aware Resource Management for Consolidated Multi-threaded Applications.", "DBLP authors": ["Can Hankendi", "Ayse Kivilcim Coskun"], "year": 2017, "doi": "https://doi.org/10.1145/2994145", "OA papers": [{"PaperId": "https://openalex.org/W2568537891", "PaperTitle": "Scale &amp; Cap", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Boston University": 2.0}, "Authors": ["Can Hankendi", "Ayse K. Coskun"]}]}, {"DBLP title": "Secure and Flexible Trace-Based Debugging of Systems-on-Chip.", "DBLP authors": ["Jerry Backer", "David H\u00e9ly", "Ramesh Karri"], "year": 2017, "doi": "https://doi.org/10.1145/2994601", "OA papers": [{"PaperId": "https://openalex.org/W2565762120", "PaperTitle": "Secure and Flexible Trace-Based Debugging of Systems-on-Chip", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"New York University": 2.0, "Grenoble Alpes University": 1.0}, "Authors": ["Jerry Backer", "David Hely", "Ramesh Karri"]}]}, {"DBLP title": "A MATLAB Vectorizing Compiler Targeting Application-Specific Instruction Set Processors.", "DBLP authors": ["Ioannis Latifis", "Karthick Parashar", "Grigoris Dimitroulakos", "Hans Cappelle", "Christakis Lezos", "Konstantinos Masselos", "Francky Catthoor"], "year": 2017, "doi": "https://doi.org/10.1145/2996182", "OA papers": [{"PaperId": "https://openalex.org/W2569816949", "PaperTitle": "A MATLAB Vectorizing Compiler Targeting Application-Specific Instruction Set Processors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Peloponnese": 4.0, "Imec": 2.5, "KU Leuven": 0.5}, "Authors": ["Ioannis Latifis", "Karthick Parashar", "Grigoris Dimitroulakos", "Hans Cappelle", "Christakis Lezos", "Konstantinos Masselos", "Francky Catthoor"]}]}, {"DBLP title": "Scrubbing Mechanism for Heterogeneous Applications in Reconfigurable Devices.", "DBLP authors": ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"], "year": 2017, "doi": "https://doi.org/10.1145/2997646", "OA papers": [{"PaperId": "https://openalex.org/W2586365929", "PaperTitle": "Scrubbing Mechanism for Heterogeneous Applications in Reconfigurable Devices", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National University of Singapore": 2.0, "TU Dresden": 1.0}, "Authors": ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"]}]}, {"DBLP title": "A Model-Driven Engineering Methodology to Design Parallel and Distributed Embedded Systems.", "DBLP authors": ["Andrea Enrici", "Ludovic Apvrille", "Renaud Pacalet"], "year": 2017, "doi": "https://doi.org/10.1145/2999537", "OA papers": [{"PaperId": "https://openalex.org/W2569847765", "PaperTitle": "A Model-Driven Engineering Methodology to Design Parallel and Distributed Embedded Systems", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"T\u00e9l\u00e9com Paris": 1.5, "University of Paris-Saclay": 1.5}, "Authors": ["Andrea Enrici", "Ludovic Apvrille", "Renaud Pacalet"]}]}, {"DBLP title": "Worst-Case Response Time Analysis of a Synchronous Dataflow Graph in a Multiprocessor System with Real-Time Tasks.", "DBLP authors": ["Junchul Choi", "Soonhoi Ha"], "year": 2017, "doi": "https://doi.org/10.1145/2997644", "OA papers": [{"PaperId": "https://openalex.org/W2580454733", "PaperTitle": "Worst-Case Response Time Analysis of a Synchronous Dataflow Graph in a Multiprocessor System with Real-Time Tasks", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Jun-Chul Choi", "Soonhoi Ha"]}]}, {"DBLP title": "Multiprocessor Scheduling of a Multi-Mode Dataflow Graph Considering Mode Transition Delay.", "DBLP authors": ["Hanwoong Jung", "Hyunok Oh", "Soonhoi Ha"], "year": 2017, "doi": "https://doi.org/10.1145/2997645", "OA papers": [{"PaperId": "https://openalex.org/W3124393990", "PaperTitle": "Multiprocessor Scheduling of a Multi-Mode Dataflow Graph Considering Mode Transition Delay", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Seoul National University": 2.0, "Hanyang University": 1.0}, "Authors": ["Hanwoong Jung", "Hyunok Oh", "Soonhoi Ha"]}]}, {"DBLP title": "A Survey of Parametric Dataflow Models of Computation.", "DBLP authors": ["Adnan Bouakaz", "Pascal Fradet", "Alain Girault"], "year": 2017, "doi": "https://doi.org/10.1145/2999539", "OA papers": [{"PaperId": "https://openalex.org/W2580097292", "PaperTitle": "A Survey of Parametric Dataflow Models of Computation", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Inria, France; Univ. Grenoble Alpes, Lab. LIG, Grenoble, France; CNRS, Lab. LIG, F-38000 Grenoble, France": 3.0}, "Authors": ["Adnan Bouakaz", "Pascal Fradet", "Alain Girault"]}]}, {"DBLP title": "Symbolic Analyses of Dataflow Graphs.", "DBLP authors": ["Adnan Bouakaz", "Pascal Fradet", "Alain Girault"], "year": 2017, "doi": "https://doi.org/10.1145/3007898", "OA papers": [{"PaperId": "https://openalex.org/W2570429727", "PaperTitle": "Symbolic Analyses of Dataflow Graphs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Inria, France; Univ. Grenoble Alpes, Lab. LIG, Grenoble, France; CNRS, Lab. LIG, F-38000 Grenoble, France": 3.0}, "Authors": ["Adnan Bouakaz", "Pascal Fradet", "Alain Girault"]}]}, {"DBLP title": "HoPE: Hot-Cacheline Prediction for Dynamic Early Decompression in Compressed LLCs.", "DBLP authors": ["Jaehyun Park", "Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Vinson Young", "Junghee Lee", "Jongman Kim"], "year": 2017, "doi": "https://doi.org/10.1145/2999538", "OA papers": [{"PaperId": "https://openalex.org/W2604324491", "PaperTitle": "HoPE", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Arizona State University": 1.0, "Samsung (South Korea)": 1.0, "Daegu University": 1.0, "University of Cyprus": 1.0, "Georgia Institute of Technology": 1.0, "The University of Texas at San Antonio": 1.0, "Soteria Systems LLC, Atlanta, USA": 1.0}, "Authors": ["Jaehyun Park", "Seung-Cheol Baek", "Hyung Lee", "Chrysostomos Nicopoulos", "Vinson Young", "Jung-Hee Lee", "Jong-Man Kim"]}]}, {"DBLP title": "PeaPaw: Performance and Energy-Aware Partitioning of Workload on Heterogeneous Platforms.", "DBLP authors": ["Li Tang", "Richard F. Barrett", "Jeanine E. Cook", "Xiaobo Sharon Hu"], "year": 2017, "doi": "https://doi.org/10.1145/2999540", "OA papers": [{"PaperId": "https://openalex.org/W2597212175", "PaperTitle": "PeaPaw", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Notre Dame": 2.0, "Sandia National Laboratories California": 2.0}, "Authors": ["Li Tang", "Richard F. Barrett", "Jeanine Cook", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "CDTA: A Comprehensive Solution for Counterfeit Detection, Traceability, and Authentication in the IoT Supply Chain.", "DBLP authors": ["Kun Yang", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2017, "doi": "https://doi.org/10.1145/3005346", "OA papers": [{"PaperId": "https://openalex.org/W2604603188", "PaperTitle": "CDTA", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Kun Yang", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Generation of Transparent-Scan Sequences for Diagnosis of Scan Chain Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "doi": "https://doi.org/10.1145/3007207", "OA papers": [{"PaperId": "https://openalex.org/W2620506035", "PaperTitle": "Generation of Transparent-Scan Sequences for Diagnosis of Scan Chain Faults", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 0.5, "Purdue University Northwest": 0.5}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Application-Specific Residential Microgrid Design Methodology.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2017, "doi": "https://doi.org/10.1145/3007206", "OA papers": [{"PaperId": "https://openalex.org/W2604604993", "PaperTitle": "Application-Specific Residential Microgrid Design Methodology", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Layer Assignment of Escape Buses with Consecutive Constraints in PCB Designs.", "DBLP authors": ["Jin-Tai Yan"], "year": 2017, "doi": "https://doi.org/10.1145/3012010", "OA papers": [{"PaperId": "https://openalex.org/W2595900504", "PaperTitle": "Layer Assignment of Escape Buses with Consecutive Constraints in PCB Designs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chung Hua University": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "Leak Stopper: An Actively Revitalized Snoop Filter Architecture with Effective Generation Control.", "DBLP authors": ["Yin-Chi Peng", "Chien-Chih Chen", "Hsiang-Jen Tsai", "Keng-Hao Yang", "Pei-Zhe Huang", "Shih-Chieh Chang", "Wen-Ben Jone", "Tien-Fu Chen"], "year": 2017, "doi": "https://doi.org/10.1145/3015770", "OA papers": [{"PaperId": "https://openalex.org/W2596527186", "PaperTitle": "Leak Stopper", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 6.0, "National Tsing Hua University": 1.0, "University of Cincinnati": 1.0}, "Authors": ["Yin-Chi Peng", "Chien Chih Chen", "Hsiang-Jen Tsai", "Keng-Hao Yang", "Pei-Zhe Huang", "Shih-Chieh Chang", "Wen-Ben Jone", "Tien-Fu Chen"]}]}, {"DBLP title": "Topological Approach to Automatic Symbolic Macromodel Generation for Analog Integrated Circuits.", "DBLP authors": ["Guoyong Shi", "Hanbin Hu", "Shuwen Deng"], "year": 2017, "doi": "https://doi.org/10.1145/3015782", "OA papers": [{"PaperId": "https://openalex.org/W2595409684", "PaperTitle": "Topological Approach to Automatic Symbolic Macromodel Generation for Analog Integrated Circuits", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Shanghai Jiao Tong University": 3.0}, "Authors": ["Guoyong Shi", "Hanbin Hu", "Shuwen Deng"]}]}, {"DBLP title": "Content-Aware Bit Shuffling for Maximizing PCM Endurance.", "DBLP authors": ["Miseon Han", "Youngsun Han", "Seon Wook Kim", "Hokyoon Lee", "Il Park"], "year": 2017, "doi": "https://doi.org/10.1145/3017445", "OA papers": [{"PaperId": "https://openalex.org/W2617116991", "PaperTitle": "Content-Aware Bit Shuffling for Maximizing PCM Endurance", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Korea University": 2.0, "Kyungil University": 1.0, "SK Group (South Korea)": 2.0}, "Authors": ["Miseon Han", "Youngsun Han", "Seon Jeong Kim", "Hokyoon Lee", "Il Han Park"]}]}, {"DBLP title": "SSAGA: SMs Synthesized for Asymmetric GPGPU Applications.", "DBLP authors": ["Shamik Saha", "Prabal Basu", "Chidhambaranathan Rajamanikkam", "Aatreyi Bal", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2017, "doi": "https://doi.org/10.1145/3014163", "OA papers": [{"PaperId": "https://openalex.org/W2606737494", "PaperTitle": "SSAGA", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Utah State University": 6.0}, "Authors": ["Shamik Saha", "Prabal Basu", "Chidhambaranathan Rajamanikkam", "Aatreyi Bal", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Low-Power Clock Tree Synthesis for 3D-ICs.", "DBLP authors": ["Tiantao Lu", "Ankur Srivastava"], "year": 2017, "doi": "https://doi.org/10.1145/3019610", "OA papers": [{"PaperId": "https://openalex.org/W2605091737", "PaperTitle": "Low-Power Clock Tree Synthesis for 3D-ICs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Maryland, College Park,MD,USA.": 2.0}, "Authors": ["Tiantao Lu", "Ankur Srivastava"]}]}, {"DBLP title": "TEI-power: Temperature Effect Inversion-Aware Dynamic Thermal Management.", "DBLP authors": ["Woojoo Lee", "Kyuseung Han", "Yanzhi Wang", "Tiansong Cui", "Shahin Nazarian", "Massoud Pedram"], "year": 2017, "doi": "https://doi.org/10.1145/3019941", "OA papers": [{"PaperId": "https://openalex.org/W2606628626", "PaperTitle": "TEI-power", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Myongji University": 1.0, "Electronics and Telecommunications Research Institute": 1.0, "Syracuse University": 1.0, "University of Southern California": 3.0}, "Authors": ["Woojoo Lee", "Kyuseung Han", "Yanzhi Wang", "Tiansong Cui", "Shahin Nazarian", "Massoud Pedram"]}]}, {"DBLP title": "Using CoreSight PTM to Integrate CRA Monitoring IPs in an ARM-Based SoC.", "DBLP authors": ["Yongje Lee", "Jinyong Lee", "Ingoo Heo", "Dongil Hwang", "Yunheung Paek"], "year": 2017, "doi": "https://doi.org/10.1145/3035965", "OA papers": [{"PaperId": "https://openalex.org/W2606014062", "PaperTitle": "Using CoreSight PTM to Integrate CRA Monitoring IPs in an ARM-Based SoC", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Seoul National University": 3.0, "Electronics and Telecommunications Research Institute": 1.0, "Samsung (South Korea)": 1.0}, "Authors": ["Yongje Lee", "Jin-Yong Lee", "Ingoo Heo", "Dong-il Hwang", "Yunheung Paek"]}]}, {"DBLP title": "Fundamental Challenges Toward Making the IoT a Reachable Reality: A Model-Centric Investigation.", "DBLP authors": ["Yuankun Xue", "Ji Li", "Shahin Nazarian", "Paul Bogdan"], "year": 2017, "doi": "https://doi.org/10.1145/3001934", "OA papers": [{"PaperId": "https://openalex.org/W2606469231", "PaperTitle": "Fundamental Challenges Toward Making the IoT a Reachable Reality", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Southern California": 4.0}, "Authors": ["Yuankun Xue", "Ji Li", "Shahin Nazarian", "Paul Bogdan"]}]}, {"DBLP title": "Obfuscation-Based Protection Framework against Printed Circuit Boards Unauthorized Operation and Reverse Engineering.", "DBLP authors": ["Zimu Guo", "Jia Di", "Mark M. Tehranipoor", "Domenic Forte"], "year": 2017, "doi": "https://doi.org/10.1145/3035482", "OA papers": [{"PaperId": "https://openalex.org/W2608112030", "PaperTitle": "Obfuscation-Based Protection Framework against Printed Circuit Boards Unauthorized Operation and Reverse Engineering", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 3.0, "University of Arkansas at Fayetteville": 1.0}, "Authors": ["Zimu Guo", "Jia Di", "Mark Tehranipoor", "Domenic Forte"]}]}, {"DBLP title": "A Fast Hierarchical Adaptive Analog Routing Algorithm Based on Integer Linear Programming.", "DBLP authors": ["Mohammad Torabi", "Lihong Zhang"], "year": 2017, "doi": "https://doi.org/10.1145/3035464", "OA papers": [{"PaperId": "https://openalex.org/W2619603071", "PaperTitle": "A Fast Hierarchical Adaptive Analog Routing Algorithm Based on Integer Linear Programming", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Memorial University of Newfoundland": 2.0}, "Authors": ["Mohammad R. Torabi", "Lihong Zhang"]}]}, {"DBLP title": "A Single-Tier Virtual Queuing Memory Controller Architecture for Heterogeneous MPSoCs.", "DBLP authors": ["Yang Song", "Kambiz Samadi", "Bill Lin"], "year": 2017, "doi": "https://doi.org/10.1145/3035481", "OA papers": [{"PaperId": "https://openalex.org/W2608740005", "PaperTitle": "A Single-Tier Virtual Queuing Memory Controller Architecture for Heterogeneous MPSoCs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yang Song", "Kambiz Samadi", "Bill Lin"]}]}, {"DBLP title": "Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits.", "DBLP authors": ["Ji Li", "Jeffrey Draper"], "year": 2017, "doi": "https://doi.org/10.1145/3035496", "OA papers": [{"PaperId": "https://openalex.org/W2618494826", "PaperTitle": "Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Ji Li", "Jeffrey Draper"]}]}, {"DBLP title": "Exploring Energy-Efficient Cache Design in Emerging Mobile Platforms.", "DBLP authors": ["Kaige Yan", "Lu Peng", "Mingsong Chen", "Xin Fu"], "year": 2017, "doi": "https://doi.org/10.1145/2843940", "OA papers": [{"PaperId": "https://openalex.org/W2739387436", "PaperTitle": "Exploring Energy-Efficient Cache Design in Emerging Mobile Platforms", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Houston": 2.0, "Louisiana State University": 1.0, "East China Normal University": 1.0}, "Authors": ["Kaige Yan", "Lu Peng", "Mingsong Chen", "Xin Fu"]}]}, {"DBLP title": "Scalable Bandwidth Shaping Scheme via Adaptively Managed Parallel Heaps in Manycore-Based Network Processors.", "DBLP authors": ["Taehyun Kim", "Jongbum Lim", "Jinku Kim", "Woo-Cheol Cho", "Eui-Young Chung", "Hyuk-Jun Lee"], "year": 2017, "doi": "https://doi.org/10.1145/3065926", "OA papers": [{"PaperId": "https://openalex.org/W2617588517", "PaperTitle": "Scalable Bandwidth Shaping Scheme via Adaptively Managed Parallel Heaps in Manycore-Based Network Processors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sogang University": 5.0, "Yonsei University": 1.0}, "Authors": ["Tae Hyun Kim", "Jongbum Lim", "Jinku Kim", "Woo-cheol Cho", "Eui-Young Chung", "Hyuk-Jun Lee"]}]}, {"DBLP title": "Optimal Scheduling and Allocation for IC Design Management and Cost Reduction.", "DBLP authors": ["Prabhav Agrawal", "Mike Broxterman", "Biswadeep Chatterjee", "Patrick Cuevas", "Kathy H. Hayashi", "Andrew B. Kahng", "Pranay K. Myana", "Siddhartha Nath"], "year": 2017, "doi": "https://doi.org/10.1145/3035483", "OA papers": [{"PaperId": "https://openalex.org/W2623332009", "PaperTitle": "Optimal Scheduling and Allocation for IC Design Management and Cost Reduction", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, San Diego": 4.0, "Qualcomm (United States)": 3.0, "Qualcomm India Private Limited, Whitefield, Bangalore KA#TAB#": 1.0}, "Authors": ["Prabhav Agrawal", "Mike Broxterman", "Biswadeep Chatterjee", "Patrick Cuevas", "Kathy H. Hayashi", "Andrew B. Kahng", "Pranay K. Myana", "Siddhartha Sankar Nath"]}]}, {"DBLP title": "Proof-Carrying Hardware via Inductive Invariants.", "DBLP authors": ["Tobias Isenberg", "Marco Platzner", "Heike Wehrheim", "Tobias Wiersema"], "year": 2017, "doi": "https://doi.org/10.1145/3054743", "OA papers": [{"PaperId": "https://openalex.org/W2736313002", "PaperTitle": "Proof-Carrying Hardware via Inductive Invariants", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Paderborn University": 4.0}, "Authors": ["Tobias Isenberg", "Marco Platzner", "Heike Wehrheim", "Tobias Wiersema"]}]}, {"DBLP title": "Automated Integration of Dual-Edge Clocking for Low-Power Operation in Nanometer Nodes.", "DBLP authors": ["Andrea Bonetti", "Nicholas Preyss", "Adam Teman", "Andreas Burg"], "year": 2017, "doi": "https://doi.org/10.1145/3054744", "OA papers": [{"PaperId": "https://openalex.org/W2619517799", "PaperTitle": "Automated Integration of Dual-Edge Clocking for Low-Power Operation in Nanometer Nodes", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "Bar-Ilan University": 1.0}, "Authors": ["Andrea Bonetti", "Nicholas Preyss", "Adam Teman", "Andreas Burg"]}]}, {"DBLP title": "Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip.", "DBLP authors": ["Katherine Shu-Min Li", "Sying-Jyan Wang"], "year": 2017, "doi": "https://doi.org/10.1145/3054745", "OA papers": [{"PaperId": "https://openalex.org/W2619607385", "PaperTitle": "Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Sun Yat-sen University": 1.0, "National Chung Hsing University": 1.0}, "Authors": ["Katherine Shu-Min Li", "Sying-Jyan Wang"]}]}, {"DBLP title": "Approximate Energy-Efficient Encoding for Serial Interfaces.", "DBLP authors": ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "year": 2017, "doi": "https://doi.org/10.1145/3041220", "OA papers": [{"PaperId": "https://openalex.org/W2620517447", "PaperTitle": "Approximate Energy-Efficient Encoding for Serial Interfaces", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Parallel High-Level Synthesis Design Space Exploration for Behavioral IPs of Exact Latencies.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2017, "doi": "https://doi.org/10.1145/3041219", "OA papers": [{"PaperId": "https://openalex.org/W2619340758", "PaperTitle": "Parallel High-Level Synthesis Design Space Exploration for Behavioral IPs of Exact Latencies", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Texas at Dallas TX USA": 1.0}, "Authors": ["Benjamin W. Schafer"]}]}, {"DBLP title": "Generating Current Constraints to Guarantee RLC Power Grid Safety.", "DBLP authors": ["Zahi Moudallal", "Farid N. Najm"], "year": 2017, "doi": "https://doi.org/10.1145/3054746", "OA papers": [{"PaperId": "https://openalex.org/W2627054467", "PaperTitle": "Generating Current Constraints to Guarantee RLC Power Grid Safety", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Zahi Moudallal", "Fadi J. Najm"]}]}, {"DBLP title": "Test Modification for Reduced Volumes of Fail Data.", "DBLP authors": ["Irith Pomeranz", "M. Enamul Amyeen", "Srikanth Venkataraman"], "year": 2017, "doi": "https://doi.org/10.1145/3065925", "OA papers": [{"PaperId": "https://openalex.org/W2626938262", "PaperTitle": "Test Modification for Reduced Volumes of Fail Data", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University Northwest": 1.0, "Intel (United States)": 2.0}, "Authors": ["Irith Pomeranz", "M. Enamul Amyeen", "Srikanth Venkataraman"]}]}, {"DBLP title": "Multiharmonic Small-Signal Modeling of Low-Power PWM DC-DC Converters.", "DBLP authors": ["Ya Wang", "Di Gao", "Dani A. Tannir", "Ning Dong", "G. Peter Fang", "Wei Dong", "Peng Li"], "year": 2017, "doi": "https://doi.org/10.1145/3057274", "OA papers": [{"PaperId": "https://openalex.org/W2623731417", "PaperTitle": "Multiharmonic Small-Signal Modeling of Low-Power PWM DC-DC Converters", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Texas A&M University": 2.0, "Cadence Design Systems (United States)": 1.0, "Lebanese American University": 1.0, "Texas Instruments (United States)": 3.0}, "Authors": ["Ya Xing Wang", "Di Gao", "Dani Tannir", "Ning Dong", "Gu Fang", "Wei Dong", "Peng Li"]}]}, {"DBLP title": "Training Fixed-Point Classifiers for On-Chip Low-Power Implementation.", "DBLP authors": ["Hassan Albalawi", "Yuanning Li", "Xin Li"], "year": 2017, "doi": "https://doi.org/10.1145/3057275", "OA papers": [{"PaperId": "https://openalex.org/W2624507639", "PaperTitle": "Training Fixed-Point Classifiers for On-Chip Low-Power Implementation", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Hassan Albalawi", "Yuanning Li", "Xin Li"]}]}, {"DBLP title": "Efficient Mapping of Applications for Future Chip-Multiprocessors in Dark Silicon Era.", "DBLP authors": ["Mohaddeseh Hoveida", "Fatemeh Aghaaliakbari", "Ramin Bashizade", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2017, "doi": "https://doi.org/10.1145/3055202", "OA papers": [{"PaperId": "https://openalex.org/W2625223005", "PaperTitle": "Efficient Mapping of Applications for Future Chip-Multiprocessors in Dark Silicon Era", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sharif University of Technology": 2.5, "Duke University": 1.0, "Pennsylvania State University": 1.0, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Mohaddeseh Hoveida", "Fatemeh Aghaaliakbari", "Ramin Bashizade", "Mohammad Arjomand", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Spatio-Temporal Scheduling of Preemptive Real-Time Tasks on Partially Reconfigurable Systems.", "DBLP authors": ["Sangeet Saha", "Arnab Sarkar", "Amlan Chakrabarti"], "year": 2017, "doi": "https://doi.org/10.1145/3056561", "OA papers": [{"PaperId": "https://openalex.org/W2624889741", "PaperTitle": "Spatio-Temporal Scheduling of Preemptive Real-Time Tasks on Partially Reconfigurable Systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Calcutta": 2.0, "Indian Institute of Technology Guwahati": 1.0}, "Authors": ["Sangeet Saha", "Arnab Sarkar", "Amlan Chakrabarti"]}]}, {"DBLP title": "Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation.", "DBLP authors": ["Jaume Abella", "Maria Padilla", "Joan del Castillo", "Francisco J. Cazorla"], "year": 2017, "doi": "https://doi.org/10.1145/3065924", "OA papers": [{"PaperId": "https://openalex.org/W2625709394", "PaperTitle": "Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Barcelona Supercomputing Center": 1.0, "Autonomous University of Barcelona": 2.0, "Spanish National Research Council": 1.0}, "Authors": ["Jaume Abella", "Maria Padilla", "Joan del Castillo", "Francisco J. Cazorla"]}]}, {"DBLP title": "Noc-HMP: A Heterogeneous Multicore Processor for Embedded Systems Designed in SystemJ.", "DBLP authors": ["Zoran Salcic", "HeeJong Park", "J\u00fcrgen Teich", "Avinash Malik", "Muhammad Nadeem"], "year": 2017, "doi": "https://doi.org/10.1145/3073416", "OA papers": [{"PaperId": "https://openalex.org/W2625660785", "PaperTitle": "Noc-HMP", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Auckland": 4.0, "University of Erlangen-Nuremberg": 1.0}, "Authors": ["Zoran Salcic", "Heejong Park", "J\u00fcrgen Teich", "Avinash Malik", "Muhammad Nadeem"]}]}, {"DBLP title": "Time-Triggered Scheduling of Mixed-Criticality Systems.", "DBLP authors": ["Lalatendu Behera", "Purandar Bhaduri"], "year": 2017, "doi": "https://doi.org/10.1145/3073415", "OA papers": [{"PaperId": "https://openalex.org/W2624842433", "PaperTitle": "Time-Triggered Scheduling of Mixed-Criticality Systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Lalatendu Behera", "Purandar Bhaduri"]}]}, {"DBLP title": "Incremental Layer Assignment for Timing Optimization.", "DBLP authors": ["Derong Liu", "Bei Yu", "Salim Chowdhury", "David Z. Pan"], "year": 2017, "doi": "https://doi.org/10.1145/3083727", "OA papers": [{"PaperId": "https://openalex.org/W2625969775", "PaperTitle": "Incremental Layer Assignment for Timing Optimization", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 2.0, "Chinese University of Hong Kong": 1.0, "Austin, Texas, TX USA": 1.0}, "Authors": ["Derong Liu", "Bei Yu", "Salim A. Chowdhury", "David Z. Pan"]}]}]