<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Boundary_Scan_Chain.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="boundary_scan_chain.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="boundary_scan_chain.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="boundary_scan_chain.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="boundary_scan_chain.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="boundary_scan_chain.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="boundary_scan_chain.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="boundary_scan_chain.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="boundary_scan_chain.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="boundary_scan_chain_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="boundary_scan_chain_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="boundary_scan_chain_testbench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="boundary_scan_chain_testbench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="boundary_scan_chain_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="boundary_scan_chain_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_mod_2n.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter_mod_2n.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter_mod_2n.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/boundary_scan_chain_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/boundary_scan_chain_synthesis.vhd"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/test_counter_mod_2n_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/test_counter_mod_2n_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_counter_mod_2n.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_counter_mod_2n.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="test_counter_mod_2n.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="test_counter_mod_2n.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_counter_mod_2n.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_counter_mod_2n.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_counter_mod_2n.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_counter_mod_2n.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_counter_mod_2n_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_counter_mod_2n_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_counter_mod_2n_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_counter_mod_2n_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_counter_mod_2n_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_counter_mod_2n_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511191021" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511191021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194211" xil_pn:in_ck="3124651147787923479" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511194211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="boundary_scan_chain.vhd"/>
      <outfile xil_pn:name="boundary_scan_chain_testbench.vhd"/>
      <outfile xil_pn:name="counter_mod_2n.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
      <outfile xil_pn:name="test_counter_mod_2n.vhd"/>
      <outfile xil_pn:name="test_counter_mod_2n_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511194234" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7104855510909325074" xil_pn:start_ts="1511194234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194234" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6548605467300581996" xil_pn:start_ts="1511194234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194211" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5807735041892007805" xil_pn:start_ts="1511194211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194211" xil_pn:in_ck="3124651147787923479" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1511194211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="boundary_scan_chain.vhd"/>
      <outfile xil_pn:name="boundary_scan_chain_testbench.vhd"/>
      <outfile xil_pn:name="counter_mod_2n.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
      <outfile xil_pn:name="test_counter_mod_2n.vhd"/>
      <outfile xil_pn:name="test_counter_mod_2n_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511194238" xil_pn:in_ck="3124651147787923479" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2315796760004146298" xil_pn:start_ts="1511194234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_counter_mod_2n_testbench_beh.prj"/>
      <outfile xil_pn:name="test_counter_mod_2n_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1511194238" xil_pn:in_ck="-2052574079059480733" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1963249825946233933" xil_pn:start_ts="1511194238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_counter_mod_2n_testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1511129871" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1511129871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194196" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5421259692731142622" xil_pn:start_ts="1511194196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194196" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5807735041892007805" xil_pn:start_ts="1511194196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194196" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1511194196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194196" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6180960294745461668" xil_pn:start_ts="1511194196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194196" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1511194196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194196" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8355411668754793529" xil_pn:start_ts="1511194196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194203" xil_pn:in_ck="-233650257933997742" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1264564855883377894" xil_pn:start_ts="1511194196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="boundary_scan_chain.ngr"/>
      <outfile xil_pn:name="test_counter_mod_2n.lso"/>
      <outfile xil_pn:name="test_counter_mod_2n.ngc"/>
      <outfile xil_pn:name="test_counter_mod_2n.ngr"/>
      <outfile xil_pn:name="test_counter_mod_2n.prj"/>
      <outfile xil_pn:name="test_counter_mod_2n.stx"/>
      <outfile xil_pn:name="test_counter_mod_2n.syr"/>
      <outfile xil_pn:name="test_counter_mod_2n.xst"/>
      <outfile xil_pn:name="test_counter_mod_2n_beh.prj"/>
      <outfile xil_pn:name="test_counter_mod_2n_vhdl.prj"/>
      <outfile xil_pn:name="test_counter_mod_2n_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1511193660" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5947491811358338321" xil_pn:start_ts="1511193660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511194206" xil_pn:in_ck="-3096301020679423437" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="5372561629270206998" xil_pn:start_ts="1511194205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/test_counter_mod_2n_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/test_counter_mod_2n_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
