#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Jul  7 16:11:58 2016
# Process ID: 31015
# Log file: /mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/ledTest/planAhead_run_1/planAhead.log
# Journal file: /mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/ledTest/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /mnt/Daten/Dokumente/studium/vhdl/hpi-vhdl-2016/pue3/ledTest/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin M1 [get_ports {segment_out[14]}]
endgroup
startgroup
set_property package_pin L1 [get_ports {segment_out[13]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {segment_out[12]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {segment_out[11]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {segment_out[11]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {segment_out[10]}]
endgroup
startgroup
set_property package_pin M3 [get_ports {segment_out[9]}]
endgroup
startgroup
set_property package_pin M6 [get_ports {segment_out[8]}]
endgroup
startgroup
set_property package_pin N6 [get_ports {segment_out[7]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {segment_out[6]}]
endgroup
startgroup
set_property package_pin N1 [get_ports {segment_out[5]}]
endgroup
set_property package_pin "" [get_ports [list  {segment_out[3]}]]
startgroup
set_property package_pin L5 [get_ports {segment_out[4]}]
endgroup
startgroup
set_property package_pin L4 [get_ports {segment_out[3]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {segment_out[2]}]
endgroup
startgroup
set_property package_pin M2 [get_ports {segment_out[1]}]
endgroup
startgroup
set_property package_pin L6 [get_ports {segment_out[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {segment_out[14]} {segment_out[13]} {segment_out[12]} {segment_out[11]} {segment_out[10]} {segment_out[9]} {segment_out[8]} {segment_out[7]} {segment_out[6]} {segment_out[5]} {segment_out[4]} {segment_out[3]} {segment_out[2]} {segment_out[1]} {segment_out[0]}]]
save_constraints
