#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LFE5U-25F-6BG256I
family = ECP5U
device = LFE5U-25F
speed = 6
package = CABGA256
operation = Industrial

#design options
[Design]
title = ble_tx
path = C:/work/tinysdr_fpga_ble_tx/impl1
core_generate = C:/work/tinysdr_fpga_ble_tx/impl1
search_path = C:/work/tinysdr_fpga_ble_tx
top = topModule
lpf = C:/work/tinysdr_fpga_ble_tx/ble_tx.lpf
synthesis = lse

#strategy options
VHDL2008 = true

#HDLs options
[HDLs]
C:/work/tinysdr_fpga_ble_tx/impl1/source/topModule.v = Verilog
C:/work/tinysdr_fpga_ble_tx/ble_tx_clarity/ble_packet_mem/ble_packet_mem.v = Verilog
C:/work/tinysdr_fpga_ble_tx/ble_tx_clarity/pll_64M/pll_64M.v = Verilog
C:/work/tinysdr_fpga_ble_tx/ble_tx_clarity/ble_tx_clarity.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/FSKModulator.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/radioDefines.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/bleDefines.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/sinModule.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/cosModule.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/IQSerializer.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/clockDivider.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/DEDFF.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/packetCounter.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/ble_packet.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/spi_h.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/test.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/spi.vhd = VHDL, work
C:/work/tinysdr_fpga_ble_tx/impl1/source/spi_slave.vhd = VHDL, work
C:/work/tinysdr_fpga_ble_tx/impl1/source/ble_mem.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/spi_ctrl.v = Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/source/packetReader.v = Verilog
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
C:/work/tinysdr_fpga_ble_tx/impl1/reveal_workspace/tmpreveal/topmodule_la0_trig_gen.v=Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/reveal_workspace/tmpreveal/topmodule_la0_gen.v=Verilog
C:/work/tinysdr_fpga_ble_tx/impl1/reveal_workspace/tmpreveal/topModule_rvl_top.v=Verilog,work
C:/work/tinysdr_fpga_ble_tx/impl1/reveal_workspace/tmpreveal/topModule_rvl_top.vhd=VHDL,work
