INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_6/project_6.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_6/project_6.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_6/project_6.srcs/sources_1/new/final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_6/project_6.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_6/project_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
