{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 16 08:21:18 2009 " "Info: Processing started: Fri Oct 16 08:21:18 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Audio_Filter_18_bit -c DE2_TOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Audio_Filter_18_bit -c DE2_TOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 20 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AUDIO_DAC_ADC:u4\|LRCK_1X " "Info: Detected ripple clock \"AUDIO_DAC_ADC:u4\|LRCK_1X\" as buffer" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 122 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_DAC_ADC:u4\|LRCK_1X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "AUDIO_DAC_ADC:u4\|oAUD_BCK " "Info: Detected ripple clock \"AUDIO_DAC_ADC:u4\|oAUD_BCK\" as buffer" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 36 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_DAC_ADC:u4\|oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_AV_Config:u3\|mI2C_CTRL_CLK\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u3\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 register AUDIO_DAC_ADC:u4\|AUD_inR\[14\]~_Duplicate_1 register IIR6_18bit_parallel:filter3\|f1_n5\[15\] 15.995 ns " "Info: Slack time is 15.995 ns for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" between source register \"AUDIO_DAC_ADC:u4\|AUD_inR\[14\]~_Duplicate_1\" and destination register \"IIR6_18bit_parallel:filter3\|f1_n5\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "42.43 MHz 23.566 ns " "Info: Fmax is 42.43 MHz (period= 23.566 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "28.523 ns + Largest register register " "Info: + Largest register to register requirement is 28.523 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "27.778 ns + " "Info: + Setup relationship between source and destination is 27.778 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 53.171 ns " "Info: + Latch edge is 53.171 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.393 ns " "Info: - Launch edge is 25.393 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns 25.393 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.393 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.709 ns + Largest " "Info: + Largest clock skew is 0.709 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 5.817 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 5.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.787 ns) 2.856 ns AUDIO_DAC_ADC:u4\|LRCK_1X 3 REG LCFF_X37_Y8_N9 6 " "Info: 3: + IC(0.994 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X37_Y8_N9; Fanout = 6; REG Node = 'AUDIO_DAC_ADC:u4\|LRCK_1X'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|LRCK_1X } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 4.247 ns AUDIO_DAC_ADC:u4\|LRCK_1X~clkctrl 4 COMB CLKCTRL_G12 158 " "Info: 4: + IC(1.391 ns) + CELL(0.000 ns) = 4.247 ns; Loc. = CLKCTRL_G12; Fanout = 158; COMB Node = 'AUDIO_DAC_ADC:u4\|LRCK_1X~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { AUDIO_DAC_ADC:u4|LRCK_1X AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 5.817 ns IIR6_18bit_parallel:filter3\|f1_n5\[15\] 5 REG LCFF_X41_Y17_N31 1 " "Info: 5: + IC(1.033 ns) + CELL(0.537 ns) = 5.817 ns; Loc. = LCFF_X41_Y17_N31; Fanout = 1; REG Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[15\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl IIR6_18bit_parallel:filter3|f1_n5[15] } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.76 % ) " "Info: Total cell delay = 1.324 ns ( 22.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.493 ns ( 77.24 % ) " "Info: Total interconnect delay = 4.493 ns ( 77.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|LRCK_1X AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl IIR6_18bit_parallel:filter3|f1_n5[15] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|LRCK_1X {} AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl {} IIR6_18bit_parallel:filter3|f1_n5[15] {} } { 0.000ns 1.075ns 0.994ns 1.391ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 5.108 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source register is 5.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.876 ns AUDIO_DAC_ADC:u4\|oAUD_BCK 3 REG LCFF_X1_Y18_N1 3 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.876 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'AUDIO_DAC_ADC:u4\|oAUD_BCK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.509 ns AUDIO_DAC_ADC:u4\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G0 116 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.509 ns; Loc. = CLKCTRL_G0; Fanout = 116; COMB Node = 'AUDIO_DAC_ADC:u4\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.643 ns) 5.108 ns AUDIO_DAC_ADC:u4\|AUD_inR\[14\]~_Duplicate_1 5 REG DSPMULT_X39_Y14_N0 8 " "Info: 5: + IC(0.956 ns) + CELL(0.643 ns) = 5.108 ns; Loc. = DSPMULT_X39_Y14_N0; Fanout = 8; REG Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[14\]~_Duplicate_1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.430 ns ( 28.00 % ) " "Info: Total cell delay = 1.430 ns ( 28.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.678 ns ( 72.00 % ) " "Info: Total interconnect delay = 3.678 ns ( 72.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.108 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.108 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.956ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.643ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|LRCK_1X AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl IIR6_18bit_parallel:filter3|f1_n5[15] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|LRCK_1X {} AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl {} IIR6_18bit_parallel:filter3|f1_n5[15] {} } { 0.000ns 1.075ns 0.994ns 1.391ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.108 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.108 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.956ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.643ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|LRCK_1X AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl IIR6_18bit_parallel:filter3|f1_n5[15] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|LRCK_1X {} AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl {} IIR6_18bit_parallel:filter3|f1_n5[15] {} } { 0.000ns 1.075ns 0.994ns 1.391ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.108 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.108 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.956ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.643ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.528 ns - Longest register register " "Info: - Longest register to register delay is 12.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_DAC_ADC:u4\|AUD_inR\[14\]~_Duplicate_1 1 REG DSPMULT_X39_Y14_N0 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X39_Y14_N0; Fanout = 8; REG Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[14\]~_Duplicate_1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.376 ns) 2.376 ns IIR6_18bit_parallel:filter3\|signed_mult:b1in\|lpm_mult:Mult0\|mult_cq01:auto_generated\|mac_mult1~DATAOUT16 2 COMB DSPMULT_X39_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.376 ns) = 2.376 ns; Loc. = DSPMULT_X39_Y14_N0; Fanout = 1; COMB Node = 'IIR6_18bit_parallel:filter3\|signed_mult:b1in\|lpm_mult:Mult0\|mult_cq01:auto_generated\|mac_mult1~DATAOUT16'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT16 } "NODE_NAME" } } { "db/mult_cq01.tdf" "" { Text "C:/DE2/AudioFilter_oct2009/db/mult_cq01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 2.600 ns IIR6_18bit_parallel:filter3\|signed_mult:b1in\|lpm_mult:Mult0\|mult_cq01:auto_generated\|result\[16\] 3 COMB DSPOUT_X39_Y14_N2 4 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 2.600 ns; Loc. = DSPOUT_X39_Y14_N2; Fanout = 4; COMB Node = 'IIR6_18bit_parallel:filter3\|signed_mult:b1in\|lpm_mult:Mult0\|mult_cq01:auto_generated\|result\[16\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT16 IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|result[16] } "NODE_NAME" } } { "db/mult_cq01.tdf" "" { Text "C:/DE2/AudioFilter_oct2009/db/mult_cq01.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.414 ns) 3.974 ns IIR6_18bit_parallel:filter3\|Add11~219 4 COMB LCCOMB_X38_Y13_N0 2 " "Info: 4: + IC(0.960 ns) + CELL(0.414 ns) = 3.974 ns; Loc. = LCCOMB_X38_Y13_N0; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~219'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|result[16] IIR6_18bit_parallel:filter3|Add11~219 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.045 ns IIR6_18bit_parallel:filter3\|Add11~221 5 COMB LCCOMB_X38_Y13_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.045 ns; Loc. = LCCOMB_X38_Y13_N2; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~221'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~219 IIR6_18bit_parallel:filter3|Add11~221 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.116 ns IIR6_18bit_parallel:filter3\|Add11~223 6 COMB LCCOMB_X38_Y13_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.116 ns; Loc. = LCCOMB_X38_Y13_N4; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~223'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~221 IIR6_18bit_parallel:filter3|Add11~223 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.187 ns IIR6_18bit_parallel:filter3\|Add11~225 7 COMB LCCOMB_X38_Y13_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.187 ns; Loc. = LCCOMB_X38_Y13_N6; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~225'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~223 IIR6_18bit_parallel:filter3|Add11~225 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.258 ns IIR6_18bit_parallel:filter3\|Add11~227 8 COMB LCCOMB_X38_Y13_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.258 ns; Loc. = LCCOMB_X38_Y13_N8; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~227'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~225 IIR6_18bit_parallel:filter3|Add11~227 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.329 ns IIR6_18bit_parallel:filter3\|Add11~229 9 COMB LCCOMB_X38_Y13_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.329 ns; Loc. = LCCOMB_X38_Y13_N10; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~229'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~227 IIR6_18bit_parallel:filter3|Add11~229 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.400 ns IIR6_18bit_parallel:filter3\|Add11~231 10 COMB LCCOMB_X38_Y13_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.400 ns; Loc. = LCCOMB_X38_Y13_N12; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~231'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~229 IIR6_18bit_parallel:filter3|Add11~231 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.559 ns IIR6_18bit_parallel:filter3\|Add11~233 11 COMB LCCOMB_X38_Y13_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.559 ns; Loc. = LCCOMB_X38_Y13_N14; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~233'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { IIR6_18bit_parallel:filter3|Add11~231 IIR6_18bit_parallel:filter3|Add11~233 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.630 ns IIR6_18bit_parallel:filter3\|Add11~235 12 COMB LCCOMB_X38_Y13_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.630 ns; Loc. = LCCOMB_X38_Y13_N16; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~235'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~233 IIR6_18bit_parallel:filter3|Add11~235 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.701 ns IIR6_18bit_parallel:filter3\|Add11~237 13 COMB LCCOMB_X38_Y13_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.701 ns; Loc. = LCCOMB_X38_Y13_N18; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~237'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~235 IIR6_18bit_parallel:filter3|Add11~237 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.772 ns IIR6_18bit_parallel:filter3\|Add11~239 14 COMB LCCOMB_X38_Y13_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.772 ns; Loc. = LCCOMB_X38_Y13_N20; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~239'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~237 IIR6_18bit_parallel:filter3|Add11~239 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.843 ns IIR6_18bit_parallel:filter3\|Add11~241 15 COMB LCCOMB_X38_Y13_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.843 ns; Loc. = LCCOMB_X38_Y13_N22; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~241'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~239 IIR6_18bit_parallel:filter3|Add11~241 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.914 ns IIR6_18bit_parallel:filter3\|Add11~243 16 COMB LCCOMB_X38_Y13_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.914 ns; Loc. = LCCOMB_X38_Y13_N24; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~243'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|Add11~241 IIR6_18bit_parallel:filter3|Add11~243 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.324 ns IIR6_18bit_parallel:filter3\|Add11~244 17 COMB LCCOMB_X38_Y13_N26 103 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.324 ns; Loc. = LCCOMB_X38_Y13_N26; Fanout = 103; COMB Node = 'IIR6_18bit_parallel:filter3\|Add11~244'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { IIR6_18bit_parallel:filter3|Add11~243 IIR6_18bit_parallel:filter3|Add11~244 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(2.663 ns) 9.516 ns IIR6_18bit_parallel:filter3\|signed_mult:a6out\|lpm_mult:Mult0\|mult_qr01:auto_generated\|mac_mult1~DATAOUT18 18 COMB DSPMULT_X39_Y19_N0 1 " "Info: 18: + IC(1.529 ns) + CELL(2.663 ns) = 9.516 ns; Loc. = DSPMULT_X39_Y19_N0; Fanout = 1; COMB Node = 'IIR6_18bit_parallel:filter3\|signed_mult:a6out\|lpm_mult:Mult0\|mult_qr01:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.192 ns" { IIR6_18bit_parallel:filter3|Add11~244 IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_qr01.tdf" "" { Text "C:/DE2/AudioFilter_oct2009/db/mult_qr01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 9.740 ns IIR6_18bit_parallel:filter3\|signed_mult:a6out\|lpm_mult:Mult0\|mult_qr01:auto_generated\|result\[18\] 19 COMB DSPOUT_X39_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.224 ns) = 9.740 ns; Loc. = DSPOUT_X39_Y19_N2; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|signed_mult:a6out\|lpm_mult:Mult0\|mult_qr01:auto_generated\|result\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|mac_mult1~DATAOUT18 IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|result[18] } "NODE_NAME" } } { "db/mult_qr01.tdf" "" { Text "C:/DE2/AudioFilter_oct2009/db/mult_qr01.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.414 ns) 11.094 ns IIR6_18bit_parallel:filter3\|f1_n5\[2\]~173 20 COMB LCCOMB_X41_Y17_N4 2 " "Info: 20: + IC(0.940 ns) + CELL(0.414 ns) = 11.094 ns; Loc. = LCCOMB_X41_Y17_N4; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[2\]~173'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|result[18] IIR6_18bit_parallel:filter3|f1_n5[2]~173 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.165 ns IIR6_18bit_parallel:filter3\|f1_n5\[3\]~175 21 COMB LCCOMB_X41_Y17_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 11.165 ns; Loc. = LCCOMB_X41_Y17_N6; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[3\]~175'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[2]~173 IIR6_18bit_parallel:filter3|f1_n5[3]~175 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.236 ns IIR6_18bit_parallel:filter3\|f1_n5\[4\]~177 22 COMB LCCOMB_X41_Y17_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 11.236 ns; Loc. = LCCOMB_X41_Y17_N8; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[4\]~177'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[3]~175 IIR6_18bit_parallel:filter3|f1_n5[4]~177 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.307 ns IIR6_18bit_parallel:filter3\|f1_n5\[5\]~179 23 COMB LCCOMB_X41_Y17_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 11.307 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[5\]~179'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[4]~177 IIR6_18bit_parallel:filter3|f1_n5[5]~179 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.378 ns IIR6_18bit_parallel:filter3\|f1_n5\[6\]~181 24 COMB LCCOMB_X41_Y17_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 11.378 ns; Loc. = LCCOMB_X41_Y17_N12; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[6\]~181'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[5]~179 IIR6_18bit_parallel:filter3|f1_n5[6]~181 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 11.537 ns IIR6_18bit_parallel:filter3\|f1_n5\[7\]~183 25 COMB LCCOMB_X41_Y17_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 11.537 ns; Loc. = LCCOMB_X41_Y17_N14; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[7\]~183'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { IIR6_18bit_parallel:filter3|f1_n5[6]~181 IIR6_18bit_parallel:filter3|f1_n5[7]~183 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.608 ns IIR6_18bit_parallel:filter3\|f1_n5\[8\]~185 26 COMB LCCOMB_X41_Y17_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 11.608 ns; Loc. = LCCOMB_X41_Y17_N16; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[8\]~185'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[7]~183 IIR6_18bit_parallel:filter3|f1_n5[8]~185 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.679 ns IIR6_18bit_parallel:filter3\|f1_n5\[9\]~187 27 COMB LCCOMB_X41_Y17_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 11.679 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[9\]~187'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[8]~185 IIR6_18bit_parallel:filter3|f1_n5[9]~187 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.750 ns IIR6_18bit_parallel:filter3\|f1_n5\[10\]~189 28 COMB LCCOMB_X41_Y17_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 11.750 ns; Loc. = LCCOMB_X41_Y17_N20; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[10\]~189'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[9]~187 IIR6_18bit_parallel:filter3|f1_n5[10]~189 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.821 ns IIR6_18bit_parallel:filter3\|f1_n5\[11\]~191 29 COMB LCCOMB_X41_Y17_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 11.821 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[11\]~191'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[10]~189 IIR6_18bit_parallel:filter3|f1_n5[11]~191 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.892 ns IIR6_18bit_parallel:filter3\|f1_n5\[12\]~193 30 COMB LCCOMB_X41_Y17_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 11.892 ns; Loc. = LCCOMB_X41_Y17_N24; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[12\]~193'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[11]~191 IIR6_18bit_parallel:filter3|f1_n5[12]~193 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.963 ns IIR6_18bit_parallel:filter3\|f1_n5\[13\]~195 31 COMB LCCOMB_X41_Y17_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 11.963 ns; Loc. = LCCOMB_X41_Y17_N26; Fanout = 2; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[13\]~195'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[12]~193 IIR6_18bit_parallel:filter3|f1_n5[13]~195 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.034 ns IIR6_18bit_parallel:filter3\|f1_n5\[14\]~197 32 COMB LCCOMB_X41_Y17_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 12.034 ns; Loc. = LCCOMB_X41_Y17_N28; Fanout = 1; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[14\]~197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { IIR6_18bit_parallel:filter3|f1_n5[13]~195 IIR6_18bit_parallel:filter3|f1_n5[14]~197 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.444 ns IIR6_18bit_parallel:filter3\|f1_n5\[15\]~198 33 COMB LCCOMB_X41_Y17_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 12.444 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 1; COMB Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[15\]~198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { IIR6_18bit_parallel:filter3|f1_n5[14]~197 IIR6_18bit_parallel:filter3|f1_n5[15]~198 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.528 ns IIR6_18bit_parallel:filter3\|f1_n5\[15\] 34 REG LCFF_X41_Y17_N31 1 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 12.528 ns; Loc. = LCFF_X41_Y17_N31; Fanout = 1; REG Node = 'IIR6_18bit_parallel:filter3\|f1_n5\[15\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { IIR6_18bit_parallel:filter3|f1_n5[15]~198 IIR6_18bit_parallel:filter3|f1_n5[15] } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.099 ns ( 72.63 % ) " "Info: Total cell delay = 9.099 ns ( 72.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.429 ns ( 27.37 % ) " "Info: Total interconnect delay = 3.429 ns ( 27.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.528 ns" { AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT16 IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|result[16] IIR6_18bit_parallel:filter3|Add11~219 IIR6_18bit_parallel:filter3|Add11~221 IIR6_18bit_parallel:filter3|Add11~223 IIR6_18bit_parallel:filter3|Add11~225 IIR6_18bit_parallel:filter3|Add11~227 IIR6_18bit_parallel:filter3|Add11~229 IIR6_18bit_parallel:filter3|Add11~231 IIR6_18bit_parallel:filter3|Add11~233 IIR6_18bit_parallel:filter3|Add11~235 IIR6_18bit_parallel:filter3|Add11~237 IIR6_18bit_parallel:filter3|Add11~239 IIR6_18bit_parallel:filter3|Add11~241 IIR6_18bit_parallel:filter3|Add11~243 IIR6_18bit_parallel:filter3|Add11~244 IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|mac_mult1~DATAOUT18 IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|result[18] IIR6_18bit_parallel:filter3|f1_n5[2]~173 IIR6_18bit_parallel:filter3|f1_n5[3]~175 IIR6_18bit_parallel:filter3|f1_n5[4]~177 IIR6_18bit_parallel:filter3|f1_n5[5]~179 IIR6_18bit_parallel:filter3|f1_n5[6]~181 IIR6_18bit_parallel:filter3|f1_n5[7]~183 IIR6_18bit_parallel:filter3|f1_n5[8]~185 IIR6_18bit_parallel:filter3|f1_n5[9]~187 IIR6_18bit_parallel:filter3|f1_n5[10]~189 IIR6_18bit_parallel:filter3|f1_n5[11]~191 IIR6_18bit_parallel:filter3|f1_n5[12]~193 IIR6_18bit_parallel:filter3|f1_n5[13]~195 IIR6_18bit_parallel:filter3|f1_n5[14]~197 IIR6_18bit_parallel:filter3|f1_n5[15]~198 IIR6_18bit_parallel:filter3|f1_n5[15] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.528 ns" { AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 {} IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT16 {} IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|result[16] {} IIR6_18bit_parallel:filter3|Add11~219 {} IIR6_18bit_parallel:filter3|Add11~221 {} IIR6_18bit_parallel:filter3|Add11~223 {} IIR6_18bit_parallel:filter3|Add11~225 {} IIR6_18bit_parallel:filter3|Add11~227 {} IIR6_18bit_parallel:filter3|Add11~229 {} IIR6_18bit_parallel:filter3|Add11~231 {} IIR6_18bit_parallel:filter3|Add11~233 {} IIR6_18bit_parallel:filter3|Add11~235 {} IIR6_18bit_parallel:filter3|Add11~237 {} IIR6_18bit_parallel:filter3|Add11~239 {} IIR6_18bit_parallel:filter3|Add11~241 {} IIR6_18bit_parallel:filter3|Add11~243 {} IIR6_18bit_parallel:filter3|Add11~244 {} IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|mac_mult1~DATAOUT18 {} IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|result[18] {} IIR6_18bit_parallel:filter3|f1_n5[2]~173 {} IIR6_18bit_parallel:filter3|f1_n5[3]~175 {} IIR6_18bit_parallel:filter3|f1_n5[4]~177 {} IIR6_18bit_parallel:filter3|f1_n5[5]~179 {} IIR6_18bit_parallel:filter3|f1_n5[6]~181 {} IIR6_18bit_parallel:filter3|f1_n5[7]~183 {} IIR6_18bit_parallel:filter3|f1_n5[8]~185 {} IIR6_18bit_parallel:filter3|f1_n5[9]~187 {} IIR6_18bit_parallel:filter3|f1_n5[10]~189 {} IIR6_18bit_parallel:filter3|f1_n5[11]~191 {} IIR6_18bit_parallel:filter3|f1_n5[12]~193 {} IIR6_18bit_parallel:filter3|f1_n5[13]~195 {} IIR6_18bit_parallel:filter3|f1_n5[14]~197 {} IIR6_18bit_parallel:filter3|f1_n5[15]~198 {} IIR6_18bit_parallel:filter3|f1_n5[15] {} } { 0.000ns 0.000ns 0.000ns 0.960ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.529ns 0.000ns 0.940ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.376ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.663ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|LRCK_1X AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl IIR6_18bit_parallel:filter3|f1_n5[15] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|LRCK_1X {} AUDIO_DAC_ADC:u4|LRCK_1X~clkctrl {} IIR6_18bit_parallel:filter3|f1_n5[15] {} } { 0.000ns 1.075ns 0.994ns 1.391ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.108 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.108 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.956ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.643ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.528 ns" { AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT16 IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|result[16] IIR6_18bit_parallel:filter3|Add11~219 IIR6_18bit_parallel:filter3|Add11~221 IIR6_18bit_parallel:filter3|Add11~223 IIR6_18bit_parallel:filter3|Add11~225 IIR6_18bit_parallel:filter3|Add11~227 IIR6_18bit_parallel:filter3|Add11~229 IIR6_18bit_parallel:filter3|Add11~231 IIR6_18bit_parallel:filter3|Add11~233 IIR6_18bit_parallel:filter3|Add11~235 IIR6_18bit_parallel:filter3|Add11~237 IIR6_18bit_parallel:filter3|Add11~239 IIR6_18bit_parallel:filter3|Add11~241 IIR6_18bit_parallel:filter3|Add11~243 IIR6_18bit_parallel:filter3|Add11~244 IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|mac_mult1~DATAOUT18 IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|result[18] IIR6_18bit_parallel:filter3|f1_n5[2]~173 IIR6_18bit_parallel:filter3|f1_n5[3]~175 IIR6_18bit_parallel:filter3|f1_n5[4]~177 IIR6_18bit_parallel:filter3|f1_n5[5]~179 IIR6_18bit_parallel:filter3|f1_n5[6]~181 IIR6_18bit_parallel:filter3|f1_n5[7]~183 IIR6_18bit_parallel:filter3|f1_n5[8]~185 IIR6_18bit_parallel:filter3|f1_n5[9]~187 IIR6_18bit_parallel:filter3|f1_n5[10]~189 IIR6_18bit_parallel:filter3|f1_n5[11]~191 IIR6_18bit_parallel:filter3|f1_n5[12]~193 IIR6_18bit_parallel:filter3|f1_n5[13]~195 IIR6_18bit_parallel:filter3|f1_n5[14]~197 IIR6_18bit_parallel:filter3|f1_n5[15]~198 IIR6_18bit_parallel:filter3|f1_n5[15] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.528 ns" { AUDIO_DAC_ADC:u4|AUD_inR[14]~_Duplicate_1 {} IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT16 {} IIR6_18bit_parallel:filter3|signed_mult:b1in|lpm_mult:Mult0|mult_cq01:auto_generated|result[16] {} IIR6_18bit_parallel:filter3|Add11~219 {} IIR6_18bit_parallel:filter3|Add11~221 {} IIR6_18bit_parallel:filter3|Add11~223 {} IIR6_18bit_parallel:filter3|Add11~225 {} IIR6_18bit_parallel:filter3|Add11~227 {} IIR6_18bit_parallel:filter3|Add11~229 {} IIR6_18bit_parallel:filter3|Add11~231 {} IIR6_18bit_parallel:filter3|Add11~233 {} IIR6_18bit_parallel:filter3|Add11~235 {} IIR6_18bit_parallel:filter3|Add11~237 {} IIR6_18bit_parallel:filter3|Add11~239 {} IIR6_18bit_parallel:filter3|Add11~241 {} IIR6_18bit_parallel:filter3|Add11~243 {} IIR6_18bit_parallel:filter3|Add11~244 {} IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|mac_mult1~DATAOUT18 {} IIR6_18bit_parallel:filter3|signed_mult:a6out|lpm_mult:Mult0|mult_qr01:auto_generated|result[18] {} IIR6_18bit_parallel:filter3|f1_n5[2]~173 {} IIR6_18bit_parallel:filter3|f1_n5[3]~175 {} IIR6_18bit_parallel:filter3|f1_n5[4]~177 {} IIR6_18bit_parallel:filter3|f1_n5[5]~179 {} IIR6_18bit_parallel:filter3|f1_n5[6]~181 {} IIR6_18bit_parallel:filter3|f1_n5[7]~183 {} IIR6_18bit_parallel:filter3|f1_n5[8]~185 {} IIR6_18bit_parallel:filter3|f1_n5[9]~187 {} IIR6_18bit_parallel:filter3|f1_n5[10]~189 {} IIR6_18bit_parallel:filter3|f1_n5[11]~191 {} IIR6_18bit_parallel:filter3|f1_n5[12]~193 {} IIR6_18bit_parallel:filter3|f1_n5[13]~195 {} IIR6_18bit_parallel:filter3|f1_n5[14]~197 {} IIR6_18bit_parallel:filter3|f1_n5[15]~198 {} IIR6_18bit_parallel:filter3|f1_n5[15] {} } { 0.000ns 0.000ns 0.000ns 0.960ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.529ns 0.000ns 0.940ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.376ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.663ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\] register I2C_AV_Config:u3\|I2C_Controller:u0\|SDO 192.05 MHz 5.207 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 192.05 MHz between source register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\]\" and destination register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SDO\" (period= 5.207 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.995 ns + Longest register register " "Info: + Longest register to register delay is 4.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\] 1 REG LCFF_X37_Y22_N13 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y22_N13; Fanout = 14; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.420 ns) 1.708 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~478 2 COMB LCCOMB_X37_Y23_N10 2 " "Info: 2: + IC(1.288 ns) + CELL(0.420 ns) = 1.708 ns; Loc. = LCCOMB_X37_Y23_N10; Fanout = 2; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~478'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] I2C_AV_Config:u3|I2C_Controller:u0|Mux0~478 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 2.415 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~479 3 COMB LCCOMB_X37_Y23_N2 1 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 2.415 ns; Loc. = LCCOMB_X37_Y23_N2; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~479'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~478 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~479 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.416 ns) 3.081 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~481 4 COMB LCCOMB_X37_Y23_N26 1 " "Info: 4: + IC(0.250 ns) + CELL(0.416 ns) = 3.081 ns; Loc. = LCCOMB_X37_Y23_N26; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~481'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~479 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~481 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.438 ns) 4.246 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~482 5 COMB LCCOMB_X38_Y22_N8 1 " "Info: 5: + IC(0.727 ns) + CELL(0.438 ns) = 4.246 ns; Loc. = LCCOMB_X38_Y22_N8; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~482'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~481 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~482 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.415 ns) 4.911 ns I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~483 6 COMB LCCOMB_X38_Y22_N22 1 " "Info: 6: + IC(0.250 ns) + CELL(0.415 ns) = 4.911 ns; Loc. = LCCOMB_X38_Y22_N22; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|Mux0~483'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~482 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~483 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.995 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SDO 7 REG LCFF_X38_Y22_N23 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.995 ns; Loc. = LCFF_X38_Y22_N23; Fanout = 4; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SDO'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_AV_Config:u3|I2C_Controller:u0|Mux0~483 I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.211 ns ( 44.26 % ) " "Info: Total cell delay = 2.211 ns ( 44.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.784 ns ( 55.74 % ) " "Info: Total interconnect delay = 2.784 ns ( 55.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] I2C_AV_Config:u3|I2C_Controller:u0|Mux0~478 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~479 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~481 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~482 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~483 I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~478 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~479 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~481 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~482 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~483 {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 1.288ns 0.269ns 0.250ns 0.727ns 0.250ns 0.000ns } { 0.000ns 0.420ns 0.438ns 0.416ns 0.438ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.539 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.787 ns) 3.269 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK 2 REG LCFF_X38_Y17_N29 3 " "Info: 2: + IC(1.483 ns) + CELL(0.787 ns) = 3.269 ns; Loc. = LCFF_X38_Y17_N29; Fanout = 3; REG Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.000 ns) 4.998 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G13 44 " "Info: 3: + IC(1.729 ns) + CELL(0.000 ns) = 4.998 ns; Loc. = CLKCTRL_G13; Fanout = 44; COMB Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.539 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SDO 4 REG LCFF_X38_Y22_N23 4 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.539 ns; Loc. = LCFF_X38_Y22_N23; Fanout = 4; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SDO'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.53 % ) " "Info: Total cell delay = 2.323 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.216 ns ( 64.47 % ) " "Info: Total interconnect delay = 4.216 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.537 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.787 ns) 3.269 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK 2 REG LCFF_X38_Y17_N29 3 " "Info: 2: + IC(1.483 ns) + CELL(0.787 ns) = 3.269 ns; Loc. = LCFF_X38_Y17_N29; Fanout = 3; REG Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.000 ns) 4.998 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G13 44 " "Info: 3: + IC(1.729 ns) + CELL(0.000 ns) = 4.998 ns; Loc. = CLKCTRL_G13; Fanout = 44; COMB Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 6.537 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\] 4 REG LCFF_X37_Y22_N13 14 " "Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 6.537 ns; Loc. = LCFF_X37_Y22_N13; Fanout = 14; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.54 % ) " "Info: Total cell delay = 2.323 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.214 ns ( 64.46 % ) " "Info: Total interconnect delay = 4.214 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] I2C_AV_Config:u3|I2C_Controller:u0|Mux0~478 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~479 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~481 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~482 I2C_AV_Config:u3|I2C_Controller:u0|Mux0~483 I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~478 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~479 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~481 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~482 {} I2C_AV_Config:u3|I2C_Controller:u0|Mux0~483 {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 1.288ns 0.269ns 0.250ns 0.727ns 0.250ns 0.000ns } { 0.000ns 0.420ns 0.438ns 0.416ns 0.438ns 0.415ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SDO } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SDO {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 register AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6 register AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6 391 ps " "Info: Minimum slack time is 391 ps for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" between source register \"AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6\" and destination register \"AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6 1 REG LCFF_X38_Y9_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y9_N31; Fanout = 1; REG Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~1608 2 COMB LCCOMB_X38_Y9_N30 7 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X38_Y9_N30; Fanout = 7; COMB Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~1608'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 AUDIO_DAC_ADC:u4|AUD_inR[15]~1608 } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6 3 REG LCFF_X38_Y9_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X38_Y9_N31; Fanout = 1; REG Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AUDIO_DAC_ADC:u4|AUD_inR[15]~1608 AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 AUDIO_DAC_ADC:u4|AUD_inR[15]~1608 AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 {} AUDIO_DAC_ADC:u4|AUD_inR[15]~1608 {} AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.393 ns " "Info: + Latch edge is 25.393 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns 25.393 ns inverted 50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.393 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.393 ns " "Info: - Launch edge is 25.393 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 55.555 ns 25.393 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.393 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 5.042 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 5.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.876 ns AUDIO_DAC_ADC:u4\|oAUD_BCK 3 REG LCFF_X1_Y18_N1 3 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.876 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'AUDIO_DAC_ADC:u4\|oAUD_BCK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.509 ns AUDIO_DAC_ADC:u4\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G0 116 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.509 ns; Loc. = CLKCTRL_G0; Fanout = 116; COMB Node = 'AUDIO_DAC_ADC:u4\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.042 ns AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6 5 REG LCFF_X38_Y9_N31 1 " "Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 5.042 ns; Loc. = LCFF_X38_Y9_N31; Fanout = 1; REG Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.26 % ) " "Info: Total cell delay = 1.324 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.718 ns ( 73.74 % ) " "Info: Total interconnect delay = 3.718 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 5.042 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source register is 5.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.876 ns AUDIO_DAC_ADC:u4\|oAUD_BCK 3 REG LCFF_X1_Y18_N1 3 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.876 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'AUDIO_DAC_ADC:u4\|oAUD_BCK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.509 ns AUDIO_DAC_ADC:u4\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G0 116 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.509 ns; Loc. = CLKCTRL_G0; Fanout = 116; COMB Node = 'AUDIO_DAC_ADC:u4\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.042 ns AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6 5 REG LCFF_X38_Y9_N31 1 " "Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 5.042 ns; Loc. = LCFF_X38_Y9_N31; Fanout = 1; REG Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[15\]~_Duplicate_6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.26 % ) " "Info: Total cell delay = 1.324 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.718 ns ( 73.74 % ) " "Info: Total interconnect delay = 3.718 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 AUDIO_DAC_ADC:u4|AUD_inR[15]~1608 AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 {} AUDIO_DAC_ADC:u4|AUD_inR[15]~1608 {} AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[15]~_Duplicate_6 {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "AUDIO_DAC_ADC:u4\|AUD_inR\[10\] AUD_ADCDAT CLOCK_27 8.414 ns register " "Info: tsu for register \"AUDIO_DAC_ADC:u4\|AUD_inR\[10\]\" (data pin = \"AUD_ADCDAT\", clock pin = \"CLOCK_27\") is 8.414 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.083 ns + Longest pin register " "Info: + Longest pin to register delay is 11.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_ADCDAT 1 PIN PIN_B5 16 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B5; Fanout = 16; PIN Node = 'AUD_ADCDAT'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.024 ns) + CELL(0.419 ns) 8.313 ns AUDIO_DAC_ADC:u4\|AUD_inR\[10\]~1603 2 COMB LCCOMB_X38_Y9_N4 7 " "Info: 2: + IC(7.024 ns) + CELL(0.419 ns) = 8.313 ns; Loc. = LCCOMB_X38_Y9_N4; Fanout = 7; COMB Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[10\]~1603'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.443 ns" { AUD_ADCDAT AUDIO_DAC_ADC:u4|AUD_inR[10]~1603 } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.875 ns) 11.083 ns AUDIO_DAC_ADC:u4\|AUD_inR\[10\] 3 REG DSPMULT_X39_Y8_N0 13 " "Info: 3: + IC(1.895 ns) + CELL(0.875 ns) = 11.083 ns; Loc. = DSPMULT_X39_Y8_N0; Fanout = 13; REG Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { AUDIO_DAC_ADC:u4|AUD_inR[10]~1603 AUDIO_DAC_ADC:u4|AUD_inR[10] } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.164 ns ( 19.53 % ) " "Info: Total cell delay = 2.164 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.919 ns ( 80.47 % ) " "Info: Total interconnect delay = 8.919 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.083 ns" { AUD_ADCDAT AUDIO_DAC_ADC:u4|AUD_inR[10]~1603 AUDIO_DAC_ADC:u4|AUD_inR[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.083 ns" { AUD_ADCDAT {} AUD_ADCDAT~combout {} AUDIO_DAC_ADC:u4|AUD_inR[10]~1603 {} AUDIO_DAC_ADC:u4|AUD_inR[10] {} } { 0.000ns 0.000ns 7.024ns 1.895ns } { 0.000ns 0.870ns 0.419ns 0.875ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns + " "Info: + Micro setup delay of destination is 0.047 ns" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 -2.384 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is -2.384 ns" {  } { { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 19 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 5.100 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.876 ns AUDIO_DAC_ADC:u4\|oAUD_BCK 3 REG LCFF_X1_Y18_N1 3 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.876 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'AUDIO_DAC_ADC:u4\|oAUD_BCK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.509 ns AUDIO_DAC_ADC:u4\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G0 116 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.509 ns; Loc. = CLKCTRL_G0; Fanout = 116; COMB Node = 'AUDIO_DAC_ADC:u4\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.643 ns) 5.100 ns AUDIO_DAC_ADC:u4\|AUD_inR\[10\] 5 REG DSPMULT_X39_Y8_N0 13 " "Info: 5: + IC(0.948 ns) + CELL(0.643 ns) = 5.100 ns; Loc. = DSPMULT_X39_Y8_N0; Fanout = 13; REG Node = 'AUDIO_DAC_ADC:u4\|AUD_inR\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[10] } "NODE_NAME" } } { "AUDIO_DAC_ADC.v" "" { Text "C:/DE2/AudioFilter_oct2009/AUDIO_DAC_ADC.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.430 ns ( 28.04 % ) " "Info: Total cell delay = 1.430 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.670 ns ( 71.96 % ) " "Info: Total interconnect delay = 3.670 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[10] {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.948ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.643ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.083 ns" { AUD_ADCDAT AUDIO_DAC_ADC:u4|AUD_inR[10]~1603 AUDIO_DAC_ADC:u4|AUD_inR[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.083 ns" { AUD_ADCDAT {} AUD_ADCDAT~combout {} AUDIO_DAC_ADC:u4|AUD_inR[10]~1603 {} AUDIO_DAC_ADC:u4|AUD_inR[10] {} } { 0.000ns 0.000ns 7.024ns 1.895ns } { 0.000ns 0.870ns 0.419ns 0.875ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC_ADC:u4|oAUD_BCK AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl AUDIO_DAC_ADC:u4|AUD_inR[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} AUDIO_DAC_ADC:u4|oAUD_BCK {} AUDIO_DAC_ADC:u4|oAUD_BCK~clkctrl {} AUDIO_DAC_ADC:u4|AUD_inR[10] {} } { 0.000ns 1.075ns 1.014ns 0.633ns 0.948ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.643ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 I2C_SCLK I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\] 16.863 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"I2C_SCLK\" through register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]\" is 16.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.537 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.787 ns) 3.269 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK 2 REG LCFF_X38_Y17_N29 3 " "Info: 2: + IC(1.483 ns) + CELL(0.787 ns) = 3.269 ns; Loc. = LCFF_X38_Y17_N29; Fanout = 3; REG Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.000 ns) 4.998 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G13 44 " "Info: 3: + IC(1.729 ns) + CELL(0.000 ns) = 4.998 ns; Loc. = CLKCTRL_G13; Fanout = 44; COMB Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 6.537 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\] 4 REG LCFF_X37_Y22_N17 20 " "Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 6.537 ns; Loc. = LCFF_X37_Y22_N17; Fanout = 20; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.54 % ) " "Info: Total cell delay = 2.323 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.214 ns ( 64.46 % ) " "Info: Total interconnect delay = 4.214 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.076 ns + Longest register pin " "Info: + Longest register to pin delay is 10.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\] 1 REG LCFF_X37_Y22_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y22_N17; Fanout = 20; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.438 ns) 1.582 ns I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~253 2 COMB LCCOMB_X38_Y23_N0 1 " "Info: 2: + IC(1.144 ns) + CELL(0.438 ns) = 1.582 ns; Loc. = LCCOMB_X38_Y23_N0; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~253'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.975 ns I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~254 3 COMB LCCOMB_X38_Y23_N10 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.975 ns; Loc. = LCCOMB_X38_Y23_N10; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~254'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.150 ns) 3.180 ns I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~255 4 COMB LCCOMB_X38_Y17_N30 1 " "Info: 4: + IC(1.055 ns) + CELL(0.150 ns) = 3.180 ns; Loc. = LCCOMB_X38_Y17_N30; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~255'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.088 ns) + CELL(2.808 ns) 10.076 ns I2C_SCLK 5 PIN PIN_A6 0 " "Info: 5: + IC(4.088 ns) + CELL(2.808 ns) = 10.076 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'I2C_SCLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.546 ns ( 35.19 % ) " "Info: Total cell delay = 3.546 ns ( 35.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.530 ns ( 64.81 % ) " "Info: Total interconnect delay = 6.530 ns ( 64.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.076 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.076 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 {} I2C_SCLK {} } { 0.000ns 1.144ns 0.243ns 1.055ns 4.088ns } { 0.000ns 0.438ns 0.150ns 0.150ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.076 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.076 ns" { I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 {} I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 {} I2C_SCLK {} } { 0.000ns 1.144ns 0.243ns 1.055ns 4.088ns } { 0.000ns 0.438ns 0.150ns 0.150ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "I2C_AV_Config:u3\|I2C_Controller:u0\|ACK3 I2C_SDAT CLOCK_50 -1.278 ns register " "Info: th for register \"I2C_AV_Config:u3\|I2C_Controller:u0\|ACK3\" (data pin = \"I2C_SDAT\", clock pin = \"CLOCK_50\") is -1.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.539 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.787 ns) 3.269 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK 2 REG LCFF_X38_Y17_N29 3 " "Info: 2: + IC(1.483 ns) + CELL(0.787 ns) = 3.269 ns; Loc. = LCFF_X38_Y17_N29; Fanout = 3; REG Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.000 ns) 4.998 ns I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G13 44 " "Info: 3: + IC(1.729 ns) + CELL(0.000 ns) = 4.998 ns; Loc. = CLKCTRL_G13; Fanout = 44; COMB Node = 'I2C_AV_Config:u3\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.539 ns I2C_AV_Config:u3\|I2C_Controller:u0\|ACK3 4 REG LCFF_X38_Y22_N25 2 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.539 ns; Loc. = LCFF_X38_Y22_N25; Fanout = 2; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|ACK3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.53 % ) " "Info: Total cell delay = 2.323 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.216 ns ( 64.47 % ) " "Info: Total interconnect delay = 4.216 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.083 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_SDAT 1 PIN PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B6; Fanout = 1; PIN Node = 'I2C_SDAT'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns I2C_SDAT~0 2 COMB IOC_X3_Y36_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X3_Y36_N1; Fanout = 3; COMB Node = 'I2C_SDAT~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { I2C_SDAT I2C_SDAT~0 } "NODE_NAME" } } { "Audio_Filter_18bit_parallel.v" "" { Text "C:/DE2/AudioFilter_oct2009/Audio_Filter_18bit_parallel.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.701 ns) + CELL(0.438 ns) 7.999 ns I2C_AV_Config:u3\|I2C_Controller:u0\|ACK3~216 3 COMB LCCOMB_X38_Y22_N24 1 " "Info: 3: + IC(6.701 ns) + CELL(0.438 ns) = 7.999 ns; Loc. = LCCOMB_X38_Y22_N24; Fanout = 1; COMB Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|ACK3~216'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { I2C_SDAT~0 I2C_AV_Config:u3|I2C_Controller:u0|ACK3~216 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.083 ns I2C_AV_Config:u3\|I2C_Controller:u0\|ACK3 4 REG LCFF_X38_Y22_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.083 ns; Loc. = LCFF_X38_Y22_N25; Fanout = 2; REG Node = 'I2C_AV_Config:u3\|I2C_Controller:u0\|ACK3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_AV_Config:u3|I2C_Controller:u0|ACK3~216 I2C_AV_Config:u3|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/DE2/AudioFilter_oct2009/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 17.10 % ) " "Info: Total cell delay = 1.382 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.701 ns ( 82.90 % ) " "Info: Total interconnect delay = 6.701 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.083 ns" { I2C_SDAT I2C_SDAT~0 I2C_AV_Config:u3|I2C_Controller:u0|ACK3~216 I2C_AV_Config:u3|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.083 ns" { I2C_SDAT {} I2C_SDAT~0 {} I2C_AV_Config:u3|I2C_Controller:u0|ACK3~216 {} I2C_AV_Config:u3|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 6.701ns 0.000ns } { 0.000ns 0.860ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { CLOCK_50 I2C_AV_Config:u3|mI2C_CTRL_CLK I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u3|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u3|mI2C_CTRL_CLK {} I2C_AV_Config:u3|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u3|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 1.483ns 1.729ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.083 ns" { I2C_SDAT I2C_SDAT~0 I2C_AV_Config:u3|I2C_Controller:u0|ACK3~216 I2C_AV_Config:u3|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.083 ns" { I2C_SDAT {} I2C_SDAT~0 {} I2C_AV_Config:u3|I2C_Controller:u0|ACK3~216 {} I2C_AV_Config:u3|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 6.701ns 0.000ns } { 0.000ns 0.860ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 16 08:21:21 2009 " "Info: Processing ended: Fri Oct 16 08:21:21 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
