22:59:28 INFO  : Registering command handlers for Vitis TCF services
22:59:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
22:59:28 INFO  : Platform repository initialization has completed.
22:59:30 INFO  : XSCT server has started successfully.
22:59:30 INFO  : plnx-install-location is set to ''
22:59:30 INFO  : Successfully done setting XSCT server connection channel  
22:59:30 INFO  : Successfully done query RDI_DATADIR 
22:59:30 INFO  : Successfully done setting workspace for the tool. 
23:00:45 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:00:45 INFO  : Result from executing command 'getPlatforms': 
23:02:23 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:02:23 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
23:12:05 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:12:59 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:13:44 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:13:59 INFO  : 'jtag frequency' command is executed.
23:13:59 INFO  : Context for 'APU' is selected.
23:14:00 INFO  : System reset is completed.
23:14:03 INFO  : 'after 3000' command is executed.
23:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:14:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:14:06 INFO  : Context for 'APU' is selected.
23:14:06 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:06 INFO  : Context for 'APU' is selected.
23:14:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:14:09 INFO  : 'ps7_init' command is executed.
23:14:09 INFO  : 'ps7_post_config' command is executed.
23:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:10 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:08 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:28:14 INFO  : Disconnected from the channel tcfchan#2.
23:42:20 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:42:38 INFO  : 'jtag frequency' command is executed.
23:42:38 INFO  : Context for 'APU' is selected.
23:42:38 INFO  : System reset is completed.
23:42:41 INFO  : 'after 3000' command is executed.
23:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:42:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:42:43 INFO  : Context for 'APU' is selected.
23:42:44 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:44 INFO  : Context for 'APU' is selected.
23:42:44 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:42:46 INFO  : 'ps7_init' command is executed.
23:42:46 INFO  : 'ps7_post_config' command is executed.
23:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:01 INFO  : Disconnected from the channel tcfchan#3.
00:59:04 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:59:31 INFO  : 'jtag frequency' command is executed.
00:59:31 INFO  : Context for 'APU' is selected.
00:59:31 INFO  : System reset is completed.
00:59:34 INFO  : 'after 3000' command is executed.
00:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:59:37 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:59:37 INFO  : Context for 'APU' is selected.
00:59:37 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:37 INFO  : Context for 'APU' is selected.
00:59:37 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:59:39 INFO  : 'ps7_init' command is executed.
00:59:39 INFO  : 'ps7_post_config' command is executed.
00:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:40 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:12 INFO  : Disconnected from the channel tcfchan#4.
01:13:49 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:13:59 INFO  : 'jtag frequency' command is executed.
01:13:59 INFO  : Context for 'APU' is selected.
01:13:59 INFO  : System reset is completed.
01:14:02 INFO  : 'after 3000' command is executed.
01:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:14:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:14:05 INFO  : Context for 'APU' is selected.
01:14:05 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:06 INFO  : Context for 'APU' is selected.
01:14:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:14:08 INFO  : 'ps7_init' command is executed.
01:14:08 INFO  : 'ps7_post_config' command is executed.
01:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:53 INFO  : Disconnected from the channel tcfchan#5.
01:19:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:20:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:22:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:22:41 INFO  : 'jtag frequency' command is executed.
01:22:41 INFO  : Context for 'APU' is selected.
01:22:41 INFO  : System reset is completed.
01:22:44 INFO  : 'after 3000' command is executed.
01:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:22:46 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:22:46 INFO  : Context for 'APU' is selected.
01:22:46 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:47 INFO  : Context for 'APU' is selected.
01:22:47 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:22:49 INFO  : 'ps7_init' command is executed.
01:22:49 INFO  : 'ps7_post_config' command is executed.
01:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:49 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:32 INFO  : Disconnected from the channel tcfchan#6.
02:03:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:07 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:04:07 INFO  : 'jtag frequency' command is executed.
02:04:07 INFO  : Context for 'APU' is selected.
02:04:07 INFO  : System reset is completed.
02:04:10 INFO  : 'after 3000' command is executed.
02:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:04:12 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:04:12 INFO  : Context for 'APU' is selected.
02:04:13 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:04:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:13 INFO  : Context for 'APU' is selected.
02:04:13 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:04:15 INFO  : 'ps7_init' command is executed.
02:04:15 INFO  : 'ps7_post_config' command is executed.
02:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:16 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:20 INFO  : Disconnected from the channel tcfchan#7.
02:17:00 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:18:24 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:43 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:18:43 INFO  : 'jtag frequency' command is executed.
02:18:43 INFO  : Context for 'APU' is selected.
02:18:43 INFO  : System reset is completed.
02:18:46 INFO  : 'after 3000' command is executed.
02:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:18:49 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:18:49 INFO  : Context for 'APU' is selected.
02:18:49 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:49 INFO  : Context for 'APU' is selected.
02:18:49 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:18:52 INFO  : 'ps7_init' command is executed.
02:18:52 INFO  : 'ps7_post_config' command is executed.
02:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:53 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:42:58 INFO  : Disconnected from the channel tcfchan#8.
02:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:44:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:44:12 INFO  : 'jtag frequency' command is executed.
02:44:12 INFO  : Context for 'APU' is selected.
02:44:12 INFO  : System reset is completed.
02:44:15 INFO  : 'after 3000' command is executed.
02:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:44:18 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:44:18 INFO  : Context for 'APU' is selected.
02:44:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:44:18 INFO  : Context for 'APU' is selected.
02:44:18 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:44:20 INFO  : 'ps7_init' command is executed.
02:44:20 INFO  : 'ps7_post_config' command is executed.
02:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:21 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:18 INFO  : Disconnected from the channel tcfchan#9.
03:16:53 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:17:55 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:17:55 INFO  : 'jtag frequency' command is executed.
03:17:55 INFO  : Context for 'APU' is selected.
03:17:55 INFO  : System reset is completed.
03:17:58 INFO  : 'after 3000' command is executed.
03:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:18:00 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:18:01 INFO  : Context for 'APU' is selected.
03:18:01 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
03:18:01 INFO  : Context for 'APU' is selected.
03:18:01 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:18:03 INFO  : 'ps7_init' command is executed.
03:18:03 INFO  : 'ps7_post_config' command is executed.
03:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:22 INFO  : Disconnected from the channel tcfchan#10.
03:36:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:10 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:36:10 INFO  : 'jtag frequency' command is executed.
03:36:10 INFO  : Context for 'APU' is selected.
03:36:10 INFO  : System reset is completed.
03:36:13 INFO  : 'after 3000' command is executed.
03:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:36:16 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:36:16 INFO  : Context for 'APU' is selected.
03:36:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:17 INFO  : Context for 'APU' is selected.
03:36:17 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:36:19 INFO  : 'ps7_init' command is executed.
03:36:19 INFO  : 'ps7_post_config' command is executed.
03:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:20 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:20 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:21 INFO  : 'con' command is executed.
03:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:36:21 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
03:37:39 INFO  : Disconnected from the channel tcfchan#11.
03:39:00 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:39:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:39:13 INFO  : 'jtag frequency' command is executed.
03:39:13 INFO  : Context for 'APU' is selected.
03:39:13 INFO  : System reset is completed.
03:39:16 INFO  : 'after 3000' command is executed.
03:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:39:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:39:19 INFO  : Context for 'APU' is selected.
03:39:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:39:19 INFO  : 'configparams force-mem-access 1' command is executed.
03:39:19 INFO  : Context for 'APU' is selected.
03:39:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:39:22 INFO  : 'ps7_init' command is executed.
03:39:22 INFO  : 'ps7_post_config' command is executed.
03:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:23 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
03:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:24 INFO  : 'con' command is executed.
03:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:39:24 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
03:41:26 INFO  : Disconnected from the channel tcfchan#12.
20:44:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
20:45:00 INFO  : XSCT server has started successfully.
20:45:00 INFO  : plnx-install-location is set to ''
20:45:00 INFO  : Successfully done setting XSCT server connection channel  
20:45:00 INFO  : Successfully done setting workspace for the tool. 
20:45:02 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


20:45:02 INFO  : Platform repository initialization has completed.
20:45:02 INFO  : Registering command handlers for Vitis TCF services
20:45:02 INFO  : Successfully done query RDI_DATADIR 
20:46:37 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:47:58 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:47:58 INFO  : Result from executing command 'getPlatforms': 
20:48:22 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:48:25 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
20:48:25 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
20:48:26 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:48:32 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
20:50:51 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:50:51 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
20:54:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:54:51 INFO  : Updating application flags with new BSP settings...
20:54:51 INFO  : Successfully updated application flags for project dmaTest.
20:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:55:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:55:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:55:59 INFO  : 'jtag frequency' command is executed.
20:55:59 INFO  : Context for 'APU' is selected.
20:55:59 INFO  : System reset is completed.
20:56:02 INFO  : 'after 3000' command is executed.
20:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:56:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:56:05 INFO  : Context for 'APU' is selected.
20:56:05 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:05 INFO  : Context for 'APU' is selected.
20:56:05 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:56:07 INFO  : 'ps7_init' command is executed.
20:56:07 INFO  : 'ps7_post_config' command is executed.
20:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:08 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:54 INFO  : Disconnected from the channel tcfchan#4.
21:41:41 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:44:13 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:44:25 INFO  : 'jtag frequency' command is executed.
21:44:25 INFO  : Context for 'APU' is selected.
21:44:25 INFO  : System reset is completed.
21:44:28 INFO  : 'after 3000' command is executed.
21:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:44:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:44:31 INFO  : Context for 'APU' is selected.
21:44:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:44:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:31 INFO  : Context for 'APU' is selected.
21:44:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:44:32 INFO  : 'ps7_init' command is executed.
21:44:32 INFO  : 'ps7_post_config' command is executed.
21:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:33 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:51:18 INFO  : 'jtag frequency' command is executed.
21:51:18 INFO  : Context for 'APU' is selected.
21:51:19 INFO  : System reset is completed.
21:51:22 INFO  : 'after 3000' command is executed.
21:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:51:25 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:51:25 INFO  : Context for 'APU' is selected.
21:51:25 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:51:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:25 INFO  : Context for 'APU' is selected.
21:51:25 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:51:27 INFO  : 'ps7_init' command is executed.
21:51:27 INFO  : 'ps7_post_config' command is executed.
21:51:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:28 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:29 INFO  : 'con' command is executed.
21:51:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:29 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
21:55:49 INFO  : Disconnected from the channel tcfchan#5.
21:55:59 WARN  : channel "tcfchan#5" closed
21:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:56:33 INFO  : 'jtag frequency' command is executed.
21:56:33 INFO  : Context for 'APU' is selected.
21:56:34 INFO  : System reset is completed.
21:56:37 INFO  : 'after 3000' command is executed.
21:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:56:39 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:56:39 INFO  : Context for 'APU' is selected.
21:56:39 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:40 INFO  : Context for 'APU' is selected.
21:56:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:56:41 INFO  : 'ps7_init' command is executed.
21:56:42 INFO  : 'ps7_post_config' command is executed.
21:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:42 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:37 INFO  : Disconnected from the channel tcfchan#6.
22:07:10 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:07:35 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:07:47 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:08:09 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:08:36 INFO  : 'jtag frequency' command is executed.
22:08:36 INFO  : Context for 'APU' is selected.
22:08:36 INFO  : System reset is completed.
22:08:39 INFO  : 'after 3000' command is executed.
22:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:08:41 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:08:41 INFO  : Context for 'APU' is selected.
22:08:41 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:41 INFO  : Context for 'APU' is selected.
22:08:41 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:08:43 INFO  : 'ps7_init' command is executed.
22:08:43 INFO  : 'ps7_post_config' command is executed.
22:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:44 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:32 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:17:46 INFO  : Disconnected from the channel tcfchan#9.
22:17:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:07 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:18:27 INFO  : 'jtag frequency' command is executed.
22:18:27 INFO  : Context for 'APU' is selected.
22:18:27 INFO  : System reset is completed.
22:18:30 INFO  : 'after 3000' command is executed.
22:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:18:32 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:18:33 INFO  : Context for 'APU' is selected.
22:18:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:33 INFO  : Context for 'APU' is selected.
22:18:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:18:35 INFO  : 'ps7_init' command is executed.
22:18:36 INFO  : 'ps7_post_config' command is executed.
22:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:33:52 INFO  : Disconnected from the channel tcfchan#11.
22:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:34:04 INFO  : 'jtag frequency' command is executed.
22:34:04 INFO  : Context for 'APU' is selected.
22:34:04 INFO  : System reset is completed.
22:34:07 INFO  : 'after 3000' command is executed.
22:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:34:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:34:10 INFO  : Context for 'APU' is selected.
22:34:10 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:10 INFO  : Context for 'APU' is selected.
22:34:10 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:34:13 INFO  : 'ps7_init' command is executed.
22:34:13 INFO  : 'ps7_post_config' command is executed.
22:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:14 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:07 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:42:33 INFO  : Disconnected from the channel tcfchan#12.
22:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:42:34 INFO  : 'jtag frequency' command is executed.
22:42:34 INFO  : Context for 'APU' is selected.
22:42:34 INFO  : System reset is completed.
22:42:37 INFO  : 'after 3000' command is executed.
22:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:42:40 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:42:40 INFO  : Context for 'APU' is selected.
22:42:40 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:42:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:40 INFO  : Context for 'APU' is selected.
22:42:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:42:42 INFO  : 'ps7_init' command is executed.
22:42:42 INFO  : 'ps7_post_config' command is executed.
22:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:43 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:40 INFO  : Disconnected from the channel tcfchan#13.
22:49:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:49:52 INFO  : 'jtag frequency' command is executed.
22:49:52 INFO  : Context for 'APU' is selected.
22:49:52 INFO  : System reset is completed.
22:49:55 INFO  : 'after 3000' command is executed.
22:49:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:49:58 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:49:58 INFO  : Context for 'APU' is selected.
22:49:58 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:49:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:58 INFO  : Context for 'APU' is selected.
22:49:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:50:00 INFO  : 'ps7_init' command is executed.
22:50:01 INFO  : 'ps7_post_config' command is executed.
22:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:21 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:53:38 INFO  : Disconnected from the channel tcfchan#14.
22:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:53:40 INFO  : 'jtag frequency' command is executed.
22:53:40 INFO  : Context for 'APU' is selected.
22:53:40 INFO  : System reset is completed.
22:53:43 INFO  : 'after 3000' command is executed.
22:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:53:45 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:53:46 INFO  : Context for 'APU' is selected.
22:53:46 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:46 INFO  : Context for 'APU' is selected.
22:53:46 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:53:48 INFO  : 'ps7_init' command is executed.
22:53:48 INFO  : 'ps7_post_config' command is executed.
22:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:49 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:17 INFO  : Disconnected from the channel tcfchan#15.
23:15:50 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
23:16:05 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:16:05 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
23:16:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:16:27 INFO  : 'jtag frequency' command is executed.
23:16:27 INFO  : Context for 'APU' is selected.
23:16:27 INFO  : System reset is completed.
23:16:30 INFO  : 'after 3000' command is executed.
23:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:16:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:16:33 INFO  : Context for 'APU' is selected.
23:16:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:33 INFO  : Context for 'APU' is selected.
23:16:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:16:36 INFO  : 'ps7_init' command is executed.
23:16:36 INFO  : 'ps7_post_config' command is executed.
23:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:37 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:57 INFO  : Disconnected from the channel tcfchan#17.
23:18:34 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:18:34 INFO  : Result from executing command 'getPlatforms': 
23:20:29 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:20:29 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
23:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:20:56 INFO  : 'jtag frequency' command is executed.
23:20:56 INFO  : Context for 'APU' is selected.
23:20:56 INFO  : System reset is completed.
23:20:59 INFO  : 'after 3000' command is executed.
23:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:21:02 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:21:02 INFO  : Context for 'APU' is selected.
23:21:02 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:02 INFO  : Context for 'APU' is selected.
23:21:02 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:21:06 INFO  : 'ps7_init' command is executed.
23:21:06 INFO  : 'ps7_post_config' command is executed.
23:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:07 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:26 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:24:35 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:24:35 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:24:35 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
23:24:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
23:24:35 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:24:43 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
23:25:09 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:25:18 INFO  : Disconnected from the channel tcfchan#20.
23:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:24 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:25:24 INFO  : 'jtag frequency' command is executed.
23:25:24 INFO  : Context for 'APU' is selected.
23:25:24 INFO  : System reset is completed.
23:25:27 INFO  : 'after 3000' command is executed.
23:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:25:30 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:25:30 INFO  : Context for 'APU' is selected.
23:25:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:25:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:31 INFO  : Context for 'APU' is selected.
23:25:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:25:33 INFO  : 'ps7_init' command is executed.
23:25:33 INFO  : 'ps7_post_config' command is executed.
23:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:34 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:45 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:29:24 INFO  : Disconnected from the channel tcfchan#22.
23:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:29:26 INFO  : 'jtag frequency' command is executed.
23:29:26 INFO  : Context for 'APU' is selected.
23:29:26 INFO  : System reset is completed.
23:29:29 INFO  : 'after 3000' command is executed.
23:29:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:29:32 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:29:32 INFO  : Context for 'APU' is selected.
23:29:32 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:29:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:32 INFO  : Context for 'APU' is selected.
23:29:32 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:29:35 INFO  : 'ps7_init' command is executed.
23:29:35 INFO  : 'ps7_post_config' command is executed.
23:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:37 INFO  : 'con' command is executed.
23:29:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:37 INFO  : Disconnected from the channel tcfchan#23.
00:08:38 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
00:09:11 INFO  : Result from executing command 'getProjects': design_2_wrapper
00:09:11 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
00:09:48 INFO  : Result from executing command 'removePlatformRepo': 
00:10:13 INFO  : Result from executing command 'getProjects': design_2_wrapper
00:10:13 INFO  : Result from executing command 'getPlatforms': 
00:10:33 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:10:37 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:10:37 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
00:10:37 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
00:10:37 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:10:45 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
00:11:27 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:11:41 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:12:05 INFO  : 'jtag frequency' command is executed.
00:12:05 INFO  : Context for 'APU' is selected.
00:12:05 INFO  : System reset is completed.
00:12:08 INFO  : 'after 3000' command is executed.
00:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:12:11 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:12:11 INFO  : Context for 'APU' is selected.
00:12:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:11 INFO  : Context for 'APU' is selected.
00:12:11 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:12:14 INFO  : 'ps7_init' command is executed.
00:12:14 INFO  : 'ps7_post_config' command is executed.
00:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:15 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:41 INFO  : Disconnected from the channel tcfchan#28.
00:17:09 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:23 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:17:23 INFO  : 'jtag frequency' command is executed.
00:17:23 INFO  : Context for 'APU' is selected.
00:17:23 INFO  : System reset is completed.
00:17:26 INFO  : 'after 3000' command is executed.
00:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:17:29 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:17:29 INFO  : Context for 'APU' is selected.
00:17:29 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:29 INFO  : Context for 'APU' is selected.
00:17:29 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:17:31 INFO  : 'ps7_init' command is executed.
00:17:31 INFO  : 'ps7_post_config' command is executed.
00:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:32 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:54 INFO  : Disconnected from the channel tcfchan#29.
17:33:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
17:33:12 INFO  : XSCT server has started successfully.
17:33:12 INFO  : plnx-install-location is set to ''
17:33:12 INFO  : Successfully done setting XSCT server connection channel  
17:33:12 INFO  : Successfully done setting workspace for the tool. 
17:33:33 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


17:33:33 INFO  : Platform repository initialization has completed.
17:33:33 INFO  : Registering command handlers for Vitis TCF services
17:33:37 INFO  : Successfully done query RDI_DATADIR 
17:36:30 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
17:36:43 INFO  : Result from executing command 'removePlatformRepo': 
17:38:44 INFO  : Result from executing command 'getProjects': design_2_wrapper
17:38:44 INFO  : Result from executing command 'getPlatforms': 
18:43:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:43:44 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:43:44 INFO  : The file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
18:43:45 INFO  : The updated bitstream files are copied from platform to folder 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
18:43:45 INFO  : The file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:43:54 INFO  : The updated ps init files are copied from platform to folder 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
18:46:15 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
18:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:28 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
18:47:44 INFO  : 'jtag frequency' command is executed.
18:47:44 INFO  : Context for 'APU' is selected.
18:47:44 INFO  : System reset is completed.
18:47:47 INFO  : 'after 3000' command is executed.
18:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
18:48:02 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
18:48:02 INFO  : Context for 'APU' is selected.
18:48:18 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:18 INFO  : Context for 'APU' is selected.
18:48:18 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
18:49:21 INFO  : 'ps7_init' command is executed.
18:49:21 INFO  : 'ps7_post_config' command is executed.
18:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:52 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:05 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:26 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
20:14:42 INFO  : 'jtag frequency' command is executed.
20:14:42 INFO  : Context for 'APU' is selected.
20:14:42 INFO  : System reset is completed.
20:14:45 INFO  : 'after 3000' command is executed.
20:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
20:15:16 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:15:16 INFO  : Context for 'APU' is selected.
20:15:16 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:32 INFO  : Context for 'APU' is selected.
20:15:32 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:17:06 INFO  : 'ps7_init' command is executed.
20:17:06 INFO  : 'ps7_post_config' command is executed.
20:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:38 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:09 INFO  : 'con' command is executed.
20:18:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:09 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
21:14:52 INFO  : Disconnected from the channel tcfchan#4.
21:15:24 WARN  : channel "tcfchan#4" closed
21:16:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
21:20:50 INFO  : 'jtag frequency' command is executed.
21:20:50 INFO  : Context for 'APU' is selected.
21:20:50 INFO  : System reset is completed.
21:20:53 INFO  : 'after 3000' command is executed.
21:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
21:21:24 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:21:24 INFO  : Context for 'APU' is selected.
21:21:39 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:39 INFO  : Context for 'APU' is selected.
21:21:39 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:23:45 INFO  : 'ps7_init' command is executed.
21:23:45 INFO  : 'ps7_post_config' command is executed.
21:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:17 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:53 INFO  : Disconnected from the channel tcfchan#5.
22:26:06 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:28:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:07 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
22:28:22 INFO  : 'jtag frequency' command is executed.
22:28:22 INFO  : Context for 'APU' is selected.
22:28:38 INFO  : System reset is completed.
22:28:41 INFO  : 'after 3000' command is executed.
22:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
22:28:56 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:28:56 INFO  : Context for 'APU' is selected.
22:29:12 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:29:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:12 INFO  : Context for 'APU' is selected.
22:29:12 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:30:31 INFO  : 'ps7_init' command is executed.
22:30:46 INFO  : 'ps7_post_config' command is executed.
22:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:18 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:21 INFO  : 'con' command is executed.
22:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:21 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
01:06:00 INFO  : Disconnected from the channel tcfchan#6.
01:08:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:34 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:09:50 INFO  : 'jtag frequency' command is executed.
01:09:50 INFO  : Context for 'APU' is selected.
01:09:50 INFO  : System reset is completed.
01:09:53 INFO  : 'after 3000' command is executed.
01:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:10:23 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:10:23 INFO  : Context for 'APU' is selected.
01:10:39 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:39 INFO  : Context for 'APU' is selected.
01:10:39 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:12:29 INFO  : 'ps7_init' command is executed.
01:12:29 INFO  : 'ps7_post_config' command is executed.
01:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:01 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:33 INFO  : 'con' command is executed.
01:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:13:33 INFO  : Disconnected from the channel tcfchan#7.
01:19:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:29 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:20:44 INFO  : 'jtag frequency' command is executed.
01:20:44 INFO  : Context for 'APU' is selected.
01:20:44 INFO  : System reset is completed.
01:20:47 INFO  : 'after 3000' command is executed.
01:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:21:02 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:21:02 INFO  : Context for 'APU' is selected.
01:21:02 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:02 INFO  : Context for 'APU' is selected.
01:21:02 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:22:53 INFO  : 'ps7_init' command is executed.
01:22:53 INFO  : 'ps7_post_config' command is executed.
01:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:09 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:40 INFO  : 'con' command is executed.
01:23:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:23:40 INFO  : Disconnected from the channel tcfchan#8.
01:51:19 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:51:33 WARN  : IDE version '2021.2.0' doesn't match hw_server version '2018.3'. Some debug features may not work.
01:51:43 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:51:43 INFO  : 'jtag frequency' command is executed.
01:51:43 INFO  : Context for 'APU' is selected.
01:51:43 INFO  : System reset is completed.
01:51:46 INFO  : 'after 3000' command is executed.
01:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:51:49 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:51:49 INFO  : Context for 'APU' is selected.
22:06:32 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:37:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
01:38:00 INFO  : XSCT server has started successfully.
01:38:00 INFO  : Successfully done setting XSCT server connection channel  
01:38:00 INFO  : plnx-install-location is set to ''
01:38:00 INFO  : Successfully done setting workspace for the tool. 
01:38:11 ERROR : Invalid hardware specification '${sdxTcfLaunchFile:project=dmaTest;fileType=hw;}' in launch configuration 'Debugger_dmaTest-GDB'.
01:38:20 INFO  : Registering command handlers for Vitis TCF services
01:38:20 INFO  : Platform repository initialization has completed.
01:38:20 INFO  : Successfully done query RDI_DATADIR 
01:40:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
01:40:27 INFO  : XSCT server has started successfully.
01:40:27 INFO  : Successfully done setting XSCT server connection channel  
01:40:27 INFO  : plnx-install-location is set to ''
01:40:27 INFO  : Successfully done setting workspace for the tool. 
01:40:48 INFO  : Registering command handlers for Vitis TCF services
01:40:48 INFO  : Platform repository initialization has completed.
01:40:48 INFO  : Successfully done query RDI_DATADIR 
01:41:03 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:41:51 ERROR : 
01:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:06 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
01:42:22 INFO  : 'jtag frequency' command is executed.
01:42:22 INFO  : Context for 'APU' is selected.
01:42:22 INFO  : System reset is completed.
01:42:25 INFO  : 'after 3000' command is executed.
01:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
01:42:56 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:42:56 INFO  : Context for 'APU' is selected.
01:43:11 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:43:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:11 INFO  : Context for 'APU' is selected.
01:43:11 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:45:02 INFO  : 'ps7_init' command is executed.
01:45:02 INFO  : 'ps7_post_config' command is executed.
01:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:33 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:36 INFO  : 'con' command is executed.
01:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:46:36 INFO  : Launch script is exported to file 'C:\css\ngc\gyro2\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
01:52:38 INFO  : Disconnected from the channel tcfchan#2.
02:31:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\css\ngc\gyro2\gyro2tester\vitis\temp_xsdb_launch_script.tcl
02:31:22 INFO  : XSCT server has started successfully.
02:31:22 INFO  : plnx-install-location is set to ''
02:31:22 INFO  : Successfully done setting XSCT server connection channel  
02:31:22 INFO  : Successfully done setting workspace for the tool. 
02:31:44 INFO  : Registering command handlers for Vitis TCF services
02:31:44 INFO  : Platform repository initialization has completed.
02:31:47 INFO  : Successfully done query RDI_DATADIR 
02:32:21 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:39 INFO  : Jtag cable 'Digilent Zed 210248AA3C5B' is selected.
02:32:39 INFO  : 'jtag frequency' command is executed.
02:32:39 INFO  : Context for 'APU' is selected.
02:32:39 INFO  : System reset is completed.
02:32:42 INFO  : 'after 3000' command is executed.
02:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}' command is executed.
02:32:44 INFO  : Device configured successfully with "C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:32:44 INFO  : Context for 'APU' is selected.
02:32:45 INFO  : Hardware design and registers information is loaded from 'C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:32:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:32:45 INFO  : Context for 'APU' is selected.
02:32:45 INFO  : Sourcing of 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:32:46 INFO  : 'ps7_init' command is executed.
02:32:46 INFO  : 'ps7_post_config' command is executed.
02:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:46 INFO  : The application 'C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA3C5B" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA3C5B-23727093-0"}
fpga -file C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/css/ngc/gyro2/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/css/ngc/gyro2/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:56:52 INFO  : Disconnected from the channel tcfchan#1.
16:26:14 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
19:45:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
19:45:18 INFO  : XSCT server has started successfully.
19:45:18 INFO  : plnx-install-location is set to ''
19:45:18 INFO  : Successfully done setting XSCT server connection channel  
19:45:18 INFO  : Successfully done setting workspace for the tool. 
19:45:19 INFO  : Registering command handlers for Vitis TCF services
19:45:19 INFO  : Platform repository initialization has completed.
19:45:19 INFO  : Successfully done query RDI_DATADIR 
19:45:47 INFO  : Result from executing command 'getProjects': design_2_wrapper
19:45:47 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
20:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:43:27 INFO  : 'jtag frequency' command is executed.
20:43:27 INFO  : Context for 'APU' is selected.
20:43:27 INFO  : System reset is completed.
20:43:30 INFO  : 'after 3000' command is executed.
20:43:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:43:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:43:33 INFO  : Context for 'APU' is selected.
20:43:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:33 INFO  : Context for 'APU' is selected.
20:43:34 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:43:36 INFO  : 'ps7_init' command is executed.
20:43:36 INFO  : 'ps7_post_config' command is executed.
20:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:37 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:06 INFO  : Disconnected from the channel tcfchan#2.
20:44:13 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:44:25 INFO  : 'jtag frequency' command is executed.
20:44:25 INFO  : Context for 'APU' is selected.
20:44:25 INFO  : System reset is completed.
20:44:28 INFO  : 'after 3000' command is executed.
20:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:44:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:44:32 INFO  : Context for 'APU' is selected.
20:44:32 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:32 INFO  : Context for 'APU' is selected.
20:44:32 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:44:34 INFO  : 'ps7_init' command is executed.
20:44:34 INFO  : 'ps7_post_config' command is executed.
20:44:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:35 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
20:49:39 INFO  : XSCT server has started successfully.
20:49:39 INFO  : plnx-install-location is set to ''
20:49:39 INFO  : Successfully done setting XSCT server connection channel  
20:49:40 INFO  : Successfully done setting workspace for the tool. 
20:49:40 INFO  : Registering command handlers for Vitis TCF services
20:49:40 INFO  : Platform repository initialization has completed.
20:49:42 INFO  : Successfully done query RDI_DATADIR 
20:05:14 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
20:05:23 ERROR : Error encountered while removing 'C:\Xilinx_projects\gyro2tester\vitis\design_2_wrapper\export\design_2_wrapper' from custom repository paths
Reason: No Platforms Found.


20:05:23 INFO  : Result from executing command 'removePlatformRepo': 
20:06:23 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:06:23 INFO  : Result from executing command 'getPlatforms': 
20:07:02 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:07:06 INFO  : The hardware specification used by project 'dmaTest' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:07:06 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
20:07:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\bitstream' in project 'dmaTest'.
20:07:06 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:07:12 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest\_ide\psinit' in project 'dmaTest'.
20:07:22 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:53:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:06 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:54:06 INFO  : 'jtag frequency' command is executed.
20:54:06 INFO  : Context for 'APU' is selected.
20:54:07 INFO  : System reset is completed.
20:54:10 INFO  : 'after 3000' command is executed.
20:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:54:13 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:54:13 INFO  : Context for 'APU' is selected.
20:54:13 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:13 INFO  : Context for 'APU' is selected.
20:54:13 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:54:16 INFO  : 'ps7_init' command is executed.
20:54:16 INFO  : 'ps7_post_config' command is executed.
20:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:17 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:47 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:51:59 INFO  : Disconnected from the channel tcfchan#4.
21:52:02 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:52:27 INFO  : 'jtag frequency' command is executed.
21:52:27 INFO  : Context for 'APU' is selected.
21:52:27 INFO  : System reset is completed.
21:52:30 INFO  : 'after 3000' command is executed.
21:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:52:33 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:52:33 INFO  : Context for 'APU' is selected.
21:52:33 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:33 INFO  : Context for 'APU' is selected.
21:52:33 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:52:35 INFO  : 'ps7_init' command is executed.
21:52:35 INFO  : 'ps7_post_config' command is executed.
21:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:36 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:39 INFO  : Disconnected from the channel tcfchan#5.
21:53:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:54:04 INFO  : 'jtag frequency' command is executed.
21:54:04 INFO  : Context for 'APU' is selected.
21:54:05 INFO  : System reset is completed.
21:54:08 INFO  : 'after 3000' command is executed.
21:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:54:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:54:10 INFO  : Context for 'APU' is selected.
21:54:10 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:11 INFO  : Context for 'APU' is selected.
21:54:11 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:54:12 INFO  : 'ps7_init' command is executed.
21:54:12 INFO  : 'ps7_post_config' command is executed.
21:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:13 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:05 INFO  : Disconnected from the channel tcfchan#6.
22:00:13 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:00:37 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:53 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:00:53 INFO  : 'jtag frequency' command is executed.
22:00:53 INFO  : Context for 'APU' is selected.
22:00:53 INFO  : System reset is completed.
22:00:56 INFO  : 'after 3000' command is executed.
22:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:00:59 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:00:59 INFO  : Context for 'APU' is selected.
22:00:59 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:00:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:59 INFO  : Context for 'APU' is selected.
22:00:59 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:01:00 INFO  : 'ps7_init' command is executed.
22:01:00 INFO  : 'ps7_post_config' command is executed.
22:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:12 INFO  : Disconnected from the channel tcfchan#7.
22:02:52 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:03:01 INFO  : 'jtag frequency' command is executed.
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : System reset is completed.
22:03:04 INFO  : 'after 3000' command is executed.
22:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:03:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:03:07 INFO  : Context for 'APU' is selected.
22:03:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:07 INFO  : Context for 'APU' is selected.
22:03:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:03:08 INFO  : 'ps7_init' command is executed.
22:03:08 INFO  : 'ps7_post_config' command is executed.
22:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:07 INFO  : Disconnected from the channel tcfchan#8.
22:05:24 INFO  : Checking for BSP changes to sync application flags for project 'dmaTestFiles'...
22:05:54 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:06:05 INFO  : 'jtag frequency' command is executed.
22:06:05 INFO  : Context for 'APU' is selected.
22:06:06 INFO  : System reset is completed.
22:06:09 INFO  : 'after 3000' command is executed.
22:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:06:11 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:06:11 INFO  : Context for 'APU' is selected.
22:06:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:06:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:12 INFO  : Context for 'APU' is selected.
22:06:12 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:06:15 INFO  : 'ps7_init' command is executed.
22:06:15 INFO  : 'ps7_post_config' command is executed.
22:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:16 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:42 INFO  : Disconnected from the channel tcfchan#9.
22:09:27 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:09:49 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:09:58 INFO  : 'jtag frequency' command is executed.
22:09:58 INFO  : Context for 'APU' is selected.
22:09:58 INFO  : System reset is completed.
22:10:01 INFO  : 'after 3000' command is executed.
22:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:10:04 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:10:04 INFO  : Context for 'APU' is selected.
22:10:04 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:10:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:05 INFO  : Context for 'APU' is selected.
22:10:05 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:10:07 INFO  : 'ps7_init' command is executed.
22:10:07 INFO  : 'ps7_post_config' command is executed.
22:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:08 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:05 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:15:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:16:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:39 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:18:54 INFO  : Disconnected from the channel tcfchan#10.
22:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:18:56 INFO  : 'jtag frequency' command is executed.
22:18:56 INFO  : Context for 'APU' is selected.
22:18:56 INFO  : System reset is completed.
22:18:59 INFO  : 'after 3000' command is executed.
22:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:19:02 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:19:02 INFO  : Context for 'APU' is selected.
22:19:02 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:02 INFO  : Context for 'APU' is selected.
22:19:02 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:19:05 INFO  : 'ps7_init' command is executed.
22:19:05 INFO  : 'ps7_post_config' command is executed.
22:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:06 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:51 INFO  : Disconnected from the channel tcfchan#11.
22:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:02 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:20:02 INFO  : 'jtag frequency' command is executed.
22:20:02 INFO  : Context for 'APU' is selected.
22:20:02 INFO  : System reset is completed.
22:20:05 INFO  : 'after 3000' command is executed.
22:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:20:08 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:20:08 INFO  : Context for 'APU' is selected.
22:20:08 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:20:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:08 INFO  : Context for 'APU' is selected.
22:20:08 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:20:11 INFO  : 'ps7_init' command is executed.
22:20:12 INFO  : 'ps7_post_config' command is executed.
22:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:12 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:13 INFO  : 'con' command is executed.
22:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:13 INFO  : Disconnected from the channel tcfchan#12.
22:20:26 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:20:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:53 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:20:53 INFO  : 'jtag frequency' command is executed.
22:20:53 INFO  : Context for 'APU' is selected.
22:20:53 INFO  : System reset is completed.
22:20:56 INFO  : 'after 3000' command is executed.
22:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:20:59 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:20:59 INFO  : Context for 'APU' is selected.
22:20:59 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:00 INFO  : Context for 'APU' is selected.
22:21:00 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:21:03 INFO  : 'ps7_init' command is executed.
22:21:03 INFO  : 'ps7_post_config' command is executed.
22:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:05 INFO  : 'con' command is executed.
22:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:21:05 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
22:23:22 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:23:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:24:03 INFO  : 'jtag frequency' command is executed.
22:24:03 INFO  : Context for 'APU' is selected.
22:24:03 INFO  : System reset is completed.
22:24:06 INFO  : 'after 3000' command is executed.
22:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:24:09 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:24:09 INFO  : Context for 'APU' is selected.
22:24:09 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:10 INFO  : Context for 'APU' is selected.
22:24:10 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:24:12 INFO  : 'ps7_init' command is executed.
22:24:12 INFO  : 'ps7_post_config' command is executed.
22:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:12 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:11 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:27:26 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:27:35 INFO  : Disconnected from the channel tcfchan#13.
22:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:27:37 INFO  : 'jtag frequency' command is executed.
22:27:37 INFO  : Context for 'APU' is selected.
22:27:37 INFO  : System reset is completed.
22:27:40 INFO  : 'after 3000' command is executed.
22:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:27:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:27:43 INFO  : Context for 'APU' is selected.
22:27:43 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:43 INFO  : Context for 'APU' is selected.
22:27:43 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:27:46 INFO  : 'ps7_init' command is executed.
22:27:46 INFO  : 'ps7_post_config' command is executed.
22:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:16 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:28:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:29:07 INFO  : Disconnected from the channel tcfchan#17.
22:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:29:09 INFO  : 'jtag frequency' command is executed.
22:29:09 INFO  : Context for 'APU' is selected.
22:29:10 INFO  : System reset is completed.
22:29:13 INFO  : 'after 3000' command is executed.
22:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:29:15 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:29:15 INFO  : Context for 'APU' is selected.
22:29:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:16 INFO  : Context for 'APU' is selected.
22:29:16 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:29:19 INFO  : 'ps7_init' command is executed.
22:29:19 INFO  : 'ps7_post_config' command is executed.
22:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:19 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:11 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:31:03 INFO  : Disconnected from the channel tcfchan#19.
22:31:16 WARN  : channel "tcfchan#13" closed
22:32:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
22:32:36 INFO  : XSCT server has started successfully.
22:32:36 INFO  : plnx-install-location is set to ''
22:32:36 INFO  : Successfully done setting XSCT server connection channel  
22:32:36 INFO  : Successfully done setting workspace for the tool. 
22:32:37 INFO  : Platform repository initialization has completed.
22:32:37 INFO  : Registering command handlers for Vitis TCF services
22:32:38 INFO  : Successfully done query RDI_DATADIR 
22:33:35 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:33:51 INFO  : 'jtag frequency' command is executed.
22:33:51 INFO  : Context for 'APU' is selected.
22:33:51 INFO  : System reset is completed.
22:33:54 INFO  : 'after 3000' command is executed.
22:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:33:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:33:57 INFO  : Context for 'APU' is selected.
22:33:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:33:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:57 INFO  : Context for 'APU' is selected.
22:33:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:34:00 INFO  : 'ps7_init' command is executed.
22:34:00 INFO  : 'ps7_post_config' command is executed.
22:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:31 INFO  : Disconnected from the channel tcfchan#1.
22:37:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:38:18 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:38:31 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:43 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:38:43 INFO  : 'jtag frequency' command is executed.
22:38:43 INFO  : Context for 'APU' is selected.
22:38:43 INFO  : System reset is completed.
22:38:46 INFO  : 'after 3000' command is executed.
22:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:38:49 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:38:49 INFO  : Context for 'APU' is selected.
22:38:49 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:38:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:49 INFO  : Context for 'APU' is selected.
22:38:49 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:38:51 INFO  : 'ps7_init' command is executed.
22:38:51 INFO  : 'ps7_post_config' command is executed.
22:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:52 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:58 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:51:03 INFO  : Disconnected from the channel tcfchan#2.
22:53:02 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:53:40 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
22:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:47 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:53:47 INFO  : 'jtag frequency' command is executed.
22:53:47 INFO  : Context for 'APU' is selected.
22:53:47 INFO  : System reset is completed.
22:53:50 INFO  : 'after 3000' command is executed.
22:53:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:53:53 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
22:53:53 INFO  : Context for 'APU' is selected.
22:53:53 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:53:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:53 INFO  : Context for 'APU' is selected.
22:53:53 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
22:53:55 INFO  : 'ps7_init' command is executed.
22:53:55 INFO  : 'ps7_post_config' command is executed.
22:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:56 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:52 INFO  : Disconnected from the channel tcfchan#3.
23:01:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:02:15 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:02:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:02:35 INFO  : 'jtag frequency' command is executed.
23:02:35 INFO  : Context for 'APU' is selected.
23:02:36 INFO  : System reset is completed.
23:02:39 INFO  : 'after 3000' command is executed.
23:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:02:41 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:02:41 INFO  : Context for 'APU' is selected.
23:02:42 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:42 INFO  : Context for 'APU' is selected.
23:02:42 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:02:43 INFO  : 'ps7_init' command is executed.
23:02:43 INFO  : 'ps7_post_config' command is executed.
23:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:44 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:36 INFO  : Disconnected from the channel tcfchan#4.
23:05:40 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:05:48 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:06:35 INFO  : 'jtag frequency' command is executed.
23:06:35 INFO  : Context for 'APU' is selected.
23:06:35 INFO  : System reset is completed.
23:06:38 INFO  : 'after 3000' command is executed.
23:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:06:41 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:06:41 INFO  : Context for 'APU' is selected.
23:06:41 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:41 INFO  : Context for 'APU' is selected.
23:06:41 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:06:42 INFO  : 'ps7_init' command is executed.
23:06:42 INFO  : 'ps7_post_config' command is executed.
23:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:43 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:57 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:24:49 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:25:04 INFO  : Disconnected from the channel tcfchan#5.
23:25:11 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:25:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:25:20 INFO  : 'jtag frequency' command is executed.
23:25:20 INFO  : Context for 'APU' is selected.
23:25:20 INFO  : System reset is completed.
23:25:23 INFO  : 'after 3000' command is executed.
23:25:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:25:26 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:25:26 INFO  : Context for 'APU' is selected.
23:25:26 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:25:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:26 INFO  : Context for 'APU' is selected.
23:25:26 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:25:29 INFO  : 'ps7_init' command is executed.
23:25:29 INFO  : 'ps7_post_config' command is executed.
23:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:30 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:05 INFO  : Disconnected from the channel tcfchan#6.
23:26:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:42 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:26:42 INFO  : 'jtag frequency' command is executed.
23:26:42 INFO  : Context for 'APU' is selected.
23:26:42 INFO  : System reset is completed.
23:26:45 INFO  : 'after 3000' command is executed.
23:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:26:48 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:26:48 INFO  : Context for 'APU' is selected.
23:26:48 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:48 INFO  : Context for 'APU' is selected.
23:26:48 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:26:51 INFO  : 'ps7_init' command is executed.
23:26:51 INFO  : 'ps7_post_config' command is executed.
23:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:52 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:58 INFO  : Disconnected from the channel tcfchan#7.
23:35:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:39:37 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:39:54 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:40:05 INFO  : 'jtag frequency' command is executed.
23:40:05 INFO  : Context for 'APU' is selected.
23:40:06 INFO  : System reset is completed.
23:40:09 INFO  : 'after 3000' command is executed.
23:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:40:11 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:40:11 INFO  : Context for 'APU' is selected.
23:40:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:40:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:12 INFO  : Context for 'APU' is selected.
23:40:12 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:40:13 INFO  : 'ps7_init' command is executed.
23:40:13 INFO  : 'ps7_post_config' command is executed.
23:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:14 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:48 INFO  : Disconnected from the channel tcfchan#8.
23:49:22 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:51:19 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:08:49 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:12:04 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:23 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:12:23 INFO  : 'jtag frequency' command is executed.
00:12:23 INFO  : Context for 'APU' is selected.
00:12:23 INFO  : System reset is completed.
00:12:26 INFO  : 'after 3000' command is executed.
00:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:12:29 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:12:29 INFO  : Context for 'APU' is selected.
00:12:29 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:29 INFO  : Context for 'APU' is selected.
00:12:29 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:12:30 INFO  : 'ps7_init' command is executed.
00:12:30 INFO  : 'ps7_post_config' command is executed.
00:12:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:28 INFO  : Disconnected from the channel tcfchan#9.
00:20:36 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:20:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:00 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:21:00 INFO  : 'jtag frequency' command is executed.
00:21:00 INFO  : Context for 'APU' is selected.
00:21:01 INFO  : System reset is completed.
00:21:04 INFO  : 'after 3000' command is executed.
00:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:21:06 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:21:06 INFO  : Context for 'APU' is selected.
00:21:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:07 INFO  : Context for 'APU' is selected.
00:21:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:21:10 INFO  : 'ps7_init' command is executed.
00:21:10 INFO  : 'ps7_post_config' command is executed.
00:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:11 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:44 INFO  : Disconnected from the channel tcfchan#10.
00:22:48 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:23:03 INFO  : 'jtag frequency' command is executed.
00:23:03 INFO  : Context for 'APU' is selected.
00:23:03 INFO  : System reset is completed.
00:23:06 INFO  : 'after 3000' command is executed.
00:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:23:09 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:23:09 INFO  : Context for 'APU' is selected.
00:23:09 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:23:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:09 INFO  : Context for 'APU' is selected.
00:23:09 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:23:12 INFO  : 'ps7_init' command is executed.
00:23:12 INFO  : 'ps7_post_config' command is executed.
00:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:13 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:41 INFO  : Disconnected from the channel tcfchan#11.
00:28:37 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:28:48 INFO  : 'jtag frequency' command is executed.
00:28:48 INFO  : Context for 'APU' is selected.
00:28:49 INFO  : System reset is completed.
00:28:52 INFO  : 'after 3000' command is executed.
00:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:28:54 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:28:54 INFO  : Context for 'APU' is selected.
00:28:55 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:55 INFO  : Context for 'APU' is selected.
00:28:55 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:28:57 INFO  : 'ps7_init' command is executed.
00:28:57 INFO  : 'ps7_post_config' command is executed.
00:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:58 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:56 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:50:20 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:50:30 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:50:38 INFO  : Disconnected from the channel tcfchan#12.
00:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:50:40 INFO  : 'jtag frequency' command is executed.
00:50:40 INFO  : Context for 'APU' is selected.
00:50:40 INFO  : System reset is completed.
00:50:43 INFO  : 'after 3000' command is executed.
00:50:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:50:46 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:50:46 INFO  : Context for 'APU' is selected.
00:50:50 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:50:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:50 INFO  : Context for 'APU' is selected.
00:50:50 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:50:51 INFO  : 'ps7_init' command is executed.
00:50:52 INFO  : 'ps7_post_config' command is executed.
00:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:52 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:54 INFO  : Disconnected from the channel tcfchan#13.
00:52:04 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:16 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:52:16 INFO  : 'jtag frequency' command is executed.
00:52:16 INFO  : Context for 'APU' is selected.
00:52:16 INFO  : System reset is completed.
00:52:19 INFO  : 'after 3000' command is executed.
00:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:52:22 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:52:22 INFO  : Context for 'APU' is selected.
00:52:22 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:22 INFO  : Context for 'APU' is selected.
00:52:22 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:52:25 INFO  : 'ps7_init' command is executed.
00:52:25 INFO  : 'ps7_post_config' command is executed.
00:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:25 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
00:54:53 INFO  : XSCT server has started successfully.
00:54:54 INFO  : plnx-install-location is set to ''
00:54:54 INFO  : Successfully done setting XSCT server connection channel  
00:54:54 INFO  : Successfully done setting workspace for the tool. 
00:54:55 INFO  : Registering command handlers for Vitis TCF services
00:54:55 INFO  : Platform repository initialization has completed.
00:54:55 INFO  : Successfully done query RDI_DATADIR 
00:55:11 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:29 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:55:30 INFO  : 'jtag frequency' command is executed.
00:55:30 INFO  : Context for 'APU' is selected.
00:55:30 INFO  : System reset is completed.
00:55:33 INFO  : 'after 3000' command is executed.
00:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:55:35 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:55:36 INFO  : Context for 'APU' is selected.
00:55:36 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:36 INFO  : Context for 'APU' is selected.
00:55:36 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:55:39 INFO  : 'ps7_init' command is executed.
00:55:39 INFO  : 'ps7_post_config' command is executed.
00:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:40 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:43 INFO  : Disconnected from the channel tcfchan#1.
00:58:52 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:59:13 INFO  : 'jtag frequency' command is executed.
00:59:13 INFO  : Context for 'APU' is selected.
00:59:13 INFO  : System reset is completed.
00:59:16 INFO  : 'after 3000' command is executed.
00:59:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:59:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:59:19 INFO  : Context for 'APU' is selected.
00:59:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:19 INFO  : Context for 'APU' is selected.
00:59:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:59:21 INFO  : 'ps7_init' command is executed.
00:59:21 INFO  : 'ps7_post_config' command is executed.
00:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:22 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:24 INFO  : Result from executing command 'getProjects': design_2_wrapper
01:09:24 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
01:09:25 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:09:25 INFO  : The hardware specification used by project 'gyro2testerFirmware' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:09:25 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
01:09:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\bitstream' in project 'gyro2testerFirmware'.
01:09:26 INFO  : The file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:09:33 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware\_ide\psinit' in project 'gyro2testerFirmware'.
01:14:00 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:14:28 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:14:55 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:15:44 INFO  : Disconnected from the channel tcfchan#2.
01:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:15:46 INFO  : 'jtag frequency' command is executed.
01:15:46 INFO  : Context for 'APU' is selected.
01:15:46 INFO  : System reset is completed.
01:15:49 INFO  : 'after 3000' command is executed.
01:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:15:52 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:15:52 INFO  : Context for 'APU' is selected.
01:15:55 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:55 INFO  : Context for 'APU' is selected.
01:15:55 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:15:58 INFO  : 'ps7_init' command is executed.
01:15:58 INFO  : 'ps7_post_config' command is executed.
01:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:59 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
01:16:52 INFO  : XSCT server has started successfully.
01:16:52 INFO  : Successfully done setting XSCT server connection channel  
01:16:52 INFO  : plnx-install-location is set to ''
01:16:52 INFO  : Successfully done setting workspace for the tool. 
01:16:53 INFO  : Platform repository initialization has completed.
01:16:53 INFO  : Registering command handlers for Vitis TCF services
01:16:53 INFO  : Successfully done query RDI_DATADIR 
01:17:24 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:17:46 INFO  : 'jtag frequency' command is executed.
01:17:46 INFO  : Context for 'APU' is selected.
01:17:46 INFO  : System reset is completed.
01:17:49 INFO  : 'after 3000' command is executed.
01:17:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:17:52 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:17:52 INFO  : Context for 'APU' is selected.
01:17:52 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:52 INFO  : Context for 'APU' is selected.
01:17:52 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:17:55 INFO  : 'ps7_init' command is executed.
01:17:55 INFO  : 'ps7_post_config' command is executed.
01:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:56 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
21:06:42 INFO  : XSCT server has started successfully.
21:06:42 INFO  : Successfully done setting XSCT server connection channel  
21:06:42 INFO  : plnx-install-location is set to ''
21:06:42 INFO  : Successfully done setting workspace for the tool. 
21:06:43 INFO  : Platform repository initialization has completed.
21:06:43 INFO  : Registering command handlers for Vitis TCF services
21:06:43 INFO  : Successfully done query RDI_DATADIR 
21:24:22 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:24:42 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:25:04 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:25:22 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:33:43 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:34:10 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:36:01 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:44:48 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:46:41 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:49:41 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:50:29 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:50:55 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:53:12 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:54:00 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:54:52 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:55:46 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:57:27 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
21:59:41 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:02:56 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:17:38 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
22:20:40 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:16:21 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:16:54 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:20:18 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:22:12 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:23:20 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:24:22 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:26:24 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:27:10 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:29:16 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:39:16 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:40:14 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:24 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:40:24 INFO  : 'jtag frequency' command is executed.
23:40:24 INFO  : Context for 'APU' is selected.
23:40:24 INFO  : System reset is completed.
23:40:27 INFO  : 'after 3000' command is executed.
23:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:40:30 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:40:30 INFO  : Context for 'APU' is selected.
23:40:30 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:40:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:30 INFO  : Context for 'APU' is selected.
23:40:30 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:40:33 INFO  : 'ps7_init' command is executed.
23:40:33 INFO  : 'ps7_post_config' command is executed.
23:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:34 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:21 INFO  : Disconnected from the channel tcfchan#1.
01:33:44 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:35:22 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:39:09 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:28:27 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
02:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:44 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:28:44 INFO  : 'jtag frequency' command is executed.
02:28:44 INFO  : Context for 'APU' is selected.
02:28:45 INFO  : System reset is completed.
02:28:48 INFO  : 'after 3000' command is executed.
02:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:28:50 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
02:28:50 INFO  : Context for 'APU' is selected.
02:28:50 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:28:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:50 INFO  : Context for 'APU' is selected.
02:28:50 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
02:28:53 INFO  : 'ps7_init' command is executed.
02:28:53 INFO  : 'ps7_post_config' command is executed.
02:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:54 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

02:48:46 INFO  : Disconnected from the channel tcfchan#2.
03:12:06 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:12:30 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:15:12 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:15:28 INFO  : 'jtag frequency' command is executed.
03:15:28 INFO  : Context for 'APU' is selected.
03:15:28 INFO  : System reset is completed.
03:15:31 INFO  : 'after 3000' command is executed.
03:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:15:34 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:15:34 INFO  : Context for 'APU' is selected.
03:15:34 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:34 INFO  : Context for 'APU' is selected.
03:15:34 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:15:37 INFO  : 'ps7_init' command is executed.
03:15:37 INFO  : 'ps7_post_config' command is executed.
03:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:38 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:39 INFO  : 'con' command is executed.
03:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:15:39 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
03:30:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
03:30:44 INFO  : Registering command handlers for Vitis TCF services
03:30:44 INFO  : Platform repository initialization has completed.
03:30:45 INFO  : XSCT server has started successfully.
03:30:47 INFO  : Successfully done setting XSCT server connection channel  
03:30:47 INFO  : plnx-install-location is set to ''
03:30:47 INFO  : Successfully done query RDI_DATADIR 
03:30:47 INFO  : Successfully done setting workspace for the tool. 
03:31:13 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
03:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:31:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:32:00 INFO  : 'jtag frequency' command is executed.
03:32:00 INFO  : Context for 'APU' is selected.
03:32:00 INFO  : System reset is completed.
03:32:03 INFO  : 'after 3000' command is executed.
03:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:32:06 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
03:32:06 INFO  : Context for 'APU' is selected.
03:32:06 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:06 INFO  : Context for 'APU' is selected.
03:32:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
03:32:08 INFO  : 'ps7_init' command is executed.
03:32:08 INFO  : 'ps7_post_config' command is executed.
03:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:10 INFO  : 'con' command is executed.
03:32:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:32:10 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
03:32:32 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:33:32 INFO  : Disconnected from the channel tcfchan#1.
03:33:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:33:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:33:33 INFO  : 'jtag frequency' command is executed.
03:33:35 INFO  : Context for 'APU' is selected.
03:33:35 INFO  : System reset is completed.
03:33:38 INFO  : 'after 3000' command is executed.
03:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:33:41 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:33:41 INFO  : Context for 'APU' is selected.
03:33:44 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
03:33:44 INFO  : Context for 'APU' is selected.
03:33:44 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:33:46 INFO  : 'ps7_init' command is executed.
03:33:46 INFO  : 'ps7_post_config' command is executed.
03:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:33:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:33:47 INFO  : 'configparams force-mem-access 0' command is executed.
03:33:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:33:47 INFO  : 'con' command is executed.
03:33:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:33:47 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
16:59:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
16:59:18 INFO  : Registering command handlers for Vitis TCF services
16:59:18 INFO  : Platform repository initialization has completed.
16:59:19 INFO  : XSCT server has started successfully.
16:59:21 INFO  : Successfully done setting XSCT server connection channel  
16:59:21 INFO  : plnx-install-location is set to ''
16:59:21 INFO  : Successfully done query RDI_DATADIR 
16:59:21 INFO  : Successfully done setting workspace for the tool. 
17:02:52 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:09:55 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:11:02 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:14:02 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:16:58 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:18:51 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:19:48 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:35:26 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:36:26 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:36:56 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
17:58:57 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
19:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:24 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:06:25 INFO  : 'jtag frequency' command is executed.
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : System reset is completed.
19:06:28 INFO  : 'after 3000' command is executed.
19:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:06:31 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
19:06:31 INFO  : Context for 'APU' is selected.
19:06:31 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:06:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:31 INFO  : Context for 'APU' is selected.
19:06:31 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
19:06:34 INFO  : 'ps7_init' command is executed.
19:06:34 INFO  : 'ps7_post_config' command is executed.
19:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:35 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:36 INFO  : 'con' command is executed.
19:06:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:36 INFO  : Disconnected from the channel tcfchan#1.
22:58:23 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:03:12 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:03:40 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:03:54 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:05:03 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:06:18 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
23:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:06:37 INFO  : 'jtag frequency' command is executed.
23:06:37 INFO  : Context for 'APU' is selected.
23:06:37 INFO  : System reset is completed.
23:06:40 INFO  : 'after 3000' command is executed.
23:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:06:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:06:43 INFO  : Context for 'APU' is selected.
23:06:43 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:43 INFO  : Context for 'APU' is selected.
23:06:43 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:06:45 INFO  : 'ps7_init' command is executed.
23:06:46 INFO  : 'ps7_post_config' command is executed.
23:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:48 INFO  : 'con' command is executed.
23:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:48 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
23:45:11 INFO  : Disconnected from the channel tcfchan#2.
23:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:45:13 INFO  : 'jtag frequency' command is executed.
23:45:13 INFO  : Context for 'APU' is selected.
23:45:13 INFO  : System reset is completed.
23:45:16 INFO  : 'after 3000' command is executed.
23:45:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:45:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:45:19 INFO  : Context for 'APU' is selected.
23:45:22 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:45:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:22 INFO  : Context for 'APU' is selected.
23:45:22 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:45:24 INFO  : 'ps7_init' command is executed.
23:45:24 INFO  : 'ps7_post_config' command is executed.
23:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:25 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:25 INFO  : 'con' command is executed.
23:45:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:45:25 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
23:47:45 INFO  : Disconnected from the channel tcfchan#3.
23:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:48:01 INFO  : 'jtag frequency' command is executed.
23:48:01 INFO  : Context for 'APU' is selected.
23:48:02 INFO  : System reset is completed.
23:48:05 INFO  : 'after 3000' command is executed.
23:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:48:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
23:48:08 INFO  : Context for 'APU' is selected.
23:48:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:48:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:11 INFO  : Context for 'APU' is selected.
23:48:11 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
23:48:13 INFO  : 'ps7_init' command is executed.
23:48:13 INFO  : 'ps7_post_config' command is executed.
23:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:14 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:14 INFO  : 'con' command is executed.
23:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:48:14 INFO  : Disconnected from the channel tcfchan#4.
00:53:14 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
00:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:21 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:53:21 INFO  : 'jtag frequency' command is executed.
00:53:21 INFO  : Context for 'APU' is selected.
00:53:22 INFO  : System reset is completed.
00:53:25 INFO  : 'after 3000' command is executed.
00:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:53:27 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:53:28 INFO  : Context for 'APU' is selected.
00:53:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:53:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:28 INFO  : Context for 'APU' is selected.
00:53:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:53:31 INFO  : 'ps7_init' command is executed.
00:53:31 INFO  : 'ps7_post_config' command is executed.
00:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:32 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:32 INFO  : 'con' command is executed.
00:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:53:32 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
00:57:19 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
00:57:24 INFO  : Disconnected from the channel tcfchan#5.
00:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:57:31 INFO  : 'jtag frequency' command is executed.
00:57:31 INFO  : Context for 'APU' is selected.
00:57:32 INFO  : System reset is completed.
00:57:35 INFO  : 'after 3000' command is executed.
00:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:57:37 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
00:57:37 INFO  : Context for 'APU' is selected.
00:57:40 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:57:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:40 INFO  : Context for 'APU' is selected.
00:57:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
00:57:43 INFO  : 'ps7_init' command is executed.
00:57:43 INFO  : 'ps7_post_config' command is executed.
00:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:44 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:44 INFO  : 'con' command is executed.
00:57:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:57:44 INFO  : Disconnected from the channel tcfchan#6.
01:36:26 INFO  : Checking for BSP changes to sync application flags for project 'gyro2testerFirmware'...
01:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:36:36 INFO  : 'jtag frequency' command is executed.
01:36:36 INFO  : Context for 'APU' is selected.
01:36:36 INFO  : System reset is completed.
01:36:39 INFO  : 'after 3000' command is executed.
01:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:36:42 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit"
01:36:42 INFO  : Context for 'APU' is selected.
01:36:42 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:36:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:42 INFO  : Context for 'APU' is selected.
01:36:42 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl' is done.
01:36:45 INFO  : 'ps7_init' command is executed.
01:36:45 INFO  : 'ps7_post_config' command is executed.
01:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:46 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/gyro2testerFirmware/Debug/gyro2testerFirmware.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:46 INFO  : 'con' command is executed.
01:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:36:46 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\gyro2testerFirmware_system\_ide\scripts\debugger_gyro2testerfirmware-default.tcl'
