# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../digitClassifierFPGA.srcs/sources_1/new/adder.v" \
"../../../../digitClassifierFPGA.srcs/sources_1/new/adder17.v" \
"../../../../digitClassifierFPGA.srcs/sources_1/new/adder18.v" \
"../../../../digitClassifierFPGA.srcs/sources_1/new/adder19.v" \
"../../../../digitClassifierFPGA.srcs/sources_1/new/mac1.v" \
"../../../../digitClassifierFPGA.srcs/sources_1/new/mult.v" \
"../../../../digitClassifierFPGA.srcs/sim_1/new/test_mac1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
