Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sun Dec 22 02:33:46 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file super_wrapper_timing_summary_routed.rpt -pb super_wrapper_timing_summary_routed.pb -rpx super_wrapper_timing_summary_routed.rpx
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.046        0.000                      0               115667        0.010        0.000                      0               115667        0.164        0.000                       0                 44362  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 20.000}       40.000          25.000          
clk_pl_2  {0.000 1.666}        3.333           300.030         
clk_pl_3  {0.000 1.333}        2.666           375.094         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_2            0.046        0.000                      0               115571        0.010        0.000                      0               115571        0.164        0.000                       0                 44362  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_2           clk_pl_2                 1.003        0.000                      0                   96        0.203        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.987ns (32.736%)  route 2.028ns (67.264%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.219 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.558ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.396     5.144    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[10]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.719     5.219    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[10]/C
                         clock pessimism              0.167     5.386                     
                         clock uncertainty           -0.124     5.262                     
    SLICE_X43Y10         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     5.190    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[10]
  -------------------------------------------------------------------
                         required time                          5.190                     
                         arrival time                          -5.144                     
  -------------------------------------------------------------------
                         slack                                  0.046                     

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.987ns (32.736%)  route 2.028ns (67.264%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.219 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.558ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.396     5.144    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[11]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.719     5.219    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[11]/C
                         clock pessimism              0.167     5.386                     
                         clock uncertainty           -0.124     5.262                     
    SLICE_X43Y10         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     5.190    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[11]
  -------------------------------------------------------------------
                         required time                          5.190                     
                         arrival time                          -5.144                     
  -------------------------------------------------------------------
                         slack                                  0.046                     

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.987ns (32.736%)  route 2.028ns (67.264%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.219 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.558ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.396     5.144    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[8]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.719     5.219    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[8]/C
                         clock pessimism              0.167     5.386                     
                         clock uncertainty           -0.124     5.262                     
    SLICE_X43Y10         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     5.190    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[8]
  -------------------------------------------------------------------
                         required time                          5.190                     
                         arrival time                          -5.144                     
  -------------------------------------------------------------------
                         slack                                  0.046                     

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.987ns (32.736%)  route 2.028ns (67.264%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.219 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.558ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.396     5.144    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[9]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.719     5.219    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[9]/C
                         clock pessimism              0.167     5.386                     
                         clock uncertainty           -0.124     5.262                     
    SLICE_X43Y10         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     5.190    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[9]
  -------------------------------------------------------------------
                         required time                          5.190                     
                         arrival time                          -5.144                     
  -------------------------------------------------------------------
                         slack                                  0.046                     

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.987ns (32.758%)  route 2.026ns (67.242%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.219 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.558ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.394     5.142    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[12]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.719     5.219    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[12]/C
                         clock pessimism              0.167     5.386                     
                         clock uncertainty           -0.124     5.262                     
    SLICE_X43Y10         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     5.190    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[12]
  -------------------------------------------------------------------
                         required time                          5.190                     
                         arrival time                          -5.142                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.987ns (32.758%)  route 2.026ns (67.242%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.219 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.558ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.394     5.142    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[13]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.719     5.219    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[13]/C
                         clock pessimism              0.167     5.386                     
                         clock uncertainty           -0.124     5.262                     
    SLICE_X43Y10         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     5.190    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[13]
  -------------------------------------------------------------------
                         required time                          5.190                     
                         arrival time                          -5.142                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.987ns (32.758%)  route 2.026ns (67.242%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.219 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.558ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.394     5.142    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[14]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.719     5.219    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[14]/C
                         clock pessimism              0.167     5.386                     
                         clock uncertainty           -0.124     5.262                     
    SLICE_X43Y10         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     5.190    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[14]
  -------------------------------------------------------------------
                         required time                          5.190                     
                         arrival time                          -5.142                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.987ns (32.758%)  route 2.026ns (67.242%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.219 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.558ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.394     5.142    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[15]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.719     5.219    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[15]/C
                         clock pessimism              0.167     5.386                     
                         clock uncertainty           -0.124     5.262                     
    SLICE_X43Y10         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     5.190    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[15]
  -------------------------------------------------------------------
                         required time                          5.190                     
                         arrival time                          -5.142                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.987ns (32.922%)  route 2.011ns (67.078%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 5.210 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.558ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.379     5.127    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X44Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[16]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.710     5.210    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X44Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[16]/C
                         clock pessimism              0.167     5.377                     
                         clock uncertainty           -0.124     5.253                     
    SLICE_X44Y10         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     5.181    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[16]
  -------------------------------------------------------------------
                         required time                          5.181                     
                         arrival time                          -5.127                     
  -------------------------------------------------------------------
                         slack                                  0.054                     

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.987ns (32.922%)  route 2.011ns (67.078%))
  Logic Levels:           8  (CARRY8=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 5.210 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.616ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.558ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.922     2.129    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X38Y0          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y0          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.225 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]/Q
                         net (fo=6, routed)           0.526     2.751    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[1]
    SLICE_X37Y0          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.992 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     3.020    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_12_n_10
    SLICE_X37Y1          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.043 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     3.071    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_10_n_10
    SLICE_X37Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.157 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_6_fu_102_reg[0]_i_16/O[2]
                         net (fo=2, routed)           0.486     3.643    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_x_fu_585_p2[19]
    SLICE_X40Y2          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.790 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.210     4.000    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_14
    SLICE_X41Y5          LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.115 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.129     4.244    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_12
    SLICE_X41Y7          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     4.420 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_10/O
                         net (fo=1, routed)           0.051     4.471    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/xlnx_opt_ofm_y_1_i_fu_98[0]_i_1__0_n_10_8
    SLICE_X41Y7          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     4.535 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_LOPT_REMAP_19/O
                         net (fo=33, routed)          0.174     4.709    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ofm_y_1_i_fu_98[0]_i_1__0_n_10
    SLICE_X41Y9          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.748 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1/O
                         net (fo=32, routed)          0.379     5.127    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_1_n_10
    SLICE_X44Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[17]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.710     5.210    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/ap_clk
    SLICE_X44Y10         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[17]/C
                         clock pessimism              0.167     5.377                     
                         clock uncertainty           -0.124     5.253                     
    SLICE_X44Y10         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     5.181    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110_reg[17]
  -------------------------------------------------------------------
                         required time                          5.181                     
                         arrival time                          -5.127                     
  -------------------------------------------------------------------
                         slack                                  0.054                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/tmp_i_reg_45_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.070ns (31.674%)  route 0.151ns (68.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.515ns (routing 0.558ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.616ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.515     1.682    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/ap_clk
    SLICE_X7Y25          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/tmp_i_reg_45_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y25          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.752 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/tmp_i_reg_45_reg[28]/Q
                         net (fo=1, routed)           0.151     1.903    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/in[28]
    SLICE_X9Y23          SRL16E                                       r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.788     1.995    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/ap_clk
    SLICE_X9Y23          SRL16E                                       r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5/CLK
                         clock pessimism             -0.157     1.838                     
    SLICE_X9Y23          SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     1.893    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5
  -------------------------------------------------------------------
                         required time                         -1.893                     
                         arrival time                           1.903                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.070ns (36.082%)  route 0.124ns (63.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.583ns (routing 0.558ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.616ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.583     1.750    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X25Y138        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.820 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]/Q
                         net (fo=4, routed)           0.124     1.944    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0]_19[18]
    SLICE_X27Y137        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.827     2.034    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X27Y137        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]/C
                         clock pessimism             -0.155     1.879                     
    SLICE_X27Y137        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.934    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/numReps_c117_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.934                     
                         arrival time                           1.944                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_15_U0/r_V_reg_85_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter4_V_V_U/mem_reg_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.072ns (30.769%)  route 0.162ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.613ns (routing 0.558ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.616ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.613     1.780    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_15_U0/ap_clk
    SLICE_X35Y96         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_15_U0/r_V_reg_85_reg[42]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y96         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.852 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_15_U0/r_V_reg_85_reg[42]/Q
                         net (fo=3, routed)           0.162     2.014    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter4_V_V_U/if_din[42]
    RAMB36_X4Y19         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter4_V_V_U/mem_reg_0/DINBDIN[10]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.990     2.197    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter4_V_V_U/ap_clk
    RAMB36_X4Y19         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter4_V_V_U/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.165     2.032                     
    RAMB36_X4Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.029     2.003    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter4_V_V_U/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.003                     
                         arrival time                           2.014                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y22  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter9_V_V_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y22  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter9_V_V_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y0   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/BBJ_u96_cnvW1A1_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y0   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/BBJ_u96_cnvW1A1_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y14  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/BBJ_u96_cnvW1A1_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y14  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/BBJ_u96_cnvW1A1_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB18_X1Y62  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inputBuf_0_V_U/ConvolutionInputGFfa_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X31Y55  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X31Y55  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X31Y55  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X31Y55  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_12_12/SP/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y49  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_27_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y49  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_27_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y49  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_27_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y49  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_27_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_12_12/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.161ns (7.892%)  route 1.879ns (92.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 4.997 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.558ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.997     3.950    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.497     4.997    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.152     5.149                     
                         clock uncertainty           -0.124     5.025                     
    SLICE_X1Y99          FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072     4.953    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.953                     
                         arrival time                          -3.950                     
  -------------------------------------------------------------------
                         slack                                  1.003                     

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.161ns (7.892%)  route 1.879ns (92.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 4.997 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.558ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.997     3.950    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.497     4.997    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.152     5.149                     
                         clock uncertainty           -0.124     5.025                     
    SLICE_X1Y99          FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072     4.953    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          4.953                     
                         arrival time                          -3.950                     
  -------------------------------------------------------------------
                         slack                                  1.003                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.356ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y110         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y110         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.087     1.100    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y110         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.141 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.235    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y110         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.992     1.130    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y110         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.098     1.032                     
    SLICE_X1Y110         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.012    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.012                     
                         arrival time                           1.235                     
  -------------------------------------------------------------------
                         slack                                  0.223                     

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.356ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y110         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y110         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.087     1.100    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y110         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.141 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.235    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y110         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.992     1.130    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y110         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.098     1.032                     
    SLICE_X1Y110         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.012    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.012                     
                         arrival time                           1.235                     
  -------------------------------------------------------------------
                         slack                                  0.223                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44458, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     





