

================================================================
== Vitis HLS Report for 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi'
================================================================
* Date:           Tue Jun 24 19:15:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      803|  40.000 ns|  8.030 us|    4|  803|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_col_mat2axi  |        2|      801|         2|          1|          1|  1 ~ 800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V, void @empty_8"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_dilate_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub"   --->   Operation 9 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1"   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 11 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_1 = load i10 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 14 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln199 = icmp_eq  i10 %j_1, i10 %p_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 15 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%j_2 = add i10 %j_1, i10 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 16 'add' 'j_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %for.body11.split, void %for.inc26.loopexit.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 17 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%axi_last = icmp_eq  i10 %j_1, i10 %sub_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:211]   --->   Operation 18 'icmp' 'axi_last' <Predicate = (!icmp_ln199)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln199 = store i10 %j_2, i10 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 19 'store' 'store_ln199' <Predicate = (!icmp_ln199)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln199 = br void %for.body11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 20 'br' 'br_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 0, void %for.body11.split, i1 %sof_read, void %newFuncRoot"   --->   Operation 21 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 800, i64 0"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln202 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:202]   --->   Operation 23 'specpipeline' 'specpipeline_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 24 'specloopname' 'specloopname_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.63ns)   --->   "%axi_data = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_disp8u_dilate_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:218]   --->   Operation 25 'read' 'axi_data' <Predicate = (!icmp_ln199)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V, i8 %axi_data, i1 1, i1 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:221]   --->   Operation 26 'write' 'write_ln221' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln199)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.319ns
The critical path consists of the following:
	'alloca' operation ('j') [12]  (0.000 ns)
	'load' operation ('j', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199) on local variable 'j' [23]  (0.000 ns)
	'add' operation ('j', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199) [26]  (1.731 ns)
	'store' operation ('store_ln199', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199) of variable 'j', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199 on local variable 'j' [34]  (1.588 ns)

 <State 2>: 3.634ns
The critical path consists of the following:
	fifo read operation ('axi.data', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:218) on port 'img_disp8u_dilate_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:218) [32]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
