###############################################################
#  Generated by:      Cadence Innovus 21.13-s100_1
#  OS:                Linux x86_64(Host ID ic21)
#  Generated on:      Tue Mar 11 01:25:58 2025
#  Design:            sha256
#  Command:           report_timing > ../timing_0.6_489.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   read_data[8] (v) checked with  leading edge of 'clk'
Beginpoint: address[4]   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_tc
Other End Arrival Time          0.000
- External Delay              300.000
+ Phase Shift                 489.000
= Required Time               189.000
- Arrival Time                193.900
= Slack Time                   -4.900
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |         Cell          |  Delay | Arrival | Required | 
     |                       |                |                       |        |  Time   |   Time   | 
     |-----------------------+----------------+-----------------------+--------+---------+----------| 
     |                       | address[4] v   |                       |        |   1.000 |   -3.900 | 
     | FE_OCPC506_address_4  | A v -> Y ^     | INVx1_ASAP7_75t_SL    | 13.800 |  14.800 |    9.900 | 
     | FE_RC_1010_0          | A ^ -> Y ^     | OR3x1_ASAP7_75t_SL    | 12.100 |  26.900 |   22.000 | 
     | FE_RC_136_0           | A ^ -> Y ^     | OR2x6_ASAP7_75t_SL    | 18.200 |  45.100 |   40.200 | 
     | g18401__1857          | B ^ -> Y v     | NOR2x2_ASAP7_75t_SL   | 15.800 |  60.900 |   56.000 | 
     | FE_RC_1125_0          | A v -> Y v     | AND2x6_ASAP7_75t_SL   | 28.600 |  89.500 |   84.600 | 
     | g18236__4547          | B2 v -> Y ^    | AOI22xp5_ASAP7_75t_SL | 40.100 | 129.600 |  124.700 | 
     | FE_RC_485_0           | A ^ -> Y ^     | AND3x1_ASAP7_75t_SL   | 19.400 | 149.000 |  144.100 | 
     | FE_RC_482_0           | B ^ -> Y v     | NAND5xp2_ASAP7_75t_SL | 16.400 | 165.400 |  160.500 | 
     | FE_OFC179_read_data_8 | A v -> Y v     | BUFx3_ASAP7_75t_SL    | 21.000 | 186.400 |  181.500 | 
     |                       | read_data[8] v |                       |  7.500 | 193.900 |  189.000 | 
     +----------------------------------------------------------------------------------------------+ 

