m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/Tarea07_A62
T_opt
!s110 1670645566
VPgn7U^;_Ykkg>Lezg60KH3
04 2 4 work tb fast 0
=1-64006a667184-6394073d-215-1ec0
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.6c;65
vadder
!s110 1670645538
!i10b 1
!s100 RaP0o_bVj_kX=DULinQMK0
I`1QWE3?NIJ957Xg^=S8T_3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB
w1669084813
8C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder.v
FC:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder.v
L0 1
Z3 OL;L;10.6c;65
r1
!s85 0
31
Z4 !s108 1670645538.000000
!s107 C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder.v|
!i113 0
o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
Yadder_if
Z5 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1670645539
!i10b 1
!s100 `Y:RIbT17JLd38k]iROAW2
IF02c3L>DeUXXS]Lj7MH7O3
R1
!s105 adder_if_sv_unit
S1
R2
w1669084854
8C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder_if.sv
FC:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder_if.sv
L0 1
R3
r1
!s85 0
31
!s108 1670645539.000000
!s107 C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder_if.sv|
!i113 0
Z6 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vtb
R5
Z7 DXx6 mtiUvm 7 uvm_pkg 0 22 oMKUklN?>LE6@MJe7=2><1
DXx4 work 12 tb18_sv_unit 0 22 7z=:?M2JBAFC6fSiDUJmz3
R1
r1
!s85 0
31
!i10b 1
!s100 8ISQ=7ziDB9P6OeZSF?Gc1
IgUA`?:f>`UX876BXnoDjE1
!s105 tb18_sv_unit
S1
R2
Z8 w1669084676
Z9 8C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/tb18.sv
Z10 FC:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/tb18.sv
L0 36
R3
R4
Z11 !s107 C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/tb18.sv|
Z12 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/tb18.sv|
!i113 0
R6
R0
Xtb18_sv_unit
!s115 adder_if
R5
R7
V7z=:?M2JBAFC6fSiDUJmz3
r1
!s85 0
31
!i10b 1
!s100 oi<<h?H_de1oI4R1Nm<A=3
I7z=:?M2JBAFC6fSiDUJmz3
!i103 1
S1
R2
R8
R9
R10
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
FC:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
L0 2
R3
R4
R11
R12
!i113 0
R6
R0
