

================================================================
== Vitis HLS Report for 'ifmap_vec_write'
================================================================
* Date:           Thu Oct 13 07:49:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      291|  5.000 ns|  1.455 us|    1|  291|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107  |ifmap_vec_write_Pipeline_VITIS_LOOP_419_2  |        4|        7|  20.000 ns|  35.000 ns|    4|    7|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_416_1  |        0|      288|   15 ~ 18|          -|          -|  0 ~ 16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 14 2 
2 --> 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_real"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_imag"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_30, i32 0, i32 0, void @empty_27, i32 0, i32 1024, void @empty_36, void @empty_26, void @empty_27, i32 16, i32 16, i32 16, i32 16, void @empty_27, void @empty_27"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 18 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_4 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 19 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i8 %p_read_3"   --->   Operation 20 'zext' 'zext_ln1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %p_read_3, i8 0"   --->   Operation 21 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln1057, void %.lr.ph8, void %._crit_edge9" [src/main.cpp:416]   --->   Operation 22 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 23 'alloca' 'y' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wr_ptr_load = load i32 %wr_ptr" [src/main.cpp:426]   --->   Operation 24 'load' 'wr_ptr_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.90ns)   --->   "%add_ln416 = add i9 %zext_ln1057, i9 511" [src/main.cpp:416]   --->   Operation 25 'add' 'add_ln416' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i9 %add_ln416" [src/main.cpp:416]   --->   Operation 26 'sext' 'sext_ln416' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln416, i32 2, i32 8" [src/main.cpp:416]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln416_1 = sext i7 %trunc_ln" [src/main.cpp:416]   --->   Operation 28 'sext' 'sext_ln416_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i30 %sext_ln416_1" [src/main.cpp:416]   --->   Operation 29 'zext' 'zext_ln416' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln416_2 = sext i7 %trunc_ln" [src/main.cpp:416]   --->   Operation 30 'sext' 'sext_ln416_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln416_1 = zext i62 %sext_ln416_2" [src/main.cpp:416]   --->   Operation 31 'zext' 'zext_ln416_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln416_3 = sext i7 %trunc_ln" [src/main.cpp:416]   --->   Operation 32 'sext' 'sext_ln416_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.44ns)   --->   "%add_ln416_1 = add i63 %zext_ln416_1, i63 1" [src/main.cpp:416]   --->   Operation 33 'add' 'add_ln416_1' <Predicate = (!icmp_ln1057)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.17ns)   --->   "%add_ln416_2 = add i31 %zext_ln416, i31 1" [src/main.cpp:416]   --->   Operation 34 'add' 'add_ln416_2' <Predicate = (!icmp_ln1057)> <Delay = 1.17> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i31 %add_ln416_2" [src/main.cpp:419]   --->   Operation 35 'zext' 'zext_ln419' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.89ns)   --->   "%add_ln419_2 = add i8 %sext_ln416_3, i8 1" [src/main.cpp:419]   --->   Operation 36 'add' 'add_ln419_2' <Predicate = (!icmp_ln1057)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln416_4 = sext i8 %add_ln419_2" [src/main.cpp:416]   --->   Operation 37 'sext' 'sext_ln416_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln416 = store i8 0, i8 %y" [src/main.cpp:416]   --->   Operation 38 'store' 'store_ln416' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln416 = br void %.lr.ph" [src/main.cpp:416]   --->   Operation 39 'br' 'br_ln416' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/main.cpp:424]   --->   Operation 40 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln1057_1 = icmp_eq  i8 %y_1, i8 %p_read_3"   --->   Operation 41 'icmp' 'icmp_ln1057_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.90ns)   --->   "%add_ln416_5 = add i8 %y_1, i8 1" [src/main.cpp:416]   --->   Operation 42 'add' 'add_ln416_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln1057_1, void %.lr.ph.split, void %._crit_edge9.loopexit" [src/main.cpp:416]   --->   Operation 43 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln424 = trunc i8 %y_1" [src/main.cpp:424]   --->   Operation 44 'trunc' 'trunc_ln424' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln419_1 = zext i8 %y_1" [src/main.cpp:419]   --->   Operation 45 'zext' 'zext_ln419_1' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.96ns)   --->   "%mul_ln419 = mul i32 %zext_ln419, i32 %zext_ln419_1" [src/main.cpp:419]   --->   Operation 46 'mul' 'mul_ln419' <Predicate = (!icmp_ln1057_1)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln416 = store i8 %add_ln416_5, i8 %y" [src/main.cpp:416]   --->   Operation 47 'store' 'store_ln416' <Predicate = (!icmp_ln1057_1)> <Delay = 0.48>
ST_2 : Operation 48 [2/2] (2.96ns)   --->   "%mul_ln416 = mul i32 %zext_ln419, i32 %sext_ln416" [src/main.cpp:416]   --->   Operation 48 'mul' 'mul_ln416' <Predicate = (icmp_ln1057_1)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 49 [1/2] (2.96ns)   --->   "%mul_ln419 = mul i32 %zext_ln419, i32 %zext_ln419_1" [src/main.cpp:419]   --->   Operation 49 'mul' 'mul_ln419' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.67>
ST_4 : Operation 50 [1/1] (1.20ns)   --->   "%add_ln419 = add i32 %wr_ptr_load, i32 %mul_ln419" [src/main.cpp:419]   --->   Operation 50 'add' 'add_ln419' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %add_ln419, i4 0" [src/main.cpp:419]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln419 = sext i36 %shl_ln" [src/main.cpp:419]   --->   Operation 52 'sext' 'sext_ln419' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.47ns)   --->   "%add_ln419_1 = add i64 %sext_ln419, i64 %p_read_4" [src/main.cpp:419]   --->   Operation 53 'add' 'add_ln419_1' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln419_1, i32 4, i32 63" [src/main.cpp:419]   --->   Operation 54 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln419_1 = sext i60 %trunc_ln1" [src/main.cpp:419]   --->   Operation 55 'sext' 'sext_ln419_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln419_1" [src/main.cpp:419]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.00ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln416_4" [src/main.cpp:419]   --->   Operation 57 'writereq' 'empty' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln424, i5 0" [src/main.cpp:419]   --->   Operation 58 'bitconcatenate' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln419 = call void @ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, i128 %gmem, i60 %trunc_ln1, i63 %add_ln416_1, i11 %tmp_8_cast, i32 %ifmap_CF_M_real, i32 %ifmap_CF_M_imag" [src/main.cpp:419]   --->   Operation 59 'call' 'call_ln419' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln419 = call void @ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, i128 %gmem, i60 %trunc_ln1, i63 %add_ln416_1, i11 %tmp_8_cast, i32 %ifmap_CF_M_real, i32 %ifmap_CF_M_imag" [src/main.cpp:419]   --->   Operation 60 'call' 'call_ln419' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.00>
ST_8 : Operation 61 [5/5] (3.00ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/main.cpp:419]   --->   Operation 61 'writeresp' 'empty_65' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.00>
ST_9 : Operation 62 [4/5] (3.00ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/main.cpp:419]   --->   Operation 62 'writeresp' 'empty_65' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.00>
ST_10 : Operation 63 [3/5] (3.00ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/main.cpp:419]   --->   Operation 63 'writeresp' 'empty_65' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.00>
ST_11 : Operation 64 [2/5] (3.00ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/main.cpp:419]   --->   Operation 64 'writeresp' 'empty_65' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln414 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [src/main.cpp:414]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln414' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln414 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/main.cpp:414]   --->   Operation 66 'specloopname' 'specloopname_ln414' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/5] (3.00ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/main.cpp:419]   --->   Operation 67 'writeresp' 'empty_65' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 2.96>
ST_13 : Operation 69 [1/2] (2.96ns)   --->   "%mul_ln416 = mul i32 %zext_ln419, i32 %sext_ln416" [src/main.cpp:416]   --->   Operation 69 'mul' 'mul_ln416' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 3> <Delay = 0.88>
ST_14 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln416_3 = add i32 %mul_ln416, i32 %zext_ln419" [src/main.cpp:416]   --->   Operation 70 'add' 'add_ln416_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 71 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln416_4 = add i32 %add_ln416_3, i32 %wr_ptr_load" [src/main.cpp:416]   --->   Operation 71 'add' 'add_ln416_4' <Predicate = (!icmp_ln1057)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln426 = store i32 %add_ln416_4, i32 %wr_ptr" [src/main.cpp:426]   --->   Operation 72 'store' 'store_ln426' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln429 = br void %._crit_edge9" [src/main.cpp:429]   --->   Operation 73 'br' 'br_ln429' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln429 = ret" [src/main.cpp:429]   --->   Operation 74 'ret' 'ret_ln429' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ifmap_CF_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ifmap_CF_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wr_ptr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
p_read_3                   (read                  ) [ 001111111111100]
p_read_4                   (read                  ) [ 001111111111100]
zext_ln1057                (zext                  ) [ 000000000000000]
icmp_ln1057                (icmp                  ) [ 011111111111111]
br_ln416                   (br                    ) [ 000000000000000]
y                          (alloca                ) [ 011111111111100]
wr_ptr_load                (load                  ) [ 001111111111111]
add_ln416                  (add                   ) [ 000000000000000]
sext_ln416                 (sext                  ) [ 001111111111110]
trunc_ln                   (partselect            ) [ 000000000000000]
sext_ln416_1               (sext                  ) [ 000000000000000]
zext_ln416                 (zext                  ) [ 000000000000000]
sext_ln416_2               (sext                  ) [ 000000000000000]
zext_ln416_1               (zext                  ) [ 000000000000000]
sext_ln416_3               (sext                  ) [ 000000000000000]
add_ln416_1                (add                   ) [ 001111111111100]
add_ln416_2                (add                   ) [ 000000000000000]
zext_ln419                 (zext                  ) [ 001111111111111]
add_ln419_2                (add                   ) [ 000000000000000]
sext_ln416_4               (sext                  ) [ 001111111111100]
store_ln416                (store                 ) [ 000000000000000]
br_ln416                   (br                    ) [ 000000000000000]
y_1                        (load                  ) [ 000000000000000]
icmp_ln1057_1              (icmp                  ) [ 001111111111100]
add_ln416_5                (add                   ) [ 000000000000000]
br_ln416                   (br                    ) [ 000000000000000]
trunc_ln424                (trunc                 ) [ 000111100000000]
zext_ln419_1               (zext                  ) [ 000100000000000]
store_ln416                (store                 ) [ 000000000000000]
mul_ln419                  (mul                   ) [ 000010000000000]
add_ln419                  (add                   ) [ 000000000000000]
shl_ln                     (bitconcatenate        ) [ 000000000000000]
sext_ln419                 (sext                  ) [ 000000000000000]
add_ln419_1                (add                   ) [ 000000000000000]
trunc_ln1                  (partselect            ) [ 000001110000000]
sext_ln419_1               (sext                  ) [ 000000000000000]
gmem_addr                  (getelementptr         ) [ 000000111111100]
empty                      (writereq              ) [ 000000000000000]
tmp_8_cast                 (bitconcatenate        ) [ 000000010000000]
call_ln419                 (call                  ) [ 000000000000000]
speclooptripcount_ln414    (speclooptripcount     ) [ 000000000000000]
specloopname_ln414         (specloopname          ) [ 000000000000000]
empty_65                   (writeresp             ) [ 000000000000000]
br_ln0                     (br                    ) [ 000000000000000]
mul_ln416                  (mul                   ) [ 000000000000001]
add_ln416_3                (add                   ) [ 000000000000000]
add_ln416_4                (add                   ) [ 000000000000000]
store_ln426                (store                 ) [ 000000000000000]
br_ln429                   (br                    ) [ 000000000000000]
ret_ln429                  (ret                   ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ifmap_CF_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_CF_M_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ifmap_CF_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_CF_M_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wr_ptr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_ptr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_vec_write_Pipeline_VITIS_LOOP_419_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="y_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_3_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_4_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_writeresp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="4"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/5 empty_65/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="128" slack="0"/>
<pin id="110" dir="0" index="2" bw="60" slack="2"/>
<pin id="111" dir="0" index="3" bw="63" slack="5"/>
<pin id="112" dir="0" index="4" bw="11" slack="0"/>
<pin id="113" dir="0" index="5" bw="32" slack="0"/>
<pin id="114" dir="0" index="6" bw="32" slack="0"/>
<pin id="115" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln419/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln1057_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln1057_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="wr_ptr_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wr_ptr_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln416_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln416_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln416/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="0" index="3" bw="5" slack="0"/>
<pin id="149" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln416_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln416_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln416_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln416_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln416_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln416_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln416_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln416_3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln416_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="62" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="63" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln416_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln419_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln419_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln419_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln416_4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln416_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln416_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="y_1_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln1057_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln416_5_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416_5/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln424_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln424/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln419_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="1"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln419/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln416_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="1"/>
<pin id="239" dir="0" index="1" bw="9" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln416/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln419_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln419/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="36" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln419_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="36" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln419/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln419_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="36" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="3"/>
<pin id="260" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln419_1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="60" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="0" index="3" bw="7" slack="0"/>
<pin id="267" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln419_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="60" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln419_1/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="gmem_addr_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="128" slack="0"/>
<pin id="277" dir="0" index="1" bw="60" slack="0"/>
<pin id="278" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_8_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="4"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln416_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="0" index="1" bw="31" slack="3"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416_3/14 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln416_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416_4/14 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln426_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/14 "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_read_3_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="p_read_4_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="3"/>
<pin id="312" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="315" class="1005" name="icmp_ln1057_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="3"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="319" class="1005" name="y_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="329" class="1005" name="sext_ln416_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln416 "/>
</bind>
</comp>

<comp id="334" class="1005" name="add_ln416_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="63" slack="5"/>
<pin id="336" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opset="add_ln416_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="zext_ln419_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln419 "/>
</bind>
</comp>

<comp id="346" class="1005" name="sext_ln416_4_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="4"/>
<pin id="348" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln416_4 "/>
</bind>
</comp>

<comp id="354" class="1005" name="trunc_ln424_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="4"/>
<pin id="356" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln424 "/>
</bind>
</comp>

<comp id="359" class="1005" name="zext_ln419_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln419_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="mul_ln419_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln419 "/>
</bind>
</comp>

<comp id="369" class="1005" name="trunc_ln1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="60" slack="1"/>
<pin id="371" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="gmem_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="128" slack="3"/>
<pin id="377" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_8_cast_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="1"/>
<pin id="382" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="385" class="1005" name="mul_ln416_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln416 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="70" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="107" pin=5"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="107" pin=6"/></net>

<net id="123"><net_src comp="88" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="88" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="120" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="134" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="144" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="144" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="144" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="166" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="158" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="170" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="205" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="205" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="205" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="213" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="66" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="107" pin=4"/></net>

<net id="298"><net_src comp="290" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="88" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="313"><net_src comp="94" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="318"><net_src comp="124" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="84" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="332"><net_src comp="140" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="337"><net_src comp="174" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="107" pin=3"/></net>

<net id="342"><net_src comp="186" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="349"><net_src comp="196" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="357"><net_src comp="219" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="362"><net_src comp="223" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="367"><net_src comp="227" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="372"><net_src comp="262" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="378"><net_src comp="275" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="383"><net_src comp="282" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="388"><net_src comp="237" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="290" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 6 7 8 9 10 11 12 }
	Port: wr_ptr | {14 }
 - Input state : 
	Port: ifmap_vec_write : ifmap_CF_M_real | {6 7 }
	Port: ifmap_vec_write : ifmap_CF_M_imag | {6 7 }
	Port: ifmap_vec_write : p_read | {1 }
	Port: ifmap_vec_write : p_read1 | {1 }
	Port: ifmap_vec_write : wr_ptr | {1 }
  - Chain level:
	State 1
		br_ln416 : 1
		add_ln416 : 1
		sext_ln416 : 2
		trunc_ln : 2
		sext_ln416_1 : 3
		zext_ln416 : 4
		sext_ln416_2 : 3
		zext_ln416_1 : 4
		sext_ln416_3 : 3
		add_ln416_1 : 5
		add_ln416_2 : 5
		zext_ln419 : 6
		add_ln419_2 : 4
		sext_ln416_4 : 5
		store_ln416 : 1
	State 2
		icmp_ln1057_1 : 1
		add_ln416_5 : 1
		br_ln416 : 2
		trunc_ln424 : 1
		zext_ln419_1 : 1
		mul_ln419 : 2
		store_ln416 : 2
	State 3
	State 4
		shl_ln : 1
		sext_ln419 : 2
		add_ln419_1 : 3
		trunc_ln1 : 4
	State 5
		gmem_addr : 1
		empty : 2
	State 6
		call_ln419 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		add_ln416_4 : 1
		store_ln426 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107 |    0    |  1.956  |   566   |   241   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   add_ln416_fu_134                   |    0    |    0    |    0    |    15   |
|          |                  add_ln416_1_fu_174                  |    0    |    0    |    0    |    69   |
|          |                  add_ln416_2_fu_180                  |    0    |    0    |    0    |    37   |
|          |                  add_ln419_2_fu_190                  |    0    |    0    |    0    |    14   |
|    add   |                  add_ln416_5_fu_213                  |    0    |    0    |    0    |    15   |
|          |                   add_ln419_fu_241                   |    0    |    0    |    0    |    39   |
|          |                  add_ln419_1_fu_257                  |    0    |    0    |    0    |    71   |
|          |                  add_ln416_3_fu_290                  |    0    |    0    |    0    |    32   |
|          |                  add_ln416_4_fu_294                  |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      grp_fu_227                      |    1    |    0    |    99   |    50   |
|          |                      grp_fu_237                      |    1    |    0    |    99   |    50   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                  icmp_ln1057_fu_124                  |    0    |    0    |    0    |    11   |
|          |                 icmp_ln1057_1_fu_208                 |    0    |    0    |    0    |    11   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   read   |                  p_read_3_read_fu_88                 |    0    |    0    |    0    |    0    |
|          |                  p_read_4_read_fu_94                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                 grp_writeresp_fu_100                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                  zext_ln1057_fu_120                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln416_fu_158                  |    0    |    0    |    0    |    0    |
|   zext   |                  zext_ln416_1_fu_166                 |    0    |    0    |    0    |    0    |
|          |                   zext_ln419_fu_186                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln419_1_fu_223                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   sext_ln416_fu_140                  |    0    |    0    |    0    |    0    |
|          |                  sext_ln416_1_fu_154                 |    0    |    0    |    0    |    0    |
|          |                  sext_ln416_2_fu_162                 |    0    |    0    |    0    |    0    |
|   sext   |                  sext_ln416_3_fu_170                 |    0    |    0    |    0    |    0    |
|          |                  sext_ln416_4_fu_196                 |    0    |    0    |    0    |    0    |
|          |                   sext_ln419_fu_253                  |    0    |    0    |    0    |    0    |
|          |                  sext_ln419_1_fu_272                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|partselect|                    trunc_ln_fu_144                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln1_fu_262                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  trunc_ln424_fu_219                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                     shl_ln_fu_245                    |    0    |    0    |    0    |    0    |
|          |                   tmp_8_cast_fu_282                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    2    |  1.956  |   764   |   687   |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln416_1_reg_334|   63   |
|  gmem_addr_reg_375 |   128  |
| icmp_ln1057_reg_315|    1   |
|  mul_ln416_reg_385 |   32   |
|  mul_ln419_reg_364 |   32   |
|  p_read_3_reg_305  |    8   |
|  p_read_4_reg_310  |   64   |
|sext_ln416_4_reg_346|   32   |
| sext_ln416_reg_329 |   32   |
| tmp_8_cast_reg_380 |   11   |
|  trunc_ln1_reg_369 |   60   |
| trunc_ln424_reg_354|    6   |
|      y_reg_319     |    8   |
|zext_ln419_1_reg_359|   32   |
| zext_ln419_reg_339 |   32   |
+--------------------+--------+
|        Total       |   541  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_writeresp_fu_100                 |  p0  |   2  |   1  |    2   |
|                 grp_writeresp_fu_100                 |  p1  |   2  |  128 |   256  ||    9    |
| grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107 |  p4  |   2  |  11  |   22   ||    9    |
|                      grp_fu_227                      |  p1  |   2  |   8  |   16   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   296  ||  1.956  ||    27   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    1   |   764  |   687  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   541  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |  1305  |   714  |
+-----------+--------+--------+--------+--------+
