GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/mii/work/MDIO/src/Top.v'
WARN  (EX2810) : Extra semicolon in $unit (global) scope("/home/mii/work/MDIO/src/Top.v":203)
Compiling module 'Top'("/home/mii/work/MDIO/src/Top.v":1)
WARN  (EX3780) : Using initial value of 'reg_mdc_cnt_max' since it is never assigned("/home/mii/work/MDIO/src/Top.v":13)
WARN  (EX3780) : Using initial value of 'read_preamble' since it is never assigned("/home/mii/work/MDIO/src/Top.v":39)
WARN  (EX3780) : Using initial value of 'write_preamble' since it is never assigned("/home/mii/work/MDIO/src/Top.v":40)
WARN  (EX3780) : Using initial value of 'reg_phy_address' since it is never assigned("/home/mii/work/MDIO/src/Top.v":42)
WARN  (EX3780) : Using initial value of 'reg_register_address' since it is never assigned("/home/mii/work/MDIO/src/Top.v":43)
WARN  (EX3780) : Using initial value of 'write' since it is never assigned("/home/mii/work/MDIO/src/Top.v":46)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/mii/work/MDIO/src/Top.v":16)
NOTE  (EX0101) : Current top module is "Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/mii/work/MDIO/impl/gwsynthesis/MDIO.vg" completed
[100%] Generate report file "/home/mii/work/MDIO/impl/gwsynthesis/MDIO_syn.rpt.html" completed
GowinSynthesis finish
