<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="255" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="188" />
   <name preferredWidth="229" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Library/DSP/Video and Image Processing,Library/University Program/Audio &amp; Video/Video,Library/University Program,Library/University Program/Clock,Library/Qsys Interconnect,Project,Library/Qsys Interconnect/Memory-Mapped Alpha,Library,Library/University Program/Audio &amp; Video,Library/Interface Protocols,Library/DSP" />
 <window width="1908" height="1040" x="12" y="0" />
 <generation synthesis="VHDL" />
</preferences>
