Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/XILINX/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_ROM_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_ROM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_ROM_time_synth.sdf", for root module "tb_ROM/u_bluex_v_2_1_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_ROM_time_synth.sdf", for root module "tb_ROM/u_bluex_v_2_1_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.bluex_v_2_1_BJT_0_0_BJT
Compiling module xil_defaultlib.bluex_v_2_1_BJT_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.bluex_v_2_1_PC_0_0_PC
Compiling module xil_defaultlib.bluex_v_2_1_PC_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.bluex_v_2_1_alu_ex_0_0_alu_ex
Compiling module xil_defaultlib.bluex_v_2_1_alu_ex_0_0
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.bluex_v_2_1_aux_ex_0_0_aux_ex
Compiling module xil_defaultlib.bluex_v_2_1_aux_ex_0_0
Compiling module xil_defaultlib.bluex_v_2_1_aux_id_0_0_aux_id
Compiling module xil_defaultlib.bluex_v_2_1_aux_id_0_0
Compiling module xil_defaultlib.bluex_v_2_1_controller_0_0_contr...
Compiling module xil_defaultlib.bluex_v_2_1_controller_0_0
Compiling module xil_defaultlib.bluex_v_2_1_decoder_id_0_0_decod...
Compiling module xil_defaultlib.bluex_v_2_1_decoder_id_0_0
Compiling module xil_defaultlib.bluex_v_2_1_demux_id_0_0_demux_i...
Compiling module xil_defaultlib.bluex_v_2_1_demux_id_0_0
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.div_gen_0
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.mult_gen_0
Compiling module xil_defaultlib.bluex_v_2_1_matcop_0_0_matcop
Compiling module xil_defaultlib.bluex_v_2_1_matcop_0_0
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.bluex_v_2_1_reg_heap_id_0_0_reg_...
Compiling module xil_defaultlib.bluex_v_2_1_reg_heap_id_0_0
Compiling module xil_defaultlib.bluex_v_2_1_reg_wb_0_0_reg_wb
Compiling module xil_defaultlib.bluex_v_2_1_reg_wb_0_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.bluex_v_2_1_wrapper_mem_0_0_wrap...
Compiling module xil_defaultlib.bluex_v_2_1_wrapper_mem_0_0
Compiling module xil_defaultlib.bluex_v_2_1
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.bluex_v_2_1_wrapper
Compiling module xil_defaultlib.tb_ROM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ROM_time_synth
