Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:23:22 2022
****************************************


  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2684   1.0500   0.0000   1.8835 &   4.7635 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2315   1.0500            1.1350 &   5.8984 r
  mprj/o_q[45] (net)                                     2   0.0103 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2315   1.0500   0.0000   0.0004 &   5.8988 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1646   1.0500            2.3370 &   8.2358 r
  mprj/o_q_dly[45] (net)                                 1   0.0048 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1647   1.0500   0.0000   0.0002 &   8.2360 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6706   1.0500            5.5587 &  13.7947 r
  mprj/la_data_out[13] (net)                             1   0.5673 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.7947 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              12.4817   9.7111   1.0500   6.8367   7.5724 &  21.3671 r
  data arrival time                                                                                                 21.3671

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0175 

  slack (with derating applied) (VIOLATED)                                                              -13.4671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4496 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2685   1.0500   0.0000   1.8854 &   4.7654 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1561   1.0500            1.0844 &   5.8498 r
  mprj/o_q[49] (net)                                     1   0.0053 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1561   1.0500   0.0000   0.0002 &   5.8500 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1801   1.0500            2.3391 &   8.1891 r
  mprj/o_q_dly[49] (net)                                 1   0.0059 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1801   1.0500   0.0000   0.0001 &   8.1893 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4157   1.0500            5.4345 &  13.6238 r
  mprj/la_data_out[17] (net)                             1   0.5527 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.6238 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              12.1470   9.4507   1.0500   6.6775   7.3754 &  20.9992 r
  data arrival time                                                                                                 20.9992

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9992
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0992

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0000 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0000 

  slack (with derating applied) (VIOLATED)                                                              -13.0992 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0992 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2684   1.0500   0.0000   1.8844 &   4.7644 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2706   1.0500            1.1593 &   5.9237 r
  mprj/o_q[47] (net)                                     2   0.0128 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0172   0.2706   1.0500   0.0068   0.0076 &   5.9313 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3333   1.0500            2.4553 &   8.3866 r
  mprj/o_q_dly[47] (net)                                 2   0.0159 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3333   1.0500   0.0000   0.0007 &   8.3873 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.2525   1.0500            5.3419 &  13.7291 r
  mprj/la_data_out[15] (net)                             1   0.5415 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.7291 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              11.9368   9.2871   1.0500   6.5431   7.2300 &  20.9591 r
  data arrival time                                                                                                 20.9591

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9981 

  slack (with derating applied) (VIOLATED)                                                              -13.0591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0611 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2684   1.0500   0.0000   1.8846 &   4.7646 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1969   1.0500            1.1130 &   5.8775 r
  mprj/o_q[48] (net)                                     1   0.0081 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1969   1.0500   0.0000   0.0003 &   5.8779 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3893   1.0500            2.4831 &   8.3610 r
  mprj/o_q_dly[48] (net)                                 2   0.0196 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0217   0.3893   1.0500   0.0088   0.0099 &   8.3709 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1809   1.0500            5.3129 &  13.6838 r
  mprj/la_data_out[16] (net)                             1   0.5378 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.6838 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              11.8436   9.2146   1.0500   6.5107   7.1894 &  20.8732 r
  data arrival time                                                                                                 20.8732

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9940 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9940 

  slack (with derating applied) (VIOLATED)                                                              -12.9732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9793 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0816   1.0500   0.0000   1.7085 &   4.5885 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2385   1.0500            1.1366 &   5.7251 r
  mprj/o_q[138] (net)                                    2   0.0108 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2385   1.0500   0.0000   0.0004 &   5.7255 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1535   1.0500            2.3297 &   8.0552 r
  mprj/o_q_dly[138] (net)                                1   0.0041 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1535   1.0500   0.0000   0.0002 &   8.0554 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.4393   1.0500            6.3718 &  14.4272 r
  mprj/io_oeb[1] (net)                                   1   0.6666 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  14.4272 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    12.2477  11.5452   1.0500   5.2035   6.2378 &  20.6651 r
  data arrival time                                                                                                 20.6651

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9841 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9841 

  slack (with derating applied) (VIOLATED)                                                              -12.7651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7810 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0816   1.0500   0.0000   1.7077 &   4.5877 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2722   1.0500            1.1576 &   5.7453 r
  mprj/o_q[99] (net)                                     2   0.0129 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0175   0.2722   1.0500   0.0069   0.0077 &   5.7530 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1722   1.0500            2.3474 &   8.1004 r
  mprj/o_q_dly[99] (net)                                 1   0.0053 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1722   1.0500   0.0000   0.0002 &   8.1006 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.1091   1.0500            5.5252 &  13.6258 r
  mprj/io_out[0] (net)                                   1   0.5825 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  13.6258 r
  io_out[0] (net) 
  io_out[0] (out)                                                     7.1822  10.1882   1.0500   2.9346   3.8675 &  17.4933 r
  data arrival time                                                                                                 17.4933

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8330 

  slack (with derating applied) (VIOLATED)                                                               -9.5933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.7603 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1179   1.0500   0.0000   2.0911 &   4.9711 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2795   1.0500            1.1627 &   6.1337 r
  mprj/o_q[174] (net)                                    2   0.0134 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2795   1.0500   0.0000   0.0005 &   6.1343 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1436   1.0500            2.3275 &   8.4617 r
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1436   1.0500   0.0000   0.0001 &   8.4618 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.2371   1.0500            5.4964 &  13.9582 r
  mprj/io_oeb[37] (net)                                  1   0.5870 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.9582 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    4.9023  10.3567   1.0500   1.9998   3.0203 &  16.9785 r
  data arrival time                                                                                                 16.9785

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.9785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.0785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8085 

  slack (with derating applied) (VIOLATED)                                                               -9.0786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.2701 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1342   1.0500   0.0000   1.9640 &   4.8439 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1493   1.0500            1.0778 &   5.9217 r
  mprj/o_q[124] (net)                                    1   0.0048 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1493   1.0500   0.0000   0.0002 &   5.9219 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5726   1.0500            2.5853 &   8.5072 r
  mprj/o_q_dly[124] (net)                                2   0.0307 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0919   0.5746   1.0500   0.0374   0.0429 &   8.5501 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.8470   1.0500            4.5538 &  13.1039 r
  mprj/io_out[25] (net)                                  1   0.4588 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.1039 r
  io_out[25] (net) 
  io_out[25] (out)                                                    7.5710   7.8870   1.0500   3.2157   3.7360 &  16.8399 r
  data arrival time                                                                                                 16.8399

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.8399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.9399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8019 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8019 

  slack (with derating applied) (VIOLATED)                                                               -8.9399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.1380 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1343   1.0500   0.0000   1.9915 &   4.8715 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1625   1.0500            1.0870 &   5.9584 r
  mprj/o_q[125] (net)                                    1   0.0057 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1625   1.0500   0.0000   0.0002 &   5.9587 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4077   1.0500            2.4903 &   8.4490 r
  mprj/o_q_dly[125] (net)                                2   0.0207 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4077   1.0500   0.0000   0.0008 &   8.4498 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7325   1.0500            4.4760 &  12.9258 r
  mprj/io_out[26] (net)                                  1   0.4515 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.9258 r
  io_out[26] (net) 
  io_out[26] (out)                                                    7.6297   7.7701   1.0500   3.2678   3.7734 &  16.6992 r
  data arrival time                                                                                                 16.6992

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.6992
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.7992

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7952 

  slack (with derating applied) (VIOLATED)                                                               -8.7992 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.0040 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2684   1.0500   0.0000   1.8839 &   4.7639 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2562   1.0500            1.1503 &   5.9142 r
  mprj/o_q[46] (net)                                     2   0.0119 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0263   0.2562   1.0500   0.0105   0.0114 &   5.9257 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1872   1.0500            2.3563 &   8.2820 r
  mprj/o_q_dly[46] (net)                                 1   0.0063 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1872   1.0500   0.0000   0.0002 &   8.2822 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9744   1.0500            4.0557 &  12.3379 r
  mprj/la_data_out[14] (net)                             1   0.4081 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.3379 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               7.9707   7.0038   1.0500   3.5936   4.0572 &  16.3951 r
  data arrival time                                                                                                 16.3951

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.3951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.4951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7807 

  slack (with derating applied) (VIOLATED)                                                               -8.4951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7144 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2746 &   5.1546 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2120   1.0500            1.1247 &   6.2793 r
  mprj/o_q[56] (net)                                     1   0.0091 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0651   0.2120   1.0500   0.0257   0.0273 &   6.3067 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3213   1.0500            2.4407 &   8.7473 r
  mprj/o_q_dly[56] (net)                                 2   0.0151 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3213   1.0500   0.0000   0.0006 &   8.7479 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8733   1.0500            4.0179 &  12.7659 r
  mprj/la_data_out[24] (net)                             1   0.4018 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.7659 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               7.2727   6.8997   1.0500   3.1795   3.6075 &  16.3733 r
  data arrival time                                                                                                 16.3733

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.3733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.4733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7797 

  slack (with derating applied) (VIOLATED)                                                               -8.4733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6936 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5430 &   5.4230 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2271   1.0500            1.1346 &   6.5576 r
  mprj/o_q[68] (net)                                     2   0.0100 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2271   1.0500   0.0000   0.0004 &   6.5579 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6117   1.0500            2.6187 &   9.1766 r
  mprj/o_q_dly[68] (net)                                 2   0.0332 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6118   1.0500   0.0000   0.0031 &   9.1798 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7894   1.0500            3.9941 &  13.1738 r
  mprj/la_data_out[36] (net)                             1   0.3975 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.1738 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               6.3405   6.8171   1.0500   2.6654   3.0811 &  16.2549 r
  data arrival time                                                                                                 16.2549

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7740 

  slack (with derating applied) (VIOLATED)                                                               -8.3549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5809 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5515 &   5.4315 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2808   1.0500            1.1681 &   6.5995 r
  mprj/o_q[52] (net)                                     2   0.0134 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0650   0.2808   1.0500   0.0265   0.0282 &   6.6278 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2492   1.0500            2.4020 &   9.0298 r
  mprj/o_q_dly[52] (net)                                 1   0.0104 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0755   0.2492   1.0500   0.0306   0.0324 &   9.0622 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8141   1.0500            3.9791 &  13.0412 r
  mprj/la_data_out[20] (net)                             1   0.3986 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.0412 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               6.5911   6.8405   1.0500   2.8034   3.2080 &  16.2492 r
  data arrival time                                                                                                 16.2492

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7738 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7738 

  slack (with derating applied) (VIOLATED)                                                               -8.3492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5755 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2695 &   5.1495 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4135   1.0500            1.2491 &   6.3986 r
  mprj/o_q[57] (net)                                     2   0.0218 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1153   0.4136   1.0500   0.0469   0.0502 &   6.4488 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4961   1.0500            2.5659 &   9.0146 r
  mprj/o_q_dly[57] (net)                                 2   0.0263 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2604   0.4961   1.0500   0.1048   0.1112 &   9.1258 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5676   1.0500            3.8678 &  12.9936 r
  mprj/la_data_out[25] (net)                             1   0.3844 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.9936 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               6.2674   6.5923   1.0500   2.6524   3.0385 &  16.0321 r
  data arrival time                                                                                                 16.0321

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7634 

  slack (with derating applied) (VIOLATED)                                                               -8.1321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3687 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2685   1.0500   0.0000   1.8853 &   4.7653 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3406   1.0500            1.2030 &   5.9682 r
  mprj/o_q[51] (net)                                     2   0.0172 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3407   1.0500   0.0000   0.0004 &   5.9687 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1605   1.0500            2.3460 &   8.3147 r
  mprj/o_q_dly[51] (net)                                 1   0.0046 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1605   1.0500   0.0000   0.0002 &   8.3149 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1634   1.0500            4.1528 &  12.4677 r
  mprj/la_data_out[19] (net)                             1   0.4192 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4677 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               7.2201   7.1955   1.0500   3.1001   3.5577 &  16.0253 r
  data arrival time                                                                                                 16.0253

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7631 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7631 

  slack (with derating applied) (VIOLATED)                                                               -8.1253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3622 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2731 &   5.1531 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3495   1.0500            1.2105 &   6.3636 r
  mprj/o_q[55] (net)                                     2   0.0178 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1036   0.3495   1.0500   0.0420   0.0448 &   6.4084 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3328   1.0500            2.4625 &   8.8709 r
  mprj/o_q_dly[55] (net)                                 2   0.0159 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3328   1.0500   0.0000   0.0006 &   8.8715 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5010   1.0500            3.8148 &  12.6863 r
  mprj/la_data_out[23] (net)                             1   0.3800 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.6863 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               6.3600   6.5252   1.0500   2.7166   3.1007 &  15.7870 r
  data arrival time                                                                                                 15.7870

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7518 

  slack (with derating applied) (VIOLATED)                                                               -7.8870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1352 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2749 &   5.1549 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1421   1.0500            1.0766 &   6.2315 r
  mprj/o_q[59] (net)                                     1   0.0043 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1421   1.0500   0.0000   0.0002 &   6.2316 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2697   1.0500            2.3986 &   8.6303 r
  mprj/o_q_dly[59] (net)                                 2   0.0118 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2697   1.0500   0.0000   0.0004 &   8.6307 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5975   1.0500            3.8685 &  12.4992 r
  mprj/la_data_out[27] (net)                             1   0.3861 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4992 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               6.2545   6.6209   1.0500   2.6411   3.0271 &  15.5263 r
  data arrival time                                                                                                 15.5263

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7393 

  slack (with derating applied) (VIOLATED)                                                               -7.6263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8869 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2685   1.0500   0.0000   1.8854 &   4.7654 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2674   1.0500            1.1573 &   5.9227 r
  mprj/o_q[50] (net)                                     2   0.0126 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2674   1.0500   0.0000   0.0005 &   5.9232 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1598   1.0500            2.3378 &   8.2610 r
  mprj/o_q_dly[50] (net)                                 1   0.0045 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1598   1.0500   0.0000   0.0002 &   8.2612 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7705   1.0500            3.9467 &  12.2079 r
  mprj/la_data_out[18] (net)                             1   0.3965 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.2079 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               6.4657   6.7977   1.0500   2.7213   3.1238 &  15.3317 r
  data arrival time                                                                                                 15.3317

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7301 

  slack (with derating applied) (VIOLATED)                                                               -7.4317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7017 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0946   1.0500   0.0000   1.6919 &   4.5719 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1551   1.0500            1.0812 &   5.6531 r
  mprj/o_q[152] (net)                                    1   0.0052 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1551   1.0500   0.0000   0.0002 &   5.6533 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4394   1.0500            2.5087 &   8.1620 r
  mprj/o_q_dly[152] (net)                                2   0.0227 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4394   1.0500   0.0000   0.0010 &   8.1630 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8389   1.0500            3.9675 &  12.1305 r
  mprj/io_oeb[15] (net)                                  1   0.3985 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.1305 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    6.2768   6.8773   1.0500   2.5931   3.0291 &  15.1595 r
  data arrival time                                                                                                 15.1595

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7219 

  slack (with derating applied) (VIOLATED)                                                               -7.2595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5377 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1228   1.0500   0.0000   2.0722 &   4.9521 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2062   1.0500            1.1170 &   6.0692 r
  mprj/o_q[132] (net)                                    1   0.0087 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0492   0.2062   1.0500   0.0197   0.0210 &   6.0902 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3245   1.0500            2.4421 &   8.5323 r
  mprj/o_q_dly[132] (net)                                2   0.0153 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0614   0.3245   1.0500   0.0248   0.0266 &   8.5589 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.3628   1.0500            4.6748 &  13.2336 r
  mprj/io_out[33] (net)                                  1   0.4827 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.2336 r
  io_out[33] (net) 
  io_out[33] (out)                                                    3.1488   8.4149   1.0500   1.2674   1.8865 &  15.1201 r
  data arrival time                                                                                                 15.1201

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7200 

  slack (with derating applied) (VIOLATED)                                                               -7.2201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5001 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1179   1.0500   0.0000   2.0914 &   4.9713 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2485   1.0500            1.1433 &   6.1147 r
  mprj/o_q[136] (net)                                    2   0.0114 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2485   1.0500   0.0000   0.0004 &   6.1151 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2033   1.0500            2.3672 &   8.4823 r
  mprj/o_q_dly[136] (net)                                1   0.0074 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2033   1.0500   0.0000   0.0003 &   8.4826 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.8770   1.0500            4.8878 &  13.3704 r
  mprj/io_out[37] (net)                                  1   0.5117 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.3704 r
  io_out[37] (net) 
  io_out[37] (out)                                                    1.9253   8.9563   1.0500   0.7689   1.5297 &  14.9001 r
  data arrival time                                                                                                 14.9001

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.9001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.0001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7095 

  slack (with derating applied) (VIOLATED)                                                               -7.0001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.2906 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4328   1.0500   0.0000   2.7152 &   5.5951 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2416   1.0500            1.1436 &   6.7388 r
  mprj/o_q[95] (net)                                     2   0.0109 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0153   0.2416   1.0500   0.0061   0.0068 &   6.7456 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7134   1.0500            2.6808 &   9.4264 r
  mprj/o_q_dly[95] (net)                                 2   0.0394 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1359   0.7135   1.0500   0.0558   0.0621 &   9.4886 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8210   1.0500            3.9371 &  13.4257 r
  mprj/la_data_out[63] (net)                             1   0.3971 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.4257 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               2.5578   6.8732   1.0500   1.0065   1.4448 &  14.8705 r
  data arrival time                                                                                                 14.8705

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.8705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.9705

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7081 

  slack (with derating applied) (VIOLATED)                                                               -6.9705 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.2624 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1179   1.0500   0.0000   2.0911 &   4.9711 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3478   1.0500            1.2052 &   6.1764 r
  mprj/o_q[135] (net)                                    2   0.0177 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.2393   0.3478   1.0500   0.0975   0.1032 &   6.2796 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2506   1.0500            2.4092 &   8.6888 r
  mprj/o_q_dly[135] (net)                                1   0.0105 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0701   0.2506   1.0500   0.0285   0.0302 &   8.7190 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.8670   1.0500            4.9187 &  13.6377 r
  mprj/io_out[36] (net)                                  1   0.5120 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.6377 r
  io_out[36] (net) 
  io_out[36] (out)                                                    1.0582   8.9379   1.0500   0.4192   1.1174 &  14.7551 r
  data arrival time                                                                                                 14.7551

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.7551
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7026 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7026 

  slack (with derating applied) (VIOLATED)                                                               -6.8551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1525 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4327   1.0500   0.0000   2.7179 &   5.5979 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2554   1.0500            1.1523 &   6.7502 r
  mprj/o_q[89] (net)                                     2   0.0118 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2554   1.0500   0.0000   0.0005 &   6.7507 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6891   1.0500            2.6684 &   9.4191 r
  mprj/o_q_dly[89] (net)                                 2   0.0380 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1015   0.6891   1.0500   0.0399   0.0455 &   9.4646 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9383   1.0500            3.5147 &  12.9793 r
  mprj/la_data_out[57] (net)                             1   0.3472 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.9793 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               2.7713   5.9662   1.0500   1.1176   1.4407 &  14.4200 r
  data arrival time                                                                                                 14.4200

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.4200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.5200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6867 

  slack (with derating applied) (VIOLATED)                                                               -6.5200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8333 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4329   1.0500   0.0000   2.7123 &   5.5923 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4011   1.0500            1.2423 &   6.8346 r
  mprj/o_q[94] (net)                                     2   0.0210 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0422   0.4011   1.0500   0.0166   0.0184 &   6.8530 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7654   1.0500            2.7227 &   9.5758 r
  mprj/o_q_dly[94] (net)                                 2   0.0425 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0510   0.7655   1.0500   0.0193   0.0256 &   9.6014 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9553   1.0500            3.5116 &  13.1130 r
  mprj/la_data_out[62] (net)                             1   0.3477 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.1130 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               2.1541   5.9879   1.0500   0.8678   1.1987 &  14.3117 r
  data arrival time                                                                                                 14.3117

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.3117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6815 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6815 

  slack (with derating applied) (VIOLATED)                                                               -6.4117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7302 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6216   1.0500   0.0000   0.8137 &   3.6937 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3013   1.0500            1.1689 &   4.8626 r
  mprj/o_q[30] (net)                                     2   0.0148 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0225   0.3013   1.0500   0.0091   0.0102 &   4.8727 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3053   1.0500            2.4408 &   7.3135 r
  mprj/o_q_dly[30] (net)                                 2   0.0141 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3053   1.0500   0.0000   0.0005 &   7.3140 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1700   1.0500            4.1599 &  11.4738 r
  mprj/wbs_dat_o[30] (net)                               1   0.4185 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  11.4738 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 5.7663   7.2027   1.0500   2.3674   2.8058 &  14.2796 r
  data arrival time                                                                                                 14.2796

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.2796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6800 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6800 

  slack (with derating applied) (VIOLATED)                                                               -6.3796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6997 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1179   1.0500   0.0000   2.0912 &   4.9712 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4432   1.0500            1.2623 &   6.2335 r
  mprj/o_q[173] (net)                                    2   0.0236 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.2716   0.4432   1.0500   0.1117   0.1181 &   6.3516 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3286   1.0500            2.4631 &   8.8147 r
  mprj/o_q_dly[173] (net)                                2   0.0156 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3286   1.0500   0.0000   0.0006 &   8.8153 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.2840   1.0500            4.5639 &  13.3792 r
  mprj/io_oeb[36] (net)                                  1   0.4759 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.3792 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    0.4947   8.3634   1.0500   0.1869   0.8707 &  14.2499 r
  data arrival time                                                                                                 14.2499

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.2499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3499

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6786 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6786 

  slack (with derating applied) (VIOLATED)                                                               -6.3499 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6713 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0829   1.0500   0.0000   1.6916 &   4.5716 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1896   1.0500            1.1052 &   5.6768 r
  mprj/o_q[141] (net)                                    1   0.0076 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1896   1.0500   0.0000   0.0002 &   5.6770 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3771   1.0500            2.4744 &   8.1514 r
  mprj/o_q_dly[141] (net)                                2   0.0188 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3771   1.0500   0.0000   0.0005 &   8.1519 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1723   1.0500            4.6057 &  12.7576 r
  mprj/io_oeb[4] (net)                                   1   0.4739 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.7576 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     2.1251   8.2486   1.0500   0.8667   1.4311 &  14.1887 r
  data arrival time                                                                                                 14.1887

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6757 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6757 

  slack (with derating applied) (VIOLATED)                                                               -6.2887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6131 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4288   1.0500   0.0000   2.5701 &   5.4501 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2379   1.0500            1.1413 &   6.5914 r
  mprj/o_q[82] (net)                                     2   0.0107 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2379   1.0500   0.0000   0.0004 &   6.5919 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4948   1.0500            2.5516 &   9.1435 r
  mprj/o_q_dly[82] (net)                                 2   0.0262 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4948   1.0500   0.0000   0.0012 &   9.1448 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9607   1.0500            3.5322 &  12.6770 r
  mprj/la_data_out[50] (net)                             1   0.3488 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.6770 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               2.9226   5.9843   1.0500   1.1941   1.5032 &  14.1802 r
  data arrival time                                                                                                 14.1802

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6752 

  slack (with derating applied) (VIOLATED)                                                               -6.2802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6049 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4329   1.0500   0.0000   2.7139 &   5.5939 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3180   1.0500            1.1913 &   6.7852 r
  mprj/o_q[93] (net)                                     2   0.0158 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3180   1.0500   0.0000   0.0007 &   6.7859 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6745   1.0500            2.6655 &   9.4514 r
  mprj/o_q_dly[93] (net)                                 2   0.0370 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6746   1.0500   0.0000   0.0048 &   9.4562 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9502   1.0500            3.5093 &  12.9655 r
  mprj/la_data_out[61] (net)                             1   0.3474 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.9655 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               2.1939   5.9819   1.0500   0.8833   1.2110 &  14.1765 r
  data arrival time                                                                                                 14.1765

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2765

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6751 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6751 

  slack (with derating applied) (VIOLATED)                                                               -6.2765 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6015 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1184   1.0500   0.0000   2.0894 &   4.9694 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1886   1.0500            1.1050 &   6.0744 r
  mprj/o_q[172] (net)                                    1   0.0075 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0220   0.1886   1.0500   0.0089   0.0097 &   6.0841 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2483   1.0500            2.3903 &   8.4744 r
  mprj/o_q_dly[172] (net)                                2   0.0104 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2483   1.0500   0.0000   0.0004 &   8.4748 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.0917   1.0500            5.0475 &  13.5223 r
  mprj/io_oeb[35] (net)                                  1   0.5252 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.5223 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000   9.1534   1.0500   0.0000   0.6517 &  14.1740 r
  data arrival time                                                                                                 14.1740

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6750 

  slack (with derating applied) (VIOLATED)                                                               -6.2740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5991 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1282   1.0500   0.0000   1.8715 &   4.7515 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1863   1.0500            1.1035 &   5.8550 r
  mprj/o_q[122] (net)                                    1   0.0074 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1863   1.0500   0.0000   0.0003 &   5.8553 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5255   1.0500            2.5643 &   8.4196 r
  mprj/o_q_dly[122] (net)                                2   0.0281 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0144   0.5255   1.0500   0.0059   0.0074 &   8.4270 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4795   1.0500            3.7412 &  12.1682 r
  mprj/io_out[23] (net)                                  1   0.3767 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.1682 r
  io_out[23] (net) 
  io_out[23] (out)                                                    3.9402   6.5257   1.0500   1.5670   1.9895 &  14.1577 r
  data arrival time                                                                                                 14.1577

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6742 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6742 

  slack (with derating applied) (VIOLATED)                                                               -6.2577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5835 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1178   1.0500   0.0000   2.0916 &   4.9715 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3928   1.0500            1.2326 &   6.2042 r
  mprj/o_q[134] (net)                                    2   0.0205 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0592   0.3928   1.0500   0.0237   0.0258 &   6.2300 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2465   1.0500            2.4081 &   8.6381 r
  mprj/o_q_dly[134] (net)                                2   0.0103 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2465   1.0500   0.0000   0.0004 &   8.6385 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7852   1.0500            4.3345 &  12.9730 r
  mprj/io_out[35] (net)                                  1   0.4490 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.9730 r
  io_out[35] (net) 
  io_out[35] (out)                                                    1.2839   7.8471   1.0500   0.5168   1.1206 &  14.0936 r
  data arrival time                                                                                                 14.0936

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.0936
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.1936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6711 

  slack (with derating applied) (VIOLATED)                                                               -6.1936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5225 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1303   1.0500   0.0000   2.0212 &   4.9012 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1418   1.0500            1.0724 &   5.9737 r
  mprj/o_q[165] (net)                                    1   0.0043 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1418   1.0500   0.0000   0.0002 &   5.9739 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2996   1.0500            2.4182 &   8.3920 r
  mprj/o_q_dly[165] (net)                                2   0.0137 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0583   0.2996   1.0500   0.0236   0.0253 &   8.4173 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5171   1.0500            3.8033 &  12.2206 r
  mprj/io_oeb[28] (net)                                  1   0.3804 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.2206 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    3.6204   6.5475   1.0500   1.4786   1.8480 &  14.0686 r
  data arrival time                                                                                                 14.0686

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.0686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.1686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6699 

  slack (with derating applied) (VIOLATED)                                                               -6.1686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.4987 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4328   1.0500   0.0000   2.7152 &   5.5952 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2099   1.0500            1.1239 &   6.7191 r
  mprj/o_q[96] (net)                                     1   0.0089 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0005   0.2099   1.0500   0.0002   0.0006 &   6.7196 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5975   1.0500            2.6079 &   9.3275 r
  mprj/o_q_dly[96] (net)                                 2   0.0323 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5975   1.0500   0.0000   0.0032 &   9.3307 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1001   1.0500            3.5862 &  12.9169 r
  mprj/irq[0] (net)                                      1   0.3561 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  12.9169 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   1.7144   6.1345   1.0500   0.6969   1.0331 &  13.9501 r
  data arrival time                                                                                                 13.9501

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6643 

  slack (with derating applied) (VIOLATED)                                                               -6.0501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3858 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5693 &   5.4493 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1531   1.0500            1.0847 &   6.5340 r
  mprj/o_q[81] (net)                                     1   0.0051 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1531   1.0500   0.0000   0.0002 &   6.5342 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5452   1.0500            2.5724 &   9.1066 r
  mprj/o_q_dly[81] (net)                                 2   0.0293 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0233   0.5452   1.0500   0.0094   0.0110 &   9.1177 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9934   1.0500            3.5438 &  12.6615 r
  mprj/la_data_out[49] (net)                             1   0.3504 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.6615 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               2.3282   6.0202   1.0500   0.9391   1.2462 &  13.9077 r
  data arrival time                                                                                                 13.9077

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6623 

  slack (with derating applied) (VIOLATED)                                                               -6.0077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3454 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1340   1.0500   0.0000   1.9746 &   4.8546 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1573   1.0500            1.0834 &   5.9380 r
  mprj/o_q[126] (net)                                    1   0.0054 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1573   1.0500   0.0000   0.0002 &   5.9382 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3320   1.0500            2.4412 &   8.3795 r
  mprj/o_q_dly[126] (net)                                2   0.0158 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3320   1.0500   0.0000   0.0007 &   8.3801 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1965   1.0500            3.6414 &  12.0215 r
  mprj/io_out[27] (net)                                  1   0.3619 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.0215 r
  io_out[27] (net) 
  io_out[27] (out)                                                    3.8027   6.2212   1.0500   1.5509   1.8845 &  13.9060 r
  data arrival time                                                                                                 13.9060

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6622 

  slack (with derating applied) (VIOLATED)                                                               -6.0060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3438 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4288   1.0500   0.0000   2.5706 &   5.4506 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2042   1.0500            1.1203 &   6.5708 r
  mprj/o_q[83] (net)                                     2   0.0086 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2042   1.0500   0.0000   0.0003 &   6.5712 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5211   1.0500            2.5637 &   9.1349 r
  mprj/o_q_dly[83] (net)                                 2   0.0278 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0623   0.5211   1.0500   0.0247   0.0273 &   9.1621 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0174   1.0500            3.5490 &  12.7112 r
  mprj/la_data_out[51] (net)                             1   0.3516 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.7112 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               2.1667   6.0453   1.0500   0.8805   1.1933 &  13.9045 r
  data arrival time                                                                                                 13.9045

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6621 

  slack (with derating applied) (VIOLATED)                                                               -6.0045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3424 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4330   1.0500   0.0000   2.7113 &   5.5913 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3955   1.0500            1.2390 &   6.8303 r
  mprj/o_q[92] (net)                                     2   0.0207 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3955   1.0500   0.0000   0.0009 &   6.8312 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7317   1.0500            2.7033 &   9.5345 r
  mprj/o_q_dly[92] (net)                                 2   0.0405 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2142   0.7318   1.0500   0.0833   0.0918 &   9.6263 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6006   1.0500            3.3170 &  12.9433 r
  mprj/la_data_out[60] (net)                             1   0.3269 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.9433 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               1.6061   5.6305   1.0500   0.6523   0.9496 &  13.8929 r
  data arrival time                                                                                                 13.8929

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.8929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6616 

  slack (with derating applied) (VIOLATED)                                                               -5.9929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3314 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2797 &   3.1597 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3150   1.0500            1.1679 &   4.3276 r
  mprj/o_q[8] (net)                                      2   0.0156 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.3150   1.0500   0.0000   0.0006 &   4.3283 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.4282   1.0500            2.5202 &   6.8484 r
  mprj/o_q_dly[8] (net)                                  2   0.0220 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1208   0.4282   1.0500   0.0491   0.0524 &   6.9008 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.2845   1.0500            4.2601 &  11.1609 r
  mprj/wbs_dat_o[8] (net)                                1   0.4264 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  11.1609 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  5.5518   7.3138   1.0500   2.2783   2.7133 &  13.8742 r
  data arrival time                                                                                                 13.8742

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.8742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6607 

  slack (with derating applied) (VIOLATED)                                                               -5.9742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3135 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1252   1.0500   0.0000   2.0610 &   4.9409 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1727   1.0500            1.0940 &   6.0349 r
  mprj/o_q[168] (net)                                    1   0.0064 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0547   0.1727   1.0500   0.0221   0.0235 &   6.0584 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3231   1.0500            2.4372 &   8.4956 r
  mprj/o_q_dly[168] (net)                                2   0.0152 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0597   0.3231   1.0500   0.0241   0.0259 &   8.5215 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2232   1.0500            4.1175 &  12.6390 r
  mprj/io_oeb[31] (net)                                  1   0.4195 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.6390 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    1.7080   7.2848   1.0500   0.6963   1.1728 &  13.8118 r
  data arrival time                                                                                                 13.8118

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.8118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6577 

  slack (with derating applied) (VIOLATED)                                                               -5.9118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2541 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2792 &   3.1592 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1646   1.0500            1.0717 &   4.2309 r
  mprj/o_q[6] (net)                                      1   0.0059 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1646   1.0500   0.0000   0.0003 &   4.2312 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5207   1.0500            2.5589 &   6.7901 r
  mprj/o_q_dly[6] (net)                                  2   0.0278 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1261   0.5207   1.0500   0.0513   0.0549 &   6.8450 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.3674   1.0500            4.3157 &  11.1607 r
  mprj/wbs_dat_o[6] (net)                                1   0.4316 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  11.1607 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  5.3610   7.3975   1.0500   2.1947   2.6341 &  13.7948 r
  data arrival time                                                                                                 13.7948

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.7948
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6569 

  slack (with derating applied) (VIOLATED)                                                               -5.8948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2379 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1304   1.0500   0.0000   2.0210 &   4.9009 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1413   1.0500            1.0721 &   5.9730 r
  mprj/o_q[127] (net)                                    1   0.0042 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1413   1.0500   0.0000   0.0001 &   5.9731 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3001   1.0500            2.4183 &   8.3914 r
  mprj/o_q_dly[127] (net)                                2   0.0137 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0583   0.3001   1.0500   0.0236   0.0251 &   8.4166 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4811   1.0500            3.7755 &  12.1921 r
  mprj/io_out[28] (net)                                  1   0.3780 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.1921 r
  io_out[28] (net) 
  io_out[28] (out)                                                    3.0307   6.5130   1.0500   1.2215   1.5808 &  13.7729 r
  data arrival time                                                                                                 13.7729

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.7729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6559 

  slack (with derating applied) (VIOLATED)                                                               -5.8729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2171 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4328   1.0500   0.0000   2.7154 &   5.5954 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2522   1.0500            1.1503 &   6.7457 r
  mprj/o_q[86] (net)                                     1   0.0116 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2522   1.0500   0.0000   0.0004 &   6.7461 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4191   1.0500            2.5075 &   9.2536 r
  mprj/o_q_dly[86] (net)                                 2   0.0214 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4191   1.0500   0.0000   0.0009 &   9.2544 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6150   1.0500            3.3109 &  12.5653 r
  mprj/la_data_out[54] (net)                             1   0.3275 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.5653 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               2.0771   5.6427   1.0500   0.8362   1.1328 &  13.6981 r
  data arrival time                                                                                                 13.6981

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.6981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6523 

  slack (with derating applied) (VIOLATED)                                                               -5.7981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1458 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4329   1.0500   0.0000   2.7139 &   5.5939 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3112   1.0500            1.1871 &   6.7810 r
  mprj/o_q[84] (net)                                     2   0.0154 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3112   1.0500   0.0000   0.0006 &   6.7815 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4529   1.0500            2.5347 &   9.3162 r
  mprj/o_q_dly[84] (net)                                 2   0.0236 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0748   0.4529   1.0500   0.0289   0.0315 &   9.3477 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6158   1.0500            3.3208 &  12.6685 r
  mprj/la_data_out[52] (net)                             1   0.3278 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.6685 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               1.6529   5.6419   1.0500   0.6706   0.9529 &  13.6214 r
  data arrival time                                                                                                 13.6214

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.6214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6486 

  slack (with derating applied) (VIOLATED)                                                               -5.7214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0728 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1190   1.0500   0.0000   2.0874 &   4.9674 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2261   1.0500            1.1294 &   6.0967 r
  mprj/o_q[133] (net)                                    2   0.0100 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2261   1.0500   0.0000   0.0004 &   6.0971 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3763   1.0500            2.4781 &   8.5752 r
  mprj/o_q_dly[133] (net)                                2   0.0187 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0887   0.3763   1.0500   0.0359   0.0384 &   8.6136 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.9254   1.0500            4.4113 &  13.0249 r
  mprj/io_out[34] (net)                                  1   0.4564 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.0249 r
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000   7.9898   1.0500   0.0000   0.5804 &  13.6053 r
  data arrival time                                                                                                 13.6053

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.6053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7053

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6479 

  slack (with derating applied) (VIOLATED)                                                               -5.7053 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0575 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5495 &   5.4294 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2661   1.0500            1.1589 &   6.5883 r
  mprj/o_q[72] (net)                                     2   0.0125 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2661   1.0500   0.0000   0.0005 &   6.5888 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8199   1.0500            2.7437 &   9.3326 r
  mprj/o_q_dly[72] (net)                                 2   0.0457 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8201   1.0500   0.0000   0.0071 &   9.3397 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2927   1.0500            3.1351 &  12.4748 r
  mprj/la_data_out[40] (net)                             1   0.3083 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4748 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               2.1145   5.3237   1.0500   0.8384   1.1289 &  13.6036 r
  data arrival time                                                                                                 13.6036

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.6036
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7036

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6478 

  slack (with derating applied) (VIOLATED)                                                               -5.7036 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0559 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0816   1.0500   0.0000   1.7083 &   4.5882 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3373   1.0500            1.1981 &   5.7864 r
  mprj/o_q[137] (net)                                    2   0.0170 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0391   0.3373   1.0500   0.0155   0.0169 &   5.8033 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1858   1.0500            2.3644 &   8.1677 r
  mprj/o_q_dly[137] (net)                                1   0.0063 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1858   1.0500   0.0000   0.0003 &   8.1679 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7872   1.0500            4.3131 &  12.4811 r
  mprj/io_oeb[0] (net)                                   1   0.4488 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.4811 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     1.2004   7.8534   1.0500   0.4818   1.1006 &  13.5817 r
  data arrival time                                                                                                 13.5817

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5817
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6467 

  slack (with derating applied) (VIOLATED)                                                               -5.6817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0349 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4290   1.0500   0.0000   2.5519 &   5.4319 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2124   1.0500            1.1254 &   6.5573 r
  mprj/o_q[77] (net)                                     1   0.0091 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2124   1.0500   0.0000   0.0004 &   6.5577 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5648   1.0500            2.5910 &   9.1487 r
  mprj/o_q_dly[77] (net)                                 2   0.0306 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5648   1.0500   0.0000   0.0012 &   9.1499 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6166   1.0500            3.3358 &  12.4857 r
  mprj/la_data_out[45] (net)                             1   0.3283 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4857 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               1.9747   5.6415   1.0500   0.7854   1.0651 &  13.5508 r
  data arrival time                                                                                                 13.5508

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6508

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6453 

  slack (with derating applied) (VIOLATED)                                                               -5.6508 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0056 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1292   1.0500   0.0000   2.0291 &   4.9091 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1369   1.0500            1.0690 &   5.9781 r
  mprj/o_q[128] (net)                                    1   0.0039 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1369   1.0500   0.0000   0.0001 &   5.9782 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3561   1.0500            2.4541 &   8.4323 r
  mprj/o_q_dly[128] (net)                                2   0.0174 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0968   0.3561   1.0500   0.0394   0.0418 &   8.4741 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2398   1.0500            3.6250 &  12.0991 r
  mprj/io_out[29] (net)                                  1   0.3631 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.0991 r
  io_out[29] (net) 
  io_out[29] (out)                                                    2.6545   6.2779   1.0500   1.0764   1.4473 &  13.5465 r
  data arrival time                                                                                                 13.5465

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6451 

  slack (with derating applied) (VIOLATED)                                                               -5.6465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0014 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0819   1.0500   0.0000   1.7050 &   4.5850 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1600   1.0500            1.0845 &   5.6695 r
  mprj/o_q[140] (net)                                    1   0.0055 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1600   1.0500   0.0000   0.0002 &   5.6697 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3281   1.0500            2.4390 &   8.1087 r
  mprj/o_q_dly[140] (net)                                2   0.0156 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3281   1.0500   0.0000   0.0005 &   8.1092 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3189   1.0500            4.1520 &  12.2612 r
  mprj/io_oeb[3] (net)                                   1   0.4245 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.2612 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     1.6544   7.3863   1.0500   0.6735   1.1791 &  13.4403 r
  data arrival time                                                                                                 13.4403

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6400 

  slack (with derating applied) (VIOLATED)                                                               -5.5403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9003 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0819   1.0500   0.0000   1.7053 &   4.5853 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2049   1.0500            1.1156 &   5.7009 r
  mprj/o_q[102] (net)                                    1   0.0086 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0976   0.2049   1.0500   0.0398   0.0420 &   5.7429 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2797   1.0500            2.4128 &   8.1557 r
  mprj/o_q_dly[102] (net)                                2   0.0124 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2797   1.0500   0.0000   0.0005 &   8.1561 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2258   1.0500            4.0887 &  12.2448 r
  mprj/io_out[3] (net)                                   1   0.4190 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.2448 r
  io_out[3] (net) 
  io_out[3] (out)                                                     1.6276   7.2966   1.0500   0.6625   1.1733 &  13.4182 r
  data arrival time                                                                                                 13.4182

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4182
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6390 

  slack (with derating applied) (VIOLATED)                                                               -5.5182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8792 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1209   1.0500   0.0000   2.0800 &   4.9600 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2296   1.0500            1.1316 &   6.0916 r
  mprj/o_q[171] (net)                                    2   0.0102 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2296   1.0500   0.0000   0.0004 &   6.0920 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3360   1.0500            2.4523 &   8.5443 r
  mprj/o_q_dly[171] (net)                                2   0.0161 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3360   1.0500   0.0000   0.0006 &   8.5449 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4973   1.0500            4.1870 &  12.7319 r
  mprj/io_oeb[34] (net)                                  1   0.4318 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.7319 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.3249   7.5562   1.0500   0.1228   0.6788 &  13.4106 r
  data arrival time                                                                                                 13.4106

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6386 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6386 

  slack (with derating applied) (VIOLATED)                                                               -5.5106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8720 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4327   1.0500   0.0000   2.7183 &   5.5983 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2289   1.0500            1.1358 &   6.7340 r
  mprj/o_q[90] (net)                                     2   0.0101 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2289   1.0500   0.0000   0.0004 &   6.7344 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7318   1.0500            2.6901 &   9.4245 r
  mprj/o_q_dly[90] (net)                                 2   0.0405 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0446   0.7319   1.0500   0.0172   0.0223 &   9.4468 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5478   1.0500            3.2717 &  12.7185 r
  mprj/la_data_out[58] (net)                             1   0.3232 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.7185 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.9732   5.5819   1.0500   0.3928   0.6876 &  13.4061 r
  data arrival time                                                                                                 13.4061

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5061

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6384 

  slack (with derating applied) (VIOLATED)                                                               -5.5061 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8677 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4328   1.0500   0.0000   2.7144 &   5.5943 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2335   1.0500            1.1386 &   6.7330 r
  mprj/o_q[85] (net)                                     2   0.0104 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2335   1.0500   0.0000   0.0004 &   6.7334 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5633   1.0500            2.5926 &   9.3259 r
  mprj/o_q_dly[85] (net)                                 2   0.0305 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0762   0.5633   1.0500   0.0306   0.0333 &   9.3592 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3913   1.0500            3.1876 &  12.5469 r
  mprj/la_data_out[53] (net)                             1   0.3142 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.5469 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               1.3696   5.4219   1.0500   0.5591   0.8446 &  13.3915 r
  data arrival time                                                                                                 13.3915

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.3915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6377 

  slack (with derating applied) (VIOLATED)                                                               -5.4915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8538 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0679   1.0500   0.0000   1.4982 &   4.3781 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1551   1.0500            1.0808 &   5.4590 r
  mprj/o_q[36] (net)                                     1   0.0052 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1551   1.0500   0.0000   0.0002 &   5.4592 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2554   1.0500            2.3909 &   7.8501 r
  mprj/o_q_dly[36] (net)                                 2   0.0108 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2554   1.0500   0.0000   0.0003 &   7.8505 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9941   1.0500            3.4830 &  11.3335 r
  mprj/la_data_out[4] (net)                              1   0.3490 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &  11.3335 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                4.1341   6.0308   1.0500   1.6637   2.0322 &  13.3657 r
  data arrival time                                                                                                 13.3657

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.3657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6365 

  slack (with derating applied) (VIOLATED)                                                               -5.4657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8292 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4329   1.0500   0.0000   2.7131 &   5.5931 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4015   1.0500            1.2425 &   6.8356 r
  mprj/o_q[91] (net)                                     2   0.0211 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1100   0.4015   1.0500   0.0448   0.0478 &   6.8834 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6356   1.0500            2.6466 &   9.5300 r
  mprj/o_q_dly[91] (net)                                 2   0.0346 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2206   0.6378   1.0500   0.0873   0.0953 &   9.6253 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2334   1.0500            3.0984 &  12.7237 r
  mprj/la_data_out[59] (net)                             1   0.3048 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.7237 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               0.8695   5.2656   1.0500   0.3502   0.6252 &  13.3490 r
  data arrival time                                                                                                 13.3490

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.3490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6357 

  slack (with derating applied) (VIOLATED)                                                               -5.4490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8133 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5470 &   5.4270 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2094   1.0500            1.1235 &   6.5505 r
  mprj/o_q[71] (net)                                     2   0.0089 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2094   1.0500   0.0000   0.0003 &   6.5508 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7989   1.0500            2.7257 &   9.2765 r
  mprj/o_q_dly[71] (net)                                 2   0.0445 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1640   0.7991   1.0500   0.0639   0.0728 &   9.3493 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1359   1.0500            3.0751 &  12.4244 r
  mprj/la_data_out[39] (net)                             1   0.3000 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4244 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               1.5280   5.1581   1.0500   0.6197   0.8680 &  13.2924 r
  data arrival time                                                                                                 13.2924

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2924
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6330 

  slack (with derating applied) (VIOLATED)                                                               -5.3924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7594 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1246   1.0500   0.0000   2.0638 &   4.9437 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1309   1.0500            1.0647 &   6.0085 r
  mprj/o_q[170] (net)                                    1   0.0035 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1309   1.0500   0.0000   0.0001 &   6.0085 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3020   1.0500            2.4177 &   8.4263 r
  mprj/o_q_dly[170] (net)                                2   0.0139 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0405   0.3020   1.0500   0.0161   0.0174 &   8.4436 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1392   1.0500            4.0049 &  12.4486 r
  mprj/io_oeb[33] (net)                                  1   0.4115 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.4486 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    0.7742   7.1909   1.0500   0.3049   0.8198 &  13.2684 r
  data arrival time                                                                                                 13.2684

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3684

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6318 

  slack (with derating applied) (VIOLATED)                                                               -5.3684 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7365 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5626 &   5.4426 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1958   1.0500            1.1146 &   6.5572 r
  mprj/o_q[78] (net)                                     1   0.0080 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1958   1.0500   0.0000   0.0003 &   6.5575 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4488   1.0500            2.5190 &   9.0765 r
  mprj/o_q_dly[78] (net)                                 2   0.0233 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0518   0.4488   1.0500   0.0210   0.0230 &   9.0996 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3525   1.0500            3.1607 &  12.2603 r
  mprj/la_data_out[46] (net)                             1   0.3118 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.2603 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               1.7331   5.3806   1.0500   0.7007   0.9809 &  13.2411 r
  data arrival time                                                                                                 13.2411

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6305 

  slack (with derating applied) (VIOLATED)                                                               -5.3411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7106 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0830   1.0500   0.0000   1.6883 &   4.5683 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2289   1.0500            1.1306 &   5.6989 r
  mprj/o_q[142] (net)                                    1   0.0101 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0124   0.2289   1.0500   0.0051   0.0057 &   5.7047 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4856   1.0500            2.5450 &   8.2497 r
  mprj/o_q_dly[142] (net)                                2   0.0256 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2028   0.4856   1.0500   0.0822   0.0873 &   8.3370 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6903   1.0500            3.7636 &  12.1006 r
  mprj/io_oeb[5] (net)                                   1   0.3851 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.1006 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     1.6162   6.7418   1.0500   0.6478   1.1338 &  13.2345 r
  data arrival time                                                                                                 13.2345

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3345

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6302 

  slack (with derating applied) (VIOLATED)                                                               -5.3345 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7043 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4328   1.0500   0.0000   2.7145 &   5.5945 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1572   1.0500            1.0876 &   6.6821 r
  mprj/o_q[97] (net)                                     1   0.0053 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1572   1.0500   0.0000   0.0002 &   6.6824 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4204   1.0500            2.4973 &   9.1797 r
  mprj/o_q_dly[97] (net)                                 2   0.0215 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4204   1.0500   0.0000   0.0009 &   9.1806 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6464   1.0500            3.2840 &  12.4646 r
  mprj/irq[1] (net)                                      1   0.3280 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  12.4646 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   1.0068   5.6876   1.0500   0.4066   0.7368 &  13.2013 r
  data arrival time                                                                                                 13.2013

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2013
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6286 

  slack (with derating applied) (VIOLATED)                                                               -5.3013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6727 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5655 &   5.4455 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1697   1.0500            1.0963 &   6.5418 r
  mprj/o_q[79] (net)                                     1   0.0062 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1697   1.0500   0.0000   0.0003 &   6.5421 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6601   1.0500            2.6417 &   9.1837 r
  mprj/o_q_dly[79] (net)                                 2   0.0362 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0749   0.6601   1.0500   0.0295   0.0341 &   9.2178 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2462   1.0500            3.1261 &  12.3439 r
  mprj/la_data_out[47] (net)                             1   0.3062 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.3439 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               1.3150   5.2712   1.0500   0.5370   0.7949 &  13.1388 r
  data arrival time                                                                                                 13.1388

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.1388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6257 

  slack (with derating applied) (VIOLATED)                                                               -5.2388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6132 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4328   1.0500   0.0000   2.7160 &   5.5960 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2196   1.0500            1.1299 &   6.7259 r
  mprj/o_q[88] (net)                                     2   0.0096 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2196   1.0500   0.0000   0.0004 &   6.7263 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6496   1.0500            2.6411 &   9.3674 r
  mprj/o_q_dly[88] (net)                                 2   0.0356 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2274   0.6496   1.0500   0.0883   0.0955 &   9.4629 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0079   1.0500            2.9726 &  12.4355 r
  mprj/la_data_out[56] (net)                             1   0.2915 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4355 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               0.9429   5.0391   1.0500   0.3816   0.6453 &  13.0808 r
  data arrival time                                                                                                 13.0808

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6229 

  slack (with derating applied) (VIOLATED)                                                               -5.1808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5579 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4288   1.0500   0.0000   2.5048 &   5.3848 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1361   1.0500            1.0727 &   6.4575 r
  mprj/o_q[63] (net)                                     1   0.0039 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1361   1.0500   0.0000   0.0002 &   6.4577 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2677   1.0500            2.3962 &   8.8539 r
  mprj/o_q_dly[63] (net)                                 2   0.0116 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2677   1.0500   0.0000   0.0004 &   8.8543 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4309   1.0500            3.2103 &  12.0646 r
  mprj/la_data_out[31] (net)                             1   0.3172 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0646 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               1.7676   5.4530   1.0500   0.7145   0.9702 &  13.0348 r
  data arrival time                                                                                                 13.0348

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6207 

  slack (with derating applied) (VIOLATED)                                                               -5.1348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5141 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0831   1.0500   0.0000   1.6776 &   4.5576 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1494   1.0500            1.0770 &   5.6347 r
  mprj/o_q[146] (net)                                    1   0.0048 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1494   1.0500   0.0000   0.0001 &   5.6348 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4777   1.0500            2.5312 &   8.1659 r
  mprj/o_q_dly[146] (net)                                2   0.0251 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0286   0.4777   1.0500   0.0114   0.0131 &   8.1790 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7797   1.0500            3.4220 &  11.6011 r
  mprj/io_oeb[9] (net)                                   1   0.3378 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.6011 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     2.7649   5.8039   1.0500   1.1283   1.4276 &  13.0287 r
  data arrival time                                                                                                 13.0287

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6204 

  slack (with derating applied) (VIOLATED)                                                               -5.1287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5082 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0623   1.0500   0.0000   1.4745 &   4.3545 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2308   1.0500            1.1315 &   5.4859 r
  mprj/o_q[38] (net)                                     2   0.0103 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2308   1.0500   0.0000   0.0004 &   5.4863 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3417   1.0500            2.4561 &   7.9425 r
  mprj/o_q_dly[38] (net)                                 2   0.0165 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3417   1.0500   0.0000   0.0007 &   7.9431 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6301   1.0500            3.2953 &  11.2385 r
  mprj/la_data_out[6] (net)                              1   0.3276 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  11.2385 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                3.5971   5.6626   1.0500   1.4460   1.7753 &  13.0138 r
  data arrival time                                                                                                 13.0138

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0138
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6197 

  slack (with derating applied) (VIOLATED)                                                               -5.1138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4941 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5659 &   5.4458 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2181   1.0500            1.1289 &   6.5748 r
  mprj/o_q[76] (net)                                     2   0.0095 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2181   1.0500   0.0000   0.0003 &   6.5751 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5851   1.0500            2.6023 &   9.1774 r
  mprj/o_q_dly[76] (net)                                 2   0.0316 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5870   1.0500   0.0000   0.0022 &   9.1796 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1232   1.0500            3.0529 &  12.2325 r
  mprj/la_data_out[44] (net)                             1   0.2989 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.2325 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               1.2630   5.1481   1.0500   0.5132   0.7637 &  12.9962 r
  data arrival time                                                                                                 12.9962

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9962
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0962

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6189 

  slack (with derating applied) (VIOLATED)                                                               -5.0962 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4773 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4290   1.0500   0.0000   2.5396 &   5.4196 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1491   1.0500            1.0819 &   6.5015 r
  mprj/o_q[65] (net)                                     1   0.0048 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1491   1.0500   0.0000   0.0002 &   6.5017 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4250   1.0500            2.4992 &   9.0009 r
  mprj/o_q_dly[65] (net)                                 2   0.0218 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0805   0.4250   1.0500   0.0326   0.0351 &   9.0361 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0873   1.0500            3.0286 &  12.0647 r
  mprj/la_data_out[33] (net)                             1   0.2968 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0647 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               1.7249   5.1095   1.0500   0.6836   0.9311 &  12.9958 r
  data arrival time                                                                                                 12.9958

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6188 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6188 

  slack (with derating applied) (VIOLATED)                                                               -5.0958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4769 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1252   1.0500   0.0000   2.0609 &   4.9408 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1996   1.0500            1.1128 &   6.0536 r
  mprj/o_q[169] (net)                                    1   0.0083 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0490   0.1996   1.0500   0.0199   0.0211 &   6.0747 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2914   1.0500            2.4197 &   8.4944 r
  mprj/o_q_dly[169] (net)                                2   0.0132 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1045   0.2914   1.0500   0.0421   0.0445 &   8.5389 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7909   1.0500            3.8458 &  12.3847 r
  mprj/io_oeb[32] (net)                                  1   0.3933 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.3847 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    0.3728   6.8614   1.0500   0.1409   0.6025 &  12.9872 r
  data arrival time                                                                                                 12.9872

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6184 

  slack (with derating applied) (VIOLATED)                                                               -5.0872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4688 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4327   1.0500   0.0000   2.7169 &   5.5969 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2434   1.0500            1.1448 &   6.7416 r
  mprj/o_q[87] (net)                                     2   0.0111 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2434   1.0500   0.0000   0.0004 &   6.7421 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5367   1.0500            2.5776 &   9.3197 r
  mprj/o_q_dly[87] (net)                                 2   0.0288 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5367   1.0500   0.0000   0.0013 &   9.3209 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1572   1.0500            3.0370 &  12.3579 r
  mprj/la_data_out[55] (net)                             1   0.2999 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.3579 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.7714   5.1907   1.0500   0.3092   0.5908 &  12.9487 r
  data arrival time                                                                                                 12.9487

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6166 

  slack (with derating applied) (VIOLATED)                                                               -5.0487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4321 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0738   1.0500   0.0000   1.5253 &   4.4052 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1848   1.0500            1.1017 &   5.5069 r
  mprj/o_q[35] (net)                                     1   0.0072 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1848   1.0500   0.0000   0.0002 &   5.5071 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3363   1.0500            2.4472 &   7.9543 r
  mprj/o_q_dly[35] (net)                                 2   0.0161 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3363   1.0500   0.0000   0.0004 &   7.9547 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6826   1.0500            3.3019 &  11.2567 r
  mprj/la_data_out[3] (net)                              1   0.3301 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  11.2567 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                3.1915   5.7201   1.0500   1.2905   1.6396 &  12.8963 r
  data arrival time                                                                                                 12.8963

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6141 

  slack (with derating applied) (VIOLATED)                                                               -4.9963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3822 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5489 &   5.4289 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2600   1.0500            1.1551 &   6.5840 r
  mprj/o_q[73] (net)                                     2   0.0121 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2600   1.0500   0.0000   0.0005 &   6.5845 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6249   1.0500            2.6301 &   9.2145 r
  mprj/o_q_dly[73] (net)                                 2   0.0340 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6249   1.0500   0.0000   0.0037 &   9.2182 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8932   1.0500            2.9208 &  12.1390 r
  mprj/la_data_out[41] (net)                             1   0.2851 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.1390 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               1.0600   4.9186   1.0500   0.4310   0.6713 &  12.8102 r
  data arrival time                                                                                                 12.8102

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6100 

  slack (with derating applied) (VIOLATED)                                                               -4.9102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3002 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5502 &   5.4302 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2553   1.0500            1.1522 &   6.5823 r
  mprj/o_q[70] (net)                                     2   0.0118 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2553   1.0500   0.0000   0.0005 &   6.5828 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6726   1.0500            2.6568 &   9.2395 r
  mprj/o_q_dly[70] (net)                                 2   0.0368 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6727   1.0500   0.0000   0.0054 &   9.2450 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0349   1.0500            3.0007 &  12.2457 r
  mprj/la_data_out[38] (net)                             1   0.2935 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.2457 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               0.7645   5.0609   1.0500   0.3067   0.5489 &  12.7946 r
  data arrival time                                                                                                 12.7946

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7946
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6093 

  slack (with derating applied) (VIOLATED)                                                               -4.8946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2853 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0816   1.0500   0.0000   1.7085 &   4.5885 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2535   1.0500            1.1459 &   5.7344 r
  mprj/o_q[100] (net)                                    2   0.0117 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0331   0.2535   1.0500   0.0132   0.0143 &   5.7487 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1659   1.0500            2.3406 &   8.0893 r
  mprj/o_q_dly[100] (net)                                1   0.0049 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1659   1.0500   0.0000   0.0002 &   8.0895 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4062   1.0500            4.1122 &  12.2016 r
  mprj/io_out[1] (net)                                   1   0.4269 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.2016 r
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000   7.4701   1.0500   0.0000   0.5591 &  12.7608 r
  data arrival time                                                                                                 12.7608

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6077 

  slack (with derating applied) (VIOLATED)                                                               -4.8608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2531 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1251   1.0500   0.0000   2.0611 &   4.9411 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2045   1.0500            1.1160 &   6.0571 r
  mprj/o_q[131] (net)                                    1   0.0086 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2045   1.0500   0.0000   0.0002 &   6.0573 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2998   1.0500            2.4258 &   8.4831 r
  mprj/o_q_dly[131] (net)                                2   0.0137 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0619   0.2998   1.0500   0.0239   0.0257 &   8.5088 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6875   1.0500            3.8176 &  12.3265 r
  mprj/io_out[32] (net)                                  1   0.3881 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.3265 r
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   6.7474   1.0500   0.0000   0.4202 &  12.7467 r
  data arrival time                                                                                                 12.7467

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7467
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6070 

  slack (with derating applied) (VIOLATED)                                                               -4.8467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2397 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4290   1.0500   0.0000   2.5519 &   5.4319 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2204   1.0500            1.1304 &   6.5623 r
  mprj/o_q[75] (net)                                     2   0.0096 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2204   1.0500   0.0000   0.0004 &   6.5626 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5003   1.0500            2.5530 &   9.1156 r
  mprj/o_q_dly[75] (net)                                 2   0.0265 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5003   1.0500   0.0000   0.0011 &   9.1168 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9746   1.0500            2.9508 &  12.0675 r
  mprj/la_data_out[43] (net)                             1   0.2895 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0675 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               1.0185   5.0018   1.0500   0.4150   0.6646 &  12.7321 r
  data arrival time                                                                                                 12.7321

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6063 

  slack (with derating applied) (VIOLATED)                                                               -4.8321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2258 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5438 &   5.4238 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1925   1.0500            1.1122 &   6.5361 r
  mprj/o_q[64] (net)                                     1   0.0078 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1925   1.0500   0.0000   0.0003 &   6.5364 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5477   1.0500            2.5756 &   9.1120 r
  mprj/o_q_dly[64] (net)                                 2   0.0292 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5478   1.0500   0.0000   0.0035 &   9.1155 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9436   1.0500            2.9333 &  12.0489 r
  mprj/la_data_out[32] (net)                             1   0.2876 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0489 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               1.0714   4.9719   1.0500   0.4290   0.6805 &  12.7293 r
  data arrival time                                                                                                 12.7293

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6062 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6062 

  slack (with derating applied) (VIOLATED)                                                               -4.8293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2232 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1253   1.0500   0.0000   2.0601 &   4.9401 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1634   1.0500            1.0874 &   6.0276 r
  mprj/o_q[129] (net)                                    1   0.0058 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0667   0.1634   1.0500   0.0270   0.0284 &   6.0560 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3623   1.0500            2.4617 &   8.5177 r
  mprj/o_q_dly[129] (net)                                2   0.0178 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1124   0.3623   1.0500   0.0455   0.0482 &   8.5659 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0362   1.0500            3.4709 &  12.0369 r
  mprj/io_out[30] (net)                                  1   0.3500 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.0369 r
  io_out[30] (net) 
  io_out[30] (out)                                                    0.8152   6.0866   1.0500   0.3162   0.6867 &  12.7236 r
  data arrival time                                                                                                 12.7236

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6059 

  slack (with derating applied) (VIOLATED)                                                               -4.8236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2177 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2751 &   5.1551 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2731   1.0500            1.1628 &   6.3179 r
  mprj/o_q[60] (net)                                     2   0.0129 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2731   1.0500   0.0000   0.0004 &   6.3183 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4728   1.0500            2.5423 &   8.8606 r
  mprj/o_q_dly[60] (net)                                 2   0.0248 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0392   0.4728   1.0500   0.0156   0.0174 &   8.8780 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9446   1.0500            2.9252 &  11.8032 r
  mprj/la_data_out[28] (net)                             1   0.2875 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.8032 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               1.5504   4.9743   1.0500   0.6247   0.8810 &  12.6842 r
  data arrival time                                                                                                 12.6842

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6040 

  slack (with derating applied) (VIOLATED)                                                               -4.7842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1802 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2679   1.0500   0.0000   1.8639 &   4.7439 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2796   1.0500            1.1649 &   5.9088 r
  mprj/o_q[43] (net)                                     2   0.0134 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2796   1.0500   0.0000   0.0005 &   5.9093 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1685   1.0500            2.3456 &   8.2549 r
  mprj/o_q_dly[43] (net)                                 1   0.0051 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1685   1.0500   0.0000   0.0001 &   8.2550 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0395   1.0500            2.9644 &  11.2194 r
  mprj/la_data_out[11] (net)                             1   0.2938 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2194 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               2.8661   5.0648   1.0500   1.1702   1.4437 &  12.6631 r
  data arrival time                                                                                                 12.6631

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7631

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6030 

  slack (with derating applied) (VIOLATED)                                                               -4.7631 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1601 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4290   1.0500   0.0000   2.5352 &   5.4152 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2303   1.0500            1.1366 &   6.5518 r
  mprj/o_q[69] (net)                                     2   0.0102 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2303   1.0500   0.0000   0.0004 &   6.5522 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5736   1.0500            2.5962 &   9.1484 r
  mprj/o_q_dly[69] (net)                                 2   0.0308 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5737   1.0500   0.0000   0.0028 &   9.1512 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9934   1.0500            2.9778 &  12.1290 r
  mprj/la_data_out[37] (net)                             1   0.2911 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.1290 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.7373   5.0181   1.0500   0.2954   0.5321 &  12.6612 r
  data arrival time                                                                                                 12.6612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6029 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6029 

  slack (with derating applied) (VIOLATED)                                                               -4.7612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1582 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4290   1.0500   0.0000   2.5520 &   5.4320 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2334   1.0500            1.1385 &   6.5705 r
  mprj/o_q[74] (net)                                     2   0.0104 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2334   1.0500   0.0000   0.0004 &   6.5709 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6225   1.0500            2.6252 &   9.1961 r
  mprj/o_q_dly[74] (net)                                 2   0.0338 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6225   1.0500   0.0000   0.0041 &   9.2001 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7873   1.0500            2.8531 &  12.0533 r
  mprj/la_data_out[42] (net)                             1   0.2785 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0533 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               0.8297   4.8142   1.0500   0.3347   0.5725 &  12.6257 r
  data arrival time                                                                                                 12.6257

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6012 

  slack (with derating applied) (VIOLATED)                                                               -4.7257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1245 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1340   1.0500   0.0000   1.9746 &   4.8546 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1636   1.0500            1.0877 &   5.9424 r
  mprj/o_q[164] (net)                                    1   0.0058 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1636   1.0500   0.0000   0.0002 &   5.9426 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3825   1.0500            2.4749 &   8.4175 r
  mprj/o_q_dly[164] (net)                                2   0.0191 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0231   0.3825   1.0500   0.0094   0.0106 &   8.4282 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3306   1.0500            3.1454 &  11.5736 r
  mprj/io_oeb[27] (net)                                  1   0.3105 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.5736 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    1.7487   5.3581   1.0500   0.6978   0.9751 &  12.5487 r
  data arrival time                                                                                                 12.5487

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5976 

  slack (with derating applied) (VIOLATED)                                                               -4.6487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0511 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4339   1.0500   0.0000   2.6207 &   5.5007 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2650   1.0500            1.1583 &   6.6590 r
  mprj/o_q[98] (net)                                     2   0.0124 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2650   1.0500   0.0000   0.0005 &   6.6594 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2972   1.0500            2.4313 &   9.0907 r
  mprj/o_q_dly[98] (net)                                 2   0.0136 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2972   1.0500   0.0000   0.0005 &   9.0912 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3263   1.0500            3.0981 &  12.1894 r
  mprj/irq[2] (net)                                      1   0.3092 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  12.1894 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.1611   5.3649   1.0500   0.0631   0.3565 &  12.5458 r
  data arrival time                                                                                                 12.5458

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5974 

  slack (with derating applied) (VIOLATED)                                                               -4.6458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0484 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1293   1.0500   0.0000   2.0287 &   4.9087 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1679   1.0500            1.0907 &   5.9994 r
  mprj/o_q[130] (net)                                    1   0.0061 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0347   0.1679   1.0500   0.0141   0.0150 &   6.0144 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3337   1.0500            2.4436 &   8.4580 r
  mprj/o_q_dly[130] (net)                                2   0.0159 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1123   0.3337   1.0500   0.0453   0.0482 &   8.5062 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3711   1.0500            3.6433 &  12.1495 r
  mprj/io_out[31] (net)                                  1   0.3693 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.1495 r
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   6.4284   1.0500   0.0000   0.3956 &  12.5450 r
  data arrival time                                                                                                 12.5450

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5450
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5974 

  slack (with derating applied) (VIOLATED)                                                               -4.6450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0477 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0818   1.0500   0.0000   1.7063 &   4.5863 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2715   1.0500            1.1571 &   5.7434 r
  mprj/o_q[101] (net)                                    2   0.0129 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0964   0.2715   1.0500   0.0389   0.0413 &   5.7847 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1565   1.0500            2.3359 &   8.1206 r
  mprj/o_q_dly[101] (net)                                1   0.0043 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1565   1.0500   0.0000   0.0001 &   8.1207 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9748   1.0500            3.9054 &  12.0260 r
  mprj/io_out[2] (net)                                   1   0.4028 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.0260 r
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000   7.0281   1.0500   0.0000   0.4962 &  12.5222 r
  data arrival time                                                                                                 12.5222

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5963 

  slack (with derating applied) (VIOLATED)                                                               -4.6222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0259 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0817   1.0500   0.0000   1.7071 &   4.5871 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3099   1.0500            1.1810 &   5.7681 r
  mprj/o_q[139] (net)                                    2   0.0153 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0144   0.3099   1.0500   0.0056   0.0066 &   5.7747 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1413   1.0500            2.3295 &   8.1042 r
  mprj/o_q_dly[139] (net)                                1   0.0033 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1413   1.0500   0.0000   0.0001 &   8.1043 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9913   1.0500            3.9114 &  12.0157 r
  mprj/io_oeb[2] (net)                                   1   0.4038 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.0157 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000   7.0445   1.0500   0.0000   0.4952 &  12.5109 r
  data arrival time                                                                                                 12.5109

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5109
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5958 

  slack (with derating applied) (VIOLATED)                                                               -4.6109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0151 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0787   1.0500   0.0000   1.5485 &   4.4285 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1617   1.0500            1.0856 &   5.5141 r
  mprj/o_q[34] (net)                                     1   0.0057 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1617   1.0500   0.0000   0.0001 &   5.5142 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2977   1.0500            2.4194 &   7.9336 r
  mprj/o_q_dly[34] (net)                                 2   0.0136 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2977   1.0500   0.0000   0.0005 &   7.9340 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3899   1.0500            3.1688 &  11.1028 r
  mprj/la_data_out[2] (net)                              1   0.3139 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &  11.1028 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                2.6572   5.4181   1.0500   1.0758   1.3725 &  12.4753 r
  data arrival time                                                                                                 12.4753

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5941 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5941 

  slack (with derating applied) (VIOLATED)                                                               -4.5753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9812 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0829   1.0500   0.0000   1.6911 &   4.5711 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1289   1.0500            1.0627 &   5.6338 r
  mprj/o_q[145] (net)                                    1   0.0034 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1289   1.0500   0.0000   0.0001 &   5.6339 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2728   1.0500            2.3984 &   8.0322 r
  mprj/o_q_dly[145] (net)                                2   0.0120 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2728   1.0500   0.0000   0.0004 &   8.0327 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9993   1.0500            3.5132 &  11.5459 r
  mprj/io_oeb[8] (net)                                   1   0.3501 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.5459 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     1.4872   6.0274   1.0500   0.6072   0.9052 &  12.4512 r
  data arrival time                                                                                                 12.4512

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4512
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5929 

  slack (with derating applied) (VIOLATED)                                                               -4.5512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9582 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1252   1.0500   0.0000   2.0607 &   4.9407 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1420   1.0500            1.0725 &   6.0132 r
  mprj/o_q[167] (net)                                    1   0.0043 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1420   1.0500   0.0000   0.0002 &   6.0134 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3094   1.0500            2.4245 &   8.4379 r
  mprj/o_q_dly[167] (net)                                2   0.0143 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3094   1.0500   0.0000   0.0004 &   8.4382 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2172   1.0500            3.5712 &  12.0095 r
  mprj/io_oeb[30] (net)                                  1   0.3608 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.0095 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.0000   6.2669   1.0500   0.0000   0.3625 &  12.3720 r
  data arrival time                                                                                                 12.3720

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3720
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5891 

  slack (with derating applied) (VIOLATED)                                                               -4.4720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8828 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5427 &   5.4226 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1645   1.0500            1.0927 &   6.5153 r
  mprj/o_q[67] (net)                                     1   0.0059 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1645   1.0500   0.0000   0.0003 &   6.5156 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5329   1.0500            2.5644 &   9.0800 r
  mprj/o_q_dly[67] (net)                                 2   0.0283 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0217   0.5330   1.0500   0.0087   0.0117 &   9.0917 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6479   1.0500            2.7898 &  11.8815 r
  mprj/la_data_out[35] (net)                             1   0.2710 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.8815 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               0.6966   4.6687   1.0500   0.2793   0.4866 &  12.3681 r
  data arrival time                                                                                                 12.3681

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5890 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5890 

  slack (with derating applied) (VIOLATED)                                                               -4.4681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8791 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0830   1.0500   0.0000   1.6895 &   4.5695 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1823   1.0500            1.1001 &   5.6696 r
  mprj/o_q[104] (net)                                    1   0.0071 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1823   1.0500   0.0000   0.0003 &   5.6699 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5457   1.0500            2.5761 &   8.2459 r
  mprj/o_q_dly[104] (net)                                2   0.0294 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2185   0.5457   1.0500   0.0891   0.0948 &   8.3407 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1357   1.0500            3.5392 &  11.8799 r
  mprj/io_out[5] (net)                                   1   0.3562 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.8799 r
  io_out[5] (net) 
  io_out[5] (out)                                                     0.2170   6.1899   1.0500   0.0820   0.4616 &  12.3415 r
  data arrival time                                                                                                 12.3415

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5877 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5877 

  slack (with derating applied) (VIOLATED)                                                               -4.4415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8538 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5793   1.0500   0.0000   0.7649 &   3.6449 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3940   1.0500            1.2253 &   4.8702 r
  mprj/o_q[19] (net)                                     2   0.0206 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0736   0.3940   1.0500   0.0299   0.0323 &   4.9025 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2447   1.0500            2.4070 &   7.3095 r
  mprj/o_q_dly[19] (net)                                 2   0.0101 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2447   1.0500   0.0000   0.0003 &   7.3098 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1267   1.0500            3.5927 &  10.9025 r
  mprj/wbs_dat_o[19] (net)                               1   0.3582 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.9025 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 2.5004   6.1536   1.0500   1.0115   1.3320 &  12.2344 r
  data arrival time                                                                                                 12.2344

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5826 

  slack (with derating applied) (VIOLATED)                                                               -4.3344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7518 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0499   1.0500   0.0000   1.4252 &   4.3052 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3135   1.0500            1.1829 &   5.4880 r
  mprj/o_q[41] (net)                                     2   0.0155 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0304   0.3135   1.0500   0.0119   0.0131 &   5.5011 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2732   1.0500            2.4214 &   7.9225 r
  mprj/o_q_dly[41] (net)                                 2   0.0120 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2732   1.0500   0.0000   0.0004 &   7.9230 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1864   1.0500            3.0582 &  10.9812 r
  mprj/la_data_out[9] (net)                              1   0.3022 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.9812 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                2.3056   5.2121   1.0500   0.9296   1.1978 &  12.1790 r
  data arrival time                                                                                                 12.1790

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5799 

  slack (with derating applied) (VIOLATED)                                                               -4.2790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6990 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0830   1.0500   0.0000   1.6894 &   4.5694 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2325   1.0500            1.1328 &   5.7023 r
  mprj/o_q[103] (net)                                    2   0.0104 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2325   1.0500   0.0000   0.0004 &   5.7027 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4133   1.0500            2.5017 &   8.2044 r
  mprj/o_q_dly[103] (net)                                2   0.0211 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4133   1.0500   0.0000   0.0008 &   8.2052 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1843   1.0500            3.4939 &  11.6991 r
  mprj/io_out[4] (net)                                   1   0.3559 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.6991 r
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   6.2329   1.0500   0.0000   0.4342 &  12.1333 r
  data arrival time                                                                                                 12.1333

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5778 

  slack (with derating applied) (VIOLATED)                                                               -4.2333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6555 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4290   1.0500   0.0000   2.5308 &   5.4108 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2211   1.0500            1.1308 &   6.5416 r
  mprj/o_q[66] (net)                                     1   0.0096 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2211   1.0500   0.0000   0.0004 &   6.5420 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3396   1.0500            2.4536 &   8.9956 r
  mprj/o_q_dly[66] (net)                                 2   0.0163 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3396   1.0500   0.0000   0.0006 &   8.9963 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5556   1.0500            2.7081 &  11.7044 r
  mprj/la_data_out[34] (net)                             1   0.2647 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.7044 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               0.5293   4.5798   1.0500   0.2078   0.4229 &  12.1273 r
  data arrival time                                                                                                 12.1273

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5775 

  slack (with derating applied) (VIOLATED)                                                               -4.2273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6498 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5661 &   5.4461 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1518   1.0500            1.0838 &   6.5298 r
  mprj/o_q[80] (net)                                     1   0.0050 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1518   1.0500   0.0000   0.0001 &   6.5299 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4794   1.0500            2.5325 &   9.0624 r
  mprj/o_q_dly[80] (net)                                 2   0.0252 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4794   1.0500   0.0000   0.0012 &   9.0636 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6422   1.0500            2.7574 &  11.8209 r
  mprj/la_data_out[48] (net)                             1   0.2697 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.8209 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.1614   4.6709   1.0500   0.0632   0.2910 &  12.1119 r
  data arrival time                                                                                                 12.1119

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5768 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5768 

  slack (with derating applied) (VIOLATED)                                                               -4.2119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6352 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1340   1.0500   0.0000   1.9735 &   4.8534 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1282   1.0500            1.0630 &   5.9164 r
  mprj/o_q[160] (net)                                    1   0.0033 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1282   1.0500   0.0000   0.0001 &   5.9165 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3684   1.0500            2.4605 &   8.3770 r
  mprj/o_q_dly[160] (net)                                2   0.0182 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0247   0.3684   1.0500   0.0100   0.0110 &   8.3880 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2993   1.0500            3.1068 &  11.4948 r
  mprj/io_oeb[23] (net)                                  1   0.3080 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.4948 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    0.7491   5.3340   1.0500   0.2995   0.5846 &  12.0794 r
  data arrival time                                                                                                 12.0794

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.0794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5752 

  slack (with derating applied) (VIOLATED)                                                               -4.1794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6042 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0829   1.0500   0.0000   1.6695 &   4.5495 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1830   1.0500            1.1005 &   5.6500 r
  mprj/o_q[108] (net)                                    1   0.0071 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1830   1.0500   0.0000   0.0002 &   5.6502 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4284   1.0500            2.5052 &   8.1554 r
  mprj/o_q_dly[108] (net)                                2   0.0220 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4284   1.0500   0.0000   0.0009 &   8.1563 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2442   1.0500            3.1079 &  11.2642 r
  mprj/io_out[9] (net)                                   1   0.3057 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.2642 r
  io_out[9] (net) 
  io_out[9] (out)                                                     1.2683   5.2690   1.0500   0.5174   0.7744 &  12.0386 r
  data arrival time                                                                                                 12.0386

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.0386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5733 

  slack (with derating applied) (VIOLATED)                                                               -4.1386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5653 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5443 &   5.4243 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1683   1.0500            1.0953 &   6.5196 r
  mprj/o_q[54] (net)                                     1   0.0061 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0544   0.1683   1.0500   0.0220   0.0232 &   6.5428 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3525   1.0500            2.4559 &   8.9987 r
  mprj/o_q_dly[54] (net)                                 2   0.0172 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0949   0.3525   1.0500   0.0377   0.0403 &   9.0390 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1740   1.0500            2.5115 &  11.5505 r
  mprj/la_data_out[22] (net)                             1   0.2429 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.5505 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.7388   4.1927   1.0500   0.2983   0.4805 &  12.0309 r
  data arrival time                                                                                                 12.0309

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.0309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5729 

  slack (with derating applied) (VIOLATED)                                                               -4.1309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5580 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2811 &   3.1611 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2164   1.0500            1.1067 &   4.2678 r
  mprj/o_q[2] (net)                                      2   0.0094 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2164   1.0500   0.0000   0.0003 &   4.2682 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3974   1.0500            2.4902 &   6.7584 r
  mprj/o_q_dly[2] (net)                                  2   0.0201 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0303   0.3974   1.0500   0.0121   0.0132 &   6.7716 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.5472   1.0500            3.7991 &  10.5708 r
  mprj/wbs_dat_o[2] (net)                                1   0.3813 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.5708 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  2.6308   6.5877   1.0500   1.0632   1.4580 &  12.0287 r
  data arrival time                                                                                                 12.0287

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.0287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5728 

  slack (with derating applied) (VIOLATED)                                                               -4.1287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5559 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0829   1.0500   0.0000   1.6910 &   4.5710 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1674   1.0500            1.0896 &   5.6606 r
  mprj/o_q[107] (net)                                    1   0.0060 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1674   1.0500   0.0000   0.0001 &   5.6607 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2756   1.0500            2.4056 &   8.0664 r
  mprj/o_q_dly[107] (net)                                2   0.0121 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2756   1.0500   0.0000   0.0004 &   8.0668 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3865   1.0500            3.1617 &  11.2284 r
  mprj/io_out[8] (net)                                   1   0.3137 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.2284 r
  io_out[8] (net) 
  io_out[8] (out)                                                     1.2192   5.4162   1.0500   0.4964   0.7771 &  12.0056 r
  data arrival time                                                                                                 12.0056

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.0056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5717 

  slack (with derating applied) (VIOLATED)                                                               -4.1056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5339 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4289   1.0500   0.0000   2.5512 &   5.4312 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1729   1.0500            1.0985 &   6.5297 r
  mprj/o_q[53] (net)                                     1   0.0064 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1729   1.0500   0.0000   0.0002 &   6.5299 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3522   1.0500            2.4562 &   8.9861 r
  mprj/o_q_dly[53] (net)                                 2   0.0172 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1189   0.3522   1.0500   0.0480   0.0510 &   9.0372 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0856   1.0500            2.4666 &  11.5037 r
  mprj/la_data_out[21] (net)                             1   0.2378 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.5037 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               0.7265   4.1027   1.0500   0.2934   0.4670 &  11.9707 r
  data arrival time                                                                                                 11.9707

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9707
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0707

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5700 

  slack (with derating applied) (VIOLATED)                                                               -4.0707 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5007 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1341   1.0500   0.0000   1.9731 &   4.8531 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1716   1.0500            1.0933 &   5.9464 r
  mprj/o_q[121] (net)                                    1   0.0063 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1716   1.0500   0.0000   0.0003 &   5.9467 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4840   1.0500            2.5375 &   8.4841 r
  mprj/o_q_dly[121] (net)                                2   0.0255 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0742   0.4840   1.0500   0.0305   0.0328 &   8.5169 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7915   1.0500            2.8755 &  11.3924 r
  mprj/io_out[22] (net)                                  1   0.2797 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3924 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.7899   4.8112   1.0500   0.3203   0.5317 &  11.9241 r
  data arrival time                                                                                                 11.9241

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5678 

  slack (with derating applied) (VIOLATED)                                                               -4.0241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4562 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0829   1.0500   0.0000   1.6698 &   4.5498 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4497   1.0500            1.2656 &   5.8155 r
  mprj/o_q[105] (net)                                    2   0.0240 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4497   1.0500   0.0000   0.0008 &   5.8162 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1606   1.0500            2.3498 &   8.1660 r
  mprj/o_q_dly[105] (net)                                1   0.0046 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1606   1.0500   0.0000   0.0001 &   8.1661 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9268   1.0500            3.4057 &  11.5718 r
  mprj/io_out[6] (net)                                   1   0.3446 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.5718 r
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   5.9733   1.0500   0.0000   0.3395 &  11.9113 r
  data arrival time                                                                                                 11.9113

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5672 

  slack (with derating applied) (VIOLATED)                                                               -4.0113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4441 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0919   1.0500   0.0000   1.6810 &   4.5610 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1500   1.0500            1.0776 &   5.6386 r
  mprj/o_q[151] (net)                                    1   0.0049 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1500   1.0500   0.0000   0.0002 &   5.6388 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4418   1.0500            2.5096 &   8.1484 r
  mprj/o_q_dly[151] (net)                                2   0.0229 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4419   1.0500   0.0000   0.0011 &   8.1495 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1556   1.0500            3.0052 &  11.1547 r
  mprj/io_oeb[14] (net)                                  1   0.2989 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1547 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    1.0900   5.1963   1.0500   0.4428   0.7427 &  11.8973 r
  data arrival time                                                                                                 11.8973

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5665 

  slack (with derating applied) (VIOLATED)                                                               -3.9973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4308 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0829   1.0500   0.0000   1.5702 &   4.4502 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2514   1.0500            1.1446 &   5.5948 r
  mprj/o_q[33] (net)                                     2   0.0116 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2514   1.0500   0.0000   0.0004 &   5.5952 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4153   1.0500            2.5050 &   8.1002 r
  mprj/o_q_dly[33] (net)                                 2   0.0212 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4153   1.0500   0.0000   0.0008 &   8.1010 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2788   1.0500            3.1168 &  11.2178 r
  mprj/la_data_out[1] (net)                              1   0.3074 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &  11.2178 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.9968   5.3066   1.0500   0.4034   0.6691 &  11.8869 r
  data arrival time                                                                                                 11.8869

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5660 

  slack (with derating applied) (VIOLATED)                                                               -3.9869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4208 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0847   1.0500   0.0000   1.5798 &   4.4598 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1948   1.0500            1.1088 &   5.5686 r
  mprj/o_q[32] (net)                                     1   0.0079 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1948   1.0500   0.0000   0.0003 &   5.5690 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3645   1.0500            2.4668 &   8.0358 r
  mprj/o_q_dly[32] (net)                                 2   0.0180 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3646   1.0500   0.0000   0.0008 &   8.0366 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2600   1.0500            3.0982 &  11.1348 r
  mprj/la_data_out[0] (net)                              1   0.3061 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &  11.1348 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                1.1257   5.2883   1.0500   0.4576   0.7252 &  11.8600 r
  data arrival time                                                                                                 11.8600

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5648 

  slack (with derating applied) (VIOLATED)                                                               -3.9600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3952 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4253   1.0500   0.0000   2.4463 &   5.3263 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1433   1.0500            1.0778 &   6.4040 r
  mprj/o_q[62] (net)                                     1   0.0044 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1433   1.0500   0.0000   0.0001 &   6.4041 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2792   1.0500            2.4051 &   8.8092 r
  mprj/o_q_dly[62] (net)                                 2   0.0124 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2792   1.0500   0.0000   0.0004 &   8.8096 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4785   1.0500            2.6561 &  11.4657 r
  mprj/la_data_out[30] (net)                             1   0.2602 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4657 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.4325   4.5039   1.0500   0.1759   0.3852 &  11.8509 r
  data arrival time                                                                                                 11.8509

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5643 

  slack (with derating applied) (VIOLATED)                                                               -3.9509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3865 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0816   1.0500   0.0000   1.7085 &   4.5885 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1464   1.0500            1.0750 &   5.6634 r
  mprj/o_q[143] (net)                                    1   0.0046 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1464   1.0500   0.0000   0.0002 &   5.6636 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2600   1.0500            2.3929 &   8.0566 r
  mprj/o_q_dly[143] (net)                                2   0.0111 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2600   1.0500   0.0000   0.0004 &   8.0569 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9426   1.0500            3.4294 &  11.4863 r
  mprj/io_oeb[6] (net)                                   1   0.3454 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.4863 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   5.9869   1.0500   0.0000   0.3353 &  11.8216 r
  data arrival time                                                                                                 11.8216

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5629 

  slack (with derating applied) (VIOLATED)                                                               -3.9216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3587 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6990   1.0500   0.0000   0.8902 &   3.7702 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1750   1.0500            1.0894 &   4.8596 r
  mprj/o_q[27] (net)                                     1   0.0066 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1750   1.0500   0.0000   0.0003 &   4.8598 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1713   1.0500            2.3350 &   7.1949 r
  mprj/o_q_dly[27] (net)                                 1   0.0053 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1713   1.0500   0.0000   0.0002 &   7.1951 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8736   1.0500            3.4477 &  10.6428 r
  mprj/wbs_dat_o[27] (net)                               1   0.3436 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.6428 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 2.1596   5.8985   1.0500   0.8695   1.1674 &  11.8102 r
  data arrival time                                                                                                 11.8102

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5624 

  slack (with derating applied) (VIOLATED)                                                               -3.9102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3478 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2681   1.0500   0.0000   1.8713 &   4.7513 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2817   1.0500            1.1662 &   5.9175 r
  mprj/o_q[42] (net)                                     2   0.0135 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2817   1.0500   0.0000   0.0005 &   5.9180 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1637   1.0500            2.3423 &   8.2603 r
  mprj/o_q_dly[42] (net)                                 1   0.0048 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1637   1.0500   0.0000   0.0001 &   8.2604 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7447   1.0500            2.7941 &  11.0546 r
  mprj/la_data_out[10] (net)                             1   0.2762 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.0546 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               1.2720   4.7709   1.0500   0.4942   0.7277 &  11.7823 r
  data arrival time                                                                                                 11.7823

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5611 

  slack (with derating applied) (VIOLATED)                                                               -3.8823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3212 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2715 &   5.1515 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2431   1.0500            1.1442 &   6.2957 r
  mprj/o_q[58] (net)                                     1   0.0111 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2431   1.0500   0.0000   0.0004 &   6.2961 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2812   1.0500            2.4183 &   8.7144 r
  mprj/o_q_dly[58] (net)                                 2   0.0125 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0155   0.2812   1.0500   0.0063   0.0071 &   8.7215 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4882   1.0500            2.6810 &  11.4025 r
  mprj/la_data_out[26] (net)                             1   0.2615 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4025 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               0.4560   4.5082   1.0500   0.1834   0.3764 &  11.7789 r
  data arrival time                                                                                                 11.7789

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5609 

  slack (with derating applied) (VIOLATED)                                                               -3.8789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3180 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.3044   1.0500   0.0000   0.4833 &   3.3633 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2698   1.0500            1.1446 &   4.5079 r
  mprj/o_q[16] (net)                                     2   0.0127 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0709   0.2698   1.0500   0.0284   0.0301 &   4.5380 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4245   1.0500            2.5127 &   7.0507 r
  mprj/o_q_dly[16] (net)                                 2   0.0218 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0855   0.4245   1.0500   0.0347   0.0370 &   7.0877 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9556   1.0500            3.4913 &  10.5790 r
  mprj/wbs_dat_o[16] (net)                               1   0.3472 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.5790 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 2.1474   5.9870   1.0500   0.8652   1.1882 &  11.7672 r
  data arrival time                                                                                                 11.7672

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5603 

  slack (with derating applied) (VIOLATED)                                                               -3.8672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3068 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1334   1.0500   0.0000   2.0109 &   4.8909 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1413   1.0500            1.0722 &   5.9630 r
  mprj/o_q[166] (net)                                    1   0.0043 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1413   1.0500   0.0000   0.0002 &   5.9632 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3632   1.0500            2.4596 &   8.4228 r
  mprj/o_q_dly[166] (net)                                2   0.0179 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3632   1.0500   0.0000   0.0005 &   8.4233 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1466   1.0500            2.9811 &  11.4044 r
  mprj/io_oeb[29] (net)                                  1   0.2978 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.4044 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   5.1928   1.0500   0.0000   0.3065 &  11.7109 r
  data arrival time                                                                                                 11.7109

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7109
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5577 

  slack (with derating applied) (VIOLATED)                                                               -3.8109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2533 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4253   1.0500   0.0000   2.4464 &   5.3264 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1781   1.0500            1.1021 &   6.4285 r
  mprj/o_q[61] (net)                                     1   0.0068 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1781   1.0500   0.0000   0.0003 &   6.4288 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2829   1.0500            2.4116 &   8.8404 r
  mprj/o_q_dly[61] (net)                                 2   0.0126 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2829   1.0500   0.0000   0.0004 &   8.8408 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3349   1.0500            2.5840 &  11.4248 r
  mprj/la_data_out[29] (net)                             1   0.2520 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4248 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               0.2029   4.3574   1.0500   0.0804   0.2723 &  11.6972 r
  data arrival time                                                                                                 11.6972

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5570 

  slack (with derating applied) (VIOLATED)                                                               -3.7971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2401 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0829   1.0500   0.0000   1.6915 &   4.5715 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1263   1.0500            1.0609 &   5.6324 r
  mprj/o_q[106] (net)                                    1   0.0032 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1263   1.0500   0.0000   0.0001 &   5.6325 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2365   1.0500            2.3742 &   8.0067 r
  mprj/o_q_dly[106] (net)                                2   0.0096 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2365   1.0500   0.0000   0.0004 &   8.0070 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8325   1.0500            3.3703 &  11.3773 r
  mprj/io_out[7] (net)                                   1   0.3391 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.3773 r
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   5.8738   1.0500   0.0000   0.3160 &  11.6933 r
  data arrival time                                                                                                 11.6933

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5568 

  slack (with derating applied) (VIOLATED)                                                               -3.7933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2365 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0623   1.0500   0.0000   1.4743 &   4.3543 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2197   1.0500            1.1246 &   5.4789 r
  mprj/o_q[37] (net)                                     1   0.0096 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2197   1.0500   0.0000   0.0004 &   5.4793 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2877   1.0500            2.4197 &   7.8990 r
  mprj/o_q_dly[37] (net)                                 2   0.0129 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2877   1.0500   0.0000   0.0004 &   7.8994 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2400   1.0500            3.0784 &  10.9778 r
  mprj/la_data_out[5] (net)                              1   0.3049 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.9778 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                1.1114   5.2699   1.0500   0.4440   0.7124 &  11.6901 r
  data arrival time                                                                                                 11.6901

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5567 

  slack (with derating applied) (VIOLATED)                                                               -3.7901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2335 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0830   1.0500   0.0000   1.6895 &   4.5694 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1737   1.0500            1.0941 &   5.6635 r
  mprj/o_q[147] (net)                                    1   0.0065 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1737   1.0500   0.0000   0.0003 &   5.6638 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3852   1.0500            2.4779 &   8.1417 r
  mprj/o_q_dly[147] (net)                                2   0.0193 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3852   1.0500   0.0000   0.0009 &   8.1426 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7185   1.0500            2.8240 &  10.9666 r
  mprj/io_oeb[10] (net)                                  1   0.2752 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.9666 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    1.2284   4.7376   1.0500   0.5009   0.7135 &  11.6801 r
  data arrival time                                                                                                 11.6801

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5562 

  slack (with derating applied) (VIOLATED)                                                               -3.7801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2239 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2776 &   3.1576 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2411   1.0500            1.1221 &   4.2796 r
  mprj/o_q[1] (net)                                      2   0.0109 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2411   1.0500   0.0000   0.0004 &   4.2800 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3824   1.0500            2.4838 &   6.7639 r
  mprj/o_q_dly[1] (net)                                  2   0.0191 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0670   0.3824   1.0500   0.0264   0.0286 &   6.7925 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.2858   1.0500            3.6538 &  10.4463 r
  mprj/wbs_dat_o[1] (net)                                1   0.3659 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.4463 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  2.1222   6.3256   1.0500   0.8569   1.2260 &  11.6723 r
  data arrival time                                                                                                 11.6723

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5558 

  slack (with derating applied) (VIOLATED)                                                               -3.7723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2165 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0819   1.0500   0.0000   1.7051 &   4.5851 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1538   1.0500            1.0802 &   5.6653 r
  mprj/o_q[144] (net)                                    1   0.0051 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1538   1.0500   0.0000   0.0002 &   5.6655 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1739   1.0500            2.3343 &   7.9999 r
  mprj/o_q_dly[144] (net)                                1   0.0054 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1739   1.0500   0.0000   0.0002 &   8.0001 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7979   1.0500            3.3502 &  11.3503 r
  mprj/io_oeb[7] (net)                                   1   0.3374 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.3503 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   5.8374   1.0500   0.0000   0.3088 &  11.6591 r
  data arrival time                                                                                                 11.6591

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5552 

  slack (with derating applied) (VIOLATED)                                                               -3.7591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2039 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1292   1.0500   0.0000   1.8791 &   4.7591 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1797   1.0500            1.0990 &   5.8580 r
  mprj/o_q[123] (net)                                    1   0.0069 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1797   1.0500   0.0000   0.0003 &   5.8584 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6128   1.0500            2.6132 &   8.4716 r
  mprj/o_q_dly[123] (net)                                2   0.0332 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6150   1.0500   0.0000   0.0037 &   8.4752 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8010   1.0500            2.8396 &  11.3148 r
  mprj/io_out[24] (net)                                  1   0.2789 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3148 r
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0864   4.8352   1.0500   0.0326   0.2877 &  11.6024 r
  data arrival time                                                                                                 11.6024

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5525 

  slack (with derating applied) (VIOLATED)                                                               -3.7024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1499 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1266   1.0500   0.0000   1.8569 &   4.7369 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1678   1.0500            1.0906 &   5.8275 r
  mprj/o_q[161] (net)                                    1   0.0061 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1678   1.0500   0.0000   0.0003 &   5.8278 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5748   1.0500            2.5886 &   8.4164 r
  mprj/o_q_dly[161] (net)                                2   0.0308 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5749   1.0500   0.0000   0.0039 &   8.4203 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8779   1.0500            2.8829 &  11.3032 r
  mprj/io_oeb[24] (net)                                  1   0.2835 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3032 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.1062   4.9108   1.0500   0.0401   0.2927 &  11.5959 r
  data arrival time                                                                                                 11.5959

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5522 

  slack (with derating applied) (VIOLATED)                                                               -3.6959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1437 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2683   1.0500   0.0000   1.8794 &   4.7594 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2475   1.0500            1.1449 &   5.9043 r
  mprj/o_q[44] (net)                                     2   0.0113 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2475   1.0500   0.0000   0.0004 &   5.9047 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1580   1.0500            2.3341 &   8.2388 r
  mprj/o_q_dly[44] (net)                                 1   0.0044 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1580   1.0500   0.0000   0.0002 &   8.2390 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5214   1.0500            2.6683 &  10.9073 r
  mprj/la_data_out[12] (net)                             1   0.2631 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9073 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               1.1440   4.5461   1.0500   0.4671   0.6885 &  11.5958 r
  data arrival time                                                                                                 11.5958

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5522 

  slack (with derating applied) (VIOLATED)                                                               -3.6958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1436 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1322   1.0500   0.0000   1.9840 &   4.8640 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1693   1.0500            1.0917 &   5.9557 r
  mprj/o_q[163] (net)                                    1   0.0062 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1693   1.0500   0.0000   0.0003 &   5.9560 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4326   1.0500            2.5062 &   8.4622 r
  mprj/o_q_dly[163] (net)                                2   0.0223 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0602   0.4326   1.0500   0.0241   0.0262 &   8.4884 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5159   1.0500            2.6923 &  11.1807 r
  mprj/io_oeb[26] (net)                                  1   0.2625 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1807 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.4656   4.5405   1.0500   0.1828   0.3958 &  11.5765 r
  data arrival time                                                                                                 11.5765

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6765

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5513 

  slack (with derating applied) (VIOLATED)                                                               -3.6765 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1253 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0830   1.0500   0.0000   1.6895 &   4.5694 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1660   1.0500            1.0887 &   5.6581 r
  mprj/o_q[110] (net)                                    1   0.0060 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1660   1.0500   0.0000   0.0003 &   5.6584 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3574   1.0500            2.4588 &   8.1172 r
  mprj/o_q_dly[110] (net)                                2   0.0175 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3574   1.0500   0.0000   0.0007 &   8.1178 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4364   1.0500            2.6733 &  10.7911 r
  mprj/io_out[11] (net)                                  1   0.2588 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7911 r
  io_out[11] (net) 
  io_out[11] (out)                                                    1.3400   4.4517   1.0500   0.5368   0.7239 &  11.5150 r
  data arrival time                                                                                                 11.5150

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5483 

  slack (with derating applied) (VIOLATED)                                                               -3.6150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0666 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0510   1.0500   0.0000   1.4290 &   4.3090 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2570   1.0500            1.1476 &   5.4566 r
  mprj/o_q[40] (net)                                     2   0.0119 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2570   1.0500   0.0000   0.0005 &   5.4571 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3364   1.0500            2.4557 &   7.9129 r
  mprj/o_q_dly[40] (net)                                 2   0.0161 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3364   1.0500   0.0000   0.0007 &   7.9136 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7470   1.0500            2.8060 &  10.7196 r
  mprj/la_data_out[8] (net)                              1   0.2757 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.7196 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                1.3706   4.7747   1.0500   0.5485   0.7916 &  11.5112 r
  data arrival time                                                                                                 11.5112

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5482 

  slack (with derating applied) (VIOLATED)                                                               -3.6112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0631 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1342   1.0500   0.0000   1.9518 &   4.8318 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1811   1.0500            1.1000 &   5.9318 r
  mprj/o_q[162] (net)                                    1   0.0070 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1811   1.0500   0.0000   0.0002 &   5.9320 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6732   1.0500            2.6488 &   8.5807 r
  mprj/o_q_dly[162] (net)                                2   0.0369 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1515   0.6734   1.0500   0.0608   0.0692 &   8.6499 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3816   1.0500            2.6134 &  11.2634 r
  mprj/io_oeb[25] (net)                                  1   0.2543 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.2634 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   4.4106   1.0500   0.0000   0.2198 &  11.4832 r
  data arrival time                                                                                                 11.4832

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5468 

  slack (with derating applied) (VIOLATED)                                                               -3.5832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0364 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6195   1.0500   0.0000   0.8181 &   3.6981 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1499   1.0500            1.0707 &   4.7687 r
  mprj/o_q[11] (net)                                     1   0.0049 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1499   1.0500   0.0000   0.0002 &   4.7690 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4443   1.0500            2.5110 &   7.2800 r
  mprj/o_q_dly[11] (net)                                 2   0.0230 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4443   1.0500   0.0000   0.0009 &   7.2809 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5340   1.0500            3.2343 &  10.5152 r
  mprj/wbs_dat_o[11] (net)                               1   0.3218 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.5152 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 1.5715   5.5705   1.0500   0.6275   0.9425 &  11.4576 r
  data arrival time                                                                                                 11.4576

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5456 

  slack (with derating applied) (VIOLATED)                                                               -3.5576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0120 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9822   1.0500   0.0000   0.2763 &   3.1563 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1656   1.0500            1.0724 &   4.2287 r
  mprj/o_q[175] (net)                                    1   0.0059 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1656   1.0500   0.0000   0.0001 &   4.2289 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2928   1.0500            2.4166 &   6.6455 r
  mprj/o_q_dly[175] (net)                                2   0.0133 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2928   1.0500   0.0000   0.0004 &   6.6459 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4116   1.0500            3.7211 &  10.3671 r
  mprj/wbs_ack_o (net)                                   1   0.3735 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.3671 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     1.7366   6.4506   1.0500   0.7070   1.0742 &  11.4413 r
  data arrival time                                                                                                 11.4413

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5448 

  slack (with derating applied) (VIOLATED)                                                               -3.5413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9965 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0563   1.0500   0.0000   1.4499 &   4.3299 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1940   1.0500            1.1079 &   5.4378 r
  mprj/o_q[39] (net)                                     1   0.0079 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1940   1.0500   0.0000   0.0003 &   5.4381 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3111   1.0500            2.4319 &   7.8701 r
  mprj/o_q_dly[39] (net)                                 2   0.0145 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3111   1.0500   0.0000   0.0005 &   7.8706 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8472   1.0500            2.8586 &  10.7291 r
  mprj/la_data_out[7] (net)                              1   0.2816 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.7291 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                1.1087   4.8761   1.0500   0.4394   0.6862 &  11.4153 r
  data arrival time                                                                                                 11.4153

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5436 

  slack (with derating applied) (VIOLATED)                                                               -3.5153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9718 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1303   1.0500   0.0000   1.9831 &   4.8631 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2049   1.0500            1.1163 &   5.9794 r
  mprj/o_q[120] (net)                                    1   0.0086 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2049   1.0500   0.0000   0.0002 &   5.9796 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3344   1.0500            2.4483 &   8.4279 r
  mprj/o_q_dly[120] (net)                                2   0.0160 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0553   0.3344   1.0500   0.0213   0.0229 &   8.4509 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2860   1.0500            2.5780 &  11.0289 r
  mprj/io_out[21] (net)                                  1   0.2496 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.0289 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.4494   4.3032   1.0500   0.1792   0.3548 &  11.3837 r
  data arrival time                                                                                                 11.3837

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5421 

  slack (with derating applied) (VIOLATED)                                                               -3.4837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9416 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6240   1.0500   0.0000   0.8077 &   3.6877 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2822   1.0500            1.1570 &   4.8447 r
  mprj/o_q[29] (net)                                     2   0.0135 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0962   0.2822   1.0500   0.0388   0.0412 &   4.8859 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1406   1.0500            2.3256 &   7.2115 r
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1406   1.0500   0.0000   0.0001 &   7.2116 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5730   1.0500            3.2090 &  10.4206 r
  mprj/wbs_dat_o[29] (net)                               1   0.3239 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.4206 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 1.3639   5.6161   1.0500   0.5565   0.8833 &  11.3039 r
  data arrival time                                                                                                 11.3039

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5383 

  slack (with derating applied) (VIOLATED)                                                               -3.4039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8656 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1340   1.0500   0.0000   1.9739 &   4.8539 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1672   1.0500            1.0903 &   5.9441 r
  mprj/o_q[159] (net)                                    1   0.0060 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1672   1.0500   0.0000   0.0003 &   5.9444 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3751   1.0500            2.4706 &   8.4149 r
  mprj/o_q_dly[159] (net)                                2   0.0187 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3751   1.0500   0.0000   0.0007 &   8.4157 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3955   1.0500            2.6117 &  11.0274 r
  mprj/io_oeb[22] (net)                                  1   0.2550 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.0274 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.1533   4.4231   1.0500   0.0579   0.2723 &  11.2997 r
  data arrival time                                                                                                 11.2997

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3997

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5381 

  slack (with derating applied) (VIOLATED)                                                               -3.3997 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8616 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0822   1.0500   0.0000   1.6556 &   4.5356 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1284   1.0500            1.0624 &   5.5980 r
  mprj/o_q[149] (net)                                    1   0.0034 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1284   1.0500   0.0000   0.0002 &   5.5982 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4059   1.0500            2.4841 &   8.0823 r
  mprj/o_q_dly[149] (net)                                2   0.0206 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4059   1.0500   0.0000   0.0010 &   8.0833 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5178   1.0500            2.7028 &  10.7860 r
  mprj/io_oeb[12] (net)                                  1   0.2630 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7860 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.6853   4.5392   1.0500   0.2749   0.4804 &  11.2664 r
  data arrival time                                                                                                 11.2664

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5365 

  slack (with derating applied) (VIOLATED)                                                               -3.3664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8299 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.7442   1.0500   0.0000   0.9357 &   3.8156 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2941   1.0500            1.1662 &   4.9818 r
  mprj/o_q[28] (net)                                     2   0.0143 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0185   0.2941   1.0500   0.0073   0.0081 &   4.9900 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1727   1.0500            2.3505 &   7.3404 r
  mprj/o_q_dly[28] (net)                                 1   0.0054 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1727   1.0500   0.0000   0.0002 &   7.3407 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3401   1.0500            3.1202 &  10.4609 r
  mprj/wbs_dat_o[28] (net)                               1   0.3111 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.4609 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 1.2794   5.3713   1.0500   0.5151   0.7949 &  11.2558 r
  data arrival time                                                                                                 11.2558

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5360 

  slack (with derating applied) (VIOLATED)                                                               -3.3558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8198 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6186   1.0500   0.0000   0.8199 &   3.6999 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2232   1.0500            1.1203 &   4.8202 r
  mprj/o_q[23] (net)                                     2   0.0098 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0295   0.2232   1.0500   0.0117   0.0127 &   4.8328 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1999   1.0500            2.3617 &   7.1945 r
  mprj/o_q_dly[23] (net)                                 1   0.0072 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1999   1.0500   0.0000   0.0003 &   7.1948 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3984   1.0500            3.1505 &  10.3454 r
  mprj/wbs_dat_o[23] (net)                               1   0.3143 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3454 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 1.3715   5.4318   1.0500   0.5505   0.8434 &  11.1887 r
  data arrival time                                                                                                 11.1887

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5328 

  slack (with derating applied) (VIOLATED)                                                               -3.2887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7559 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0930   1.0500   0.0000   1.6854 &   4.5654 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3274   1.0500            1.1921 &   5.7575 r
  mprj/o_q[113] (net)                                    2   0.0164 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3274   1.0500   0.0000   0.0006 &   5.7581 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3691   1.0500            2.4851 &   8.2432 r
  mprj/o_q_dly[113] (net)                                2   0.0183 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3691   1.0500   0.0000   0.0008 &   8.2440 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4414   1.0500            2.6379 &  10.8819 r
  mprj/io_out[14] (net)                                  1   0.2578 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.8819 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   4.4688   1.0500   0.0000   0.2116 &  11.0935 r
  data arrival time                                                                                                 11.0935

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0935
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5283 

  slack (with derating applied) (VIOLATED)                                                               -3.1935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6652 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4417   1.0500   0.0000   0.6054 &   3.4854 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2627   1.0500            1.1422 &   4.6276 r
  mprj/o_q[17] (net)                                     2   0.0123 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2627   1.0500   0.0000   0.0004 &   4.6280 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3938   1.0500            2.4934 &   7.1213 r
  mprj/o_q_dly[17] (net)                                 2   0.0199 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1100   0.3938   1.0500   0.0416   0.0444 &   7.1657 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6113   1.0500            3.2865 &  10.4522 r
  mprj/wbs_dat_o[17] (net)                               1   0.3265 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.4522 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.8562   5.6449   1.0500   0.3436   0.6369 &  11.0891 r
  data arrival time                                                                                                 11.0891

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5281 

  slack (with derating applied) (VIOLATED)                                                               -3.1891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6610 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1342   1.0500   0.0000   1.9613 &   4.8413 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2521   1.0500            1.1458 &   5.9871 r
  mprj/o_q[158] (net)                                    2   0.0116 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2521   1.0500   0.0000   0.0004 &   5.9875 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3529   1.0500            2.4659 &   8.4534 r
  mprj/o_q_dly[158] (net)                                2   0.0172 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0734   0.3529   1.0500   0.0292   0.0313 &   8.4848 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9800   1.0500            2.3972 &  10.8820 r
  mprj/io_oeb[21] (net)                                  1   0.2312 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.8820 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   3.9994   1.0500   0.0000   0.1657 &  11.0476 r
  data arrival time                                                                                                 11.0476

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5261 

  slack (with derating applied) (VIOLATED)                                                               -3.1476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6216 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5809   1.0500   0.0000   0.7615 &   3.6415 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3253   1.0500            1.1832 &   4.8246 r
  mprj/o_q[20] (net)                                     2   0.0163 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0453   0.3253   1.0500   0.0182   0.0197 &   4.8444 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2973   1.0500            2.4384 &   7.2828 r
  mprj/o_q_dly[20] (net)                                 2   0.0136 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2973   1.0500   0.0000   0.0003 &   7.2831 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2370   1.0500            3.0788 &  10.3619 r
  mprj/wbs_dat_o[20] (net)                               1   0.3048 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3619 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 0.9997   5.2672   1.0500   0.4048   0.6763 &  11.0383 r
  data arrival time                                                                                                 11.0383

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5256 

  slack (with derating applied) (VIOLATED)                                                               -3.1383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6126 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0821   1.0500   0.0000   1.6542 &   4.5342 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1473   1.0500            1.0756 &   5.6098 r
  mprj/o_q[150] (net)                                    1   0.0047 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1473   1.0500   0.0000   0.0001 &   5.6099 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4776   1.0500            2.5309 &   8.1408 r
  mprj/o_q_dly[150] (net)                                2   0.0251 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4776   1.0500   0.0000   0.0012 &   8.1420 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3854   1.0500            2.6032 &  10.7451 r
  mprj/io_oeb[13] (net)                                  1   0.2543 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7451 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   4.4140   1.0500   0.0000   0.2169 &  10.9621 r
  data arrival time                                                                                                 10.9621

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0621

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5220 

  slack (with derating applied) (VIOLATED)                                                               -3.0621 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5401 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5930   1.0500   0.0000   0.7699 &   3.6498 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3803   1.0500            1.2174 &   4.8673 r
  mprj/o_q[21] (net)                                     2   0.0198 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0542   0.3803   1.0500   0.0217   0.0233 &   4.8906 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3372   1.0500            2.4664 &   7.3570 r
  mprj/o_q_dly[21] (net)                                 2   0.0162 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3372   1.0500   0.0000   0.0004 &   7.3574 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1130   1.0500            3.0204 &  10.3778 r
  mprj/wbs_dat_o[21] (net)                               1   0.2977 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3778 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.7425   5.1407   1.0500   0.2972   0.5539 &  10.9317 r
  data arrival time                                                                                                 10.9317

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5206 

  slack (with derating applied) (VIOLATED)                                                               -3.0317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5112 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0918   1.0500   0.0000   1.6204 &   4.5004 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1438   1.0500            1.0733 &   5.5737 r
  mprj/o_q[112] (net)                                    1   0.0044 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1438   1.0500   0.0000   0.0002 &   5.5739 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6685   1.0500            2.6415 &   8.2154 r
  mprj/o_q_dly[112] (net)                                2   0.0366 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6686   1.0500   0.0000   0.0050 &   8.2204 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1750   1.0500            2.5028 &  10.7232 r
  mprj/io_out[13] (net)                                  1   0.2423 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7232 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   4.2008   1.0500   0.0000   0.2000 &  10.9233 r
  data arrival time                                                                                                 10.9233

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5202 

  slack (with derating applied) (VIOLATED)                                                               -3.0233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5031 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0830   1.0500   0.0000   1.6896 &   4.5695 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1573   1.0500            1.0825 &   5.6521 r
  mprj/o_q[148] (net)                                    1   0.0053 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1573   1.0500   0.0000   0.0001 &   5.6522 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3791   1.0500            2.4720 &   8.1242 r
  mprj/o_q_dly[148] (net)                                2   0.0189 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3791   1.0500   0.0000   0.0007 &   8.1250 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0813   1.0500            2.4574 &  10.5823 r
  mprj/io_oeb[11] (net)                                  1   0.2372 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.5823 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.4123   4.1005   1.0500   0.1616   0.3373 &  10.9197 r
  data arrival time                                                                                                 10.9197

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5200 

  slack (with derating applied) (VIOLATED)                                                               -3.0197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4997 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0947   1.0500   0.0000   1.6921 &   4.5721 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1545   1.0500            1.0808 &   5.6529 r
  mprj/o_q[114] (net)                                    1   0.0052 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1545   1.0500   0.0000   0.0002 &   5.6531 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4382   1.0500            2.5079 &   8.1610 r
  mprj/o_q_dly[114] (net)                                2   0.0226 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4382   1.0500   0.0000   0.0011 &   8.1621 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2760   1.0500            2.5581 &  10.7203 r
  mprj/io_out[15] (net)                                  1   0.2484 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7203 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   4.3003   1.0500   0.0000   0.1942 &  10.9144 r
  data arrival time                                                                                                 10.9144

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5197 

  slack (with derating applied) (VIOLATED)                                                               -3.0144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4947 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0829   1.0500   0.0000   1.6897 &   4.5697 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1604   1.0500            1.0848 &   5.6545 r
  mprj/o_q[109] (net)                                    1   0.0056 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1604   1.0500   0.0000   0.0001 &   5.6546 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3592   1.0500            2.4594 &   8.1140 r
  mprj/o_q_dly[109] (net)                                2   0.0176 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3592   1.0500   0.0000   0.0007 &   8.1147 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2720   1.0500            2.5469 &  10.6616 r
  mprj/io_out[10] (net)                                  1   0.2479 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6616 r
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   4.2969   1.0500   0.0000   0.1966 &  10.8582 r
  data arrival time                                                                                                 10.8582

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5171 

  slack (with derating applied) (VIOLATED)                                                               -2.9582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4411 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1341   1.0500   0.0000   1.9466 &   4.8266 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2887   1.0500            1.1686 &   5.9952 r
  mprj/o_q[157] (net)                                    2   0.0139 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2887   1.0500   0.0000   0.0005 &   5.9958 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3586   1.0500            2.4738 &   8.4696 r
  mprj/o_q_dly[157] (net)                                2   0.0176 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0258   0.3586   1.0500   0.0104   0.0116 &   8.4812 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6776   1.0500            2.2379 &  10.7191 r
  mprj/io_oeb[20] (net)                                  1   0.2137 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7191 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   3.6922   1.0500   0.0000   0.1372 &  10.8562 r
  data arrival time                                                                                                 10.8562

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5170 

  slack (with derating applied) (VIOLATED)                                                               -2.9562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4393 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6192   1.0500   0.0000   0.8188 &   3.6988 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1899   1.0500            1.0986 &   4.7974 r
  mprj/o_q[15] (net)                                     1   0.0076 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1899   1.0500   0.0000   0.0002 &   4.7976 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5237   1.0500            2.5636 &   7.3613 r
  mprj/o_q_dly[15] (net)                                 2   0.0280 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2051   0.5237   1.0500   0.0793   0.0844 &   7.4456 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9501   1.0500            2.9338 &  10.3794 r
  mprj/wbs_dat_o[15] (net)                               1   0.2880 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3794 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 0.5043   4.9807   1.0500   0.1978   0.4510 &  10.8304 r
  data arrival time                                                                                                 10.8304

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5157 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5157 

  slack (with derating applied) (VIOLATED)                                                               -2.9304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4147 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1043   1.0500   0.0000   1.7309 &   4.6109 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1525   1.0500            1.0796 &   5.6904 r
  mprj/o_q[153] (net)                                    1   0.0050 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1525   1.0500   0.0000   0.0002 &   5.6906 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4921   1.0500            2.5403 &   8.2309 r
  mprj/o_q_dly[153] (net)                                2   0.0260 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4921   1.0500   0.0000   0.0012 &   8.2322 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8429   1.0500            2.3435 &  10.5757 r
  mprj/io_oeb[16] (net)                                  1   0.2237 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.5757 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.2395   3.8578   1.0500   0.0905   0.2395 &  10.8152 r
  data arrival time                                                                                                 10.8152

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5150 

  slack (with derating applied) (VIOLATED)                                                               -2.9152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4002 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1172   1.0500   0.0000   1.7949 &   4.6749 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1347   1.0500            1.0673 &   5.7421 r
  mprj/o_q[115] (net)                                    1   0.0038 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1347   1.0500   0.0000   0.0002 &   5.7423 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5193   1.0500            2.5540 &   8.2963 r
  mprj/o_q_dly[115] (net)                                2   0.0277 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5194   1.0500   0.0000   0.0011 &   8.2974 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8701   1.0500            2.3411 &  10.6385 r
  mprj/io_out[16] (net)                                  1   0.2246 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6385 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   3.8914   1.0500   0.0000   0.1665 &  10.8050 r
  data arrival time                                                                                                 10.8050

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5145 

  slack (with derating applied) (VIOLATED)                                                               -2.9050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3905 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1310   1.0500   0.0000   1.8981 &   4.7780 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2369   1.0500            1.1363 &   5.9143 r
  mprj/o_q[117] (net)                                    2   0.0107 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2369   1.0500   0.0000   0.0004 &   5.9148 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4997   1.0500            2.5545 &   8.4693 r
  mprj/o_q_dly[117] (net)                                2   0.0265 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4997   1.0500   0.0000   0.0011 &   8.4704 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4972   1.0500            2.1644 &  10.6348 r
  mprj/io_out[18] (net)                                  1   0.2038 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6348 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.1224   3.5068   1.0500   0.0498   0.1574 &  10.7922 r
  data arrival time                                                                                                 10.7922

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5139 

  slack (with derating applied) (VIOLATED)                                                               -2.8922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3783 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4478   1.0500   0.0000   0.6177 &   3.4976 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1967   1.0500            1.1009 &   4.5986 r
  mprj/o_q[18] (net)                                     1   0.0081 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1967   1.0500   0.0000   0.0004 &   4.5989 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2310   1.0500            2.3801 &   6.9790 r
  mprj/o_q_dly[18] (net)                                 1   0.0092 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2310   1.0500   0.0000   0.0002 &   6.9792 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2639   1.0500            3.0824 &  10.0616 r
  mprj/wbs_dat_o[18] (net)                               1   0.3064 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0616 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 1.0570   5.2955   1.0500   0.4287   0.7064 &  10.7681 r
  data arrival time                                                                                                 10.7681

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5128 

  slack (with derating applied) (VIOLATED)                                                               -2.8681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3553 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1338   1.0500   0.0000   1.9360 &   4.8159 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2623   1.0500            1.1522 &   5.9681 r
  mprj/o_q[119] (net)                                    2   0.0123 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2623   1.0500   0.0000   0.0004 &   5.9685 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3641   1.0500            2.4743 &   8.4428 r
  mprj/o_q_dly[119] (net)                                2   0.0179 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0309   0.3641   1.0500   0.0126   0.0139 &   8.4568 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5646   1.0500            2.1793 &  10.6361 r
  mprj/io_out[20] (net)                                  1   0.2072 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6361 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   3.5776   1.0500   0.0000   0.1267 &  10.7628 r
  data arrival time                                                                                                 10.7628

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7628
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5125 

  slack (with derating applied) (VIOLATED)                                                               -2.8628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3503 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1184   1.0500   0.0000   1.8019 &   4.6819 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1436   1.0500            1.0735 &   5.7554 r
  mprj/o_q[154] (net)                                    1   0.0044 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1436   1.0500   0.0000   0.0001 &   5.7555 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4735   1.0500            2.5280 &   8.2835 r
  mprj/o_q_dly[154] (net)                                2   0.0249 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4735   1.0500   0.0000   0.0011 &   8.2846 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6345   1.0500            2.2370 &  10.5216 r
  mprj/io_oeb[17] (net)                                  1   0.2118 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.5216 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.2619   3.6452   1.0500   0.0998   0.2220 &  10.7436 r
  data arrival time                                                                                                 10.7436

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5116 

  slack (with derating applied) (VIOLATED)                                                               -2.8436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3320 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1302   1.0500   0.0000   1.8890 &   4.7689 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1342   1.0500            1.0671 &   5.8361 r
  mprj/o_q[156] (net)                                    1   0.0038 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1342   1.0500   0.0000   0.0001 &   5.8362 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3703   1.0500            2.4629 &   8.2991 r
  mprj/o_q_dly[156] (net)                                2   0.0183 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3704   1.0500   0.0000   0.0005 &   8.2996 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5151   1.0500            2.1779 &  10.4775 r
  mprj/io_oeb[19] (net)                                  1   0.2035 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.4775 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.3153   3.5239   1.0500   0.1266   0.2369 &  10.7144 r
  data arrival time                                                                                                 10.7144

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5102 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5102 

  slack (with derating applied) (VIOLATED)                                                               -2.8144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3042 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1340   1.0500   0.0000   1.9472 &   4.8272 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1488   1.0500            1.0774 &   5.9046 r
  mprj/o_q[116] (net)                                    1   0.0048 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1488   1.0500   0.0000   0.0001 &   5.9047 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4909   1.0500            2.5391 &   8.4438 r
  mprj/o_q_dly[116] (net)                                2   0.0260 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4909   1.0500   0.0000   0.0012 &   8.4450 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4830   1.0500            2.1383 &  10.5833 r
  mprj/io_out[17] (net)                                  1   0.2023 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.5833 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   3.4971   1.0500   0.0000   0.1285 &  10.7118 r
  data arrival time                                                                                                 10.7118

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5101 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5101 

  slack (with derating applied) (VIOLATED)                                                               -2.8118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3017 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6210   1.0500   0.0000   0.8149 &   3.6949 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1465   1.0500            1.0683 &   4.7632 r
  mprj/o_q[24] (net)                                     1   0.0046 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1465   1.0500   0.0000   0.0002 &   4.7634 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1535   1.0500            2.3187 &   7.0821 r
  mprj/o_q_dly[24] (net)                                 1   0.0041 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1535   1.0500   0.0000   0.0001 &   7.0822 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2339   1.0500            3.0650 &  10.1472 r
  mprj/wbs_dat_o[24] (net)                               1   0.3051 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.1472 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.7328   5.2634   1.0500   0.2928   0.5556 &  10.7028 r
  data arrival time                                                                                                 10.7028

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5097 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5097 

  slack (with derating applied) (VIOLATED)                                                               -2.8028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2931 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0822   1.0500   0.0000   1.6555 &   4.5355 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1789   1.0500            1.0977 &   5.6332 r
  mprj/o_q[111] (net)                                    1   0.0068 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1789   1.0500   0.0000   0.0003 &   5.6335 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4129   1.0500            2.4954 &   8.1289 r
  mprj/o_q_dly[111] (net)                                2   0.0211 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4130   1.0500   0.0000   0.0010 &   8.1299 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9872   1.0500            2.3961 &  10.5260 r
  mprj/io_out[12] (net)                                  1   0.2313 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.5260 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   4.0095   1.0500   0.0000   0.1757 &  10.7017 r
  data arrival time                                                                                                 10.7017

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5096 

  slack (with derating applied) (VIOLATED)                                                               -2.8017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2921 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6203   1.0500   0.0000   0.8166 &   3.6966 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1289   1.0500            1.0560 &   4.7526 r
  mprj/o_q[12] (net)                                     1   0.0034 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1289   1.0500   0.0000   0.0001 &   4.7527 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3872   1.0500            2.4729 &   7.2256 r
  mprj/o_q_dly[12] (net)                                 2   0.0194 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3872   1.0500   0.0000   0.0008 &   7.2264 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1470   1.0500            3.0247 &  10.2511 r
  mprj/wbs_dat_o[12] (net)                               1   0.2991 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.2511 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 0.4364   5.1811   1.0500   0.1687   0.4379 &  10.6890 r
  data arrival time                                                                                                 10.6890

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5090 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5090 

  slack (with derating applied) (VIOLATED)                                                               -2.7890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2800 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9822   1.0500   0.0000   0.2813 &   3.1612 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2048   1.0500            1.0995 &   4.2608 r
  mprj/o_q[10] (net)                                     2   0.0086 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2048   1.0500   0.0000   0.0003 &   4.2611 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5337   1.0500            2.5714 &   6.8325 r
  mprj/o_q_dly[10] (net)                                 2   0.0286 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1004   0.5337   1.0500   0.0401   0.0435 &   6.8760 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3169   1.0500            3.1212 &   9.9972 r
  mprj/wbs_dat_o[10] (net)                               1   0.3092 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9972 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.9199   5.3528   1.0500   0.3633   0.6610 &  10.6582 r
  data arrival time                                                                                                 10.6582

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5075 

  slack (with derating applied) (VIOLATED)                                                               -2.7582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2506 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6196   1.0500   0.0000   0.8179 &   3.6979 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2385   1.0500            1.1298 &   4.8277 r
  mprj/o_q[13] (net)                                     2   0.0108 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2385   1.0500   0.0000   0.0004 &   4.8281 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4450   1.0500            2.5216 &   7.3497 r
  mprj/o_q_dly[13] (net)                                 2   0.0231 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4450   1.0500   0.0000   0.0009 &   7.3507 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9617   1.0500            2.9204 &  10.2710 r
  mprj/wbs_dat_o[13] (net)                               1   0.2883 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.2710 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.2915   4.9948   1.0500   0.1101   0.3732 &  10.6442 r
  data arrival time                                                                                                 10.6442

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6442
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5069 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5069 

  slack (with derating applied) (VIOLATED)                                                               -2.7442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2373 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6219   1.0500   0.0000   0.8131 &   3.6931 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1431   1.0500            1.0660 &   4.7590 r
  mprj/o_q[25] (net)                                     1   0.0044 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1431   1.0500   0.0000   0.0002 &   4.7592 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1794   1.0500            2.3370 &   7.0963 r
  mprj/o_q_dly[25] (net)                                 1   0.0058 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1794   1.0500   0.0000   0.0002 &   7.0965 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0277   1.0500            2.9552 &  10.0517 r
  mprj/wbs_dat_o[25] (net)                               1   0.2930 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0517 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.7815   5.0558   1.0500   0.3138   0.5655 &  10.6172 r
  data arrival time                                                                                                 10.6172

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5056 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5056 

  slack (with derating applied) (VIOLATED)                                                               -2.7172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2116 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5930   1.0500   0.0000   0.7699 &   3.6499 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3172   1.0500            1.1783 &   4.8282 r
  mprj/o_q[22] (net)                                     2   0.0158 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0485   0.3172   1.0500   0.0197   0.0213 &   4.8494 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2645   1.0500            2.4163 &   7.2657 r
  mprj/o_q_dly[22] (net)                                 2   0.0114 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2645   1.0500   0.0000   0.0004 &   7.2661 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9487   1.0500            2.9166 &  10.1827 r
  mprj/wbs_dat_o[22] (net)                               1   0.2880 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.1827 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.3889   4.9773   1.0500   0.1494   0.3931 &  10.5758 r
  data arrival time                                                                                                 10.5758

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5036 

  slack (with derating applied) (VIOLATED)                                                               -2.6758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1722 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1320   1.0500   0.0000   1.9099 &   4.7899 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1493   1.0500            1.0777 &   5.8676 r
  mprj/o_q[118] (net)                                    1   0.0048 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1493   1.0500   0.0000   0.0001 &   5.8677 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4526   1.0500            2.5160 &   8.3837 r
  mprj/o_q_dly[118] (net)                                2   0.0235 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4527   1.0500   0.0000   0.0008 &   8.3845 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1392   1.0500            1.9712 &  10.3557 r
  mprj/io_out[19] (net)                                  1   0.1815 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.3557 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.3219   3.1464   1.0500   0.1263   0.2193 &  10.5750 r
  data arrival time                                                                                                 10.5750

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5036 

  slack (with derating applied) (VIOLATED)                                                               -2.6750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1714 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6237   1.0500   0.0000   0.8085 &   3.6884 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1820   1.0500            1.0932 &   4.7816 r
  mprj/o_q[26] (net)                                     1   0.0071 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1820   1.0500   0.0000   0.0003 &   4.7819 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1603   1.0500            2.3279 &   7.1098 r
  mprj/o_q_dly[26] (net)                                 1   0.0045 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1603   1.0500   0.0000   0.0002 &   7.1100 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8701   1.0500            2.8613 &   9.9713 r
  mprj/wbs_dat_o[26] (net)                               1   0.2836 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9713 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.6911   4.8981   1.0500   0.2788   0.5235 &  10.4949 r
  data arrival time                                                                                                 10.4949

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4998 

  slack (with derating applied) (VIOLATED)                                                               -2.5949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0951 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1282   1.0500   0.0000   1.8715 &   4.7515 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1653   1.0500            1.0888 &   5.8403 r
  mprj/o_q[155] (net)                                    1   0.0059 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1653   1.0500   0.0000   0.0003 &   5.8406 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3895   1.0500            2.4796 &   8.3202 r
  mprj/o_q_dly[155] (net)                                2   0.0196 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3895   1.0500   0.0000   0.0006 &   8.3207 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1533   1.0500            1.9786 &  10.2994 r
  mprj/io_oeb[18] (net)                                  1   0.1825 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2994 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.1181   3.1597   1.0500   0.0455   0.1301 &  10.4294 r
  data arrival time                                                                                                 10.4294

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4966 

  slack (with derating applied) (VIOLATED)                                                               -2.5294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0328 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6215   1.0500   0.0000   0.8138 &   3.6938 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2842   1.0500            1.1582 &   4.8520 r
  mprj/o_q[31] (net)                                     2   0.0137 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2842   1.0500   0.0000   0.0005 &   4.8525 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4567   1.0500            2.5339 &   7.3864 r
  mprj/o_q_dly[31] (net)                                 2   0.0238 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4567   1.0500   0.0000   0.0011 &   7.3875 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7388   1.0500            2.7995 &  10.1870 r
  mprj/wbs_dat_o[31] (net)                               1   0.2752 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.1870 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   4.7695   1.0500   0.0000   0.2391 &  10.4261 r
  data arrival time                                                                                                 10.4261

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4965 

  slack (with derating applied) (VIOLATED)                                                               -2.5261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0296 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.1807   1.0500   0.0000   0.3892 &   3.2691 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1769   1.0500            1.0831 &   4.3523 r
  mprj/o_q[14] (net)                                     1   0.0067 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1769   1.0500   0.0000   0.0002 &   4.3524 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4194   1.0500            2.4990 &   6.8515 r
  mprj/o_q_dly[14] (net)                                 2   0.0215 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0160   0.4194   1.0500   0.0064   0.0077 &   6.8592 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1588   1.0500            3.0365 &   9.8957 r
  mprj/wbs_dat_o[14] (net)                               1   0.2999 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.8957 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.5086   5.1916   1.0500   0.1990   0.4658 &  10.3615 r
  data arrival time                                                                                                 10.3615

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4615

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4934 

  slack (with derating applied) (VIOLATED)                                                               -2.4615 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9681 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2812 &   3.1612 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1812   1.0500            1.0833 &   4.2445 r
  mprj/o_q[4] (net)                                      1   0.0070 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0304   0.1812   1.0500   0.0122   0.0130 &   4.2575 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3251   1.0500            2.4395 &   6.6970 r
  mprj/o_q_dly[4] (net)                                  2   0.0154 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.3251   1.0500   0.0000   0.0005 &   6.6975 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.2878   1.0500            3.0963 &   9.7938 r
  mprj/wbs_dat_o[4] (net)                                1   0.3072 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.7938 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.5229   5.3238   1.0500   0.2046   0.4901 &  10.2839 r
  data arrival time                                                                                                 10.2839

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4897 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4897 

  slack (with derating applied) (VIOLATED)                                                               -2.3839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8942 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2795 &   3.1595 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2643   1.0500            1.1364 &   4.2959 r
  mprj/o_q[5] (net)                                      2   0.0124 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0660   0.2643   1.0500   0.0269   0.0287 &   4.3246 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3606   1.0500            2.4723 &   6.7969 r
  mprj/o_q_dly[5] (net)                                  2   0.0177 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0461   0.3606   1.0500   0.0186   0.0204 &   6.8173 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.1714   1.0500            3.0161 &   9.8333 r
  mprj/wbs_dat_o[5] (net)                                1   0.3000 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.8333 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.3066   5.2108   1.0500   0.1158   0.4083 &  10.2416 r
  data arrival time                                                                                                 10.2416

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4877 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4877 

  slack (with derating applied) (VIOLATED)                                                               -2.3416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8539 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2804 &   3.1604 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2651   1.0500            1.1370 &   4.2974 r
  mprj/o_q[9] (net)                                      2   0.0125 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0310   0.2651   1.0500   0.0123   0.0134 &   4.3108 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5653   1.0500            2.5974 &   6.9082 r
  mprj/o_q_dly[9] (net)                                  2   0.0306 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.5654   1.0500   0.0000   0.0014 &   6.9096 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.0261   1.0500            2.9590 &   9.8686 r
  mprj/wbs_dat_o[9] (net)                                1   0.2920 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.8686 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.1970   5.0617   1.0500   0.0744   0.3464 &  10.2150 r
  data arrival time                                                                                                 10.2150

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4864 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4864 

  slack (with derating applied) (VIOLATED)                                                               -2.3150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8286 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2793 &   3.1593 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1882   1.0500            1.0882 &   4.2474 r
  mprj/o_q[0] (net)                                      1   0.0075 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1882   1.0500   0.0000   0.0003 &   4.2477 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2977   1.0500            2.4225 &   6.6702 r
  mprj/o_q_dly[0] (net)                                  2   0.0136 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2977   1.0500   0.0000   0.0003 &   6.6705 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.3800   1.0500            3.1030 &   9.7736 r
  mprj/wbs_dat_o[0] (net)                                1   0.3116 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.7736 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.2396   5.4289   1.0500   0.0905   0.4181 &  10.1917 r
  data arrival time                                                                                                 10.1917

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4853 

  slack (with derating applied) (VIOLATED)                                                               -2.2917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8063 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2795 &   3.1595 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3068   1.0500            1.1628 &   4.3223 r
  mprj/o_q[7] (net)                                      2   0.0151 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0716   0.3068   1.0500   0.0292   0.0312 &   4.3535 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3913   1.0500            2.4969 &   6.8504 r
  mprj/o_q_dly[7] (net)                                  2   0.0197 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.3913   1.0500   0.0000   0.0008 &   6.8512 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.9809   1.0500            2.9028 &   9.7540 r
  mprj/wbs_dat_o[7] (net)                                1   0.2885 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.7540 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.1870   5.0221   1.0500   0.0706   0.3565 &  10.1104 r
  data arrival time                                                                                                 10.1104

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4814 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4814 

  slack (with derating applied) (VIOLATED)                                                               -2.2104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7290 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2815 &   3.1615 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1466   1.0500            1.0592 &   4.2206 r
  mprj/o_q[3] (net)                                      1   0.0046 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1466   1.0500   0.0000   0.0002 &   4.2208 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3768   1.0500            2.4693 &   6.6901 r
  mprj/o_q_dly[3] (net)                                  2   0.0188 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1036   0.3768   1.0500   0.0420   0.0448 &   6.7350 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.2321   1.0500            3.0420 &   9.7770 r
  mprj/wbs_dat_o[3] (net)                                1   0.3033 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.7770 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   5.2750   1.0500   0.0000   0.2977 &  10.0747 r
  data arrival time                                                                                                 10.0747

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4797 

  slack (with derating applied) (VIOLATED)                                                               -2.1747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6950 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          8.5464                     4.8023 &  26.8023 r
  la_data_in[12] (net)                                   2   0.5032 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8023 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.0159   8.5695   1.0500   6.0348   6.6298 &  33.4320 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1878   1.0500           -0.1046 &  33.3275 r
  mprj/buf_i[140] (net)                                  1   0.0038 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1878   1.0500   0.0000   0.0001 &  33.3275 r
  data arrival time                                                                                                 33.3275

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.9090 &  34.4911 r
  clock reconvergence pessimism                                                                           0.0000    34.4911
  clock uncertainty                                                                                      -0.1000    34.3911
  library setup time                                                                    1.0000           -0.1088    34.2824
  data required time                                                                                                34.2824
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2824
  data arrival time                                                                                                -33.3275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2387 
  total derate : arrival time                                                                            -0.3212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5600 

  slack (with derating applied) (MET)                                                                     0.9548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5148 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            6.7174                     3.6305 &  25.6305 r
  wbs_dat_i[7] (net)                                     2   0.3903 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.6305 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    8.1420   6.7774   1.0500   3.8147   4.3868 &  30.0173 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1913   1.0500            0.0068 &  30.0241 r
  mprj/buf_i[7] (net)                                    2   0.0188 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0183   0.1913   1.0500   0.0071   0.0082 &  30.0324 r
  data arrival time                                                                                                 30.0324

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.0476 &  32.6297 r
  clock reconvergence pessimism                                                                           0.0000    32.6297
  clock uncertainty                                                                                      -0.1000    32.5297
  library setup time                                                                    1.0000           -0.0873    32.4424
  data required time                                                                                                32.4424
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4424
  data arrival time                                                                                                -30.0324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.2096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3504 

  slack (with derating applied) (MET)                                                                     2.4100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7604 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           7.6485                     4.2734 &  26.2734 r
  la_data_in[0] (net)                                    2   0.4493 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2734 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.6219   7.6760   1.0500   4.4544   4.9797 &  31.2531 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1812   1.0500           -0.0576 &  31.1955 r
  mprj/buf_i[128] (net)                                  1   0.0067 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1812   1.0500   0.0000   0.0002 &  31.1956 r
  data arrival time                                                                                                 31.1956

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.2895 &  33.8716 r
  clock reconvergence pessimism                                                                           0.0000    33.8716
  clock uncertainty                                                                                      -0.1000    33.7716
  library setup time                                                                    1.0000           -0.1046    33.6670
  data required time                                                                                                33.6670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6670
  data arrival time                                                                                                -31.1956
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2061 
  total derate : arrival time                                                                            -0.2402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4463 

  slack (with derating applied) (MET)                                                                     2.4714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.9177 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               7.6020                     4.2731 &  26.2731 r
  io_in[10] (net)                                        2   0.4475 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.2731 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.8190   7.6240   1.0500   3.3659   3.8028 &  30.0759 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2273   1.0500           -0.0104 &  30.0656 r
  mprj/buf_i[202] (net)                                  2   0.0318 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2274   1.0500   0.0000   0.0029 &  30.0684 r
  data arrival time                                                                                                 30.0684

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.4966 &  34.0787 r
  clock reconvergence pessimism                                                                           0.0000    34.0787
  clock uncertainty                                                                                      -0.1000    33.9787
  library setup time                                                                    1.0000           -0.1069    33.8718
  data required time                                                                                                33.8718
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8718
  data arrival time                                                                                                -30.0684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.8034

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2170 
  total derate : arrival time                                                                            -0.1818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3988 

  slack (with derating applied) (MET)                                                                     3.8034 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2022 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              7.0558                     3.9371 &  25.9371 r
  la_oenb[4] (net)                                       2   0.4141 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.9371 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.6879   7.0816   1.0500   3.5749   4.0264 &  29.9635 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1708   1.0500           -0.0340 &  29.9295 r
  mprj/buf_i[68] (net)                                   1   0.0054 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0099   0.1708   1.0500   0.0037   0.0040 &  29.9335 r
  data arrival time                                                                                                 29.9335

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.6900 &  34.2721 r
  clock reconvergence pessimism                                                                           0.0000    34.2721
  clock uncertainty                                                                                      -0.1000    34.1721
  library setup time                                                                    1.0000           -0.1068    34.0653
  data required time                                                                                                34.0653
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0653
  data arrival time                                                                                                -29.9335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.1318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2272 
  total derate : arrival time                                                                            -0.1937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4209 

  slack (with derating applied) (MET)                                                                     4.1318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.5527 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            6.5885                     3.5507 &  25.5507 r
  wbs_adr_i[1] (net)                                     2   0.3825 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.5507 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.0470   6.6523   1.0500   1.9594   2.4573 &  28.0080 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1707   1.0500           -0.0084 &  27.9996 r
  mprj/buf_i[33] (net)                                   1   0.0084 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0484   0.1707   1.0500   0.0196   0.0208 &  28.0204 r
  data arrival time                                                                                                 28.0204

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.2423 &  32.8245 r
  clock reconvergence pessimism                                                                           0.0000    32.8245
  clock uncertainty                                                                                      -0.1000    32.7245
  library setup time                                                                    1.0000           -0.0913    32.6332
  data required time                                                                                                32.6332
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6332
  data arrival time                                                                                                -28.0204
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1510 
  total derate : arrival time                                                                            -0.1184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2695 

  slack (with derating applied) (MET)                                                                     4.6128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8822 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              6.3863                     3.5781 &  25.5781 r
  la_oenb[7] (net)                                       2   0.3751 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.5781 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.5444   6.4053   1.0500   3.5412   3.9446 &  29.5227 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1588   1.0500           -0.0070 &  29.5157 r
  mprj/buf_i[71] (net)                                   1   0.0039 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1588   1.0500   0.0000   0.0001 &  29.5158 r
  data arrival time                                                                                                 29.5158

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.7880 &  34.3701 r
  clock reconvergence pessimism                                                                           0.0000    34.3701
  clock uncertainty                                                                                      -0.1000    34.2701
  library setup time                                                                    1.0000           -0.1070    34.1632
  data required time                                                                                                34.1632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1632
  data arrival time                                                                                                -29.5158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6473

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2324 
  total derate : arrival time                                                                            -0.1882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4206 

  slack (with derating applied) (MET)                                                                     4.6473 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0679 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              6.8596                     3.8331 &  25.8331 r
  la_oenb[0] (net)                                       2   0.4027 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.8331 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.1133   6.8825   1.0500   3.1017   3.5233 &  29.3564 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1657   1.0500           -0.0279 &  29.3285 r
  mprj/buf_i[64] (net)                                   1   0.0042 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1657   1.0500   0.0000   0.0001 &  29.3286 r
  data arrival time                                                                                                 29.3286

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.6940 &  34.2761 r
  clock reconvergence pessimism                                                                           0.0000    34.2761
  clock uncertainty                                                                                      -0.1000    34.1761
  library setup time                                                                    1.0000           -0.1066    34.0695
  data required time                                                                                                34.0695
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0695
  data arrival time                                                                                                -29.3286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2274 
  total derate : arrival time                                                                            -0.1692 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3967 

  slack (with derating applied) (MET)                                                                     4.7409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1376 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           6.3376                     3.5561 &  25.5561 r
  la_data_in[8] (net)                                    2   0.3724 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5561 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.0610   6.3554   1.0500   3.1689   3.5504 &  29.1065 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1604   1.0500           -0.0021 &  29.1044 r
  mprj/buf_i[136] (net)                                  1   0.0051 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1604   1.0500   0.0000   0.0001 &  29.1045 r
  data arrival time                                                                                                 29.1045

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8450 &  34.4272 r
  clock reconvergence pessimism                                                                           0.0000    34.4272
  clock uncertainty                                                                                      -0.1000    34.3272
  library setup time                                                                    1.0000           -0.1073    34.2199
  data required time                                                                                                34.2199
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2199
  data arrival time                                                                                                -29.1045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2354 
  total derate : arrival time                                                                            -0.1692 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4046 

  slack (with derating applied) (MET)                                                                     5.1154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5199 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               6.9840                     3.8581 &  25.8581 r
  io_in[24] (net)                                        2   0.4084 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8581 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.4607   7.0162   1.0500   2.6709   3.1193 &  28.9774 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2315   1.0500            0.0294 &  29.0068 r
  mprj/buf_i[216] (net)                                  2   0.0388 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0550   0.2316   1.0500   0.0224   0.0271 &  29.0339 r
  data arrival time                                                                                                 29.0339

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8131 &  34.3952 r
  clock reconvergence pessimism                                                                           0.0000    34.3952
  clock uncertainty                                                                                      -0.1000    34.2952
  library setup time                                                                    1.0000           -0.1077    34.1876
  data required time                                                                                                34.1876
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1876
  data arrival time                                                                                                -29.0339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2337 
  total derate : arrival time                                                                            -0.1512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3849 

  slack (with derating applied) (MET)                                                                     5.1537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5386 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           6.3559                     3.4441 &  25.4441 r
  wbs_adr_i[10] (net)                                    2   0.3695 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4441 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3617   6.4092   1.0500   1.7908   2.2327 &  27.6767 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1601   1.0500           -0.0057 &  27.6711 r
  mprj/buf_i[42] (net)                                   1   0.0046 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1601   1.0500   0.0000   0.0001 &  27.6712 r
  data arrival time                                                                                                 27.6712

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.4833 &  33.0654 r
  clock reconvergence pessimism                                                                           0.0000    33.0654
  clock uncertainty                                                                                      -0.1000    32.9654
  library setup time                                                                    1.0000           -0.0954    32.8700
  data required time                                                                                                32.8700
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8700
  data arrival time                                                                                                -27.6712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1637 
  total derate : arrival time                                                                            -0.1066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2703 

  slack (with derating applied) (MET)                                                                     5.1988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4691 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               6.7969                     3.6732 &  25.6732 r
  io_in[30] (net)                                        2   0.3950 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.6732 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.3061   6.8562   1.0500   2.7038   3.2239 &  28.8971 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2026   1.0500            0.0137 &  28.9108 r
  mprj/buf_i[222] (net)                                  2   0.0249 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2026   1.0500   0.0000   0.0012 &  28.9120 r
  data arrival time                                                                                                 28.9120

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8772 &  34.4593 r
  clock reconvergence pessimism                                                                           0.0000    34.4593
  clock uncertainty                                                                                      -0.1000    34.3593
  library setup time                                                                    1.0000           -0.1063    34.2530
  data required time                                                                                                34.2530
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2530
  data arrival time                                                                                                -28.9120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2371 
  total derate : arrival time                                                                            -0.1542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3913 

  slack (with derating applied) (MET)                                                                     5.3410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7323 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           6.3651                     3.4524 &  25.4524 r
  wbs_adr_i[13] (net)                                    2   0.3701 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4524 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.5283   6.4168   1.0500   1.8590   2.3010 &  27.7533 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1642   1.0500           -0.0016 &  27.7517 r
  mprj/buf_i[45] (net)                                   1   0.0067 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0143   0.1642   1.0500   0.0056   0.0060 &  27.7577 r
  data arrival time                                                                                                 27.7577

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.7416 &  33.3237 r
  clock reconvergence pessimism                                                                           0.0000    33.3237
  clock uncertainty                                                                                      -0.1000    33.2237
  library setup time                                                                    1.0000           -0.0987    33.1251
  data required time                                                                                                33.1251
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1251
  data arrival time                                                                                                -27.7577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1773 
  total derate : arrival time                                                                            -0.1099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2872 

  slack (with derating applied) (MET)                                                                     5.3674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6546 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           5.9606                     3.2528 &  25.2528 r
  wbs_adr_i[15] (net)                                    2   0.3471 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.2528 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3443   6.0021   1.0500   1.7781   2.1732 &  27.4259 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1537   1.0500            0.0128 &  27.4387 r
  mprj/buf_i[47] (net)                                   1   0.0041 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0101   0.1537   1.0500   0.0038   0.0041 &  27.4428 r
  data arrival time                                                                                                 27.4428

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.5619 &  33.1441 r
  clock reconvergence pessimism                                                                           0.0000    33.1441
  clock uncertainty                                                                                      -0.1000    33.0441
  library setup time                                                                    1.0000           -0.0961    32.9480
  data required time                                                                                                32.9480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9480
  data arrival time                                                                                                -27.4428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1678 
  total derate : arrival time                                                                            -0.1043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2721 

  slack (with derating applied) (MET)                                                                     5.5052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7773 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             5.7659                     3.2465 &  25.2465 r
  la_oenb[20] (net)                                      2   0.3390 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2465 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.0992   5.7794   1.0500   3.4222   3.7754 &  29.0219 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1536   1.0500            0.0273 &  29.0493 r
  mprj/buf_i[84] (net)                                   1   0.0056 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1536   1.0500   0.0000   0.0001 &  29.0494 r
  data arrival time                                                                                                 29.0494

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.1893 &  34.7715 r
  clock reconvergence pessimism                                                                           0.0000    34.7715
  clock uncertainty                                                                                      -0.1000    34.6715
  library setup time                                                                    1.0000           -0.1080    34.5634
  data required time                                                                                                34.5634
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5634
  data arrival time                                                                                                -29.0494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5140

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2535 
  total derate : arrival time                                                                            -0.1811 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4346 

  slack (with derating applied) (MET)                                                                     5.5140 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9486 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          5.8186                     3.2731 &  25.2731 r
  la_data_in[22] (net)                                   2   0.3420 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2731 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.1732   5.8327   1.0500   3.4852   3.8465 &  29.1196 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1536   1.0500            0.0237 &  29.1434 r
  mprj/buf_i[150] (net)                                  1   0.0052 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0064   0.1536   1.0500   0.0024   0.0027 &  29.1460 r
  data arrival time                                                                                                 29.1460

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3011 &  34.8833 r
  clock reconvergence pessimism                                                                           0.0000    34.8833
  clock uncertainty                                                                                      -0.1000    34.7833
  library setup time                                                                    1.0000           -0.1081    34.6751
  data required time                                                                                                34.6751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6751
  data arrival time                                                                                                -29.1460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2594 
  total derate : arrival time                                                                            -0.1844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4438 

  slack (with derating applied) (MET)                                                                     5.5291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9729 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             6.0487                     3.3932 &  25.3932 r
  la_oenb[11] (net)                                      2   0.3553 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3932 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.8268   6.0650   1.0500   3.0830   3.4441 &  28.8373 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1527   1.0500            0.0075 &  28.8448 r
  mprj/buf_i[75] (net)                                   1   0.0032 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1527   1.0500   0.0000   0.0001 &  28.8449 r
  data arrival time                                                                                                 28.8449

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.0085 &  34.5906 r
  clock reconvergence pessimism                                                                           0.0000    34.5906
  clock uncertainty                                                                                      -0.1000    34.4906
  library setup time                                                                    1.0000           -0.1076    34.3830
  data required time                                                                                                34.3830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3830
  data arrival time                                                                                                -28.8449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2440 
  total derate : arrival time                                                                            -0.1644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4083 

  slack (with derating applied) (MET)                                                                     5.5382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9465 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            5.8731                     3.1783 &  25.1783 r
  wbs_adr_i[2] (net)                                     2   0.3412 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.1783 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3931   5.9244   1.0500   1.3851   1.7960 &  26.9742 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1826   1.0500            0.0505 &  27.0247 r
  mprj/buf_i[34] (net)                                   2   0.0204 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0684   0.1826   1.0500   0.0275   0.0297 &  27.0544 r
  data arrival time                                                                                                 27.0544

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.2388 &  32.8209 r
  clock reconvergence pessimism                                                                           0.0000    32.8209
  clock uncertainty                                                                                      -0.1000    32.7209
  library setup time                                                                    1.0000           -0.0920    32.6289
  data required time                                                                                                32.6289
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6289
  data arrival time                                                                                                -27.0544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1508 
  total derate : arrival time                                                                            -0.0893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2402 

  slack (with derating applied) (MET)                                                                     5.5745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8147 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           6.0519                     3.2918 &  25.2918 r
  wbs_adr_i[16] (net)                                    2   0.3521 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.2918 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1645   6.0979   1.0500   1.7094   2.1118 &  27.4036 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1641   1.0500            0.0191 &  27.4226 r
  mprj/buf_i[48] (net)                                   1   0.0088 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0767   0.1641   1.0500   0.0312   0.0331 &  27.4558 r
  data arrival time                                                                                                 27.4558

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6904 &  33.2725 r
  clock reconvergence pessimism                                                                           0.0000    33.2725
  clock uncertainty                                                                                      -0.1000    33.1725
  library setup time                                                                    1.0000           -0.0982    33.0743
  data required time                                                                                                33.0743
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0743
  data arrival time                                                                                                -27.4558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1746 
  total derate : arrival time                                                                            -0.1030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2777 

  slack (with derating applied) (MET)                                                                     5.6186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8962 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            5.6052                     3.0512 &  25.0512 r
  wbs_dat_i[6] (net)                                     2   0.3260 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.0512 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.2270   5.6461   1.0500   1.3174   1.6816 &  26.7328 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1629   1.0500            0.0469 &  26.7797 r
  mprj/buf_i[6] (net)                                    2   0.0113 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1629   1.0500   0.0000   0.0004 &  26.7801 r
  data arrival time                                                                                                 26.7801

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.0526 &  32.6347 r
  clock reconvergence pessimism                                                                           0.0000    32.6347
  clock uncertainty                                                                                      -0.1000    32.5347
  library setup time                                                                    1.0000           -0.0860    32.4488
  data required time                                                                                                32.4488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4488
  data arrival time                                                                                                -26.7801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1410 
  total derate : arrival time                                                                            -0.0823 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2234 

  slack (with derating applied) (MET)                                                                     5.6687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8921 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           5.7242                     3.1132 &  25.1132 r
  wbs_adr_i[14] (net)                                    2   0.3329 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1132 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1189   5.7678   1.0500   1.6677   2.0566 &  27.1697 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1502   1.0500            0.0241 &  27.1938 r
  mprj/buf_i[46] (net)                                   1   0.0040 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0061   0.1502   1.0500   0.0023   0.0025 &  27.1964 r
  data arrival time                                                                                                 27.1964

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.5610 &  33.1432 r
  clock reconvergence pessimism                                                                           0.0000    33.1432
  clock uncertainty                                                                                      -0.1000    33.0432
  library setup time                                                                    1.0000           -0.0959    32.9473
  data required time                                                                                                32.9473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9473
  data arrival time                                                                                                -27.1964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1678 
  total derate : arrival time                                                                            -0.0992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2670 

  slack (with derating applied) (MET)                                                                     5.7509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0179 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            5.4299                     2.9577 &  24.9577 r
  wbs_adr_i[9] (net)                                     2   0.3158 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9577 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1370   5.4687   1.0500   1.2805   1.6322 &  26.5899 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1640   1.0500            0.0596 &  26.6495 r
  mprj/buf_i[41] (net)                                   2   0.0131 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0512   0.1640   1.0500   0.0207   0.0222 &  26.6717 r
  data arrival time                                                                                                 26.6717

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.0477 &  32.6298 r
  clock reconvergence pessimism                                                                           0.0000    32.6298
  clock uncertainty                                                                                      -0.1000    32.5298
  library setup time                                                                    1.0000           -0.0858    32.4440
  data required time                                                                                                32.4440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4440
  data arrival time                                                                                                -26.6717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.0816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2224 

  slack (with derating applied) (MET)                                                                     5.7724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9948 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           6.5186                     3.6591 &  25.6591 r
  la_data_in[3] (net)                                    2   0.3832 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6591 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.4892   6.5370   1.0500   2.2806   2.6282 &  28.2873 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1734   1.0500            0.0018 &  28.2891 r
  mprj/buf_i[131] (net)                                  2   0.0106 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0114   0.1734   1.0500   0.0043   0.0049 &  28.2940 r
  data arrival time                                                                                                 28.2940

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.6914 &  34.2735 r
  clock reconvergence pessimism                                                                           0.0000    34.2735
  clock uncertainty                                                                                      -0.1000    34.1735
  library setup time                                                                    1.0000           -0.1069    34.0666
  data required time                                                                                                34.0666
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0666
  data arrival time                                                                                                -28.2940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2273 
  total derate : arrival time                                                                            -0.1255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3528 

  slack (with derating applied) (MET)                                                                     5.7726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1254 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          6.1843                     3.4794 &  25.4794 r
  la_data_in[26] (net)                                   2   0.3637 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4794 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.7917   6.1997   1.0500   3.0181   3.3773 &  28.8567 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1921   1.0500            0.0431 &  28.8998 r
  mprj/buf_i[154] (net)                                  2   0.0238 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1152   0.1921   1.0500   0.0455   0.0487 &  28.9486 r
  data arrival time                                                                                                 28.9486

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4054 &  34.9875 r
  clock reconvergence pessimism                                                                           0.0000    34.9875
  clock uncertainty                                                                                      -0.1000    34.8875
  library setup time                                                                    1.0000           -0.1096    34.7779
  data required time                                                                                                34.7779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7779
  data arrival time                                                                                                -28.9486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2649 
  total derate : arrival time                                                                            -0.1652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4301 

  slack (with derating applied) (MET)                                                                     5.8293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2594 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           5.8478                     3.1762 &  25.1762 r
  wbs_adr_i[12] (net)                                    2   0.3400 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1762 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9043   5.8934   1.0500   1.5977   1.9926 &  27.1688 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1508   1.0500            0.0165 &  27.1853 r
  mprj/buf_i[44] (net)                                   1   0.0034 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1508   1.0500   0.0000   0.0001 &  27.1854 r
  data arrival time                                                                                                 27.1854

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6710 &  33.2531 r
  clock reconvergence pessimism                                                                           0.0000    33.2531
  clock uncertainty                                                                                      -0.1000    33.1531
  library setup time                                                                    1.0000           -0.0974    33.0557
  data required time                                                                                                33.0557
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0557
  data arrival time                                                                                                -27.1854
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8703

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1736 
  total derate : arrival time                                                                            -0.0957 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2693 

  slack (with derating applied) (MET)                                                                     5.8703 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1395 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               6.3638                     3.5686 &  25.5686 r
  io_in[15] (net)                                        2   0.3739 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5686 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.2362   6.3799   1.0500   2.1749   2.5115 &  28.0802 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2036   1.0500            0.0439 &  28.1240 r
  mprj/buf_i[207] (net)                                  2   0.0292 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2037   1.0500   0.0000   0.0014 &  28.1255 r
  data arrival time                                                                                                 28.1255

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.6379 &  34.2200 r
  clock reconvergence pessimism                                                                           0.0000    34.2200
  clock uncertainty                                                                                      -0.1000    34.1200
  library setup time                                                                    1.0000           -0.1064    34.0136
  data required time                                                                                                34.0136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0136
  data arrival time                                                                                                -28.1255
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2245 
  total derate : arrival time                                                                            -0.1218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3462 

  slack (with derating applied) (MET)                                                                     5.8882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2344 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           6.2729                     3.4595 &  25.4595 r
  wbs_dat_i[31] (net)                                    2   0.3664 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4595 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1526   6.3045   1.0500   1.7058   2.0683 &  27.5279 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1583   1.0500           -0.0014 &  27.5265 r
  mprj/buf_i[31] (net)                                   1   0.0044 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1583   1.0500   0.0000   0.0001 &  27.5266 r
  data arrival time                                                                                                 27.5266

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.0386 &  33.6207 r
  clock reconvergence pessimism                                                                           0.0000    33.6207
  clock uncertainty                                                                                      -0.1000    33.5207
  library setup time                                                                    1.0000           -0.1018    33.4190
  data required time                                                                                                33.4190
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4190
  data arrival time                                                                                                -27.5266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1929 
  total derate : arrival time                                                                            -0.0986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2915 

  slack (with derating applied) (MET)                                                                     5.8924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1839 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            5.6375                     3.0643 &  25.0643 r
  wbs_adr_i[6] (net)                                     2   0.3278 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.0643 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5364   5.6809   1.0500   1.0355   1.3937 &  26.4580 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1674   1.0500            0.0500 &  26.5080 r
  mprj/buf_i[38] (net)                                   2   0.0134 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0551   0.1674   1.0500   0.0222   0.0239 &  26.5318 r
  data arrival time                                                                                                 26.5318

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.0483 &  32.6305 r
  clock reconvergence pessimism                                                                           0.0000    32.6305
  clock uncertainty                                                                                      -0.1000    32.5305
  library setup time                                                                    1.0000           -0.0861    32.4444
  data required time                                                                                                32.4444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4444
  data arrival time                                                                                                -26.5318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9125

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.0699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2107 

  slack (with derating applied) (MET)                                                                     5.9125 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1232 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             6.1909                     3.4585 &  25.4585 r
  la_oenb[22] (net)                                      2   0.3632 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4585 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4936   6.2108   1.0500   2.8425   3.2136 &  28.6721 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1573   1.0500            0.0033 &  28.6754 r
  mprj/buf_i[86] (net)                                   1   0.0045 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0057   0.1573   1.0500   0.0021   0.0023 &  28.6778 r
  data arrival time                                                                                                 28.6778

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.3035 &  34.8857 r
  clock reconvergence pessimism                                                                           0.0000    34.8857
  clock uncertainty                                                                                      -0.1000    34.7857
  library setup time                                                                    1.0000           -0.1083    34.6774
  data required time                                                                                                34.6774
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6774
  data arrival time                                                                                                -28.6778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2595 
  total derate : arrival time                                                                            -0.1533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4128 

  slack (with derating applied) (MET)                                                                     5.9996 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4124 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             6.2008                     3.4503 &  25.4503 r
  la_oenb[36] (net)                                      2   0.3632 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4503 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.4568   6.2243   1.0500   2.8190   3.2050 &  28.6553 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1566   1.0500            0.0016 &  28.6569 r
  mprj/buf_i[100] (net)                                  1   0.0041 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1566   1.0500   0.0000   0.0002 &  28.6571 r
  data arrival time                                                                                                 28.6571

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.2940 &  34.8761 r
  clock reconvergence pessimism                                                                           0.0000    34.8761
  clock uncertainty                                                                                      -0.1000    34.7761
  library setup time                                                                    1.0000           -0.1082    34.6679
  data required time                                                                                                34.6679
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6679
  data arrival time                                                                                                -28.6571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2590 
  total derate : arrival time                                                                            -0.1527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4117 

  slack (with derating applied) (MET)                                                                     6.0108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4225 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            5.2129                     2.8439 &  24.8439 r
  wbs_dat_i[9] (net)                                     2   0.3032 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8439 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.7738   5.2469   1.0500   1.1337   1.4577 &  26.3017 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1668   1.0500            0.0763 &  26.3780 r
  mprj/buf_i[9] (net)                                    2   0.0163 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0723   0.1668   1.0500   0.0293   0.0314 &  26.4094 r
  data arrival time                                                                                                 26.4094

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.0476 &  32.6297 r
  clock reconvergence pessimism                                                                           0.0000    32.6297
  clock uncertainty                                                                                      -0.1000    32.5297
  library setup time                                                                    1.0000           -0.0859    32.4438
  data required time                                                                                                32.4438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4438
  data arrival time                                                                                                -26.4094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2153 

  slack (with derating applied) (MET)                                                                     6.0344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2497 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             5.9991                     3.3252 &  25.3252 r
  la_oenb[37] (net)                                      2   0.3509 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3252 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.5001   6.0247   1.0500   2.8595   3.2491 &  28.5742 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1687   1.0500            0.0294 &  28.6036 r
  mprj/buf_i[101] (net)                                  2   0.0117 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0077   0.1687   1.0500   0.0029   0.0035 &  28.6070 r
  data arrival time                                                                                                 28.6070

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.2907 &  34.8728 r
  clock reconvergence pessimism                                                                           0.0000    34.8728
  clock uncertainty                                                                                      -0.1000    34.7729
  library setup time                                                                    1.0000           -0.1087    34.6642
  data required time                                                                                                34.6642
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6642
  data arrival time                                                                                                -28.6070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2588 
  total derate : arrival time                                                                            -0.1563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4151 

  slack (with derating applied) (MET)                                                                     6.0572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4723 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          5.6883                     3.2254 &  25.2254 r
  la_data_in[21] (net)                                   2   0.3325 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2254 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.4274   5.6992   1.0500   2.8865   3.2011 &  28.4264 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1548   1.0500            0.0340 &  28.4604 r
  mprj/buf_i[149] (net)                                  1   0.0068 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1548   1.0500   0.0000   0.0002 &  28.4606 r
  data arrival time                                                                                                 28.4606

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.2286 &  34.8108 r
  clock reconvergence pessimism                                                                           0.0000    34.8108
  clock uncertainty                                                                                      -0.1000    34.7108
  library setup time                                                                    1.0000           -0.1081    34.6027
  data required time                                                                                                34.6027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6027
  data arrival time                                                                                                -28.4606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1421

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2556 
  total derate : arrival time                                                                            -0.1541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4096 

  slack (with derating applied) (MET)                                                                     6.1421 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5517 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                7.9812                     4.2702 &  26.2702 r
  io_in[0] (net)                                         2   0.4617 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.2702 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2885   8.0293   1.0500   0.9294   1.5450 &  27.8153 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2039   1.0500           -0.0522 &  27.7631 r
  mprj/buf_i[192] (net)                                  2   0.0165 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2039   1.0500   0.0000   0.0006 &  27.7637 r
  data arrival time                                                                                                 27.7637

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5428 &  34.1249 r
  clock reconvergence pessimism                                                                           0.0000    34.1249
  clock uncertainty                                                                                      -0.1000    34.0249
  library setup time                                                                    1.0000           -0.1059    33.9190
  data required time                                                                                                33.9190
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9190
  data arrival time                                                                                                -27.7637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2195 
  total derate : arrival time                                                                            -0.0764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2958 

  slack (with derating applied) (MET)                                                                     6.1553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4511 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            5.5468                     3.0126 &  25.0126 r
  wbs_adr_i[5] (net)                                     2   0.3224 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.0126 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8053   5.5904   1.0500   1.1475   1.5115 &  26.5241 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1574   1.0500            0.0442 &  26.5682 r
  mprj/buf_i[37] (net)                                   1   0.0089 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0096   0.1574   1.0500   0.0036   0.0042 &  26.5724 r
  data arrival time                                                                                                 26.5724

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.3603 &  32.9425 r
  clock reconvergence pessimism                                                                           0.0000    32.9425
  clock uncertainty                                                                                      -0.1000    32.8425
  library setup time                                                                    1.0000           -0.0932    32.7493
  data required time                                                                                                32.7493
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7493
  data arrival time                                                                                                -26.5724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1572 
  total derate : arrival time                                                                            -0.0743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2315 

  slack (with derating applied) (MET)                                                                     6.1769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4084 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             5.6910                     3.1987 &  25.1987 r
  la_oenb[21] (net)                                      2   0.3344 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1987 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.5043   5.7054   1.0500   2.9343   3.2663 &  28.4650 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1521   1.0500            0.0304 &  28.4953 r
  mprj/buf_i[85] (net)                                   1   0.0053 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0061   0.1521   1.0500   0.0023   0.0025 &  28.4979 r
  data arrival time                                                                                                 28.4979

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.3015 &  34.8836 r
  clock reconvergence pessimism                                                                           0.0000    34.8836
  clock uncertainty                                                                                      -0.1000    34.7836
  library setup time                                                                    1.0000           -0.1081    34.6755
  data required time                                                                                                34.6755
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6755
  data arrival time                                                                                                -28.4979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2594 
  total derate : arrival time                                                                            -0.1571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4165 

  slack (with derating applied) (MET)                                                                     6.1777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5942 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            5.4601                     2.9662 &  24.9662 r
  wbs_dat_i[3] (net)                                     2   0.3174 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9662 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.2503   5.5027   1.0500   0.9108   1.2577 &  26.2239 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1509   1.0500            0.0422 &  26.2661 r
  mprj/buf_i[3] (net)                                    1   0.0061 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1509   1.0500   0.0000   0.0001 &  26.2663 r
  data arrival time                                                                                                 26.2663

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.0469 &  32.6291 r
  clock reconvergence pessimism                                                                           0.0000    32.6291
  clock uncertainty                                                                                      -0.1000    32.5291
  library setup time                                                                    1.0000           -0.0850    32.4441
  data required time                                                                                                32.4441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4441
  data arrival time                                                                                                -26.2663
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1407 
  total derate : arrival time                                                                            -0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2026 

  slack (with derating applied) (MET)                                                                     6.1778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3805 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             5.8559                     3.2881 &  25.2881 r
  la_oenb[25] (net)                                      2   0.3440 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2881 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4178   5.8714   1.0500   2.8499   3.1904 &  28.4785 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1805   1.0500            0.0516 &  28.5301 r
  mprj/buf_i[89] (net)                                   2   0.0196 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0476   0.1805   1.0500   0.0190   0.0208 &  28.5509 r
  data arrival time                                                                                                 28.5509

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.3946 &  34.9768 r
  clock reconvergence pessimism                                                                           0.0000    34.9768
  clock uncertainty                                                                                      -0.1000    34.8768
  library setup time                                                                    1.0000           -0.1092    34.7676
  data required time                                                                                                34.7676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7676
  data arrival time                                                                                                -28.5509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2643 
  total derate : arrival time                                                                            -0.1554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4197 

  slack (with derating applied) (MET)                                                                     6.2167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6364 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           5.6330                     3.0691 &  25.0691 r
  wbs_dat_i[13] (net)                                    2   0.3277 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.0691 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3988   5.6726   1.0500   1.3855   1.7524 &  26.8214 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1521   1.0500            0.0325 &  26.8539 r
  mprj/buf_i[13] (net)                                   1   0.0056 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1521   1.0500   0.0000   0.0001 &  26.8540 r
  data arrival time                                                                                                 26.8540

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6888 &  33.2710 r
  clock reconvergence pessimism                                                                           0.0000    33.2710
  clock uncertainty                                                                                      -0.1000    33.1710
  library setup time                                                                    1.0000           -0.0976    33.0733
  data required time                                                                                                33.0733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0733
  data arrival time                                                                                                -26.8540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2193

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1745 
  total derate : arrival time                                                                            -0.0850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2595 

  slack (with derating applied) (MET)                                                                     6.2193 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4788 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            5.2857                     2.8648 &  24.8648 r
  wbs_sel_i[3] (net)                                     2   0.3069 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8648 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3170   5.3264   1.0500   0.9411   1.2823 &  26.1471 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1561   1.0500            0.0596 &  26.2067 r
  mprj/buf_i[233] (net)                                  2   0.0100 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1561   1.0500   0.0000   0.0004 &  26.2072 r
  data arrival time                                                                                                 26.2072

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   0.0469 &  32.6291 r
  clock reconvergence pessimism                                                                           0.0000    32.6291
  clock uncertainty                                                                                      -0.1000    32.5291
  library setup time                                                                    1.0000           -0.0853    32.4438
  data required time                                                                                                32.4438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4438
  data arrival time                                                                                                -26.2072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1407 
  total derate : arrival time                                                                            -0.0639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2047 

  slack (with derating applied) (MET)                                                                     6.2366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4413 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            5.5561                     3.0165 &  25.0165 r
  wbs_adr_i[4] (net)                                     2   0.3229 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.0165 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4608   5.6004   1.0500   1.0001   1.3599 &  26.3764 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1549   1.0500            0.0404 &  26.4168 r
  mprj/buf_i[36] (net)                                   1   0.0075 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0046   0.1549   1.0500   0.0017   0.0020 &  26.4188 r
  data arrival time                                                                                                 26.4188

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.3018 &  32.8839 r
  clock reconvergence pessimism                                                                           0.0000    32.8839
  clock uncertainty                                                                                      -0.1000    32.7839
  library setup time                                                                    1.0000           -0.0918    32.6921
  data required time                                                                                                32.6921
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6921
  data arrival time                                                                                                -26.4188
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1542 
  total derate : arrival time                                                                            -0.0668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2209 

  slack (with derating applied) (MET)                                                                     6.2733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4942 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                6.2473                     3.4673 &  25.4673 r
  io_in[9] (net)                                         2   0.3657 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.4673 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5103   6.2765   1.0500   1.7193   2.0683 &  27.5356 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2099   1.0500            0.0532 &  27.5888 r
  mprj/buf_i[201] (net)                                  2   0.0323 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2100   1.0500   0.0000   0.0029 &  27.5918 r
  data arrival time                                                                                                 27.5918

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.4982 &  34.0804 r
  clock reconvergence pessimism                                                                           0.0000    34.0804
  clock uncertainty                                                                                      -0.1000    33.9804
  library setup time                                                                    1.0000           -0.1062    33.8742
  data required time                                                                                                33.8742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8742
  data arrival time                                                                                                -27.5918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2171 
  total derate : arrival time                                                                            -0.1012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3183 

  slack (with derating applied) (MET)                                                                     6.2824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6007 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          6.0776                     3.4168 &  25.4168 r
  la_data_in[13] (net)                                   2   0.3573 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4168 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5833   6.0930   1.0500   2.3778   2.7017 &  28.1185 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1534   1.0500            0.0065 &  28.1250 r
  mprj/buf_i[141] (net)                                  1   0.0034 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1534   1.0500   0.0000   0.0001 &  28.1250 r
  data arrival time                                                                                                 28.1250

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.0534 &  34.6356 r
  clock reconvergence pessimism                                                                           0.0000    34.6356
  clock uncertainty                                                                                      -0.1000    34.5356
  library setup time                                                                    1.0000           -0.1077    34.4278
  data required time                                                                                                34.4278
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4278
  data arrival time                                                                                                -28.1250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2463 
  total derate : arrival time                                                                            -0.1290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3753 

  slack (with derating applied) (MET)                                                                     6.3028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6781 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            5.5492                     2.9951 &  24.9951 r
  wbs_dat_i[2] (net)                                     2   0.3219 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9951 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.1376   5.5991   1.0500   0.8616   1.2337 &  26.2288 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1816   1.0500            0.0694 &  26.2983 r
  mprj/buf_i[2] (net)                                    2   0.0224 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0363   0.1816   1.0500   0.0140   0.0158 &  26.3140 r
  data arrival time                                                                                                 26.3140

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.2388 &  32.8209 r
  clock reconvergence pessimism                                                                           0.0000    32.8209
  clock uncertainty                                                                                      -0.1000    32.7209
  library setup time                                                                    1.0000           -0.0919    32.6290
  data required time                                                                                                32.6290
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6290
  data arrival time                                                                                                -26.3140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1508 
  total derate : arrival time                                                                            -0.0628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2136 

  slack (with derating applied) (MET)                                                                     6.3150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5286 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               5.6807                     3.2278 &  25.2278 r
  io_in[22] (net)                                        2   0.3325 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.2278 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3887   5.6889   1.0500   2.2312   2.5057 &  27.7335 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2110   1.0500            0.0898 &  27.8233 r
  mprj/buf_i[214] (net)                                  2   0.0374 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0147   0.2112   1.0500   0.0056   0.0091 &  27.8325 r
  data arrival time                                                                                                 27.8325

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8120 &  34.3941 r
  clock reconvergence pessimism                                                                           0.0000    34.3941
  clock uncertainty                                                                                      -0.1000    34.2941
  library setup time                                                                    1.0000           -0.1068    34.1873
  data required time                                                                                                34.1873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1873
  data arrival time                                                                                                -27.8325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2336 
  total derate : arrival time                                                                            -0.1240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3577 

  slack (with derating applied) (MET)                                                                     6.3548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7125 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             6.0307                     3.3533 &  25.3533 r
  la_oenb[41] (net)                                      2   0.3531 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3533 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.9965   6.0536   1.0500   2.5765   2.9438 &  28.2970 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1757   1.0500            0.0356 &  28.3327 r
  mprj/buf_i[105] (net)                                  2   0.0153 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0324   0.1757   1.0500   0.0131   0.0143 &  28.3470 r
  data arrival time                                                                                                 28.3470

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3711 &  34.9532 r
  clock reconvergence pessimism                                                                           0.0000    34.9532
  clock uncertainty                                                                                      -0.1000    34.8532
  library setup time                                                                    1.0000           -0.1090    34.7442
  data required time                                                                                                34.7442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7442
  data arrival time                                                                                                -28.3470
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2631 
  total derate : arrival time                                                                            -0.1426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4056 

  slack (with derating applied) (MET)                                                                     6.3973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8029 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           5.3919                     2.9325 &  24.9325 r
  wbs_adr_i[18] (net)                                    2   0.3134 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9325 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3976   5.4317   1.0500   1.3852   1.7350 &  26.6675 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1486   1.0500            0.0441 &  26.7116 r
  mprj/buf_i[50] (net)                                   1   0.0054 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1486   1.0500   0.0000   0.0001 &  26.7117 r
  data arrival time                                                                                                 26.7117

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.7304 &  33.3126 r
  clock reconvergence pessimism                                                                           0.0000    33.3126
  clock uncertainty                                                                                      -0.1000    33.2126
  library setup time                                                                    1.0000           -0.0980    33.1146
  data required time                                                                                                33.1146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1146
  data arrival time                                                                                                -26.7117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1767 
  total derate : arrival time                                                                            -0.0847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2614 

  slack (with derating applied) (MET)                                                                     6.4028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6643 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            5.7134                     3.1224 &  25.1224 r
  wbs_adr_i[0] (net)                                     2   0.3328 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.1224 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6512   5.7526   1.0500   0.6704   1.0129 &  26.1353 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1607   1.0500            0.0375 &  26.1728 r
  mprj/buf_i[32] (net)                                   1   0.0095 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0547   0.1607   1.0500   0.0220   0.0235 &  26.1963 r
  data arrival time                                                                                                 26.1963

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.2496 &  32.8317 r
  clock reconvergence pessimism                                                                           0.0000    32.8317
  clock uncertainty                                                                                      -0.1000    32.7317
  library setup time                                                                    1.0000           -0.0907    32.6410
  data required time                                                                                                32.6410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6410
  data arrival time                                                                                                -26.1963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4447

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1514 
  total derate : arrival time                                                                            -0.0511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2025 

  slack (with derating applied) (MET)                                                                     6.4447 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6473 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             6.1190                     3.4090 &  25.4090 r
  la_oenb[35] (net)                                      2   0.3586 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4090 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.5421   6.1409   1.0500   2.4090   2.7647 &  28.1737 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1615   1.0500            0.0131 &  28.1868 r
  mprj/buf_i[99] (net)                                   1   0.0072 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0277   0.1615   1.0500   0.0112   0.0120 &  28.1988 r
  data arrival time                                                                                                 28.1988

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.2904 &  34.8726 r
  clock reconvergence pessimism                                                                           0.0000    34.8726
  clock uncertainty                                                                                      -0.1000    34.7726
  library setup time                                                                    1.0000           -0.1084    34.6642
  data required time                                                                                                34.6642
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6642
  data arrival time                                                                                                -28.1988
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2588 
  total derate : arrival time                                                                            -0.1328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3917 

  slack (with derating applied) (MET)                                                                     6.4654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8571 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             5.8896                     3.3048 &  25.3048 r
  la_oenb[13] (net)                                      2   0.3459 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3048 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2107   5.9057   1.0500   2.2931   2.6086 &  27.9134 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1702   1.0500            0.0389 &  27.9522 r
  mprj/buf_i[77] (net)                                   2   0.0133 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1702   1.0500   0.0000   0.0005 &  27.9527 r
  data arrival time                                                                                                 27.9527

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.0542 &  34.6363 r
  clock reconvergence pessimism                                                                           0.0000    34.6363
  clock uncertainty                                                                                      -0.1000    34.5363
  library setup time                                                                    1.0000           -0.1084    34.4279
  data required time                                                                                                34.4279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4279
  data arrival time                                                                                                -27.9527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2464 
  total derate : arrival time                                                                            -0.1261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3725 

  slack (with derating applied) (MET)                                                                     6.4752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8477 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           5.3985                     2.9464 &  24.9464 r
  wbs_adr_i[20] (net)                                    2   0.3142 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9464 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0947   5.4353   1.0500   1.2634   1.6001 &  26.5465 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1453   1.0500            0.0401 &  26.5866 r
  mprj/buf_i[52] (net)                                   1   0.0038 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1453   1.0500   0.0000   0.0001 &  26.5867 r
  data arrival time                                                                                                 26.5867

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6944 &  33.2765 r
  clock reconvergence pessimism                                                                           0.0000    33.2765
  clock uncertainty                                                                                      -0.1000    33.1765
  library setup time                                                                    1.0000           -0.0973    33.0792
  data required time                                                                                                33.0792
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0792
  data arrival time                                                                                                -26.5867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1748 
  total derate : arrival time                                                                            -0.0781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2529 

  slack (with derating applied) (MET)                                                                     6.4925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7454 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          5.9003                     3.3097 &  25.3097 r
  la_data_in[15] (net)                                   2   0.3465 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3097 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3247   5.9166   1.0500   2.2691   2.5864 &  27.8961 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1566   1.0500            0.0218 &  27.9180 r
  mprj/buf_i[143] (net)                                  1   0.0062 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1566   1.0500   0.0000   0.0002 &  27.9181 r
  data arrival time                                                                                                 27.9181

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.0530 &  34.6352 r
  clock reconvergence pessimism                                                                           0.0000    34.6352
  clock uncertainty                                                                                      -0.1000    34.5352
  library setup time                                                                    1.0000           -0.1079    34.4273
  data required time                                                                                                34.4273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4273
  data arrival time                                                                                                -27.9181
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2463 
  total derate : arrival time                                                                            -0.1242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3705 

  slack (with derating applied) (MET)                                                                     6.5092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8797 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            4.9442                     2.6853 &  24.6853 r
  wbs_adr_i[8] (net)                                     2   0.2871 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6853 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0494   4.9814   1.0500   0.8314   1.1424 &  25.8277 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1601   1.0500            0.0861 &  25.9138 r
  mprj/buf_i[40] (net)                                   2   0.0144 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1601   1.0500   0.0000   0.0005 &  25.9143 r
  data arrival time                                                                                                 25.9143

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.0474 &  32.6295 r
  clock reconvergence pessimism                                                                           0.0000    32.6295
  clock uncertainty                                                                                      -0.1000    32.5295
  library setup time                                                                    1.0000           -0.0855    32.4440
  data required time                                                                                                32.4440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4440
  data arrival time                                                                                                -25.9143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1993 

  slack (with derating applied) (MET)                                                                     6.5297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7290 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          5.9724                     3.3516 &  25.3516 r
  la_data_in[16] (net)                                   2   0.3508 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3516 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3772   5.9885   1.0500   2.2998   2.6216 &  27.9732 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1565   1.0500            0.0171 &  27.9903 r
  mprj/buf_i[144] (net)                                  1   0.0057 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0217   0.1565   1.0500   0.0087   0.0092 &  27.9995 r
  data arrival time                                                                                                 27.9995

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.2135 &  34.7956 r
  clock reconvergence pessimism                                                                           0.0000    34.7956
  clock uncertainty                                                                                      -0.1000    34.6956
  library setup time                                                                    1.0000           -0.1082    34.5874
  data required time                                                                                                34.5874
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5874
  data arrival time                                                                                                -27.9995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2548 
  total derate : arrival time                                                                            -0.1261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3809 

  slack (with derating applied) (MET)                                                                     6.5879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9688 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             5.8022                     3.2514 &  25.2514 r
  la_oenb[12] (net)                                      2   0.3406 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2514 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.1163   5.8186   1.0500   2.1627   2.4713 &  27.7227 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1539   1.0500            0.0251 &  27.7479 r
  mprj/buf_i[76] (net)                                   1   0.0055 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1539   1.0500   0.0000   0.0002 &  27.7481 r
  data arrival time                                                                                                 27.7481

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.9640 &  34.5461 r
  clock reconvergence pessimism                                                                           0.0000    34.5461
  clock uncertainty                                                                                      -0.1000    34.4461
  library setup time                                                                    1.0000           -0.1075    34.3386
  data required time                                                                                                34.3386
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3386
  data arrival time                                                                                                -27.7481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2416 
  total derate : arrival time                                                                            -0.1189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3605 

  slack (with derating applied) (MET)                                                                     6.5905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9510 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           5.2371                     2.8483 &  24.8483 r
  wbs_dat_i[17] (net)                                    2   0.3044 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8483 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0668   5.2760   1.0500   1.2516   1.5882 &  26.4365 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1436   1.0500            0.0485 &  26.4850 r
  mprj/buf_i[17] (net)                                   1   0.0040 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1436   1.0500   0.0000   0.0001 &  26.4851 r
  data arrival time                                                                                                 26.4851

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6933 &  33.2755 r
  clock reconvergence pessimism                                                                           0.0000    33.2755
  clock uncertainty                                                                                      -0.1000    33.1755
  library setup time                                                                    1.0000           -0.0971    33.0783
  data required time                                                                                                33.0783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0783
  data arrival time                                                                                                -26.4851
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1748 
  total derate : arrival time                                                                            -0.0779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2527 

  slack (with derating applied) (MET)                                                                     6.5933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8459 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           5.3920                     2.9388 &  24.9388 r
  wbs_adr_i[17] (net)                                    2   0.3136 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9388 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5426   5.4300   1.0500   1.0389   1.3676 &  26.3064 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1444   1.0500            0.0394 &  26.3458 r
  mprj/buf_i[49] (net)                                   1   0.0033 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1444   1.0500   0.0000   0.0001 &  26.3459 r
  data arrival time                                                                                                 26.3459

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.5600 &  33.1422 r
  clock reconvergence pessimism                                                                           0.0000    33.1422
  clock uncertainty                                                                                      -0.1000    33.0422
  library setup time                                                                    1.0000           -0.0956    32.9465
  data required time                                                                                                32.9465
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9465
  data arrival time                                                                                                -26.3459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1677 
  total derate : arrival time                                                                            -0.0670 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2348 

  slack (with derating applied) (MET)                                                                     6.6007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8354 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            5.2193                     2.8335 &  24.8335 r
  wbs_dat_i[1] (net)                                     2   0.3032 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8335 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.8074   5.2589   1.0500   0.7292   1.0607 &  25.8942 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1510   1.0500            0.0581 &  25.9523 r
  mprj/buf_i[1] (net)                                    1   0.0079 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1510   1.0500   0.0000   0.0002 &  25.9525 r
  data arrival time                                                                                                 25.9525

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.2379 &  32.8200 r
  clock reconvergence pessimism                                                                           0.0000    32.8200
  clock uncertainty                                                                                      -0.1000    32.7200
  library setup time                                                                    1.0000           -0.0902    32.6298
  data required time                                                                                                32.6298
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6298
  data arrival time                                                                                                -25.9525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6773

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1508 
  total derate : arrival time                                                                            -0.0533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2041 

  slack (with derating applied) (MET)                                                                     6.6773 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8814 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             5.6866                     3.1807 &  25.1807 r
  la_oenb[23] (net)                                      2   0.3335 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1807 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.6888   5.7038   1.0500   2.4580   2.7841 &  27.9648 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1586   1.0500            0.0382 &  28.0030 r
  mprj/buf_i[87] (net)                                   1   0.0087 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0282   0.1586   1.0500   0.0114   0.0123 &  28.0153 r
  data arrival time                                                                                                 28.0153

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.3295 &  34.9116 r
  clock reconvergence pessimism                                                                           0.0000    34.9116
  clock uncertainty                                                                                      -0.1000    34.8116
  library setup time                                                                    1.0000           -0.1083    34.7033
  data required time                                                                                                34.7033
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7033
  data arrival time                                                                                                -28.0153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2609 
  total derate : arrival time                                                                            -0.1350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3959 

  slack (with derating applied) (MET)                                                                     6.6880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0839 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             5.7900                     3.2414 &  25.2414 r
  la_oenb[26] (net)                                      2   0.3397 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2414 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.7115   5.8071   1.0500   2.4595   2.7881 &  28.0295 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1843   1.0500            0.0594 &  28.0889 r
  mprj/buf_i[90] (net)                                   2   0.0223 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0328   0.1843   1.0500   0.0127   0.0142 &  28.1031 r
  data arrival time                                                                                                 28.1031

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.4190 &  35.0012 r
  clock reconvergence pessimism                                                                           0.0000    35.0012
  clock uncertainty                                                                                      -0.1000    34.9012
  library setup time                                                                    1.0000           -0.1093    34.7919
  data required time                                                                                                34.7919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7919
  data arrival time                                                                                                -28.1031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2656 
  total derate : arrival time                                                                            -0.1363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4019 

  slack (with derating applied) (MET)                                                                     6.6888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0906 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            5.2320                     2.8359 &  24.8359 r
  wbs_sel_i[2] (net)                                     2   0.3038 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8359 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5131   5.2751   1.0500   0.6144   0.9448 &  25.7807 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1720   1.0500            0.0797 &  25.8604 r
  mprj/buf_i[232] (net)                                  2   0.0192 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0243   0.1720   1.0500   0.0095   0.0108 &  25.8712 r
  data arrival time                                                                                                 25.8712

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   0.1830 &  32.7651 r
  clock reconvergence pessimism                                                                           0.0000    32.7651
  clock uncertainty                                                                                      -0.1000    32.6651
  library setup time                                                                    1.0000           -0.0901    32.5750
  data required time                                                                                                32.5750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5750
  data arrival time                                                                                                -25.8712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1479 
  total derate : arrival time                                                                            -0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1972 

  slack (with derating applied) (MET)                                                                     6.7038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9010 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             5.8850                     3.3117 &  25.3117 r
  la_oenb[19] (net)                                      2   0.3460 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3117 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.0132   5.8992   1.0500   2.1457   2.4412 &  27.7530 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1558   1.0500            0.0222 &  27.7751 r
  mprj/buf_i[83] (net)                                   1   0.0060 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1558   1.0500   0.0000   0.0002 &  27.7753 r
  data arrival time                                                                                                 27.7753

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.1257 &  34.7078 r
  clock reconvergence pessimism                                                                           0.0000    34.7078
  clock uncertainty                                                                                      -0.1000    34.6078
  library setup time                                                                    1.0000           -0.1080    34.4998
  data required time                                                                                                34.4998
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4998
  data arrival time                                                                                                -27.7753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2501 
  total derate : arrival time                                                                            -0.1173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3675 

  slack (with derating applied) (MET)                                                                     6.7245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0919 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          5.6486                     3.1760 &  25.1760 r
  la_data_in[17] (net)                                   2   0.3319 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1760 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9866   5.6625   1.0500   2.1415   2.4324 &  27.6084 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1502   1.0500            0.0309 &  27.6394 r
  mprj/buf_i[145] (net)                                  1   0.0047 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1502   1.0500   0.0000   0.0002 &  27.6396 r
  data arrival time                                                                                                 27.6396

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.0221 &  34.6042 r
  clock reconvergence pessimism                                                                           0.0000    34.6042
  clock uncertainty                                                                                      -0.1000    34.5042
  library setup time                                                                    1.0000           -0.1076    34.3967
  data required time                                                                                                34.3967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3967
  data arrival time                                                                                                -27.6396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2447 
  total derate : arrival time                                                                            -0.1173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3620 

  slack (with derating applied) (MET)                                                                     6.7571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1191 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           5.1334                     2.8087 &  24.8087 r
  wbs_dat_i[16] (net)                                    2   0.2988 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8087 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7047   5.1651   1.0500   1.1045   1.4134 &  26.2220 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1526   1.0500            0.0659 &  26.2880 r
  mprj/buf_i[16] (net)                                   1   0.0093 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0458   0.1526   1.0500   0.0185   0.0198 &  26.3078 r
  data arrival time                                                                                                 26.3078

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6903 &  33.2725 r
  clock reconvergence pessimism                                                                           0.0000    33.2725
  clock uncertainty                                                                                      -0.1000    33.1725
  library setup time                                                                    1.0000           -0.0977    33.0748
  data required time                                                                                                33.0748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0748
  data arrival time                                                                                                -26.3078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1746 
  total derate : arrival time                                                                            -0.0714 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2460 

  slack (with derating applied) (MET)                                                                     6.7670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0130 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           5.6054                     3.0384 &  25.0384 r
  wbs_dat_i[11] (net)                                    2   0.3256 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.0384 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1345   5.6494   1.0500   0.8730   1.2251 &  26.2636 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1492   1.0500            0.0306 &  26.2942 r
  mprj/buf_i[11] (net)                                   1   0.0043 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1492   1.0500   0.0000   0.0002 &  26.2944 r
  data arrival time                                                                                                 26.2944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6911 &  33.2733 r
  clock reconvergence pessimism                                                                           0.0000    33.2733
  clock uncertainty                                                                                      -0.1000    33.1733
  library setup time                                                                    1.0000           -0.0975    33.0758
  data required time                                                                                                33.0758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0758
  data arrival time                                                                                                -26.2944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1746 
  total derate : arrival time                                                                            -0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2344 

  slack (with derating applied) (MET)                                                                     6.7814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0159 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           5.3389                     2.9056 &  24.9056 r
  wbs_dat_i[20] (net)                                    2   0.3104 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9056 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0103   5.3777   1.0500   1.2293   1.5674 &  26.4730 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1448   1.0500            0.0433 &  26.5163 r
  mprj/buf_i[20] (net)                                   1   0.0039 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1448   1.0500   0.0000   0.0002 &  26.5165 r
  data arrival time                                                                                                 26.5165

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.9242 &  33.5063 r
  clock reconvergence pessimism                                                                           0.0000    33.5063
  clock uncertainty                                                                                      -0.1000    33.4063
  library setup time                                                                    1.0000           -0.1001    33.3062
  data required time                                                                                                33.3062
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3062
  data arrival time                                                                                                -26.5165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1869 
  total derate : arrival time                                                                            -0.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2636 

  slack (with derating applied) (MET)                                                                     6.7897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0534 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               5.4736                     2.9711 &  24.9711 r
  wbs_stb_i (net)                                        2   0.3181 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.9711 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2253   5.5179   1.0500   0.4986   0.8418 &  25.8129 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1545   1.0500            0.0455 &  25.8584 r
  mprj/buf_i[235] (net)                                  1   0.0079 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0490   0.1545   1.0500   0.0198   0.0211 &  25.8794 r
  data arrival time                                                                                                 25.8794

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   0.2867 &  32.8688 r
  clock reconvergence pessimism                                                                           0.0000    32.8688
  clock uncertainty                                                                                      -0.1000    32.7688
  library setup time                                                                    1.0000           -0.0913    32.6775
  data required time                                                                                                32.6775
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6775
  data arrival time                                                                                                -25.8794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7980

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1534 
  total derate : arrival time                                                                            -0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1966 

  slack (with derating applied) (MET)                                                                     6.7980 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9946 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          5.8750                     3.3005 &  25.3005 r
  la_data_in[24] (net)                                   2   0.3452 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3005 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.0646   5.8903   1.0500   2.2152   2.5237 &  27.8241 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1730   1.0500            0.0429 &  27.8670 r
  mprj/buf_i[152] (net)                                  2   0.0149 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0604   0.1730   1.0500   0.0234   0.0251 &  27.8921 r
  data arrival time                                                                                                 27.8921

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3324 &  34.9145 r
  clock reconvergence pessimism                                                                           0.0000    34.9145
  clock uncertainty                                                                                      -0.1000    34.8145
  library setup time                                                                    1.0000           -0.1089    34.7057
  data required time                                                                                                34.7057
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7057
  data arrival time                                                                                                -27.8921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2610 
  total derate : arrival time                                                                            -0.1234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3844 

  slack (with derating applied) (MET)                                                                     6.8135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1980 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             5.6772                     3.1771 &  25.1771 r
  la_oenb[15] (net)                                      2   0.3330 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1771 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8705   5.6941   1.0500   2.0543   2.3559 &  27.5331 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1645   1.0500            0.0457 &  27.5788 r
  mprj/buf_i[79] (net)                                   1   0.0118 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0417   0.1645   1.0500   0.0167   0.0179 &  27.5967 r
  data arrival time                                                                                                 27.5967

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.0535 &  34.6356 r
  clock reconvergence pessimism                                                                           0.0000    34.6356
  clock uncertainty                                                                                      -0.1000    34.5356
  library setup time                                                                    1.0000           -0.1082    34.4275
  data required time                                                                                                34.4275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4275
  data arrival time                                                                                                -27.5967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2463 
  total derate : arrival time                                                                            -0.1152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3616 

  slack (with derating applied) (MET)                                                                     6.8307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1923 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               5.6384                     3.0822 &  25.0822 r
  io_in[28] (net)                                        2   0.3283 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.0822 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5043   5.6733   1.0500   1.8589   2.2197 &  27.3019 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1853   1.0500            0.0686 &  27.3705 r
  mprj/buf_i[220] (net)                                  2   0.0240 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1854   1.0500   0.0000   0.0011 &  27.3715 r
  data arrival time                                                                                                 27.3715

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8413 &  34.4235 r
  clock reconvergence pessimism                                                                           0.0000    34.4235
  clock uncertainty                                                                                      -0.1000    34.3235
  library setup time                                                                    1.0000           -0.1057    34.2178
  data required time                                                                                                34.2178
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2178
  data arrival time                                                                                                -27.3715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2352 
  total derate : arrival time                                                                            -0.1090 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3442 

  slack (with derating applied) (MET)                                                                     6.8462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1904 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            5.0009                     2.7225 &  24.7225 r
  wbs_adr_i[3] (net)                                     2   0.2907 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7225 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3084   5.0373   1.0500   0.5333   0.8330 &  25.5555 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1689   1.0500            0.0912 &  25.6468 r
  mprj/buf_i[35] (net)                                   2   0.0193 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0596   0.1689   1.0500   0.0240   0.0260 &  25.6728 r
  data arrival time                                                                                                 25.6728

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.1287 &  32.7109 r
  clock reconvergence pessimism                                                                           0.0000    32.7109
  clock uncertainty                                                                                      -0.1000    32.6109
  library setup time                                                                    1.0000           -0.0885    32.5224
  data required time                                                                                                32.5224
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5224
  data arrival time                                                                                                -25.6728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1450 
  total derate : arrival time                                                                            -0.0452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1903 

  slack (with derating applied) (MET)                                                                     6.8496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0399 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          5.9075                     3.2073 &  25.2073 r
  la_data_in[60] (net)                                   2   0.3435 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2073 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.8670   5.9547   1.0500   1.9986   2.4170 &  27.6243 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2423   1.0500            0.0986 &  27.7229 r
  mprj/buf_i[188] (net)                                  2   0.0519 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1685   0.2430   1.0500   0.0687   0.0795 &  27.8024 r
  data arrival time                                                                                                 27.8024

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3079 &  34.8900 r
  clock reconvergence pessimism                                                                           0.0000    34.8900
  clock uncertainty                                                                                      -0.1000    34.7900
  library setup time                                                                    1.0000           -0.1115    34.6785
  data required time                                                                                                34.6785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6785
  data arrival time                                                                                                -27.8024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2597 
  total derate : arrival time                                                                            -0.1236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3833 

  slack (with derating applied) (MET)                                                                     6.8762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2595 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             5.7133                     3.1798 &  25.1798 r
  la_oenb[14] (net)                                      2   0.3345 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1798 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8079   5.7341   1.0500   2.0132   2.3302 &  27.5101 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1579   1.0500            0.0354 &  27.5455 r
  mprj/buf_i[78] (net)                                   1   0.0082 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0055   0.1579   1.0500   0.0021   0.0025 &  27.5480 r
  data arrival time                                                                                                 27.5480

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.0511 &  34.6332 r
  clock reconvergence pessimism                                                                           0.0000    34.6332
  clock uncertainty                                                                                      -0.1000    34.5332
  library setup time                                                                    1.0000           -0.1079    34.4253
  data required time                                                                                                34.4253
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4253
  data arrival time                                                                                                -27.5480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8773

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2462 
  total derate : arrival time                                                                            -0.1128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3590 

  slack (with derating applied) (MET)                                                                     6.8773 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2362 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            5.0816                     2.7623 &  24.7623 r
  wbs_dat_i[0] (net)                                     2   0.2953 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7623 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.4043   5.1209   1.0500   0.5700   0.8816 &  25.6439 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1617   1.0500            0.0790 &  25.7229 r
  mprj/buf_i[0] (net)                                    2   0.0142 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0450   0.1617   1.0500   0.0183   0.0197 &  25.7426 r
  data arrival time                                                                                                 25.7426

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.2422 &  32.8244 r
  clock reconvergence pessimism                                                                           0.0000    32.8244
  clock uncertainty                                                                                      -0.1000    32.7244
  library setup time                                                                    1.0000           -0.0908    32.6335
  data required time                                                                                                32.6335
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6335
  data arrival time                                                                                                -25.7426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1510 
  total derate : arrival time                                                                            -0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1977 

  slack (with derating applied) (MET)                                                                     6.8909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0886 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            4.9156                     2.6839 &  24.6839 r
  wbs_dat_i[8] (net)                                     2   0.2859 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6839 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2082   4.9485   1.0500   0.4857   0.7687 &  25.4525 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1440   1.0500            0.0702 &  25.5227 r
  mprj/buf_i[8] (net)                                    1   0.0064 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0291   0.1440   1.0500   0.0118   0.0126 &  25.5353 r
  data arrival time                                                                                                 25.5353

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.0470 &  32.6291 r
  clock reconvergence pessimism                                                                           0.0000    32.6291
  clock uncertainty                                                                                      -0.1000    32.5291
  library setup time                                                                    1.0000           -0.0846    32.4445
  data required time                                                                                                32.4445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4445
  data arrival time                                                                                                -25.5353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1407 
  total derate : arrival time                                                                            -0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1813 

  slack (with derating applied) (MET)                                                                     6.9092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0905 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           5.2488                     2.8685 &  24.8685 r
  wbs_dat_i[15] (net)                                    2   0.3055 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8685 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9445   5.2823   1.0500   0.7952   1.1002 &  25.9687 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1463   1.0500            0.0512 &  26.0198 r
  mprj/buf_i[15] (net)                                   1   0.0053 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0268   0.1463   1.0500   0.0108   0.0115 &  26.0313 r
  data arrival time                                                                                                 26.0313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.5618 &  33.1439 r
  clock reconvergence pessimism                                                                           0.0000    33.1439
  clock uncertainty                                                                                      -0.1000    33.0439
  library setup time                                                                    1.0000           -0.0957    32.9482
  data required time                                                                                                32.9482
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9482
  data arrival time                                                                                                -26.0313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1678 
  total derate : arrival time                                                                            -0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2232 

  slack (with derating applied) (MET)                                                                     6.9169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1401 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             5.6059                     3.1447 &  25.1447 r
  la_oenb[16] (net)                                      2   0.3291 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1447 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8002   5.6210   1.0500   2.0317   2.3212 &  27.4659 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1497   1.0500            0.0331 &  27.4989 r
  mprj/buf_i[80] (net)                                   1   0.0047 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1497   1.0500   0.0000   0.0002 &  27.4991 r
  data arrival time                                                                                                 27.4991

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.0511 &  34.6332 r
  clock reconvergence pessimism                                                                           0.0000    34.6332
  clock uncertainty                                                                                      -0.1000    34.5332
  library setup time                                                                    1.0000           -0.1076    34.4256
  data required time                                                                                                34.4256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4256
  data arrival time                                                                                                -27.4991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2462 
  total derate : arrival time                                                                            -0.1121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3583 

  slack (with derating applied) (MET)                                                                     6.9265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2848 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               8.8907                     4.6446 &  26.6446 r
  io_in[36] (net)                                        2   0.5105 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.6446 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.9778   1.0500   0.0000   0.7203 &  27.3649 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2536   1.0500           -0.0606 &  27.3043 r
  mprj/buf_i[228] (net)                                  2   0.0357 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2537   1.0500   0.0000   0.0035 &  27.3078 r
  data arrival time                                                                                                 27.3078

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8652 &  34.4474 r
  clock reconvergence pessimism                                                                           0.0000    34.4474
  clock uncertainty                                                                                      -0.1000    34.3474
  library setup time                                                                    1.0000           -0.1085    34.2389
  data required time                                                                                                34.2389
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2389
  data arrival time                                                                                                -27.3078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2364 
  total derate : arrival time                                                                            -0.0377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2741 

  slack (with derating applied) (MET)                                                                     6.9311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2052 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            4.9951                     2.7174 &  24.7174 r
  wbs_dat_i[4] (net)                                     2   0.2902 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7174 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.6875   5.0325   1.0500   0.6810   0.9879 &  25.7053 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1453   1.0500            0.0663 &  25.7716 r
  mprj/buf_i[4] (net)                                    1   0.0065 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0171   0.1453   1.0500   0.0068   0.0074 &  25.7789 r
  data arrival time                                                                                                 25.7789

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.3520 &  32.9341 r
  clock reconvergence pessimism                                                                           0.0000    32.9341
  clock uncertainty                                                                                      -0.1000    32.8341
  library setup time                                                                    1.0000           -0.0924    32.7418
  data required time                                                                                                32.7418
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7418
  data arrival time                                                                                                -25.7789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1568 
  total derate : arrival time                                                                            -0.0506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2073 

  slack (with derating applied) (MET)                                                                     6.9628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1702 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           4.9538                     2.7078 &  24.7078 r
  wbs_dat_i[14] (net)                                    2   0.2882 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7078 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1208   4.9857   1.0500   0.8626   1.1558 &  25.8636 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1411   1.0500            0.0646 &  25.9282 r
  mprj/buf_i[14] (net)                                   1   0.0047 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0277   0.1411   1.0500   0.0112   0.0119 &  25.9400 r
  data arrival time                                                                                                 25.9400

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.5610 &  33.1431 r
  clock reconvergence pessimism                                                                           0.0000    33.1431
  clock uncertainty                                                                                      -0.1000    33.0431
  library setup time                                                                    1.0000           -0.0950    32.9481
  data required time                                                                                                32.9481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9481
  data arrival time                                                                                                -25.9400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1678 
  total derate : arrival time                                                                            -0.0587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2265 

  slack (with derating applied) (MET)                                                                     7.0081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2346 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           5.2973                     2.8837 &  24.8837 r
  wbs_dat_i[12] (net)                                    2   0.3080 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8837 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0461   5.3353   1.0500   0.8269   1.1491 &  26.0328 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1507   1.0500            0.0528 &  26.0856 r
  mprj/buf_i[12] (net)                                   1   0.0072 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0345   0.1507   1.0500   0.0140   0.0149 &  26.1004 r
  data arrival time                                                                                                 26.1004

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.7414 &  33.3235 r
  clock reconvergence pessimism                                                                           0.0000    33.3235
  clock uncertainty                                                                                      -0.1000    33.2235
  library setup time                                                                    1.0000           -0.0980    33.1255
  data required time                                                                                                33.1255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1255
  data arrival time                                                                                                -26.1004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1773 
  total derate : arrival time                                                                            -0.0579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2352 

  slack (with derating applied) (MET)                                                                     7.0250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2603 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                5.4875                     3.0200 &  25.0200 r
  wbs_we_i (net)                                         2   0.3201 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.0200 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6911   5.5187   1.0500   0.2745   0.5633 &  25.5833 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1567   1.0500            0.0480 &  25.6313 r
  mprj/buf_i[234] (net)                                  1   0.0090 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0119   0.1568   1.0500   0.0046   0.0051 &  25.6365 r
  data arrival time                                                                                                 25.6365

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   0.2727 &  32.8548 r
  clock reconvergence pessimism                                                                           0.0000    32.8548
  clock uncertainty                                                                                      -0.1000    32.7548
  library setup time                                                                    1.0000           -0.0911    32.6637
  data required time                                                                                                32.6637
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6637
  data arrival time                                                                                                -25.6365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1526 
  total derate : arrival time                                                                            -0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1820 

  slack (with derating applied) (MET)                                                                     7.0273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2093 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          5.8040                     3.2430 &  25.2430 r
  la_data_in[27] (net)                                   2   0.3403 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2430 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9189   5.8227   1.0500   2.1209   2.4388 &  27.6818 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1825   1.0500            0.0566 &  27.7385 r
  mprj/buf_i[155] (net)                                  2   0.0211 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0339   0.1825   1.0500   0.0137   0.0153 &  27.7538 r
  data arrival time                                                                                                 27.7538

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4410 &  35.0232 r
  clock reconvergence pessimism                                                                           0.0000    35.0232
  clock uncertainty                                                                                      -0.1000    34.9232
  library setup time                                                                    1.0000           -0.1092    34.8139
  data required time                                                                                                34.8139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8139
  data arrival time                                                                                                -27.7538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0601

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2667 
  total derate : arrival time                                                                            -0.1196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3863 

  slack (with derating applied) (MET)                                                                     7.0601 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4464 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               6.7711                     3.6589 &  25.6589 r
  io_in[33] (net)                                        2   0.3935 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.6589 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5926   6.8295   1.0500   1.0446   1.5135 &  27.1723 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1957   1.0500            0.0081 &  27.1804 r
  mprj/buf_i[225] (net)                                  2   0.0210 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0130   0.1957   1.0500   0.0049   0.0061 &  27.1865 r
  data arrival time                                                                                                 27.1865

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8878 &  34.4700 r
  clock reconvergence pessimism                                                                           0.0000    34.4700
  clock uncertainty                                                                                      -0.1000    34.3700
  library setup time                                                                    1.0000           -0.1060    34.2639
  data required time                                                                                                34.2639
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2639
  data arrival time                                                                                                -27.1865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2376 
  total derate : arrival time                                                                            -0.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3104 

  slack (with derating applied) (MET)                                                                     7.0774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3878 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          5.6294                     3.1545 &  25.1545 r
  la_data_in[25] (net)                                   2   0.3304 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1545 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7727   5.6453   1.0500   2.0435   2.3382 &  27.4927 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1766   1.0500            0.0617 &  27.5543 r
  mprj/buf_i[153] (net)                                  2   0.0191 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0231   0.1766   1.0500   0.0089   0.0103 &  27.5647 r
  data arrival time                                                                                                 27.5647

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3620 &  34.9441 r
  clock reconvergence pessimism                                                                           0.0000    34.9441
  clock uncertainty                                                                                      -0.1000    34.8441
  library setup time                                                                    1.0000           -0.1090    34.7351
  data required time                                                                                                34.7351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7351
  data arrival time                                                                                                -27.5647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1705

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2626 
  total derate : arrival time                                                                            -0.1148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3774 

  slack (with derating applied) (MET)                                                                     7.1705 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5478 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          5.6234                     3.1635 &  25.1635 r
  la_data_in[23] (net)                                   2   0.3305 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1635 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6968   5.6369   1.0500   2.0214   2.3041 &  27.4676 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1516   1.0500            0.0343 &  27.5019 r
  mprj/buf_i[151] (net)                                  1   0.0056 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0054   0.1516   1.0500   0.0020   0.0024 &  27.5042 r
  data arrival time                                                                                                 27.5042

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3065 &  34.8886 r
  clock reconvergence pessimism                                                                           0.0000    34.8886
  clock uncertainty                                                                                      -0.1000    34.7886
  library setup time                                                                    1.0000           -0.1081    34.6806
  data required time                                                                                                34.6806
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6806
  data arrival time                                                                                                -27.5042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2597 
  total derate : arrival time                                                                            -0.1115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3711 

  slack (with derating applied) (MET)                                                                     7.1764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5475 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                6.3369                     3.4510 &  25.4510 r
  io_in[5] (net)                                         2   0.3690 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.4510 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9252   6.3807   1.0500   0.7802   1.1721 &  26.6231 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2033   1.0500            0.0434 &  26.6665 r
  mprj/buf_i[197] (net)                                  2   0.0290 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0278   0.2033   1.0500   0.0111   0.0131 &  26.6796 r
  data arrival time                                                                                                 26.6796

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5317 &  34.1139 r
  clock reconvergence pessimism                                                                           0.0000    34.1139
  clock uncertainty                                                                                      -0.1000    34.0139
  library setup time                                                                    1.0000           -0.1059    33.9079
  data required time                                                                                                33.9079
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9079
  data arrival time                                                                                                -26.6796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2189 
  total derate : arrival time                                                                            -0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2774 

  slack (with derating applied) (MET)                                                                     7.2283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5057 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            4.8023                     2.6188 &  24.6188 r
  wbs_adr_i[7] (net)                                     2   0.2791 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6188 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2826   4.8356   1.0500   0.5224   0.8024 &  25.4212 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1566   1.0500            0.0914 &  25.5126 r
  mprj/buf_i[39] (net)                                   2   0.0136 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0112   0.1566   1.0500   0.0043   0.0050 &  25.5176 r
  data arrival time                                                                                                 25.5176

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.5626 &  33.1447 r
  clock reconvergence pessimism                                                                           0.0000    33.1447
  clock uncertainty                                                                                      -0.1000    33.0447
  library setup time                                                                    1.0000           -0.0962    32.9485
  data required time                                                                                                32.9485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9485
  data arrival time                                                                                                -25.5176
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1679 
  total derate : arrival time                                                                            -0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2107 

  slack (with derating applied) (MET)                                                                     7.4309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6416 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               4.8412                     2.6247 &  24.6247 r
  wbs_cyc_i (net)                                        2   0.2810 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.6247 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4928   4.8800   1.0500   0.1931   0.4817 &  25.1063 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1487   1.0500            0.0798 &  25.1861 r
  mprj/buf_i[236] (net)                                  2   0.0093 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0090   0.1487   1.0500   0.0034   0.0039 &  25.1900 r
  data arrival time                                                                                                 25.1900

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   0.2905 &  32.8726 r
  clock reconvergence pessimism                                                                           0.0000    32.8726
  clock uncertainty                                                                                      -0.1000    32.7726
  library setup time                                                                    1.0000           -0.0911    32.6815
  data required time                                                                                                32.6815
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6815
  data arrival time                                                                                                -25.1900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1536 
  total derate : arrival time                                                                            -0.0269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1805 

  slack (with derating applied) (MET)                                                                     7.4914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6719 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           4.9774                     2.7244 &  24.7244 r
  wbs_adr_i[19] (net)                                    2   0.2897 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7244 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2974   5.0081   1.0500   0.5244   0.7956 &  25.5200 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1485   1.0500            0.0713 &  25.5913 r
  mprj/buf_i[51] (net)                                   1   0.0082 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0467   0.1485   1.0500   0.0189   0.0200 &  25.6113 r
  data arrival time                                                                                                 25.6113

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.7431 &  33.3253 r
  clock reconvergence pessimism                                                                           0.0000    33.3253
  clock uncertainty                                                                                      -0.1000    33.2253
  library setup time                                                                    1.0000           -0.0982    33.1271
  data required time                                                                                                33.1271
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1271
  data arrival time                                                                                                -25.6113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1774 
  total derate : arrival time                                                                            -0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2196 

  slack (with derating applied) (MET)                                                                     7.5157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7354 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           5.3846                     2.9601 &  24.9601 r
  wbs_dat_i[30] (net)                                    2   0.3139 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9601 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2779   5.4152   1.0500   0.9235   1.2181 &  26.1782 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1478   1.0500            0.0443 &  26.2225 r
  mprj/buf_i[30] (net)                                   1   0.0052 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1478   1.0500   0.0000   0.0001 &  26.2226 r
  data arrival time                                                                                                 26.2226

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.3877 &  33.9698 r
  clock reconvergence pessimism                                                                           0.0000    33.9698
  clock uncertainty                                                                                      -0.1000    33.8698
  library setup time                                                                    1.0000           -0.1041    33.7658
  data required time                                                                                                33.7658
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7658
  data arrival time                                                                                                -26.2226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2113 
  total derate : arrival time                                                                            -0.0601 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2714 

  slack (with derating applied) (MET)                                                                     7.5432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8146 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           4.5858                     2.5234 &  24.5234 r
  wbs_adr_i[23] (net)                                    2   0.2670 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5234 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6964   4.6107   1.0500   0.6830   0.9251 &  25.4485 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1361   1.0500            0.0832 &  25.5318 r
  mprj/buf_i[55] (net)                                   1   0.0047 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1361   1.0500   0.0000   0.0001 &  25.5319 r
  data arrival time                                                                                                 25.5319

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6928 &  33.2749 r
  clock reconvergence pessimism                                                                           0.0000    33.2749
  clock uncertainty                                                                                      -0.1000    33.1749
  library setup time                                                                    1.0000           -0.0954    33.0795
  data required time                                                                                                33.0795
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0795
  data arrival time                                                                                                -25.5319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1747 
  total derate : arrival time                                                                            -0.0480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2227 

  slack (with derating applied) (MET)                                                                     7.5476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7704 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               6.3914                     3.4173 &  25.4173 r
  io_in[32] (net)                                        2   0.3692 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4173 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9350   6.4326   1.0500   0.7839   1.2293 &  26.6466 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1954   1.0500            0.0322 &  26.6788 r
  mprj/buf_i[224] (net)                                  2   0.0239 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0560   0.1954   1.0500   0.0224   0.0245 &  26.7034 r
  data arrival time                                                                                                 26.7034

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8892 &  34.4713 r
  clock reconvergence pessimism                                                                           0.0000    34.4713
  clock uncertainty                                                                                      -0.1000    34.3713
  library setup time                                                                    1.0000           -0.1060    34.2653
  data required time                                                                                                34.2653
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2653
  data arrival time                                                                                                -26.7034
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5619

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2377 
  total derate : arrival time                                                                            -0.0612 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2989 

  slack (with derating applied) (MET)                                                                     7.5619 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8609 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           4.8327                     2.6376 &  24.6376 r
  wbs_dat_i[10] (net)                                    2   0.2810 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6376 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4310   4.8654   1.0500   0.5708   0.8518 &  25.4894 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1358   1.0500            0.0665 &  25.5559 r
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1358   1.0500   0.0000   0.0001 &  25.5560 r
  data arrival time                                                                                                 25.5560

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.7417 &  33.3238 r
  clock reconvergence pessimism                                                                           0.0000    33.3238
  clock uncertainty                                                                                      -0.1000    33.2238
  library setup time                                                                    1.0000           -0.0958    33.1279
  data required time                                                                                                33.1279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1279
  data arrival time                                                                                                -25.5560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1773 
  total derate : arrival time                                                                            -0.0437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2210 

  slack (with derating applied) (MET)                                                                     7.5720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7930 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           4.5613                     2.5100 &  24.5100 r
  wbs_dat_i[23] (net)                                    2   0.2656 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5100 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6201   4.5857   1.0500   0.6471   0.8873 &  25.3973 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1344   1.0500            0.0830 &  25.4804 r
  mprj/buf_i[23] (net)                                   1   0.0041 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1344   1.0500   0.0000   0.0001 &  25.4805 r
  data arrival time                                                                                                 25.4805

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6924 &  33.2745 r
  clock reconvergence pessimism                                                                           0.0000    33.2745
  clock uncertainty                                                                                      -0.1000    33.1745
  library setup time                                                                    1.0000           -0.0950    33.0795
  data required time                                                                                                33.0795
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0795
  data arrival time                                                                                                -25.4805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1747 
  total derate : arrival time                                                                            -0.0462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2209 

  slack (with derating applied) (MET)                                                                     7.5990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8199 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            4.6436                     2.5302 &  24.5302 r
  wbs_sel_i[0] (net)                                     2   0.2698 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5302 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3561   4.6767   1.0500   0.1363   0.3967 &  24.9270 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1551   1.0500            0.0998 &  25.0268 r
  mprj/buf_i[230] (net)                                  2   0.0139 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0239   0.1551   1.0500   0.0097   0.0107 &  25.0374 r
  data arrival time                                                                                                 25.0374

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   0.2486 &  32.8307 r
  clock reconvergence pessimism                                                                           0.0000    32.8307
  clock uncertainty                                                                                      -0.1000    32.7307
  library setup time                                                                    1.0000           -0.0905    32.6403
  data required time                                                                                                32.6403
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6403
  data arrival time                                                                                                -25.0374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1514 
  total derate : arrival time                                                                            -0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1755 

  slack (with derating applied) (MET)                                                                     7.6028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7783 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          5.8446                     3.1833 &  25.1833 r
  la_data_in[54] (net)                                   2   0.3401 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1833 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8955   5.8870   1.0500   1.5730   1.9543 &  27.1375 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1756   1.0500            0.0457 &  27.1833 r
  mprj/buf_i[182] (net)                                  2   0.0165 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0616   0.1756   1.0500   0.0248   0.0267 &  27.2099 r
  data arrival time                                                                                                 27.2099

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4539 &  35.0360 r
  clock reconvergence pessimism                                                                           0.0000    35.0360
  clock uncertainty                                                                                      -0.1000    34.9360
  library setup time                                                                    1.0000           -0.1090    34.8270
  data required time                                                                                                34.8270
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8270
  data arrival time                                                                                                -27.2099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2674 
  total derate : arrival time                                                                            -0.0965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3639 

  slack (with derating applied) (MET)                                                                     7.6171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9810 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          4.5868                     2.5941 &  24.5941 r
  la_data_in[10] (net)                                   2   0.2674 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5941 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8281   4.5965   1.0500   1.5761   1.8002 &  26.3943 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1385   1.0500            0.0868 &  26.4810 r
  mprj/buf_i[138] (net)                                  1   0.0061 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1385   1.0500   0.0000   0.0002 &  26.4813 r
  data arrival time                                                                                                 26.4813

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.7374 &  34.3195 r
  clock reconvergence pessimism                                                                           0.0000    34.3195
  clock uncertainty                                                                                      -0.1000    34.2195
  library setup time                                                                    1.0000           -0.1048    34.1147
  data required time                                                                                                34.1147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1147
  data arrival time                                                                                                -26.4813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2297 
  total derate : arrival time                                                                            -0.0899 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3196 

  slack (with derating applied) (MET)                                                                     7.6334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9530 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          5.6411                     3.0726 &  25.0726 r
  la_data_in[57] (net)                                   2   0.3282 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0726 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6088   5.6818   1.0500   1.4704   1.8389 &  26.9114 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2015   1.0500            0.0793 &  26.9907 r
  mprj/buf_i[185] (net)                                  2   0.0317 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0712   0.2017   1.0500   0.0281   0.0332 &  27.0239 r
  data arrival time                                                                                                 27.0239

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3341 &  34.9162 r
  clock reconvergence pessimism                                                                           0.0000    34.9162
  clock uncertainty                                                                                      -0.1000    34.8162
  library setup time                                                                    1.0000           -0.1099    34.7063
  data required time                                                                                                34.7063
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7063
  data arrival time                                                                                                -27.0239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2611 
  total derate : arrival time                                                                            -0.0929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3540 

  slack (with derating applied) (MET)                                                                     7.6824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0364 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          5.7304                     3.1174 &  25.1175 r
  la_data_in[55] (net)                                   2   0.3333 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1175 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7452   5.7729   1.0500   1.5169   1.8939 &  27.0113 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1920   1.0500            0.0691 &  27.0804 r
  mprj/buf_i[183] (net)                                  2   0.0272 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0997   0.1920   1.0500   0.0407   0.0439 &  27.1243 r
  data arrival time                                                                                                 27.1243

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4540 &  35.0361 r
  clock reconvergence pessimism                                                                           0.0000    35.0361
  clock uncertainty                                                                                      -0.1000    34.9361
  library setup time                                                                    1.0000           -0.1096    34.8266
  data required time                                                                                                34.8266
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8266
  data arrival time                                                                                                -27.1243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2674 
  total derate : arrival time                                                                            -0.0956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3630 

  slack (with derating applied) (MET)                                                                     7.7022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0652 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           4.6287                     2.5458 &  24.5458 r
  wbs_adr_i[21] (net)                                    2   0.2695 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5458 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7434   4.6542   1.0500   0.7018   0.9490 &  25.4949 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1347   1.0500            0.0788 &  25.5737 r
  mprj/buf_i[53] (net)                                   1   0.0037 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1347   1.0500   0.0000   0.0001 &  25.5738 r
  data arrival time                                                                                                 25.5738

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.9239 &  33.5061 r
  clock reconvergence pessimism                                                                           0.0000    33.5061
  clock uncertainty                                                                                      -0.1000    33.4061
  library setup time                                                                    1.0000           -0.0979    33.3082
  data required time                                                                                                33.3082
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3082
  data arrival time                                                                                                -25.5738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1869 
  total derate : arrival time                                                                            -0.0490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2358 

  slack (with derating applied) (MET)                                                                     7.7344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9703 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           4.6776                     2.5708 &  24.5708 r
  wbs_adr_i[22] (net)                                    2   0.2723 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5708 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5760   4.7040   1.0500   0.6364   0.8827 &  25.4535 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1387   1.0500            0.0800 &  25.5335 r
  mprj/buf_i[54] (net)                                   1   0.0054 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1387   1.0500   0.0000   0.0001 &  25.5336 r
  data arrival time                                                                                                 25.5336

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.9835 &  33.5656 r
  clock reconvergence pessimism                                                                           0.0000    33.5656
  clock uncertainty                                                                                      -0.1000    33.4656
  library setup time                                                                    1.0000           -0.0994    33.3662
  data required time                                                                                                33.3662
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3662
  data arrival time                                                                                                -25.5336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1900 
  total derate : arrival time                                                                            -0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2359 

  slack (with derating applied) (MET)                                                                     7.8326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0685 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             5.1778                     2.8249 &  24.8249 r
  la_oenb[63] (net)                                      2   0.3012 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8249 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6994   5.2137   1.0500   1.1037   1.4262 &  26.2510 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2630   1.0500            0.1566 &  26.4076 r
  mprj/buf_i[127] (net)                                  2   0.0695 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0097   0.2641   1.0500   0.0039   0.0161 &  26.4237 r
  data arrival time                                                                                                 26.4237

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.9090 &  34.4911 r
  clock reconvergence pessimism                                                                           0.0000    34.4911
  clock uncertainty                                                                                      -0.1000    34.3911
  library setup time                                                                    1.0000           -0.1117    34.2795
  data required time                                                                                                34.2795
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2795
  data arrival time                                                                                                -26.4237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2387 
  total derate : arrival time                                                                            -0.0761 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3149 

  slack (with derating applied) (MET)                                                                     7.8558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1707 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           4.6855                     2.5781 &  24.5781 r
  wbs_adr_i[31] (net)                                    2   0.2729 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5781 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1601   4.7112   1.0500   0.8799   1.1336 &  25.7117 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1394   1.0500            0.0804 &  25.7921 r
  mprj/buf_i[63] (net)                                   1   0.0057 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1394   1.0500   0.0000   0.0002 &  25.7923 r
  data arrival time                                                                                                 25.7923

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.2810 &  33.8632 r
  clock reconvergence pessimism                                                                           0.0000    33.8632
  clock uncertainty                                                                                      -0.1000    33.7632
  library setup time                                                                    1.0000           -0.1019    33.6612
  data required time                                                                                                33.6612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6612
  data arrival time                                                                                                -25.7923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2057 
  total derate : arrival time                                                                            -0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2635 

  slack (with derating applied) (MET)                                                                     7.8690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1325 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                6.3299                     3.3617 &  25.3617 r
  io_in[1] (net)                                         2   0.3649 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.3617 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4587   6.3789   1.0500   0.1746   0.6442 &  26.0059 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1947   1.0500            0.0348 &  26.0407 r
  mprj/buf_i[193] (net)                                  2   0.0240 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0068   0.1947   1.0500   0.0026   0.0038 &  26.0445 r
  data arrival time                                                                                                 26.0445

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5429 &  34.1250 r
  clock reconvergence pessimism                                                                           0.0000    34.1250
  clock uncertainty                                                                                      -0.1000    34.0250
  library setup time                                                                    1.0000           -0.1055    33.9195
  data required time                                                                                                33.9195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9195
  data arrival time                                                                                                -26.0445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2195 
  total derate : arrival time                                                                            -0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2520 

  slack (with derating applied) (MET)                                                                     7.8749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1269 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           4.3984                     2.4018 &  24.4018 r
  wbs_adr_i[11] (net)                                    2   0.2556 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4018 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8057   4.4269   1.0500   0.3256   0.5679 &  24.9697 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1304   1.0500            0.0888 &  25.0585 r
  mprj/buf_i[43] (net)                                   1   0.0031 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0090   0.1304   1.0500   0.0034   0.0037 &  25.0622 r
  data arrival time                                                                                                 25.0622

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.5588 &  33.1409 r
  clock reconvergence pessimism                                                                           0.0000    33.1409
  clock uncertainty                                                                                      -0.1000    33.0409
  library setup time                                                                    1.0000           -0.0925    32.9484
  data required time                                                                                                32.9484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9484
  data arrival time                                                                                                -25.0622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1677 
  total derate : arrival time                                                                            -0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1991 

  slack (with derating applied) (MET)                                                                     7.8862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0853 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            4.3679                     2.3899 &  24.3899 r
  wbs_sel_i[1] (net)                                     2   0.2540 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3899 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.3951   1.0500   0.0000   0.2264 &  24.6164 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1521   1.0500            0.1142 &  24.7306 r
  mprj/buf_i[231] (net)                                  2   0.0142 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0247   0.1521   1.0500   0.0099   0.0109 &  24.7415 r
  data arrival time                                                                                                 24.7415

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   0.2374 &  32.8196 r
  clock reconvergence pessimism                                                                           0.0000    32.8196
  clock uncertainty                                                                                      -0.1000    32.7196
  library setup time                                                                    1.0000           -0.0903    32.6293
  data required time                                                                                                32.6293
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6293
  data arrival time                                                                                                -24.7415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1508 
  total derate : arrival time                                                                            -0.0167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1675 

  slack (with derating applied) (MET)                                                                     7.8877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0552 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          5.4422                     2.9750 &  24.9750 r
  la_data_in[51] (net)                                   2   0.3169 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9750 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6902   5.4778   1.0500   1.5083   1.8492 &  26.8242 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1523   1.0500            0.0455 &  26.8697 r
  mprj/buf_i[179] (net)                                  1   0.0071 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0531   0.1523   1.0500   0.0214   0.0227 &  26.8924 r
  data arrival time                                                                                                 26.8924

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4067 &  34.9889 r
  clock reconvergence pessimism                                                                           0.0000    34.9889
  clock uncertainty                                                                                      -0.1000    34.8889
  library setup time                                                                    1.0000           -0.1081    34.7808
  data required time                                                                                                34.7808
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7808
  data arrival time                                                                                                -26.8924
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2649 
  total derate : arrival time                                                                            -0.0913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3563 

  slack (with derating applied) (MET)                                                                     7.8884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2446 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           4.3888                     2.4254 &  24.4254 r
  wbs_adr_i[24] (net)                                    2   0.2558 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4254 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1057   4.4091   1.0500   0.4514   0.6619 &  25.0874 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1322   1.0500            0.0920 &  25.1793 r
  mprj/buf_i[56] (net)                                   1   0.0041 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1322   1.0500   0.0000   0.0001 &  25.1794 r
  data arrival time                                                                                                 25.1794

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6945 &  33.2766 r
  clock reconvergence pessimism                                                                           0.0000    33.2766
  clock uncertainty                                                                                      -0.1000    33.1766
  library setup time                                                                    1.0000           -0.0945    33.0821
  data required time                                                                                                33.0821
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0821
  data arrival time                                                                                                -25.1794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1748 
  total derate : arrival time                                                                            -0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2107 

  slack (with derating applied) (MET)                                                                     7.9027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1134 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           4.6857                     2.5884 &  24.5884 r
  wbs_dat_i[24] (net)                                    2   0.2733 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5884 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4136   4.7081   1.0500   0.5714   0.8038 &  25.3921 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1400   1.0500            0.0812 &  25.4734 r
  mprj/buf_i[24] (net)                                   1   0.0060 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1400   1.0500   0.0000   0.0001 &  25.4735 r
  data arrival time                                                                                                 25.4735

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.0576 &  33.6397 r
  clock reconvergence pessimism                                                                           0.0000    33.6397
  clock uncertainty                                                                                      -0.1000    33.5397
  library setup time                                                                    1.0000           -0.1004    33.4393
  data required time                                                                                                33.4393
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4393
  data arrival time                                                                                                -25.4735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1939 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (MET)                                                                     7.9658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2019 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               4.6577                     2.6336 &  24.6336 r
  io_in[13] (net)                                        2   0.2716 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.6336 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5220   4.6688   1.0500   0.9738   1.1762 &  25.8098 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2016   1.0500            0.1417 &  25.9515 r
  mprj/buf_i[205] (net)                                  2   0.0402 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0116   0.2017   1.0500   0.0046   0.0084 &  25.9598 r
  data arrival time                                                                                                 25.9598

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5765 &  34.1586 r
  clock reconvergence pessimism                                                                           0.0000    34.1586
  clock uncertainty                                                                                      -0.1000    34.0586
  library setup time                                                                    1.0000           -0.1061    33.9525
  data required time                                                                                                33.9525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9525
  data arrival time                                                                                                -25.9598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2212 
  total derate : arrival time                                                                            -0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2844 

  slack (with derating applied) (MET)                                                                     7.9926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2770 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           4.8341                     2.6564 &  24.6564 r
  wbs_dat_i[28] (net)                                    2   0.2815 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6564 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2475   4.8620   1.0500   0.9190   1.1857 &  25.8421 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1378   1.0500            0.0690 &  25.9111 r
  mprj/buf_i[28] (net)                                   1   0.0039 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1378   1.0500   0.0000   0.0002 &  25.9112 r
  data arrival time                                                                                                 25.9112

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.5803 &  34.1625 r
  clock reconvergence pessimism                                                                           0.0000    34.1625
  clock uncertainty                                                                                      -0.1000    34.0625
  library setup time                                                                    1.0000           -0.1036    33.9588
  data required time                                                                                                33.9588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9588
  data arrival time                                                                                                -25.9112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2214 
  total derate : arrival time                                                                            -0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2812 

  slack (with derating applied) (MET)                                                                     8.0476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3288 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            4.4244                     2.4123 &  24.4123 r
  wbs_dat_i[5] (net)                                     2   0.2570 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4123 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.3491   4.4546   1.0500   0.1401   0.3806 &  24.7929 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1379   1.0500            0.0952 &  24.8881 r
  mprj/buf_i[5] (net)                                    1   0.0067 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0164   0.1379   1.0500   0.0065   0.0071 &  24.8952 r
  data arrival time                                                                                                 24.8952

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.5624 &  33.1445 r
  clock reconvergence pessimism                                                                           0.0000    33.1445
  clock uncertainty                                                                                      -0.1000    33.0445
  library setup time                                                                    1.0000           -0.0942    32.9503
  data required time                                                                                                32.9503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9503
  data arrival time                                                                                                -24.8952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1679 
  total derate : arrival time                                                                            -0.0230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1909 

  slack (with derating applied) (MET)                                                                     8.0551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2460 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               6.8047                     3.5861 &  25.5861 r
  io_in[37] (net)                                        2   0.3915 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5861 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.8661   1.0500   0.0000   0.5457 &  26.1318 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2261   1.0500            0.0325 &  26.1642 r
  mprj/buf_i[229] (net)                                  2   0.0368 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2263   1.0500   0.0000   0.0040 &  26.1682 r
  data arrival time                                                                                                 26.1682

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8652 &  34.4473 r
  clock reconvergence pessimism                                                                           0.0000    34.4473
  clock uncertainty                                                                                      -0.1000    34.3473
  library setup time                                                                    1.0000           -0.1073    34.2400
  data required time                                                                                                34.2400
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2400
  data arrival time                                                                                                -26.1682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2364 
  total derate : arrival time                                                                            -0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2642 

  slack (with derating applied) (MET)                                                                     8.0718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3359 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          5.4136                     2.9562 &  24.9562 r
  la_data_in[52] (net)                                   2   0.3151 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9562 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4439   5.4504   1.0500   1.4034   1.7435 &  26.6997 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1468   1.0500            0.0409 &  26.7405 r
  mprj/buf_i[180] (net)                                  1   0.0044 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0113   0.1468   1.0500   0.0043   0.0047 &  26.7452 r
  data arrival time                                                                                                 26.7452

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4527 &  35.0348 r
  clock reconvergence pessimism                                                                           0.0000    35.0348
  clock uncertainty                                                                                      -0.1000    34.9348
  library setup time                                                                    1.0000           -0.1079    34.8269
  data required time                                                                                                34.8269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8269
  data arrival time                                                                                                -26.7452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2674 
  total derate : arrival time                                                                            -0.0852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3525 

  slack (with derating applied) (MET)                                                                     8.0817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4342 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           4.6397                     2.5378 &  24.5378 r
  wbs_adr_i[30] (net)                                    2   0.2698 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5378 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1399   4.6681   1.0500   0.8716   1.1368 &  25.6746 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1380   1.0500            0.0816 &  25.7562 r
  mprj/buf_i[62] (net)                                   1   0.0053 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1380   1.0500   0.0000   0.0001 &  25.7563 r
  data arrival time                                                                                                 25.7563

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.4791 &  34.0613 r
  clock reconvergence pessimism                                                                           0.0000    34.0613
  clock uncertainty                                                                                      -0.1000    33.9613
  library setup time                                                                    1.0000           -0.1031    33.8581
  data required time                                                                                                33.8581
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8581
  data arrival time                                                                                                -25.7563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2161 
  total derate : arrival time                                                                            -0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2741 

  slack (with derating applied) (MET)                                                                     8.1019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3760 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           4.4954                     2.4766 &  24.4766 r
  wbs_dat_i[25] (net)                                    2   0.2618 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4766 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5839   4.5184   1.0500   0.6403   0.8715 &  25.3481 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1357   1.0500            0.0887 &  25.4367 r
  mprj/buf_i[25] (net)                                   1   0.0051 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1357   1.0500   0.0000   0.0001 &  25.4368 r
  data arrival time                                                                                                 25.4368

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.2268 &  33.8089 r
  clock reconvergence pessimism                                                                           0.0000    33.8089
  clock uncertainty                                                                                      -0.1000    33.7089
  library setup time                                                                    1.0000           -0.1007    33.6083
  data required time                                                                                                33.6083
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6083
  data arrival time                                                                                                -25.4368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2028 
  total derate : arrival time                                                                            -0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2486 

  slack (with derating applied) (MET)                                                                     8.1714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4200 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          5.2931                     2.8904 &  24.8904 r
  la_data_in[50] (net)                                   2   0.3080 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8904 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1427   5.3284   1.0500   1.2816   1.6078 &  26.4983 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1628   1.0500            0.0672 &  26.5655 r
  mprj/buf_i[178] (net)                                  2   0.0134 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0375   0.1628   1.0500   0.0153   0.0165 &  26.5820 r
  data arrival time                                                                                                 26.5820

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4083 &  34.9904 r
  clock reconvergence pessimism                                                                           0.0000    34.9904
  clock uncertainty                                                                                      -0.1000    34.8904
  library setup time                                                                    1.0000           -0.1085    34.7819
  data required time                                                                                                34.7819
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7819
  data arrival time                                                                                                -26.5820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2650 
  total derate : arrival time                                                                            -0.0805 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3456 

  slack (with derating applied) (MET)                                                                     8.2000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5455 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               4.3382                     2.4730 &  24.4730 r
  io_in[21] (net)                                        2   0.2541 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4730 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8069   4.3430   1.0500   1.1327   1.2934 &  25.7664 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1801   1.0500            0.1404 &  25.9068 r
  mprj/buf_i[213] (net)                                  2   0.0298 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1803   1.0500   0.0000   0.0035 &  25.9103 r
  data arrival time                                                                                                 25.9103

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.7769 &  34.3590 r
  clock reconvergence pessimism                                                                           0.0000    34.3590
  clock uncertainty                                                                                      -0.1000    34.2590
  library setup time                                                                    1.0000           -0.1056    34.1535
  data required time                                                                                                34.1535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1535
  data arrival time                                                                                                -25.9103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2318 
  total derate : arrival time                                                                            -0.0684 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3002 

  slack (with derating applied) (MET)                                                                     8.2432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5434 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                5.9456                     3.1740 &  25.1740 r
  io_in[2] (net)                                         2   0.3432 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.1740 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.9865   1.0500   0.0000   0.4089 &  25.5829 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1958   1.0500            0.0599 &  25.6428 r
  mprj/buf_i[194] (net)                                  2   0.0278 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0257   0.1958   1.0500   0.0102   0.0121 &  25.6549 r
  data arrival time                                                                                                 25.6549

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5384 &  34.1206 r
  clock reconvergence pessimism                                                                           0.0000    34.1206
  clock uncertainty                                                                                      -0.1000    34.0206
  library setup time                                                                    1.0000           -0.1056    33.9150
  data required time                                                                                                33.9150
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9150
  data arrival time                                                                                                -25.6549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2601

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2192 
  total derate : arrival time                                                                            -0.0229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2421 

  slack (with derating applied) (MET)                                                                     8.2601 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5022 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           4.2011                     2.3080 &  24.3080 r
  wbs_dat_i[19] (net)                                    2   0.2443 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3080 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4233   4.2246   1.0500   0.1693   0.3772 &  24.6852 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1322   1.0500            0.1038 &  24.7890 r
  mprj/buf_i[19] (net)                                   1   0.0054 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1322   1.0500   0.0000   0.0001 &  24.7891 r
  data arrival time                                                                                                 24.7891

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.7501 &  33.3322 r
  clock reconvergence pessimism                                                                           0.0000    33.3322
  clock uncertainty                                                                                      -0.1000    33.2322
  library setup time                                                                    1.0000           -0.0953    33.1369
  data required time                                                                                                33.1369
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1369
  data arrival time                                                                                                -24.7891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1777 
  total derate : arrival time                                                                            -0.0229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2007 

  slack (with derating applied) (MET)                                                                     8.3478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5485 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              4.6423                     2.5483 &  24.5483 r
  la_oenb[1] (net)                                       2   0.2701 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.5483 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9351   4.6694   1.0500   0.7838   1.0362 &  25.5845 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1433   1.0500            0.0873 &  25.6718 r
  mprj/buf_i[65] (net)                                   1   0.0079 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0037   0.1433   1.0500   0.0014   0.0017 &  25.6735 r
  data arrival time                                                                                                 25.6735

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.6926 &  34.2748 r
  clock reconvergence pessimism                                                                           0.0000    34.2748
  clock uncertainty                                                                                      -0.1000    34.1748
  library setup time                                                                    1.0000           -0.1056    34.0692
  data required time                                                                                                34.0692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0692
  data arrival time                                                                                                -25.6735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2274 
  total derate : arrival time                                                                            -0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2809 

  slack (with derating applied) (MET)                                                                     8.3957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6766 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           3.9676                     2.1859 &  24.1859 r
  wbs_dat_i[22] (net)                                    2   0.2308 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1859 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4820   3.9875   1.0500   0.1941   0.3808 &  24.5668 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1309   1.0500            0.1174 &  24.6842 r
  mprj/buf_i[22] (net)                                   1   0.0063 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1309   1.0500   0.0000   0.0001 &  24.6843 r
  data arrival time                                                                                                 24.6843

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.6943 &  33.2764 r
  clock reconvergence pessimism                                                                           0.0000    33.2764
  clock uncertainty                                                                                      -0.1000    33.1764
  library setup time                                                                    1.0000           -0.0942    33.0822
  data required time                                                                                                33.0822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0822
  data arrival time                                                                                                -24.6843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1748 
  total derate : arrival time                                                                            -0.0237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1985 

  slack (with derating applied) (MET)                                                                     8.3979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5964 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           4.1012                     2.2433 &  24.2433 r
  wbs_dat_i[18] (net)                                    2   0.2382 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2433 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4024   4.1255   1.0500   0.1602   0.3704 &  24.6137 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1316   1.0500            0.1094 &  24.7231 r
  mprj/buf_i[18] (net)                                   1   0.0057 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1316   1.0500   0.0000   0.0001 &  24.7232 r
  data arrival time                                                                                                 24.7232

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.7454 &  33.3275 r
  clock reconvergence pessimism                                                                           0.0000    33.3275
  clock uncertainty                                                                                      -0.1000    33.2275
  library setup time                                                                    1.0000           -0.0951    33.1324
  data required time                                                                                                33.1324
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1324
  data arrival time                                                                                                -24.7232
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1775 
  total derate : arrival time                                                                            -0.0229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2003 

  slack (with derating applied) (MET)                                                                     8.4092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6096 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               6.2552                     3.3271 &  25.3271 r
  io_in[35] (net)                                        2   0.3607 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.3271 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.3020   1.0500   0.0000   0.4475 &  25.7746 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2005   1.0500            0.0453 &  25.8200 r
  mprj/buf_i[227] (net)                                  2   0.0279 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0119   0.2005   1.0500   0.0048   0.0063 &  25.8263 r
  data arrival time                                                                                                 25.8263

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8817 &  34.4638 r
  clock reconvergence pessimism                                                                           0.0000    34.4638
  clock uncertainty                                                                                      -0.1000    34.3638
  library setup time                                                                    1.0000           -0.1062    34.2576
  data required time                                                                                                34.2576
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2576
  data arrival time                                                                                                -25.8263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2373 
  total derate : arrival time                                                                            -0.0238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2611 

  slack (with derating applied) (MET)                                                                     8.4313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6924 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                5.6453                     3.0384 &  25.0384 r
  io_in[3] (net)                                         2   0.3274 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.0384 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.7010   1.0500   0.0000   0.3686 &  25.4069 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1882   1.0500            0.0697 &  25.4767 r
  mprj/buf_i[195] (net)                                  2   0.0255 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1882   1.0500   0.0000   0.0012 &  25.4778 r
  data arrival time                                                                                                 25.4778

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5360 &  34.1182 r
  clock reconvergence pessimism                                                                           0.0000    34.1182
  clock uncertainty                                                                                      -0.1000    34.0182
  library setup time                                                                    1.0000           -0.1053    33.9129
  data required time                                                                                                33.9129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9129
  data arrival time                                                                                                -25.4778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2191 
  total derate : arrival time                                                                            -0.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2400 

  slack (with derating applied) (MET)                                                                     8.4350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6751 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           4.3884                     2.4164 &  24.4164 r
  wbs_adr_i[27] (net)                                    2   0.2555 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4164 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7278   4.4115   1.0500   0.6911   0.9189 &  25.3353 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1429   1.0500            0.1033 &  25.4386 r
  mprj/buf_i[59] (net)                                   1   0.0095 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1429   1.0500   0.0000   0.0004 &  25.4390 r
  data arrival time                                                                                                 25.4390

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.5226 &  34.1047 r
  clock reconvergence pessimism                                                                           0.0000    34.1047
  clock uncertainty                                                                                      -0.1000    34.0047
  library setup time                                                                    1.0000           -0.1045    33.9003
  data required time                                                                                                33.9003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9003
  data arrival time                                                                                                -25.4390
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2184 
  total derate : arrival time                                                                            -0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2671 

  slack (with derating applied) (MET)                                                                     8.4612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7283 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                5.5661                     3.0026 &  25.0026 r
  io_in[4] (net)                                         2   0.3230 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.0026 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.6181   1.0500   0.0000   0.3491 &  25.3516 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1868   1.0500            0.0734 &  25.4251 r
  mprj/buf_i[196] (net)                                  2   0.0254 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1869   1.0500   0.0000   0.0012 &  25.4262 r
  data arrival time                                                                                                 25.4262

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5324 &  34.1145 r
  clock reconvergence pessimism                                                                           0.0000    34.1145
  clock uncertainty                                                                                      -0.1000    34.0145
  library setup time                                                                    1.0000           -0.1052    33.9093
  data required time                                                                                                33.9093
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9093
  data arrival time                                                                                                -25.4262
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2189 
  total derate : arrival time                                                                            -0.0202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2391 

  slack (with derating applied) (MET)                                                                     8.4831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7222 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           4.3219                     2.3829 &  24.3829 r
  wbs_adr_i[26] (net)                                    2   0.2517 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3829 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2272   4.3436   1.0500   0.4985   0.7119 &  25.0948 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1333   1.0500            0.0973 &  25.1921 r
  mprj/buf_i[58] (net)                                   1   0.0051 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1333   1.0500   0.0000   0.0001 &  25.1922 r
  data arrival time                                                                                                 25.1922

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.3193 &  33.9014 r
  clock reconvergence pessimism                                                                           0.0000    33.9014
  clock uncertainty                                                                                      -0.1000    33.8014
  library setup time                                                                    1.0000           -0.1008    33.7006
  data required time                                                                                                33.7006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7006
  data arrival time                                                                                                -25.1922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2077 
  total derate : arrival time                                                                            -0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2462 

  slack (with derating applied) (MET)                                                                     8.5084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7546 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           4.2018                     2.3186 &  24.3186 r
  wbs_adr_i[25] (net)                                    2   0.2447 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3186 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1335   4.2221   1.0500   0.4614   0.6651 &  24.9837 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1328   1.0500            0.1045 &  25.0882 r
  mprj/buf_i[57] (net)                                   1   0.0057 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1328   1.0500   0.0000   0.0002 &  25.0885 r
  data arrival time                                                                                                 25.0885

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.2224 &  33.8045 r
  clock reconvergence pessimism                                                                           0.0000    33.8045
  clock uncertainty                                                                                      -0.1000    33.7045
  library setup time                                                                    1.0000           -0.0999    33.6046
  data required time                                                                                                33.6046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6046
  data arrival time                                                                                                -25.0885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2026 
  total derate : arrival time                                                                            -0.0367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2393 

  slack (with derating applied) (MET)                                                                     8.5161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7554 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               4.3254                     2.4252 &  24.4252 r
  io_in[14] (net)                                        2   0.2534 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4252 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8240   4.3367   1.0500   0.7087   0.8987 &  25.3238 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1807   1.0500            0.1424 &  25.4663 r
  mprj/buf_i[206] (net)                                  2   0.0307 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1809   1.0500   0.0000   0.0027 &  25.4689 r
  data arrival time                                                                                                 25.4689

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.6105 &  34.1926 r
  clock reconvergence pessimism                                                                           0.0000    34.1926
  clock uncertainty                                                                                      -0.1000    34.0926
  library setup time                                                                    1.0000           -0.1054    33.9873
  data required time                                                                                                33.9873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9873
  data arrival time                                                                                                -25.4689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5183

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2230 
  total derate : arrival time                                                                            -0.0497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2727 

  slack (with derating applied) (MET)                                                                     8.5183 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7910 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          5.0531                     2.7536 &  24.7536 r
  la_data_in[49] (net)                                   2   0.2937 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7536 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7941   5.0880   1.0500   1.1413   1.4533 &  26.2070 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1639   1.0500            0.0833 &  26.2902 r
  mprj/buf_i[177] (net)                                  2   0.0159 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0250   0.1639   1.0500   0.0100   0.0112 &  26.3014 r
  data arrival time                                                                                                 26.3014

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4542 &  35.0364 r
  clock reconvergence pessimism                                                                           0.0000    35.0364
  clock uncertainty                                                                                      -0.1000    34.9364
  library setup time                                                                    1.0000           -0.1085    34.8278
  data required time                                                                                                34.8278
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8278
  data arrival time                                                                                                -26.3014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5264

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2674 
  total derate : arrival time                                                                            -0.0737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3411 

  slack (with derating applied) (MET)                                                                     8.5264 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8676 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          5.2126                     2.8472 &  24.8472 r
  la_data_in[59] (net)                                   2   0.3033 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8472 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1014   5.2468   1.0500   0.8503   1.1576 &  26.0048 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2039   1.0500            0.1088 &  26.1136 r
  mprj/buf_i[187] (net)                                  2   0.0365 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0644   0.2042   1.0500   0.0257   0.0312 &  26.1448 r
  data arrival time                                                                                                 26.1448

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3040 &  34.8861 r
  clock reconvergence pessimism                                                                           0.0000    34.8861
  clock uncertainty                                                                                      -0.1000    34.7861
  library setup time                                                                    1.0000           -0.1100    34.6761
  data required time                                                                                                34.6761
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6761
  data arrival time                                                                                                -26.1448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2595 
  total derate : arrival time                                                                            -0.0618 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (MET)                                                                     8.5313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8526 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          5.1152                     2.8208 &  24.8208 r
  la_data_in[34] (net)                                   2   0.2984 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8208 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4904   5.1422   1.0500   0.9420   1.2180 &  26.0388 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1609   1.0500            0.0769 &  26.1157 r
  mprj/buf_i[162] (net)                                  2   0.0137 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0100   0.1609   1.0500   0.0038   0.0045 &  26.1202 r
  data arrival time                                                                                                 26.1202

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.2821 &  34.8642 r
  clock reconvergence pessimism                                                                           0.0000    34.8642
  clock uncertainty                                                                                      -0.1000    34.7642
  library setup time                                                                    1.0000           -0.1084    34.6558
  data required time                                                                                                34.6558
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6558
  data arrival time                                                                                                -26.1202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5357

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2584 
  total derate : arrival time                                                                            -0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3202 

  slack (with derating applied) (MET)                                                                     8.5357 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8559 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               5.1523                     2.8055 &  24.8055 r
  io_in[29] (net)                                        2   0.2995 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.8055 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1907   5.1882   1.0500   0.4850   0.7733 &  25.5788 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1800   1.0500            0.0929 &  25.6717 r
  mprj/buf_i[221] (net)                                  2   0.0248 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1801   1.0500   0.0000   0.0011 &  25.6729 r
  data arrival time                                                                                                 25.6729

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8649 &  34.4470 r
  clock reconvergence pessimism                                                                           0.0000    34.4470
  clock uncertainty                                                                                      -0.1000    34.3470
  library setup time                                                                    1.0000           -0.1055    34.2415
  data required time                                                                                                34.2415
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2415
  data arrival time                                                                                                -25.6729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2364 
  total derate : arrival time                                                                            -0.0413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2777 

  slack (with derating applied) (MET)                                                                     8.5687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8464 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               4.6688                     2.5929 &  24.5929 r
  io_in[23] (net)                                        2   0.2727 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5929 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7006   4.6860   1.0500   0.6641   0.8849 &  25.4778 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1951   1.0500            0.1341 &  25.6119 r
  mprj/buf_i[215] (net)                                  2   0.0360 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1953   1.0500   0.0000   0.0039 &  25.6157 r
  data arrival time                                                                                                 25.6157

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8129 &  34.3951 r
  clock reconvergence pessimism                                                                           0.0000    34.3951
  clock uncertainty                                                                                      -0.1000    34.2951
  library setup time                                                                    1.0000           -0.1062    34.1889
  data required time                                                                                                34.1889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1889
  data arrival time                                                                                                -25.6157
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2337 
  total derate : arrival time                                                                            -0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2824 

  slack (with derating applied) (MET)                                                                     8.5732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8556 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               6.0003                     3.2045 &  25.2045 r
  io_in[34] (net)                                        2   0.3464 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.2045 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.0416   1.0500   0.0000   0.4081 &  25.6126 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1900   1.0500            0.0508 &  25.6634 r
  mprj/buf_i[226] (net)                                  2   0.0239 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1900   1.0500   0.0000   0.0012 &  25.6646 r
  data arrival time                                                                                                 25.6646

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8864 &  34.4685 r
  clock reconvergence pessimism                                                                           0.0000    34.4685
  clock uncertainty                                                                                      -0.1000    34.3685
  library setup time                                                                    1.0000           -0.1058    34.2627
  data required time                                                                                                34.2627
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2627
  data arrival time                                                                                                -25.6646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2375 
  total derate : arrival time                                                                            -0.0219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2595 

  slack (with derating applied) (MET)                                                                     8.5981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8576 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             3.6292                     2.0290 &  24.0290 r
  la_oenb[18] (net)                                      2   0.2120 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0290 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4806   3.6391   1.0500   1.4697   1.6627 &  25.6917 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1248   1.0500            0.1332 &  25.8250 r
  mprj/buf_i[82] (net)                                   1   0.0056 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1248   1.0500   0.0000   0.0002 &  25.8252 r
  data arrival time                                                                                                 25.8252

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.0501 &  34.6322 r
  clock reconvergence pessimism                                                                           0.0000    34.6322
  clock uncertainty                                                                                      -0.1000    34.5322
  library setup time                                                                    1.0000           -0.1026    34.4296
  data required time                                                                                                34.4296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4296
  data arrival time                                                                                                -25.8252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2462 
  total derate : arrival time                                                                            -0.0855 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3317 

  slack (with derating applied) (MET)                                                                     8.6044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9361 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             4.9381                     2.6956 &  24.6956 r
  la_oenb[62] (net)                                      2   0.2872 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6956 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2652   4.9709   1.0500   0.5156   0.7946 &  25.4901 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2818   1.0500            0.1825 &  25.6727 r
  mprj/buf_i[126] (net)                                  2   0.0811 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1215   0.2829   1.0500   0.0493   0.0641 &  25.7368 r
  data arrival time                                                                                                 25.7368

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.9846 &  34.5667 r
  clock reconvergence pessimism                                                                           0.0000    34.5667
  clock uncertainty                                                                                      -0.1000    34.4667
  library setup time                                                                    1.0000           -0.1125    34.3543
  data required time                                                                                                34.3543
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3543
  data arrival time                                                                                                -25.7368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2427 
  total derate : arrival time                                                                            -0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2923 

  slack (with derating applied) (MET)                                                                     8.6175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9098 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           4.3384                     2.3829 &  24.3829 r
  wbs_dat_i[27] (net)                                    2   0.2523 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3829 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3931   4.3623   1.0500   0.5615   0.7872 &  25.1702 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1536   1.0500            0.1176 &  25.2878 r
  mprj/buf_i[27] (net)                                   2   0.0154 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1536   1.0500   0.0000   0.0005 &  25.2883 r
  data arrival time                                                                                                 25.2883

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.5434 &  34.1255 r
  clock reconvergence pessimism                                                                           0.0000    34.1255
  clock uncertainty                                                                                      -0.1000    34.0255
  library setup time                                                                    1.0000           -0.1052    33.9203
  data required time                                                                                                33.9203
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9203
  data arrival time                                                                                                -25.2883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2195 
  total derate : arrival time                                                                            -0.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2626 

  slack (with derating applied) (MET)                                                                     8.6320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8946 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           4.0704                     2.2277 &  24.2277 r
  wbs_dat_i[21] (net)                                    2   0.2365 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2277 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4506   4.0940   1.0500   0.1807   0.3880 &  24.6157 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1267   1.0500            0.1063 &  24.7219 r
  mprj/buf_i[21] (net)                                   1   0.0035 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1267   1.0500   0.0000   0.0001 &  24.7220 r
  data arrival time                                                                                                 24.7220

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.9882 &  33.5703 r
  clock reconvergence pessimism                                                                           0.0000    33.5703
  clock uncertainty                                                                                      -0.1000    33.4703
  library setup time                                                                    1.0000           -0.0966    33.3737
  data required time                                                                                                33.3737
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3737
  data arrival time                                                                                                -24.7220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1903 
  total derate : arrival time                                                                            -0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2138 

  slack (with derating applied) (MET)                                                                     8.6517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8655 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                5.1061                     2.7939 &  24.7939 r
  io_in[6] (net)                                         2   0.2973 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.7939 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1988   5.1380   1.0500   0.0750   0.3463 &  25.1402 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1829   1.0500            0.0988 &  25.2390 r
  mprj/buf_i[198] (net)                                  2   0.0270 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0071   0.1829   1.0500   0.0027   0.0042 &  25.2432 r
  data arrival time                                                                                                 25.2432

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5292 &  34.1114 r
  clock reconvergence pessimism                                                                           0.0000    34.1114
  clock uncertainty                                                                                      -0.1000    34.0114
  library setup time                                                                    1.0000           -0.1051    33.9063
  data required time                                                                                                33.9063
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9063
  data arrival time                                                                                                -25.2432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6631

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2188 
  total derate : arrival time                                                                            -0.0214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2401 

  slack (with derating applied) (MET)                                                                     8.6631 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9033 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              4.2278                     2.3532 &  24.3532 r
  la_oenb[3] (net)                                       2   0.2470 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.3532 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8515   4.2424   1.0500   0.7495   0.9503 &  25.3036 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1313   1.0500            0.1017 &  25.4052 r
  mprj/buf_i[67] (net)                                   1   0.0048 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1313   1.0500   0.0000   0.0001 &  25.4053 r
  data arrival time                                                                                                 25.4053

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.6911 &  34.2733 r
  clock reconvergence pessimism                                                                           0.0000    34.2733
  clock uncertainty                                                                                      -0.1000    34.1733
  library setup time                                                                    1.0000           -0.1026    34.0706
  data required time                                                                                                34.0706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0706
  data arrival time                                                                                                -25.4053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2273 
  total derate : arrival time                                                                            -0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2774 

  slack (with derating applied) (MET)                                                                     8.6653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9427 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              4.4359                     2.4584 &  24.4584 r
  la_oenb[5] (net)                                       2   0.2589 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.4584 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6684   4.4552   1.0500   0.6350   0.8536 &  25.3120 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1377   1.0500            0.0950 &  25.4070 r
  mprj/buf_i[69] (net)                                   1   0.0066 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1377   1.0500   0.0000   0.0003 &  25.4073 r
  data arrival time                                                                                                 25.4073

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.6979 &  34.2800 r
  clock reconvergence pessimism                                                                           0.0000    34.2800
  clock uncertainty                                                                                      -0.1000    34.1800
  library setup time                                                                    1.0000           -0.1042    34.0758
  data required time                                                                                                34.0758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0758
  data arrival time                                                                                                -25.4073
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6684

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2276 
  total derate : arrival time                                                                            -0.0452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2728 

  slack (with derating applied) (MET)                                                                     8.6684 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9413 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          5.0624                     2.7695 &  24.7695 r
  la_data_in[53] (net)                                   2   0.2947 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7695 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4466   5.0943   1.0500   1.0006   1.2998 &  26.0693 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1451   1.0500            0.0620 &  26.1313 r
  mprj/buf_i[181] (net)                                  1   0.0060 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1451   1.0500   0.0000   0.0001 &  26.1314 r
  data arrival time                                                                                                 26.1314

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4534 &  35.0356 r
  clock reconvergence pessimism                                                                           0.0000    35.0356
  clock uncertainty                                                                                      -0.1000    34.9356
  library setup time                                                                    1.0000           -0.1078    34.8277
  data required time                                                                                                34.8277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8277
  data arrival time                                                                                                -26.1314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2674 
  total derate : arrival time                                                                            -0.0649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3323 

  slack (with derating applied) (MET)                                                                     8.6963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0286 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              4.1666                     2.3292 &  24.3292 r
  la_oenb[6] (net)                                       2   0.2437 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.3292 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8256   4.1784   1.0500   0.7454   0.9314 &  25.2606 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1300   1.0500            0.1045 &  25.3651 r
  mprj/buf_i[70] (net)                                   1   0.0046 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1300   1.0500   0.0000   0.0002 &  25.3653 r
  data arrival time                                                                                                 25.3653

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.7004 &  34.2826 r
  clock reconvergence pessimism                                                                           0.0000    34.2826
  clock uncertainty                                                                                      -0.1000    34.1826
  library setup time                                                                    1.0000           -0.1023    34.0802
  data required time                                                                                                34.0802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0802
  data arrival time                                                                                                -25.3653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2278 
  total derate : arrival time                                                                            -0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2771 

  slack (with derating applied) (MET)                                                                     8.7150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9921 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          4.8353                     2.6473 &  24.6473 r
  la_data_in[62] (net)                                   2   0.2814 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6473 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4337   4.8653   1.0500   0.5815   0.8552 &  25.5025 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2407   1.0500            0.1617 &  25.6642 r
  mprj/buf_i[190] (net)                                  2   0.0599 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0455   0.2413   1.0500   0.0184   0.0277 &  25.6919 r
  data arrival time                                                                                                 25.6919

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.0533 &  34.6354 r
  clock reconvergence pessimism                                                                           0.0000    34.6354
  clock uncertainty                                                                                      -0.1000    34.5354
  library setup time                                                                    1.0000           -0.1111    34.4243
  data required time                                                                                                34.4243
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4243
  data arrival time                                                                                                -25.6919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2463 
  total derate : arrival time                                                                            -0.0497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2961 

  slack (with derating applied) (MET)                                                                     8.7324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0285 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          4.8552                     2.6662 &  24.6662 r
  la_data_in[48] (net)                                   2   0.2827 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6662 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5453   4.8839   1.0500   1.0406   1.3172 &  25.9835 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1555   1.0500            0.0872 &  26.0707 r
  mprj/buf_i[176] (net)                                  2   0.0127 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0309   0.1556   1.0500   0.0124   0.0135 &  26.0842 r
  data arrival time                                                                                                 26.0842

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4516 &  35.0337 r
  clock reconvergence pessimism                                                                           0.0000    35.0337
  clock uncertainty                                                                                      -0.1000    34.9337
  library setup time                                                                    1.0000           -0.1082    34.8255
  data required time                                                                                                34.8255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8255
  data arrival time                                                                                                -26.0842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2673 
  total derate : arrival time                                                                            -0.0675 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3348 

  slack (with derating applied) (MET)                                                                     8.7414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0762 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          4.8701                     2.6742 &  24.6742 r
  la_data_in[46] (net)                                   2   0.2835 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6742 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5340   4.8987   1.0500   1.0354   1.3097 &  25.9840 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1595   1.0500            0.0905 &  26.0745 r
  mprj/buf_i[174] (net)                                  2   0.0147 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1595   1.0500   0.0000   0.0006 &  26.0751 r
  data arrival time                                                                                                 26.0751

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4500 &  35.0322 r
  clock reconvergence pessimism                                                                           0.0000    35.0322
  clock uncertainty                                                                                      -0.1000    34.9322
  library setup time                                                                    1.0000           -0.1084    34.8238
  data required time                                                                                                34.8238
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8238
  data arrival time                                                                                                -26.0751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2672 
  total derate : arrival time                                                                            -0.0667 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3339 

  slack (with derating applied) (MET)                                                                     8.7487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0826 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             4.9447                     2.6864 &  24.6864 r
  la_oenb[61] (net)                                      2   0.2871 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6864 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7274   4.9822   1.0500   0.6960   0.9989 &  25.6853 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2134   1.0500            0.1313 &  25.8166 r
  mprj/buf_i[125] (net)                                  2   0.0438 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0177   0.2139   1.0500   0.0068   0.0135 &  25.8300 r
  data arrival time                                                                                                 25.8300

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.2125 &  34.7946 r
  clock reconvergence pessimism                                                                           0.0000    34.7946
  clock uncertainty                                                                                      -0.1000    34.6946
  library setup time                                                                    1.0000           -0.1103    34.5843
  data required time                                                                                                34.5843
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5843
  data arrival time                                                                                                -25.8300
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2547 
  total derate : arrival time                                                                            -0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3092 

  slack (with derating applied) (MET)                                                                     8.7543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0635 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          4.8137                     2.6448 &  24.6448 r
  la_data_in[47] (net)                                   2   0.2803 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6448 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3889   4.8419   1.0500   0.9767   1.2465 &  25.8913 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1747   1.0500            0.1088 &  26.0001 r
  mprj/buf_i[175] (net)                                  2   0.0244 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0713   0.1747   1.0500   0.0288   0.0314 &  26.0315 r
  data arrival time                                                                                                 26.0315

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4556 &  35.0377 r
  clock reconvergence pessimism                                                                           0.0000    35.0377
  clock uncertainty                                                                                      -0.1000    34.9377
  library setup time                                                                    1.0000           -0.1089    34.8288
  data required time                                                                                                34.8288
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8288
  data arrival time                                                                                                -26.0315
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2675 
  total derate : arrival time                                                                            -0.0660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3335 

  slack (with derating applied) (MET)                                                                     8.7973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1309 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                4.6550                     2.5618 &  24.5618 r
  io_in[8] (net)                                         2   0.2711 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.5618 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4042   4.6796   1.0500   0.1565   0.3769 &  24.9387 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1859   1.0500            0.1267 &  25.0654 r
  mprj/buf_i[200] (net)                                  2   0.0310 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1860   1.0500   0.0000   0.0027 &  25.0681 r
  data arrival time                                                                                                 25.0681

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5085 &  34.0906 r
  clock reconvergence pessimism                                                                           0.0000    34.0906
  clock uncertainty                                                                                      -0.1000    33.9906
  library setup time                                                                    1.0000           -0.1052    33.8854
  data required time                                                                                                33.8854
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8854
  data arrival time                                                                                                -25.0681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2177 
  total derate : arrival time                                                                            -0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2418 

  slack (with derating applied) (MET)                                                                     8.8173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0591 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             4.0737                     2.2666 &  24.2666 r
  la_oenb[10] (net)                                      2   0.2378 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2666 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2026   4.0877   1.0500   0.8797   1.0749 &  25.3415 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1268   1.0500            0.1068 &  25.4483 r
  mprj/buf_i[74] (net)                                   1   0.0036 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1268   1.0500   0.0000   0.0001 &  25.4484 r
  data arrival time                                                                                                 25.4484

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.9003 &  34.4824 r
  clock reconvergence pessimism                                                                           0.0000    34.4824
  clock uncertainty                                                                                      -0.1000    34.3824
  library setup time                                                                    1.0000           -0.1028    34.2796
  data required time                                                                                                34.2796
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2796
  data arrival time                                                                                                -25.4484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2383 
  total derate : arrival time                                                                            -0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2946 

  slack (with derating applied) (MET)                                                                     8.8312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1257 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           4.1921                     2.3138 &  24.3138 r
  wbs_adr_i[29] (net)                                    2   0.2441 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3138 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0998   4.2121   1.0500   0.4482   0.6491 &  24.9629 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1277   1.0500            0.0998 &  25.0627 r
  mprj/buf_i[61] (net)                                   1   0.0032 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1277   1.0500   0.0000   0.0001 &  25.0628 r
  data arrival time                                                                                                 25.0628

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.5196 &  34.1017 r
  clock reconvergence pessimism                                                                           0.0000    34.1017
  clock uncertainty                                                                                      -0.1000    34.0017
  library setup time                                                                    1.0000           -0.1009    33.9008
  data required time                                                                                                33.9008
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9008
  data arrival time                                                                                                -25.0628
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2182 
  total derate : arrival time                                                                            -0.0357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2539 

  slack (with derating applied) (MET)                                                                     8.8380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0919 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          4.9789                     2.7325 &  24.7325 r
  la_data_in[58] (net)                                   2   0.2899 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7325 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7860   5.0095   1.0500   0.7198   0.9989 &  25.7314 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1761   1.0500            0.1000 &  25.8314 r
  mprj/buf_i[186] (net)                                  2   0.0240 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0290   0.1761   1.0500   0.0117   0.0137 &  25.8451 r
  data arrival time                                                                                                 25.8451

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3166 &  34.8987 r
  clock reconvergence pessimism                                                                           0.0000    34.8987
  clock uncertainty                                                                                      -0.1000    34.7987
  library setup time                                                                    1.0000           -0.1089    34.6898
  data required time                                                                                                34.6898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6898
  data arrival time                                                                                                -25.8451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8447

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2602 
  total derate : arrival time                                                                            -0.0530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3132 

  slack (with derating applied) (MET)                                                                     8.8447 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1579 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               4.3307                     2.4059 &  24.4059 r
  io_in[27] (net)                                        2   0.2529 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4059 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5305   4.3471   1.0500   0.6107   0.8061 &  25.2120 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1717   1.0500            0.1358 &  25.3478 r
  mprj/buf_i[219] (net)                                  2   0.0266 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1717   1.0500   0.0000   0.0012 &  25.3490 r
  data arrival time                                                                                                 25.3490

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8368 &  34.4189 r
  clock reconvergence pessimism                                                                           0.0000    34.4189
  clock uncertainty                                                                                      -0.1000    34.3189
  library setup time                                                                    1.0000           -0.1052    34.2138
  data required time                                                                                                34.2138
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2138
  data arrival time                                                                                                -25.3490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2349 
  total derate : arrival time                                                                            -0.0449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2798 

  slack (with derating applied) (MET)                                                                     8.8648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1447 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               3.9832                     2.2129 &  24.2129 r
  io_in[11] (net)                                        2   0.2324 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2129 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0217   3.9975   1.0500   0.4153   0.5818 &  24.7947 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1765   1.0500            0.1587 &  24.9534 r
  mprj/buf_i[203] (net)                                  2   0.0310 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1766   1.0500   0.0000   0.0028 &  24.9562 r
  data arrival time                                                                                                 24.9562

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.4875 &  34.0696 r
  clock reconvergence pessimism                                                                           0.0000    34.0696
  clock uncertainty                                                                                      -0.1000    33.9696
  library setup time                                                                    1.0000           -0.1048    33.8648
  data required time                                                                                                33.8648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8648
  data arrival time                                                                                                -24.9562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2166 
  total derate : arrival time                                                                            -0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2519 

  slack (with derating applied) (MET)                                                                     8.9086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1606 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             4.7977                     2.6482 &  24.6482 r
  la_oenb[39] (net)                                      2   0.2798 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6482 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9984   4.8217   1.0500   0.7817   1.0339 &  25.6820 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1575   1.0500            0.0933 &  25.7754 r
  mprj/buf_i[103] (net)                                  2   0.0141 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0097   0.1575   1.0500   0.0039   0.0046 &  25.7800 r
  data arrival time                                                                                                 25.7800

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3203 &  34.9025 r
  clock reconvergence pessimism                                                                           0.0000    34.9025
  clock uncertainty                                                                                      -0.1000    34.8025
  library setup time                                                                    1.0000           -0.1082    34.6942
  data required time                                                                                                34.6942
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6942
  data arrival time                                                                                                -25.7800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2604 
  total derate : arrival time                                                                            -0.0539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3143 

  slack (with derating applied) (MET)                                                                     8.9142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2285 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          4.4967                     2.4702 &  24.4702 r
  la_data_in[39] (net)                                   2   0.2616 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4702 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3475   4.5216   1.0500   0.9398   1.1890 &  25.6591 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1413   1.0500            0.0946 &  25.7538 r
  mprj/buf_i[167] (net)                                  1   0.0080 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1413   1.0500   0.0000   0.0003 &  25.7541 r
  data arrival time                                                                                                 25.7541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3168 &  34.8989 r
  clock reconvergence pessimism                                                                           0.0000    34.8989
  clock uncertainty                                                                                      -0.1000    34.7989
  library setup time                                                                    1.0000           -0.1071    34.6918
  data required time                                                                                                34.6918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6918
  data arrival time                                                                                                -25.7541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2602 
  total derate : arrival time                                                                            -0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (MET)                                                                     8.9377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2591 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          4.7316                     2.5844 &  24.5844 r
  la_data_in[45] (net)                                   2   0.2751 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5844 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1835   4.7618   1.0500   0.8894   1.1626 &  25.7471 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1656   1.0500            0.1048 &  25.8519 r
  mprj/buf_i[173] (net)                                  2   0.0195 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0058   0.1656   1.0500   0.0022   0.0032 &  25.8551 r
  data arrival time                                                                                                 25.8551

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4505 &  35.0326 r
  clock reconvergence pessimism                                                                           0.0000    35.0326
  clock uncertainty                                                                                      -0.1000    34.9326
  library setup time                                                                    1.0000           -0.1086    34.8240
  data required time                                                                                                34.8240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8240
  data arrival time                                                                                                -25.8551
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2672 
  total derate : arrival time                                                                            -0.0605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3277 

  slack (with derating applied) (MET)                                                                     8.9689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2967 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                4.6845                     2.5607 &  24.5607 r
  io_in[7] (net)                                         2   0.2725 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.5607 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.7136   1.0500   0.0000   0.2390 &  24.7997 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1774   1.0500            0.1191 &  24.9188 r
  mprj/buf_i[199] (net)                                  2   0.0271 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1774   1.0500   0.0000   0.0012 &  24.9201 r
  data arrival time                                                                                                 24.9201

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5231 &  34.1052 r
  clock reconvergence pessimism                                                                           0.0000    34.1052
  clock uncertainty                                                                                      -0.1000    34.0052
  library setup time                                                                    1.0000           -0.1048    33.9004
  data required time                                                                                                33.9004
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9004
  data arrival time                                                                                                -24.9201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2184 
  total derate : arrival time                                                                            -0.0171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2355 

  slack (with derating applied) (MET)                                                                     8.9803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2158 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           4.1772                     2.3055 &  24.3055 r
  wbs_adr_i[28] (net)                                    2   0.2433 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3055 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9288   4.1968   1.0500   0.3779   0.5756 &  24.8810 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1357   1.0500            0.1092 &  24.9903 r
  mprj/buf_i[60] (net)                                   1   0.0073 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1357   1.0500   0.0000   0.0003 &  24.9906 r
  data arrival time                                                                                                 24.9906

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.6134 &  34.1956 r
  clock reconvergence pessimism                                                                           0.0000    34.1956
  clock uncertainty                                                                                      -0.1000    34.0956
  library setup time                                                                    1.0000           -0.1033    33.9922
  data required time                                                                                                33.9922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9922
  data arrival time                                                                                                -24.9906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2232 
  total derate : arrival time                                                                            -0.0326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2558 

  slack (with derating applied) (MET)                                                                     9.0017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2575 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             4.7385                     2.5904 &  24.5904 r
  la_oenb[59] (net)                                      2   0.2756 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5904 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6359   4.7687   1.0500   0.6601   0.9307 &  25.5211 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1877   1.0500            0.1215 &  25.6425 r
  mprj/buf_i[123] (net)                                  2   0.0306 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0529   0.1879   1.0500   0.0212   0.0263 &  25.6689 r
  data arrival time                                                                                                 25.6689

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3177 &  34.8998 r
  clock reconvergence pessimism                                                                           0.0000    34.8998
  clock uncertainty                                                                                      -0.1000    34.7998
  library setup time                                                                    1.0000           -0.1094    34.6904
  data required time                                                                                                34.6904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6904
  data arrival time                                                                                                -25.6689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0215

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2603 
  total derate : arrival time                                                                            -0.0514 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3116 

  slack (with derating applied) (MET)                                                                     9.0215 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3331 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           4.0319                     2.2244 &  24.2244 r
  wbs_dat_i[26] (net)                                    2   0.2347 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2244 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4959   4.0514   1.0500   0.2002   0.3858 &  24.6102 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1292   1.0500            0.1117 &  24.7219 r
  mprj/buf_i[26] (net)                                   1   0.0051 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1292   1.0500   0.0000   0.0002 &  24.7221 r
  data arrival time                                                                                                 24.7221

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.3877 &  33.9698 r
  clock reconvergence pessimism                                                                           0.0000    33.9698
  clock uncertainty                                                                                      -0.1000    33.8698
  library setup time                                                                    1.0000           -0.1003    33.7695
  data required time                                                                                                33.7695
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7695
  data arrival time                                                                                                -24.7221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2113 
  total derate : arrival time                                                                            -0.0237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2350 

  slack (with derating applied) (MET)                                                                     9.0474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2824 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             5.0298                     2.7747 &  24.7747 r
  la_oenb[54] (net)                                      2   0.2934 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7747 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3518   5.0560   1.0500   0.5497   0.8069 &  25.5816 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1775   1.0500            0.0985 &  25.6801 r
  mprj/buf_i[118] (net)                                  2   0.0244 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0483   0.1776   1.0500   0.0194   0.0214 &  25.7015 r
  data arrival time                                                                                                 25.7015

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3866 &  34.9687 r
  clock reconvergence pessimism                                                                           0.0000    34.9687
  clock uncertainty                                                                                      -0.1000    34.8687
  library setup time                                                                    1.0000           -0.1091    34.7597
  data required time                                                                                                34.7597
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7597
  data arrival time                                                                                                -25.7015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2639 
  total derate : arrival time                                                                            -0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3080 

  slack (with derating applied) (MET)                                                                     9.0581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3661 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           4.2506                     2.3499 &  24.3499 r
  la_data_in[6] (net)                                    2   0.2477 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3499 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9148   4.2692   1.0500   0.3725   0.5707 &  24.9206 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1298   1.0500            0.0984 &  25.0190 r
  mprj/buf_i[134] (net)                                  1   0.0039 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1298   1.0500   0.0000   0.0002 &  25.0192 r
  data arrival time                                                                                                 25.0192

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.7022 &  34.2844 r
  clock reconvergence pessimism                                                                           0.0000    34.2844
  clock uncertainty                                                                                      -0.1000    34.1844
  library setup time                                                                    1.0000           -0.1023    34.0821
  data required time                                                                                                34.0821
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0821
  data arrival time                                                                                                -25.0192
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2279 
  total derate : arrival time                                                                            -0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2597 

  slack (with derating applied) (MET)                                                                     9.0630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3227 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          4.5122                     2.4852 &  24.4852 r
  la_data_in[44] (net)                                   2   0.2628 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4852 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1522   4.5360   1.0500   0.8782   1.1200 &  25.6053 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1513   1.0500            0.1045 &  25.7098 r
  mprj/buf_i[172] (net)                                  2   0.0129 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0097   0.1513   1.0500   0.0037   0.0044 &  25.7142 r
  data arrival time                                                                                                 25.7142

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4244 &  35.0066 r
  clock reconvergence pessimism                                                                           0.0000    35.0066
  clock uncertainty                                                                                      -0.1000    34.9066
  library setup time                                                                    1.0000           -0.1081    34.7985
  data required time                                                                                                34.7985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7985
  data arrival time                                                                                                -25.7142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2659 
  total derate : arrival time                                                                            -0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3244 

  slack (with derating applied) (MET)                                                                     9.0843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4087 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           4.0697                     2.2725 &  24.2725 r
  la_data_in[1] (net)                                    2   0.2379 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2725 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1235   4.0824   1.0500   0.4281   0.6039 &  24.8765 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1287   1.0500            0.1091 &  24.9855 r
  mprj/buf_i[129] (net)                                  1   0.0046 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1287   1.0500   0.0000   0.0001 &  24.9856 r
  data arrival time                                                                                                 24.9856

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.6939 &  34.2760 r
  clock reconvergence pessimism                                                                           0.0000    34.2760
  clock uncertainty                                                                                      -0.1000    34.1760
  library setup time                                                                    1.0000           -0.1020    34.0740
  data required time                                                                                                34.0740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0740
  data arrival time                                                                                                -24.9856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2274 
  total derate : arrival time                                                                            -0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2614 

  slack (with derating applied) (MET)                                                                     9.0884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3498 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          4.4496                     2.4521 &  24.4521 r
  la_data_in[42] (net)                                   2   0.2592 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4521 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0532   4.4724   1.0500   0.8364   1.0711 &  25.5231 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1521   1.0500            0.1093 &  25.6324 r
  mprj/buf_i[170] (net)                                  2   0.0137 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0079   0.1521   1.0500   0.0030   0.0036 &  25.6361 r
  data arrival time                                                                                                 25.6361

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3628 &  34.9449 r
  clock reconvergence pessimism                                                                           0.0000    34.9449
  clock uncertainty                                                                                      -0.1000    34.8449
  library setup time                                                                    1.0000           -0.1081    34.7368
  data required time                                                                                                34.7368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7368
  data arrival time                                                                                                -25.6361
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2626 
  total derate : arrival time                                                                            -0.0564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3190 

  slack (with derating applied) (MET)                                                                     9.1007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4197 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           4.0484                     2.2280 &  24.2280 r
  la_data_in[2] (net)                                    2   0.2355 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2280 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0113   4.0688   1.0500   0.4128   0.6091 &  24.8371 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1422   1.0500            0.1241 &  24.9612 r
  mprj/buf_i[130] (net)                                  1   0.0114 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1422   1.0500   0.0000   0.0003 &  24.9615 r
  data arrival time                                                                                                 24.9615

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.6925 &  34.2746 r
  clock reconvergence pessimism                                                                           0.0000    34.2746
  clock uncertainty                                                                                      -0.1000    34.1746
  library setup time                                                                    1.0000           -0.1053    34.0693
  data required time                                                                                                34.0693
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0693
  data arrival time                                                                                                -24.9615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2273 
  total derate : arrival time                                                                            -0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2623 

  slack (with derating applied) (MET)                                                                     9.1078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3700 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           4.0004                     2.2126 &  24.2126 r
  la_data_in[5] (net)                                    2   0.2330 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2126 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0726   4.0186   1.0500   0.4367   0.6240 &  24.8366 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1261   1.0500            0.1105 &  24.9471 r
  mprj/buf_i[133] (net)                                  1   0.0037 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1261   1.0500   0.0000   0.0001 &  24.9472 r
  data arrival time                                                                                                 24.9472

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.6893 &  34.2715 r
  clock reconvergence pessimism                                                                           0.0000    34.2715
  clock uncertainty                                                                                      -0.1000    34.1715
  library setup time                                                                    1.0000           -0.1014    34.0701
  data required time                                                                                                34.0701
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0701
  data arrival time                                                                                                -24.9472
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2272 
  total derate : arrival time                                                                            -0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2622 

  slack (with derating applied) (MET)                                                                     9.1229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3850 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              4.1424                     2.2846 &  24.2846 r
  la_oenb[2] (net)                                       2   0.2412 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.2846 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7921   4.1621   1.0500   0.3206   0.5134 &  24.7981 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1338   1.0500            0.1094 &  24.9075 r
  mprj/buf_i[66] (net)                                   1   0.0066 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0100   0.1338   1.0500   0.0038   0.0042 &  24.9116 r
  data arrival time                                                                                                 24.9116

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.6918 &  34.2739 r
  clock reconvergence pessimism                                                                           0.0000    34.2739
  clock uncertainty                                                                                      -0.1000    34.1739
  library setup time                                                                    1.0000           -0.1033    34.0707
  data required time                                                                                                34.0707
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0707
  data arrival time                                                                                                -24.9116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2273 
  total derate : arrival time                                                                            -0.0299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2572 

  slack (with derating applied) (MET)                                                                     9.1591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4162 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               3.8796                     2.1692 &  24.1692 r
  io_in[16] (net)                                        2   0.2268 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1692 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9983   3.8896   1.0500   0.3947   0.5469 &  24.7161 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1648   1.0500            0.1569 &  24.8730 r
  mprj/buf_i[208] (net)                                  2   0.0262 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1648   1.0500   0.0000   0.0012 &  24.8742 r
  data arrival time                                                                                                 24.8742

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.6619 &  34.2440 r
  clock reconvergence pessimism                                                                           0.0000    34.2440
  clock uncertainty                                                                                      -0.1000    34.1440
  library setup time                                                                    1.0000           -0.1048    34.0392
  data required time                                                                                                34.0392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0392
  data arrival time                                                                                                -24.8742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2257 
  total derate : arrival time                                                                            -0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2593 

  slack (with derating applied) (MET)                                                                     9.1650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4243 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               4.9380                     2.6895 &  24.6895 r
  io_in[31] (net)                                        2   0.2870 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.6895 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.9729   1.0500   0.0000   0.2694 &  24.9589 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1771   1.0500            0.1031 &  25.0620 r
  mprj/buf_i[223] (net)                                  2   0.0248 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0408   0.1771   1.0500   0.0166   0.0186 &  25.0807 r
  data arrival time                                                                                                 25.0807

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8846 &  34.4668 r
  clock reconvergence pessimism                                                                           0.0000    34.4668
  clock uncertainty                                                                                      -0.1000    34.3668
  library setup time                                                                    1.0000           -0.1053    34.2615
  data required time                                                                                                34.2615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2615
  data arrival time                                                                                                -25.0807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2375 
  total derate : arrival time                                                                            -0.0186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2561 

  slack (with derating applied) (MET)                                                                     9.1808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4369 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             4.6987                     2.5818 &  24.5818 r
  la_oenb[55] (net)                                      2   0.2736 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5818 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4586   4.7262   1.0500   0.5899   0.8437 &  25.4255 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1754   1.0500            0.1165 &  25.5420 r
  mprj/buf_i[119] (net)                                  2   0.0258 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0124   0.1755   1.0500   0.0050   0.0065 &  25.5485 r
  data arrival time                                                                                                 25.5485

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3616 &  34.9438 r
  clock reconvergence pessimism                                                                           0.0000    34.9438
  clock uncertainty                                                                                      -0.1000    34.8438
  library setup time                                                                    1.0000           -0.1090    34.7348
  data required time                                                                                                34.7348
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7348
  data arrival time                                                                                                -25.5485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2626 
  total derate : arrival time                                                                            -0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3086 

  slack (with derating applied) (MET)                                                                     9.1863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4949 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             4.3457                     2.3949 &  24.3949 r
  la_oenb[43] (net)                                      2   0.2530 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3949 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9024   4.3676   1.0500   0.7505   0.9787 &  25.3736 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1598   1.0500            0.1232 &  25.4968 r
  mprj/buf_i[107] (net)                                  2   0.0191 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0076   0.1598   1.0500   0.0029   0.0037 &  25.5005 r
  data arrival time                                                                                                 25.5005

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4249 &  35.0070 r
  clock reconvergence pessimism                                                                           0.0000    35.0070
  clock uncertainty                                                                                      -0.1000    34.9070
  library setup time                                                                    1.0000           -0.1084    34.7986
  data required time                                                                                                34.7986
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7986
  data arrival time                                                                                                -25.5005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2659 
  total derate : arrival time                                                                            -0.0526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3185 

  slack (with derating applied) (MET)                                                                     9.2981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6166 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             4.5210                     2.5108 &  24.5108 r
  la_oenb[45] (net)                                      2   0.2640 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5108 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5845   4.5382   1.0500   0.6384   0.8512 &  25.3620 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1670   1.0500            0.1197 &  25.4817 r
  mprj/buf_i[109] (net)                                  2   0.0221 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0790   0.1670   1.0500   0.0322   0.0347 &  25.5164 r
  data arrival time                                                                                                 25.5164

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4509 &  35.0330 r
  clock reconvergence pessimism                                                                           0.0000    35.0330
  clock uncertainty                                                                                      -0.1000    34.9330
  library setup time                                                                    1.0000           -0.1086    34.8243
  data required time                                                                                                34.8243
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8243
  data arrival time                                                                                                -25.5164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2673 
  total derate : arrival time                                                                            -0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3151 

  slack (with derating applied) (MET)                                                                     9.3080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6231 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          4.6403                     2.5553 &  24.5553 r
  la_data_in[56] (net)                                   2   0.2704 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5553 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1840   4.6672   1.0500   0.4711   0.7146 &  25.2699 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1750   1.0500            0.1197 &  25.3896 r
  mprj/buf_i[184] (net)                                  2   0.0260 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0484   0.1751   1.0500   0.0192   0.0213 &  25.4109 r
  data arrival time                                                                                                 25.4109

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3542 &  34.9363 r
  clock reconvergence pessimism                                                                           0.0000    34.9363
  clock uncertainty                                                                                      -0.1000    34.8363
  library setup time                                                                    1.0000           -0.1090    34.7274
  data required time                                                                                                34.7274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7274
  data arrival time                                                                                                -25.4109
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3165

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2622 
  total derate : arrival time                                                                            -0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3029 

  slack (with derating applied) (MET)                                                                     9.3165 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6194 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             4.4602                     2.4530 &  24.4530 r
  la_oenb[49] (net)                                      2   0.2596 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4530 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5937   4.4846   1.0500   0.6423   0.8755 &  25.3285 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1618   1.0500            0.1180 &  25.4465 r
  mprj/buf_i[113] (net)                                  2   0.0194 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0423   0.1618   1.0500   0.0168   0.0184 &  25.4649 r
  data arrival time                                                                                                 25.4649

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4410 &  35.0231 r
  clock reconvergence pessimism                                                                           0.0000    35.0231
  clock uncertainty                                                                                      -0.1000    34.9231
  library setup time                                                                    1.0000           -0.1085    34.8147
  data required time                                                                                                34.8147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8147
  data arrival time                                                                                                -25.4649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2667 
  total derate : arrival time                                                                            -0.0482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3149 

  slack (with derating applied) (MET)                                                                     9.3498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6647 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           3.7710                     2.0960 &  24.0960 r
  la_data_in[4] (net)                                    2   0.2199 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0960 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8240   3.7849   1.0500   0.3197   0.4837 &  24.5797 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1325   1.0500            0.1319 &  24.7115 r
  mprj/buf_i[132] (net)                                  1   0.0084 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0040   0.1325   1.0500   0.0015   0.0018 &  24.7133 r
  data arrival time                                                                                                 24.7133

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.6956 &  34.2777 r
  clock reconvergence pessimism                                                                           0.0000    34.2777
  clock uncertainty                                                                                      -0.1000    34.1777
  library setup time                                                                    1.0000           -0.1029    34.0748
  data required time                                                                                                34.0748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0748
  data arrival time                                                                                                -24.7133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2275 
  total derate : arrival time                                                                            -0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2569 

  slack (with derating applied) (MET)                                                                     9.3614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6183 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          4.2349                     2.3278 &  24.3278 r
  la_data_in[63] (net)                                   2   0.2464 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3278 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3538   4.2585   1.0500   0.1365   0.3480 &  24.6758 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2379   1.0500            0.1923 &  24.8681 r
  mprj/buf_i[191] (net)                                  2   0.0630 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0284   0.2389   1.0500   0.0113   0.0224 &  24.8906 r
  data arrival time                                                                                                 24.8906

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.9593 &  34.5415 r
  clock reconvergence pessimism                                                                           0.0000    34.5415
  clock uncertainty                                                                                      -0.1000    34.4415
  library setup time                                                                    1.0000           -0.1107    34.3307
  data required time                                                                                                34.3307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3307
  data arrival time                                                                                                -24.8906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4402

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2414 
  total derate : arrival time                                                                            -0.0268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2682 

  slack (with derating applied) (MET)                                                                     9.4402 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7084 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              3.5296                     1.9698 &  23.9698 r
  la_oenb[8] (net)                                       2   0.2060 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.9698 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0180   3.5396   1.0500   0.4121   0.5579 &  24.5278 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1207   1.0500            0.1354 &  24.6631 r
  mprj/buf_i[72] (net)                                   1   0.0042 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1207   1.0500   0.0000   0.0001 &  24.6632 r
  data arrival time                                                                                                 24.6632

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.7374 &  34.3195 r
  clock reconvergence pessimism                                                                           0.0000    34.3195
  clock uncertainty                                                                                      -0.1000    34.2195
  library setup time                                                                    1.0000           -0.1004    34.1192
  data required time                                                                                                34.1192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1192
  data arrival time                                                                                                -24.6632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2297 
  total derate : arrival time                                                                            -0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2627 

  slack (with derating applied) (MET)                                                                     9.4559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7187 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           3.7085                     2.0494 &  24.0494 r
  wbs_dat_i[29] (net)                                    2   0.2158 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0494 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2451   3.7248   1.0500   0.0952   0.2547 &  24.3040 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1260   1.0500            0.1290 &  24.4331 r
  mprj/buf_i[29] (net)                                   1   0.0056 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1260   1.0500   0.0000   0.0001 &  24.4332 r
  data arrival time                                                                                                 24.4332

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.5196 &  34.1018 r
  clock reconvergence pessimism                                                                           0.0000    34.1018
  clock uncertainty                                                                                      -0.1000    34.0018
  library setup time                                                                    1.0000           -0.1005    33.9013
  data required time                                                                                                33.9013
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9013
  data arrival time                                                                                                -24.4332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2182 
  total derate : arrival time                                                                            -0.0183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2365 

  slack (with derating applied) (MET)                                                                     9.4681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7046 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          3.5238                     1.9765 &  23.9765 r
  la_data_in[11] (net)                                   2   0.2060 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9765 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3076   3.5320   1.0500   0.5189   0.6589 &  24.6354 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1212   1.0500            0.1363 &  24.7717 r
  mprj/buf_i[139] (net)                                  1   0.0045 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1212   1.0500   0.0000   0.0001 &  24.7718 r
  data arrival time                                                                                                 24.7718

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.9013 &  34.4835 r
  clock reconvergence pessimism                                                                           0.0000    34.4835
  clock uncertainty                                                                                      -0.1000    34.3834
  library setup time                                                                    1.0000           -0.1014    34.2820
  data required time                                                                                                34.2820
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2820
  data arrival time                                                                                                -24.7718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2383 
  total derate : arrival time                                                                            -0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2762 

  slack (with derating applied) (MET)                                                                     9.5102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7864 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             4.0990                     2.2668 &  24.2668 r
  la_oenb[38] (net)                                      2   0.2388 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2668 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4238   4.1171   1.0500   0.5608   0.7580 &  25.0249 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1373   1.0500            0.1160 &  25.1408 r
  mprj/buf_i[102] (net)                                  1   0.0087 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0586   0.1373   1.0500   0.0237   0.0253 &  25.1661 r
  data arrival time                                                                                                 25.1661

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3054 &  34.8876 r
  clock reconvergence pessimism                                                                           0.0000    34.8876
  clock uncertainty                                                                                      -0.1000    34.7876
  library setup time                                                                    1.0000           -0.1061    34.6815
  data required time                                                                                                34.6815
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6815
  data arrival time                                                                                                -25.1661
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2596 
  total derate : arrival time                                                                            -0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3024 

  slack (with derating applied) (MET)                                                                     9.5154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8178 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          3.3260                     1.8521 &  23.8521 r
  la_data_in[19] (net)                                   2   0.1938 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8521 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8903   3.3362   1.0500   0.7714   0.9253 &  24.7774 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1214   1.0500            0.1490 &  24.9263 r
  mprj/buf_i[147] (net)                                  1   0.0060 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1214   1.0500   0.0000   0.0002 &  24.9266 r
  data arrival time                                                                                                 24.9266

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.0770 &  34.6591 r
  clock reconvergence pessimism                                                                           0.0000    34.6591
  clock uncertainty                                                                                      -0.1000    34.5592
  library setup time                                                                    1.0000           -0.1019    34.4573
  data required time                                                                                                34.4573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4573
  data arrival time                                                                                                -24.9266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2476 
  total derate : arrival time                                                                            -0.0512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2987 

  slack (with derating applied) (MET)                                                                     9.5307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8295 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              3.3962                     1.8879 &  23.8879 r
  la_oenb[9] (net)                                       2   0.1978 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.8879 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7974   3.4069   1.0500   0.3248   0.4653 &  24.3532 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1177   1.0500            0.1408 &  24.4940 r
  mprj/buf_i[73] (net)                                   1   0.0037 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1177   1.0500   0.0000   0.0001 &  24.4941 r
  data arrival time                                                                                                 24.4941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.6467 &  34.2288 r
  clock reconvergence pessimism                                                                           0.0000    34.2288
  clock uncertainty                                                                                      -0.1000    34.1288
  library setup time                                                                    1.0000           -0.0991    34.0297
  data required time                                                                                                34.0297
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0297
  data arrival time                                                                                                -24.4941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2249 
  total derate : arrival time                                                                            -0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2538 

  slack (with derating applied) (MET)                                                                     9.5356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7894 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          4.4967                     2.4788 &  24.4788 r
  la_data_in[61] (net)                                   2   0.2620 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4788 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6097   4.5200   1.0500   0.2431   0.4651 &  24.9438 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2192   1.0500            0.1630 &  25.1068 r
  mprj/buf_i[189] (net)                                  2   0.0506 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0138   0.2199   1.0500   0.0055   0.0127 &  25.1195 r
  data arrival time                                                                                                 25.1195

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3008 &  34.8829 r
  clock reconvergence pessimism                                                                           0.0000    34.8829
  clock uncertainty                                                                                      -0.1000    34.7829
  library setup time                                                                    1.0000           -0.1106    34.6723
  data required time                                                                                                34.6723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6723
  data arrival time                                                                                                -25.1195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5528

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2594 
  total derate : arrival time                                                                            -0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2899 

  slack (with derating applied) (MET)                                                                     9.5528 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8427 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               3.2084                     1.7924 &  23.7924 r
  io_in[12] (net)                                        2   0.1871 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7924 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4895   3.2172   1.0500   0.1924   0.3078 &  24.1002 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1630   1.0500            0.1929 &  24.2931 r
  mprj/buf_i[204] (net)                                  2   0.0292 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1631   1.0500   0.0000   0.0024 &  24.2955 r
  data arrival time                                                                                                 24.2955

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.5237 &  34.1058 r
  clock reconvergence pessimism                                                                           0.0000    34.1058
  clock uncertainty                                                                                      -0.1000    34.0058
  library setup time                                                                    1.0000           -0.1044    33.9014
  data required time                                                                                                33.9014
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9014
  data arrival time                                                                                                -24.2955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2185 
  total derate : arrival time                                                                            -0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2424 

  slack (with derating applied) (MET)                                                                     9.6059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8483 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[17] (in)                                                               3.3200                     1.8749 &  23.8749 r
  io_in[17] (net)                                        2   0.1930 
  mprj/io_in[17] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8749 r
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8048   3.3255   1.0500   0.3281   0.4363 &  24.3112 r
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1702   1.0500            0.1933 &  24.5045 r
  mprj/buf_i[209] (net)                                  2   0.0329 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1702   1.0500   0.0000   0.0025 &  24.5070 r
  data arrival time                                                                                                 24.5070

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.7618 &  34.3439 r
  clock reconvergence pessimism                                                                           0.0000    34.3439
  clock uncertainty                                                                                      -0.1000    34.2439
  library setup time                                                                    1.0000           -0.1052    34.1387
  data required time                                                                                                34.1387
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1387
  data arrival time                                                                                                -24.5070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2310 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2611 

  slack (with derating applied) (MET)                                                                     9.6317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8928 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             3.9842                     2.2321 &  24.2321 r
  la_oenb[34] (net)                                      2   0.2331 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2321 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1042   3.9949   1.0500   0.4473   0.6120 &  24.8441 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1321   1.0500            0.1182 &  24.9623 r
  mprj/buf_i[98] (net)                                   1   0.0069 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1321   1.0500   0.0000   0.0003 &  24.9626 r
  data arrival time                                                                                                 24.9626

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.2668 &  34.8489 r
  clock reconvergence pessimism                                                                           0.0000    34.8489
  clock uncertainty                                                                                      -0.1000    34.7489
  library setup time                                                                    1.0000           -0.1048    34.6442
  data required time                                                                                                34.6442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6442
  data arrival time                                                                                                -24.9626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6816

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2576 
  total derate : arrival time                                                                            -0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2924 

  slack (with derating applied) (MET)                                                                     9.6816 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9740 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          4.1779                     2.2980 &  24.2980 r
  la_data_in[35] (net)                                   2   0.2430 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2980 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8981   4.1991   1.0500   0.3650   0.5688 &  24.8668 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1370   1.0500            0.1105 &  24.9773 r
  mprj/buf_i[163] (net)                                  1   0.0080 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1370   1.0500   0.0000   0.0003 &  24.9776 r
  data arrival time                                                                                                 24.9776

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.2856 &  34.8677 r
  clock reconvergence pessimism                                                                           0.0000    34.8677
  clock uncertainty                                                                                      -0.1000    34.7677
  library setup time                                                                    1.0000           -0.1060    34.6617
  data required time                                                                                                34.6617
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6617
  data arrival time                                                                                                -24.9776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2586 
  total derate : arrival time                                                                            -0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2909 

  slack (with derating applied) (MET)                                                                     9.6841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9750 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          4.0876                     2.2571 &  24.2571 r
  la_data_in[38] (net)                                   2   0.2380 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2571 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0118   4.1063   1.0500   0.4129   0.6078 &  24.8649 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1448   1.0500            0.1246 &  24.9895 r
  mprj/buf_i[166] (net)                                  2   0.0125 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0095   0.1449   1.0500   0.0036   0.0042 &  24.9937 r
  data arrival time                                                                                                 24.9937

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3045 &  34.8866 r
  clock reconvergence pessimism                                                                           0.0000    34.8866
  clock uncertainty                                                                                      -0.1000    34.7866
  library setup time                                                                    1.0000           -0.1078    34.6789
  data required time                                                                                                34.6789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6789
  data arrival time                                                                                                -24.9937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6852

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2596 
  total derate : arrival time                                                                            -0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2946 

  slack (with derating applied) (MET)                                                                     9.6852 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9798 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          4.1302                     2.2799 &  24.2799 r
  la_data_in[41] (net)                                   2   0.2405 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2799 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9868   4.1491   1.0500   0.4023   0.5975 &  24.8774 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1471   1.0500            0.1243 &  25.0017 r
  mprj/buf_i[169] (net)                                  2   0.0133 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0231   0.1471   1.0500   0.0092   0.0101 &  25.0118 r
  data arrival time                                                                                                 25.0118

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3244 &  34.9066 r
  clock reconvergence pessimism                                                                           0.0000    34.9066
  clock uncertainty                                                                                      -0.1000    34.8066
  library setup time                                                                    1.0000           -0.1079    34.6987
  data required time                                                                                                34.6987
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6987
  data arrival time                                                                                                -25.0118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2606 
  total derate : arrival time                                                                            -0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2955 

  slack (with derating applied) (MET)                                                                     9.6869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9823 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          4.1218                     2.2677 &  24.2677 r
  la_data_in[36] (net)                                   2   0.2397 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2677 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8495   4.1426   1.0500   0.3448   0.5448 &  24.8125 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1333   1.0500            0.1102 &  24.9226 r
  mprj/buf_i[164] (net)                                  1   0.0065 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0103   0.1333   1.0500   0.0039   0.0044 &  24.9270 r
  data arrival time                                                                                                 24.9270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.2643 &  34.8464 r
  clock reconvergence pessimism                                                                           0.0000    34.8464
  clock uncertainty                                                                                      -0.1000    34.7464
  library setup time                                                                    1.0000           -0.1051    34.6414
  data required time                                                                                                34.6414
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6414
  data arrival time                                                                                                -24.9270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2574 
  total derate : arrival time                                                                            -0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2888 

  slack (with derating applied) (MET)                                                                     9.7143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0032 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             3.9455                     2.1855 &  24.1855 r
  la_oenb[30] (net)                                      2   0.2299 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1855 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1045   3.9620   1.0500   0.4471   0.6244 &  24.8099 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1434   1.0500            0.1321 &  24.9420 r
  mprj/buf_i[94] (net)                                   2   0.0127 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0192   0.1434   1.0500   0.0077   0.0086 &  24.9505 r
  data arrival time                                                                                                 24.9505

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.3358 &  34.9179 r
  clock reconvergence pessimism                                                                           0.0000    34.9179
  clock uncertainty                                                                                      -0.1000    34.8179
  library setup time                                                                    1.0000           -0.1077    34.7103
  data required time                                                                                                34.7103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7103
  data arrival time                                                                                                -24.9505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2612 
  total derate : arrival time                                                                            -0.0364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2976 

  slack (with derating applied) (MET)                                                                     9.7597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0574 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               3.7133                     2.0438 &  24.0438 r
  io_in[25] (net)                                        2   0.2158 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0438 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1181   3.7316   1.0500   0.0446   0.2135 &  24.2573 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1638   1.0500            0.1655 &  24.4228 r
  mprj/buf_i[217] (net)                                  2   0.0270 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1638   1.0500   0.0000   0.0013 &  24.4241 r
  data arrival time                                                                                                 24.4241

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.8277 &  34.4098 r
  clock reconvergence pessimism                                                                           0.0000    34.4098
  clock uncertainty                                                                                      -0.1000    34.3098
  library setup time                                                                    1.0000           -0.1049    34.2050
  data required time                                                                                                34.2050
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2050
  data arrival time                                                                                                -24.4241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7809

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2345 
  total derate : arrival time                                                                            -0.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2526 

  slack (with derating applied) (MET)                                                                     9.7809 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0335 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          3.8581                     2.1430 &  24.1430 r
  la_data_in[33] (net)                                   2   0.2250 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1430 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1699   3.8722   1.0500   0.4572   0.6254 &  24.7683 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1316   1.0500            0.1255 &  24.8939 r
  mprj/buf_i[161] (net)                                  1   0.0075 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1316   1.0500   0.0000   0.0003 &  24.8942 r
  data arrival time                                                                                                 24.8942

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3044 &  34.8866 r
  clock reconvergence pessimism                                                                           0.0000    34.8866
  clock uncertainty                                                                                      -0.1000    34.7866
  library setup time                                                                    1.0000           -0.1047    34.6819
  data required time                                                                                                34.6819
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6819
  data arrival time                                                                                                -24.8942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2596 
  total derate : arrival time                                                                            -0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2953 

  slack (with derating applied) (MET)                                                                     9.7877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0830 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          4.0606                     2.2322 &  24.2322 r
  la_data_in[37] (net)                                   2   0.2361 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2322 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8117   4.0817   1.0500   0.3291   0.5255 &  24.7578 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1365   1.0500            0.1174 &  24.8752 r
  mprj/buf_i[165] (net)                                  1   0.0085 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1365   1.0500   0.0000   0.0003 &  24.8755 r
  data arrival time                                                                                                 24.8755

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.2938 &  34.8759 r
  clock reconvergence pessimism                                                                           0.0000    34.8759
  clock uncertainty                                                                                      -0.1000    34.7759
  library setup time                                                                    1.0000           -0.1059    34.6700
  data required time                                                                                                34.6700
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6700
  data arrival time                                                                                                -24.8755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2590 
  total derate : arrival time                                                                            -0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2896 

  slack (with derating applied) (MET)                                                                     9.7945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0841 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          3.7973                     2.1216 &  24.1216 r
  la_data_in[29] (net)                                   2   0.2219 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1216 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4039   3.8086   1.0500   0.5167   0.6775 &  24.7991 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1458   1.0500            0.1439 &  24.9430 r
  mprj/buf_i[157] (net)                                  2   0.0151 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0277   0.1458   1.0500   0.0112   0.0123 &  24.9554 r
  data arrival time                                                                                                 24.9554

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3770 &  34.9591 r
  clock reconvergence pessimism                                                                           0.0000    34.9591
  clock uncertainty                                                                                      -0.1000    34.8591
  library setup time                                                                    1.0000           -0.1079    34.7512
  data required time                                                                                                34.7512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7512
  data arrival time                                                                                                -24.9554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2634 
  total derate : arrival time                                                                            -0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3031 

  slack (with derating applied) (MET)                                                                     9.7959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0989 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          3.9671                     2.1913 &  24.1913 r
  la_data_in[40] (net)                                   2   0.2310 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1913 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9057   3.9850   1.0500   0.3690   0.5517 &  24.7431 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1455   1.0500            0.1328 &  24.8759 r
  mprj/buf_i[168] (net)                                  2   0.0136 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0067   0.1455   1.0500   0.0027   0.0032 &  24.8791 r
  data arrival time                                                                                                 24.8791

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3226 &  34.9047 r
  clock reconvergence pessimism                                                                           0.0000    34.9047
  clock uncertainty                                                                                      -0.1000    34.8047
  library setup time                                                                    1.0000           -0.1078    34.6969
  data required time                                                                                                34.6969
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6969
  data arrival time                                                                                                -24.8791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2605 
  total derate : arrival time                                                                            -0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2933 

  slack (with derating applied) (MET)                                                                     9.8178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1111 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          3.2601                     1.8159 &  23.8159 r
  la_data_in[20] (net)                                   2   0.1899 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8159 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4575   3.2698   1.0500   0.5924   0.7343 &  24.5501 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1194   1.0500            0.1511 &  24.7012 r
  mprj/buf_i[148] (net)                                  1   0.0054 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1194   1.0500   0.0000   0.0001 &  24.7014 r
  data arrival time                                                                                                 24.7014

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.1487 &  34.7308 r
  clock reconvergence pessimism                                                                           0.0000    34.7308
  clock uncertainty                                                                                      -0.1000    34.6308
  library setup time                                                                    1.0000           -0.1015    34.5294
  data required time                                                                                                34.5294
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5294
  data arrival time                                                                                                -24.7014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2514 
  total derate : arrival time                                                                            -0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2935 

  slack (with derating applied) (MET)                                                                     9.8280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1215 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          3.5263                     1.9697 &  23.9697 r
  la_data_in[14] (net)                                   2   0.2058 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9697 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8449   3.5361   1.0500   0.3444   0.4836 &  24.4533 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1250   1.0500            0.1400 &  24.5933 r
  mprj/buf_i[142] (net)                                  1   0.0064 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1250   1.0500   0.0000   0.0003 &  24.5936 r
  data arrival time                                                                                                 24.5936

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.0533 &  34.6355 r
  clock reconvergence pessimism                                                                           0.0000    34.6355
  clock uncertainty                                                                                      -0.1000    34.5355
  library setup time                                                                    1.0000           -0.1027    34.4328
  data required time                                                                                                34.4328
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4328
  data arrival time                                                                                                -24.5936
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2463 
  total derate : arrival time                                                                            -0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2760 

  slack (with derating applied) (MET)                                                                     9.8392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1153 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          3.9613                     2.1905 &  24.1905 r
  la_data_in[43] (net)                                   2   0.2307 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1905 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8478   3.9787   1.0500   0.3445   0.5241 &  24.7146 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1681   1.0500            0.1545 &  24.8691 r
  mprj/buf_i[171] (net)                                  2   0.0274 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1273   0.1681   1.0500   0.0522   0.0559 &  24.9250 r
  data arrival time                                                                                                 24.9250

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.4250 &  35.0071 r
  clock reconvergence pessimism                                                                           0.0000    35.0071
  clock uncertainty                                                                                      -0.1000    34.9071
  library setup time                                                                    1.0000           -0.1087    34.7984
  data required time                                                                                                34.7984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7984
  data arrival time                                                                                                -24.9250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2659 
  total derate : arrival time                                                                            -0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3009 

  slack (with derating applied) (MET)                                                                     9.8734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1742 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           3.3975                     1.8867 &  23.8867 r
  la_data_in[7] (net)                                    2   0.1978 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8867 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2267   3.4098   1.0500   0.0868   0.2208 &  24.1075 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   1.0500            0.1422 &  24.2496 r
  mprj/buf_i[135] (net)                                  1   0.0044 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1193   1.0500   0.0000   0.0001 &  24.2497 r
  data arrival time                                                                                                 24.2497

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   1.7898 &  34.3719 r
  clock reconvergence pessimism                                                                           0.0000    34.3719
  clock uncertainty                                                                                      -0.1000    34.2719
  library setup time                                                                    1.0000           -0.1003    34.1716
  data required time                                                                                                34.1716
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1716
  data arrival time                                                                                                -24.2497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2325 
  total derate : arrival time                                                                            -0.0173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2498 

  slack (with derating applied) (MET)                                                                     9.9219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1716 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          3.7267                     2.0647 &  24.0647 r
  la_data_in[32] (net)                                   2   0.2171 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0647 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8364   3.7419   1.0500   0.3222   0.4869 &  24.5516 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1346   1.0500            0.1367 &  24.6883 r
  mprj/buf_i[160] (net)                                  1   0.0098 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0643   0.1346   1.0500   0.0262   0.0279 &  24.7162 r
  data arrival time                                                                                                 24.7162

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   2.3055 &  34.8876 r
  clock reconvergence pessimism                                                                           0.0000    34.8876
  clock uncertainty                                                                                      -0.1000    34.7876
  library setup time                                                                    1.0000           -0.1054    34.6822
  data required time                                                                                                34.6822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6822
  data arrival time                                                                                                -24.7162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2596 
  total derate : arrival time                                                                            -0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2906 

  slack (with derating applied) (MET)                                                                     9.9660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2566 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             3.7690                     2.0947 &  24.0947 r
  la_oenb[24] (net)                                      2   0.2198 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0947 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8306   3.7829   1.0500   0.3206   0.4797 &  24.5744 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1476   1.0500            0.1472 &  24.7216 r
  mprj/buf_i[88] (net)                                   2   0.0164 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0224   0.1476   1.0500   0.0089   0.0099 &  24.7316 r
  data arrival time                                                                                                 24.7316

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &  30.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &  32.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   2.3371 &  34.9192 r
  clock reconvergence pessimism                                                                           0.0000    34.9192
  clock uncertainty                                                                                      -0.1000    34.8192
  library setup time                                                                    1.0000           -0.1079    34.7113
  data required time                                                                                                34.7113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7113
  data arrival time                                                                                                -24.7316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2613 
  total derate : arrival time                                                                            -0.0303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2916 

  slack (with derating applied) (MET)                                                                     9.9797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2713 



1
