

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Fri Mar 22 19:52:15 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.40ns
ST_1: start_V_read (26)  [1/1] 0.00ns
codeRepl:0  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_1: currentState_load (43)  [1/1] 0.00ns  loc: correlator.cpp:71
codeRepl:17  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_9 (46)  [1/1] 0.00ns  loc: correlator.cpp:77
codeRepl:20  br i1 %currentState_load, label %._crit_edge146, label %0

ST_1: StgValue_10 (48)  [1/1] 0.00ns  loc: correlator.cpp:79
:0  br i1 %start_V_read, label %"operator=.exit.0", label %.loopexit

ST_1: StgValue_11 (52)  [1/1] 0.00ns  loc: correlator.cpp:82
operator=.exit.0:2  store i1 true, i1* @currentState, align 1

ST_1: empty (57)  [2/2] 0.00ns
._crit_edge146:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_1: StgValue_13 (137)  [1/1] 0.00ns  loc: correlator.cpp:117
correlator.exit:17  store i1 true, i1* @currentState, align 1


 <State 2>: 7.18ns
ST_2: phaseClass_V_load (45)  [1/1] 0.00ns  loc: correlator.cpp:99
codeRepl:19  %phaseClass_V_load = load i4* @phaseClass_V, align 1

ST_2: StgValue_15 (51)  [1/1] 1.03ns  loc: correlator.cpp:81
operator=.exit.0:1  store i4 0, i4* @phaseClass_V, align 1

ST_2: empty (57)  [1/2] 0.00ns
._crit_edge146:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_2: p_Val2_s (58)  [1/1] 0.00ns
._crit_edge146:1  %p_Val2_s = extractvalue { i32, i1 } %empty, 0

ST_2: i_data_last_V_tmp (59)  [1/1] 0.00ns
._crit_edge146:2  %i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1

ST_2: p_Val2_1 (60)  [1/1] 0.00ns  loc: correlator.cpp:92
._crit_edge146:3  %p_Val2_1 = trunc i32 %p_Val2_s to i16

ST_2: StgValue_20 (61)  [1/1] 0.00ns  loc: correlator.cpp:92
._crit_edge146:4  store i16 %p_Val2_1, i16* @unScalled_V, align 2

ST_2: op_V_read_assign (62)  [1/1] 0.00ns  loc: correlator.cpp:93
._crit_edge146:5  %op_V_read_assign = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_1, i5 0)

ST_2: op_V_read_assign_cas (63)  [1/1] 0.00ns  loc: correlator.cpp:93
._crit_edge146:6  %op_V_read_assign_cas = sext i21 %op_V_read_assign to i22

ST_2: StgValue_23 (64)  [1/1] 0.00ns  loc: correlator.cpp:93
._crit_edge146:7  store i21 %op_V_read_assign, i21* @newVal_V, align 4

ST_2: cond_i (65)  [1/1] 1.97ns  loc: correlator.cpp:125->correlator.cpp:99
._crit_edge146:8  %cond_i = icmp eq i4 %phaseClass_V_load, 0

ST_2: StgValue_25 (66)  [1/1] 1.03ns  loc: correlator.cpp:125->correlator.cpp:99
._crit_edge146:9  br i1 %cond_i, label %.preheader.0.i, label %correlator.exit

ST_2: cor_phaseClass0_V_14 (68)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:0  %cor_phaseClass0_V_14 = load i32* @cor_phaseClass0_V_14, align 8

ST_2: cor_phaseClass0_V_13 (69)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:1  %cor_phaseClass0_V_13 = load i32* @cor_phaseClass0_V_13, align 4

ST_2: StgValue_28 (70)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:2  store i32 %cor_phaseClass0_V_13, i32* @cor_phaseClass0_V_14, align 8

ST_2: cor_phaseClass0_V_12 (71)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:3  %cor_phaseClass0_V_12 = load i32* @cor_phaseClass0_V_12, align 16

ST_2: StgValue_30 (72)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:4  store i32 %cor_phaseClass0_V_12, i32* @cor_phaseClass0_V_13, align 4

ST_2: cor_phaseClass0_V_11 (73)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:5  %cor_phaseClass0_V_11 = load i32* @cor_phaseClass0_V_11, align 4

ST_2: StgValue_32 (74)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:6  store i32 %cor_phaseClass0_V_11, i32* @cor_phaseClass0_V_12, align 16

ST_2: cor_phaseClass0_V_10 (75)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:7  %cor_phaseClass0_V_10 = load i32* @cor_phaseClass0_V_10, align 8

ST_2: StgValue_34 (76)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:8  store i32 %cor_phaseClass0_V_10, i32* @cor_phaseClass0_V_11, align 4

ST_2: cor_phaseClass0_V_9_s (77)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:9  %cor_phaseClass0_V_9_s = load i32* @cor_phaseClass0_V_9, align 4

ST_2: StgValue_36 (78)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:10  store i32 %cor_phaseClass0_V_9_s, i32* @cor_phaseClass0_V_10, align 8

ST_2: cor_phaseClass0_V_8_s (79)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:11  %cor_phaseClass0_V_8_s = load i32* @cor_phaseClass0_V_8, align 16

ST_2: StgValue_38 (80)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:12  store i32 %cor_phaseClass0_V_8_s, i32* @cor_phaseClass0_V_9, align 4

ST_2: cor_phaseClass0_V_7_s (81)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:13  %cor_phaseClass0_V_7_s = load i32* @cor_phaseClass0_V_7, align 4

ST_2: StgValue_40 (82)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:14  store i32 %cor_phaseClass0_V_7_s, i32* @cor_phaseClass0_V_8, align 16

ST_2: cor_phaseClass0_V_6_s (83)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:15  %cor_phaseClass0_V_6_s = load i32* @cor_phaseClass0_V_6, align 8

ST_2: StgValue_42 (84)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:16  store i32 %cor_phaseClass0_V_6_s, i32* @cor_phaseClass0_V_7, align 4

ST_2: cor_phaseClass0_V_5_s (85)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:17  %cor_phaseClass0_V_5_s = load i32* @cor_phaseClass0_V_5, align 4

ST_2: StgValue_44 (86)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:18  store i32 %cor_phaseClass0_V_5_s, i32* @cor_phaseClass0_V_6, align 8

ST_2: cor_phaseClass0_V_4_s (87)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:19  %cor_phaseClass0_V_4_s = load i32* @cor_phaseClass0_V_4, align 16

ST_2: StgValue_46 (88)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:20  store i32 %cor_phaseClass0_V_4_s, i32* @cor_phaseClass0_V_5, align 4

ST_2: cor_phaseClass0_V_3_s (89)  [1/1] 0.00ns
.preheader.0.i:21  %cor_phaseClass0_V_3_s = load i21* @cor_phaseClass0_V_3, align 4

ST_2: extLd4 (90)  [1/1] 0.00ns
.preheader.0.i:22  %extLd4 = sext i21 %cor_phaseClass0_V_3_s to i32

ST_2: StgValue_49 (91)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:23  store i32 %extLd4, i32* @cor_phaseClass0_V_4, align 16

ST_2: cor_phaseClass0_V_2_s (92)  [1/1] 0.00ns
.preheader.0.i:24  %cor_phaseClass0_V_2_s = load i21* @cor_phaseClass0_V_2, align 4

ST_2: extLd2 (93)  [1/1] 0.00ns
.preheader.0.i:25  %extLd2 = sext i21 %cor_phaseClass0_V_2_s to i32

ST_2: StgValue_52 (94)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:26  store i21 %cor_phaseClass0_V_2_s, i21* @cor_phaseClass0_V_3, align 4

ST_2: cor_phaseClass0_V_1_s (95)  [1/1] 0.00ns
.preheader.0.i:27  %cor_phaseClass0_V_1_s = load i21* @cor_phaseClass0_V_1, align 4

ST_2: cor_phaseClass0_V_1_1 (96)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:28  %cor_phaseClass0_V_1_1 = sext i21 %cor_phaseClass0_V_1_s to i23

ST_2: StgValue_55 (97)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:29  store i21 %cor_phaseClass0_V_1_s, i21* @cor_phaseClass0_V_2, align 4

ST_2: cor_phaseClass0_V_0_s (98)  [1/1] 0.00ns
.preheader.0.i:30  %cor_phaseClass0_V_0_s = load i21* @cor_phaseClass0_V_0, align 4

ST_2: cor_phaseClass0_V_0_1 (99)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:31  %cor_phaseClass0_V_0_1 = sext i21 %cor_phaseClass0_V_0_s to i22

ST_2: StgValue_58 (100)  [1/1] 0.00ns  loc: correlator.cpp:129->correlator.cpp:99
.preheader.0.i:32  store i21 %cor_phaseClass0_V_0_s, i21* @cor_phaseClass0_V_1, align 4

ST_2: StgValue_59 (101)  [1/1] 0.00ns  loc: correlator.cpp:131->correlator.cpp:99
.preheader.0.i:33  store i21 %op_V_read_assign, i21* @cor_phaseClass0_V_0, align 4

ST_2: tmp1 (102)  [1/1] 1.39ns  loc: correlator.cpp:264->correlator.cpp:100
.preheader.0.i:34  %tmp1 = add i32 %cor_phaseClass0_V_8_s, %cor_phaseClass0_V_13

ST_2: tmp (103)  [1/1] 1.39ns  loc: correlator.cpp:264->correlator.cpp:100
.preheader.0.i:35  %tmp = add i32 %cor_phaseClass0_V_12, %tmp1

ST_2: tmp3 (104)  [1/1] 1.73ns  loc: correlator.cpp:264->correlator.cpp:100
.preheader.0.i:36  %tmp3 = add i32 %cor_phaseClass0_V_6_s, %cor_phaseClass0_V_7_s

ST_2: tmp4 (105)  [1/1] 1.73ns  loc: correlator.cpp:264->correlator.cpp:100
.preheader.0.i:37  %tmp4 = add i32 %extLd2, %cor_phaseClass0_V_5_s

ST_2: tmp2 (106)  [1/1] 1.39ns  loc: correlator.cpp:264->correlator.cpp:100
.preheader.0.i:38  %tmp2 = add i32 %tmp3, %tmp4

ST_2: p_Val2_6_i (107)  [1/1] 1.39ns  loc: correlator.cpp:264->correlator.cpp:100
.preheader.0.i:39  %p_Val2_6_i = add i32 %tmp, %tmp2

ST_2: tmp6 (108)  [1/1] 1.73ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:40  %tmp6 = add i32 %cor_phaseClass0_V_14, %cor_phaseClass0_V_11

ST_2: tmp7 (109)  [1/1] 1.39ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:41  %tmp7 = add i32 %cor_phaseClass0_V_9_s, %cor_phaseClass0_V_10

ST_2: tmp5 (110)  [1/1] 1.39ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:42  %tmp5 = add i32 %tmp6, %tmp7

ST_2: tmp9 (111)  [1/1] 1.73ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:43  %tmp9 = add i32 %extLd4, %cor_phaseClass0_V_4_s

ST_2: tmp11 (112)  [1/1] 1.69ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:44  %tmp11 = add i22 %op_V_read_assign_cas, %cor_phaseClass0_V_0_1

ST_2: tmp11_cast_cast (113)  [1/1] 0.00ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:45  %tmp11_cast_cast = sext i22 %tmp11 to i23

ST_2: tmp10 (114)  [1/1] 1.69ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:46  %tmp10 = add i23 %cor_phaseClass0_V_1_1, %tmp11_cast_cast

ST_2: tmp10_cast (115)  [1/1] 0.00ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:47  %tmp10_cast = sext i23 %tmp10 to i32

ST_2: tmp8 (116)  [1/1] 1.39ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:48  %tmp8 = add i32 %tmp9, %tmp10_cast

ST_2: p_Val2_3_7_i (117)  [1/1] 1.39ns  loc: correlator.cpp:266->correlator.cpp:100
.preheader.0.i:49  %p_Val2_3_7_i = add i32 %tmp5, %tmp8

ST_2: StgValue_76 (118)  [1/1] 1.03ns
.preheader.0.i:50  br label %correlator.exit

ST_2: tmp_6 (132)  [1/1] 1.65ns  loc: correlator.cpp:107
correlator.exit:12  %tmp_6 = add i4 %phaseClass_V_load, 1

ST_2: StgValue_78 (133)  [1/1] 1.03ns  loc: correlator.cpp:105
correlator.exit:13  store i4 %tmp_6, i4* @phaseClass_V, align 1


 <State 3>: 3.47ns
ST_3: p_Val2_2 (120)  [1/1] 0.00ns  loc: correlator.cpp:266->correlator.cpp:100
correlator.exit:0  %p_Val2_2 = phi i32 [ %p_Val2_3_7_i, %.preheader.0.i ], [ 0, %._crit_edge146 ]

ST_3: p_Val2_3 (121)  [1/1] 0.00ns  loc: correlator.cpp:264->correlator.cpp:100
correlator.exit:1  %p_Val2_3 = phi i32 [ %p_Val2_6_i, %.preheader.0.i ], [ 0, %._crit_edge146 ]

ST_3: tmp_i (122)  [1/1] 2.08ns  loc: correlator.cpp:422->correlator.cpp:100
correlator.exit:2  %tmp_i = icmp sgt i32 %p_Val2_3, %p_Val2_2

ST_3: p_Val2_i (123)  [1/1] 1.73ns  loc: correlator.cpp:425->correlator.cpp:100
correlator.exit:3  %p_Val2_i = sub i32 %p_Val2_2, %p_Val2_3

ST_3: p_Val2_9_i (124)  [1/1] 1.73ns  loc: correlator.cpp:423->correlator.cpp:100
correlator.exit:4  %p_Val2_9_i = sub i32 %p_Val2_3, %p_Val2_2

ST_3: tmp_1_i (125)  [1/1] 1.40ns  loc: correlator.cpp:422->correlator.cpp:100
correlator.exit:5  %tmp_1_i = select i1 %tmp_i, i32 %p_Val2_9_i, i32 %p_Val2_i


 <State 4>: 7.87ns
ST_4: OP1_V_cast (126)  [1/1] 0.00ns  loc: correlator.cpp:427->correlator.cpp:100
correlator.exit:6  %OP1_V_cast = sext i32 %tmp_1_i to i42

ST_4: p_Val2_4 (127)  [1/1] 7.87ns  loc: correlator.cpp:427->correlator.cpp:100
correlator.exit:7  %p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast

ST_4: res_V (128)  [1/1] 0.00ns  loc: correlator.cpp:427->correlator.cpp:100
correlator.exit:8  %res_V = call i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42 %p_Val2_4, i32 10, i32 41)


 <State 5>: 3.47ns
ST_5: StgValue_88 (50)  [1/1] 1.03ns  loc: correlator.cpp:80
operator=.exit.0:0  store i32 0, i32* @loadCount_V, align 4

ST_5: loadCount_V_load (129)  [1/1] 0.00ns  loc: correlator.cpp:103
correlator.exit:9  %loadCount_V_load = load i32* @loadCount_V, align 4

ST_5: tmp_4 (130)  [1/1] 1.73ns  loc: correlator.cpp:103
correlator.exit:10  %tmp_4 = add i32 %loadCount_V_load, 1

ST_5: StgValue_91 (131)  [1/1] 1.03ns  loc: correlator.cpp:103
correlator.exit:11  store i32 %tmp_4, i32* @loadCount_V, align 4

ST_5: tmp_7 (134)  [1/1] 2.08ns  loc: correlator.cpp:110
correlator.exit:14  %tmp_7 = icmp sgt i32 %res_V, 29696000

ST_5: o_data_data_V_tmp (135)  [1/1] 1.40ns  loc: correlator.cpp:110
correlator.exit:15  %o_data_data_V_tmp = select i1 %tmp_7, i32 %tmp_4, i32 0

ST_5: StgValue_94 (136)  [2/2] 0.00ns  loc: correlator.cpp:110
correlator.exit:16  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)


 <State 6>: 0.00ns
ST_6: StgValue_95 (27)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !98

ST_6: StgValue_96 (28)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !102

ST_6: StgValue_97 (29)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !106

ST_6: StgValue_98 (30)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !110

ST_6: StgValue_99 (31)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !114

ST_6: StgValue_100 (32)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind

ST_6: StgValue_101 (33)  [1/1] 0.00ns  loc: correlator.cpp:16
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_102 (34)  [1/1] 0.00ns  loc: correlator.cpp:17
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_103 (35)  [1/1] 0.00ns  loc: correlator.cpp:18
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_104 (36)  [1/1] 0.00ns  loc: correlator.cpp:20
codeRepl:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_105 (37)  [1/1] 0.00ns  loc: correlator.cpp:44
codeRepl:11  call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_106 (38)  [1/1] 0.00ns  loc: correlator.cpp:47
codeRepl:12  call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_107 (39)  [1/1] 0.00ns  loc: correlator.cpp:54
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_108 (40)  [1/1] 0.00ns  loc: correlator.cpp:59
codeRepl:14  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_109 (41)  [1/1] 0.00ns  loc: correlator.cpp:62
codeRepl:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_110 (42)  [1/1] 0.00ns  loc: correlator.cpp:65
codeRepl:16  call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_111 (44)  [1/1] 0.00ns  loc: correlator.cpp:71
codeRepl:18  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_112 (53)  [1/1] 0.00ns
operator=.exit.0:3  br label %.loopexit

ST_6: StgValue_113 (55)  [1/1] 0.00ns  loc: correlator.cpp:88
.loopexit:0  br label %._crit_edge145

ST_6: StgValue_114 (136)  [1/2] 0.00ns  loc: correlator.cpp:110
correlator.exit:16  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)

ST_6: StgValue_115 (138)  [1/1] 0.00ns  loc: correlator.cpp:119
correlator.exit:18  br label %._crit_edge145

ST_6: StgValue_116 (140)  [1/1] 0.00ns  loc: correlator.cpp:122
._crit_edge145:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'load' operation ('currentState_load', correlator.cpp:71) on static variable 'currentState' [43]  (0 ns)
	blocking operation 1.4 ns on control path)

 <State 2>: 7.18ns
The critical path consists of the following:
	axis read on port 'i_data_data_V' [57]  (0 ns)
	'add' operation ('tmp11', correlator.cpp:266->correlator.cpp:100) [112]  (1.69 ns)
	'add' operation ('tmp10', correlator.cpp:266->correlator.cpp:100) [114]  (1.69 ns)
	'add' operation ('tmp8', correlator.cpp:266->correlator.cpp:100) [116]  (1.39 ns)
	'add' operation ('p_Val2_3_7_i', correlator.cpp:266->correlator.cpp:100) [117]  (1.39 ns)
	multiplexor before 'phi' operation ('__Val2__', correlator.cpp:266->correlator.cpp:100) with incoming values : ('p_Val2_3_7_i', correlator.cpp:266->correlator.cpp:100) [120]  (1.03 ns)

 <State 3>: 3.47ns
The critical path consists of the following:
	'phi' operation ('__Val2__', correlator.cpp:266->correlator.cpp:100) with incoming values : ('p_Val2_3_7_i', correlator.cpp:266->correlator.cpp:100) [120]  (0 ns)
	'icmp' operation ('tmp_i', correlator.cpp:422->correlator.cpp:100) [122]  (2.08 ns)
	'select' operation ('tmp_1_i', correlator.cpp:422->correlator.cpp:100) [125]  (1.4 ns)

 <State 4>: 7.87ns
The critical path consists of the following:
	'mul' operation ('__Val2__', correlator.cpp:427->correlator.cpp:100) [127]  (7.87 ns)

 <State 5>: 3.47ns
The critical path consists of the following:
	'icmp' operation ('tmp_7', correlator.cpp:110) [134]  (2.08 ns)
	'select' operation ('o_data_data_V_tmp', correlator.cpp:110) [135]  (1.4 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
