Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Apr 24 19:00:00 2024
| Host         : np-laptop-fw running 64-bit unknown
| Command      : report_timing_summary -file out/post_route_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.794    -7445.465                   7347                34260        0.028        0.000                      0                34260        1.000        0.000                       0                 13498  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.069}        8.138           122.880         
  clk_fb          {0.000 4.069}        8.138           122.880         
  pll_adc_clk     {0.000 4.069}        8.138           122.880         
  pll_dac_clk_1x  {0.000 4.069}        8.138           122.880         
  pll_dac_clk_2p  {-0.509 1.526}       4.069           245.761         
  pll_dac_clk_2x  {0.000 2.034}        4.069           245.761         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.069        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.889        0.000                       0                     2  
  pll_adc_clk          -4.794    -7445.083                   7338                32479        0.034        0.000                      0                32479        3.089        0.000                       0                 12691  
  pll_dac_clk_1x        0.495        0.000                      0                   45        0.183        0.000                      0                   45        3.569        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.914        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.914        0.000                       0                     3  
clk_fpga_3             -0.105       -0.382                      9                 1680        0.028        0.000                      0                 1680        1.000        0.000                       0                   751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           3.521        0.000                      0                   28        0.236        0.000                      0                   28  
pll_adc_clk     pll_dac_clk_1x        3.129        0.000                      0                   28        0.277        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.138       6.889      PLLE2_ADV_X1Y1  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.138       44.495     PLLE2_ADV_X1Y1  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.069       2.069      PLLE2_ADV_X1Y1  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.069       2.069      PLLE2_ADV_X1Y1  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.138       6.889      PLLE2_ADV_X1Y1  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.138       44.495     PLLE2_ADV_X1Y1  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         7338  Failing Endpoints,  Worst Slack       -4.794ns,  Total Violation    -7445.084ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.794ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/y2a_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (pll_adc_clk rise@8.138ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.839ns  (logic 9.469ns (73.754%)  route 3.370ns (26.246%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.601 - 8.138 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk/O
                         net (fo=1, routed)           1.306     2.257    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.346 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.883     4.229    pll_adc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.330 r  bufg_adc_clk/O
                         net (fo=12704, routed)       1.649     5.979    i_dsp/genblk4[4].iir/clk_i
    SLICE_X34Y88         FDRE                                         r  i_dsp/genblk4[4].iir/y2a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     6.497 r  i_dsp/genblk4[4].iir/y2a_reg[14]/Q
                         net (fo=1, routed)           0.567     7.064    i_dsp/genblk4[4].iir/p_ay2_module/factor1_i[14]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.100 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.102    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.620 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.839    13.459    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.124    13.583 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    13.583    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_16_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.133 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.133    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_9_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.247    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_4_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.361    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.583 f  i_dsp/genblk4[4].iir/p_ay2_module/product_o[5]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.596    15.180    i_dsp/genblk4[4].iir/p_ay2_module/product_o[5]_INST_0_i_2_n_7
    SLICE_X32Y86         LUT1 (Prop_lut1_I0_O)        0.299    15.479 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.479    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.012 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.012    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.129    i_dsp/genblk4[4].iir/p_ay2_module/product_o[5]_INST_0_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.246 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.246    i_dsp/genblk4[4].iir/p_ay2_module/product_o[9]_INST_0_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.363 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[13]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.363    i_dsp/genblk4[4].iir/p_ay2_module/product_o[13]_INST_0_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.480 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[17]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.480    i_dsp/genblk4[4].iir/p_ay2_module/product_o[17]_INST_0_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.597 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[21]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.597    i_dsp/genblk4[4].iir/p_ay2_module/product_o[21]_INST_0_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.714 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[25]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.714    i_dsp/genblk4[4].iir/p_ay2_module/product_o[25]_INST_0_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.831 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[29]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.831    i_dsp/genblk4[4].iir/p_ay2_module/product_o[29]_INST_0_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.146 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[30]_INST_0_i_1/O[3]
                         net (fo=32, routed)          1.365    18.511    i_dsp/genblk4[4].iir/p_ay2_module/p_0_in[2]
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.307    18.818 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[26]_INST_0/O
                         net (fo=1, routed)           0.000    18.818    i_dsp/genblk4[4].iir/p_ay2_full[26]
    SLICE_X40Y95         FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.138     8.138 r  
    U18                                               0.000     8.138 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.138    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     9.047 r  i_clk/O
                         net (fo=1, routed)           1.181    10.228    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.312 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.720    12.032    pll_adc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.123 r  bufg_adc_clk/O
                         net (fo=12704, routed)       1.479    13.601    i_dsp/genblk4[4].iir/clk_i
    SLICE_X40Y95         FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[26]/C
                         clock pessimism              0.460    14.061    
                         clock uncertainty           -0.070    13.992    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.032    14.024    i_dsp/genblk4[4].iir/p_ay2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -18.818    
  -------------------------------------------------------------------
                         slack                                 -4.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_fads/general_timer_us_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            i_fads/general_timer_us_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk/O
                         net (fo=1, routed)           0.440     0.810    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.861 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.405    pll_adc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  bufg_adc_clk/O
                         net (fo=12704, routed)       0.584     2.015    i_fads/adc_clk_i
    SLICE_X80Y99         FDRE                                         r  i_fads/general_timer_us_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_fads/general_timer_us_reg[22]/Q
                         net (fo=10, routed)          0.134     2.289    i_fads/general_timer_us_reg[22]
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.449 r  i_fads/general_timer_us_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.450    i_fads/general_timer_us_reg[20]_i_1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.504 r  i_fads/general_timer_us_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.504    i_fads/general_timer_us_reg[24]_i_1_n_7
    SLICE_X80Y100        FDRE                                         r  i_fads/general_timer_us_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.481     0.882    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.936 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.592     1.528    pll_adc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.557 r  bufg_adc_clk/O
                         net (fo=12704, routed)       0.939     2.496    i_fads/adc_clk_i
    SLICE_X80Y100        FDRE                                         r  i_fads/general_timer_us_reg[24]/C
                         clock pessimism             -0.131     2.365    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.105     2.470    i_fads/general_timer_us_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.138       4.254      DSP48_X3Y26     i_dsp/genblk2[0].i_pid/ki_mult_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.138       151.862    PLLE2_ADV_X1Y1  pll/pll/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.069       3.089      SLICE_X50Y94    i_dsp/genblk4[4].iir/stage4_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.069       3.089      SLICE_X50Y94    i_dsp/genblk4[4].iir/stage4_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            oddr_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (pll_dac_clk_1x fall@4.069ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.456ns (16.946%)  route 2.235ns (83.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 9.890 - 4.069 ) 
    Source Clock Delay      (SCD):    6.196ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk/O
                         net (fo=1, routed)           1.306     2.257    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.346 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.883     4.229    pll_dac_clk_1x
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.330 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.866     6.196    dac_clk_1x
    SLICE_X113Y97        FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.456     6.652 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.235     8.887    dac_rst
    OLOGIC_X1Y107        ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.069     4.069 f  
    U18                                               0.000     4.069 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.069    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     4.978 f  i_clk/O
                         net (fo=1, routed)           1.181     6.159    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.243 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.720     7.963    pll_dac_clk_1x
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.054 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.837     9.890    dac_clk_1x
    OLOGIC_X1Y107        ODDR                                         f  oddr_dac_sel/C
                         clock pessimism              0.360    10.250    
                         clock uncertainty           -0.070    10.180    
    OLOGIC_X1Y107        ODDR (Setup_oddr_C_R)       -0.798     9.382    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                          9.382    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  0.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            oddr_dac_dat[12]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.051%)  route 0.862ns (85.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk/O
                         net (fo=1, routed)           0.440     0.810    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.861 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.405    pll_dac_clk_1x
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.431 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.637     2.068    dac_clk_1x
    SLICE_X113Y97        FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     2.209 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.862     3.071    dac_rst
    OLOGIC_X1Y141        ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.481     0.882    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.936 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.592     1.528    pll_dac_clk_1x
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.557 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.986     2.543    dac_clk_1x
    OLOGIC_X1Y141        ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism             -0.131     2.412    
    OLOGIC_X1Y141        ODDR (Hold_oddr_C_R)         0.476     2.888    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         -2.888    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.138       5.983      BUFGCTRL_X0Y18  bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.138       151.862    PLLE2_ADV_X1Y1  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.069       3.569      SLICE_X105Y113  dac_dat_a_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.069       3.569      SLICE_X105Y113  dac_dat_a_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.509 1.526 }
Period(ns):         4.069
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.069       1.914      BUFGCTRL_X0Y19  bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.069       155.931    PLLE2_ADV_X1Y1  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.069       1.914      BUFGCTRL_X0Y20  bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.069       155.931    PLLE2_ADV_X1Y1  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            9  Failing Endpoints,  Worst Slack       -0.105ns,  Total Violation       -0.382ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.675ns (34.205%)  route 3.222ns (65.795%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 7.820 - 5.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=751, routed)         1.929     3.223    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     4.526 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1WVALID
                         net (fo=3, routed)           1.424     5.949    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X47Y112        LUT4 (Prop_lut4_I2_O)        0.124     6.073 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_i_3/O
                         net (fo=33, routed)          1.220     7.293    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/AValid
    SLICE_X51Y117        LUT5 (Prop_lut5_I2_O)        0.124     7.417 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS_INST_0/O
                         net (fo=12, routed)          0.579     7.996    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/AValid
    SLICE_X49Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.120 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS_INST_0/O
                         net (fo=1, routed)           0.000     8.120    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_11
    SLICE_X49Y118        FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=751, routed)         1.641     7.820    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_clk
    SLICE_X49Y118        FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]/C
                         clock pessimism              0.247     8.067    
                         clock uncertainty           -0.083     7.984    
    SLICE_X49Y118        FDRE (Setup_fdre_C_D)        0.031     8.015    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]
  -------------------------------------------------------------------
                         required time                          8.015    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 -0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=751, routed)         0.630     0.966    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X50Y115        FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_fdre_C_Q)         0.148     1.114 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.158     1.272    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid[3]
    SLICE_X48Y115        FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=751, routed)         0.904     1.270    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X48Y115        FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X48Y115        FDRE (Hold_fdre_C_D)         0.013     1.244    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X32Y115  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X32Y115  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.138ns  (pll_adc_clk rise@8.138ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.503ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 10.194 - 8.138 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  6.000     6.000    
    W14                                               0.000     6.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     6.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.503     6.503 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     6.503    adc_dat_a_i_IBUF[6]
    ILOGIC_X1Y84         FDRE                                         r  adc_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.138     8.138 r  
    U18                                               0.000     8.138 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.138    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     8.508 r  i_clk/O
                         net (fo=1, routed)           0.440     8.948    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.999 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     9.543    pll_adc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.569 r  bufg_adc_clk/O
                         net (fo=12704, routed)       0.625    10.194    adc_clk
    ILOGIC_X1Y84         FDRE                                         r  adc_dat_a_reg[4]/C
                         clock pessimism              0.000    10.194    
                         clock uncertainty           -0.168    10.026    
    ILOGIC_X1Y84         FDRE (Setup_fdre_C_D)       -0.002    10.024    adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  3.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 adc_dat_b_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        6.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  6.000     6.000    
    P18                                               0.000     6.000 r  adc_dat_b_i[4] (IN)
                         net (fo=0)                   0.000     6.000    adc_dat_b_i[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.813     6.813 r  adc_dat_b_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     6.813    adc_dat_b_i_IBUF[4]
    ILOGIC_X1Y53         FDRE                                         r  adc_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk/O
                         net (fo=1, routed)           1.306     2.257    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.346 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.883     4.229    pll_adc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.330 r  bufg_adc_clk/O
                         net (fo=12704, routed)       1.887     6.218    adc_clk
    ILOGIC_X1Y53         FDRE                                         r  adc_dat_b_reg[2]/C
                         clock pessimism              0.000     6.218    
                         clock uncertainty            0.168     6.386    
    ILOGIC_X1Y53         FDRE (Hold_fdre_C_D)         0.191     6.577    adc_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.813    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        3.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (pll_dac_clk_1x rise@8.138ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.642ns (13.983%)  route 3.949ns (86.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.899 - 8.138 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk/O
                         net (fo=1, routed)           1.306     2.257    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.346 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.883     4.229    pll_adc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.330 r  bufg_adc_clk/O
                         net (fo=12704, routed)       1.764     6.094    i_dsp/clk_i
    SLICE_X96Y74         FDRE                                         r  i_dsp/sum1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     6.612 f  i_dsp/sum1_reg[14]/Q
                         net (fo=14, routed)          1.191     7.804    i_dsp/dac_saturate[0]/input_i[14]
    SLICE_X92Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.928 r  i_dsp/dac_saturate[0]/output_o[12]_INST_0/O
                         net (fo=15, routed)          2.758    10.686    dac_dat_a[12]_i_1_n_0
    SLICE_X105Y116       FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.138     8.138 r  
    U18                                               0.000     8.138 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.138    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     9.047 r  i_clk/O
                         net (fo=1, routed)           1.181    10.228    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.312 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.720    12.032    pll_dac_clk_1x
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.123 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.776    13.899    dac_clk_1x
    SLICE_X105Y116       FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.173    14.072    
                         clock uncertainty           -0.190    13.882    
    SLICE_X105Y116       FDRE (Setup_fdre_C_D)       -0.067    13.815    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  3.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 i_dsp/sum2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.164ns (17.652%)  route 0.765ns (82.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk/O
                         net (fo=1, routed)           0.440     0.810    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.861 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.405    pll_adc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  bufg_adc_clk/O
                         net (fo=12704, routed)       0.599     2.030    i_dsp/clk_i
    SLICE_X98Y70         FDRE                                         r  i_dsp/sum2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.164     2.194 r  i_dsp/sum2_reg[17]/Q
                         net (fo=29, routed)          0.765     2.959    dac_b[13]
    SLICE_X104Y116       FDRE                                         r  dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.481     0.882    pll/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.936 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.592     1.528    pll_dac_clk_1x
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.557 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.958     2.515    dac_clk_1x
    SLICE_X104Y116       FDRE                                         r  dac_dat_b_reg[13]/C
                         clock pessimism             -0.075     2.440    
                         clock uncertainty            0.190     2.630    
    SLICE_X104Y116       FDRE (Hold_fdre_C_D)         0.052     2.682    dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.277    





