    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/2000/11/18/134">First message in thread</a></li><li><a href="/lkml/2000/11/18/134">=?iso-8859-1?q?Markus=20Schoder?=</a><ul><li class="origin"><a href="">Linus Torvalds</a></li><li><a href="/lkml/2000/11/18/84">"Udo A. Steinberg"</a></li><li><a href="/lkml/2000/11/19/136">Horst von Brand</a></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Sat, 18 Nov 2000 10:38:36 -0800 (PST)</td></tr><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: Freeze on FPU exception with Athlon</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody"><br /><br />On Sat, 18 Nov 2000, Markus Schoder wrote:<br />&gt; <br />&gt; Your test program is indeed sufficient to trigger the<br />&gt; freeze.  Unfortunately the patch does not make a<br />&gt; difference :(<br /><br />Ok.<br /><br />This may in fact be an Athlon CPU bug. But before we contact anybody from<br />AMD, I'd really need to know what the result from the irq13 disabling and<br />the non-3dnow thing is.<br /><br />Considering that Udo reports no lockup at all with the same test-program<br />even with an Athlon and 3dnow, it looks like it's either irq13 (and a<br />motherboard routing issue: sane modern motherboards shouldn't even route<br />the external FERR at _all_ any more), or something stepping-specific on<br />your Athlon. It doesn't sound kernel-related per se.<br /><br />Let's hope it's irq13. If so, it will be easy to fix (tentative fix: any<br />CPU that reports a built-in FPU just doesn't get irq13 enabled at all).<br /><br />Current workign theory:<br /><br /> - Athlons do FERR wrong. They drive FERR externally when the<br />   unmasked exception happens, rather than when the next FP instruction<br />   actually detects the exception. This means that the external FERR irq13<br />   actually happens _before_ the internal exception 16, which is wrong.<br /><br /> - Linux has seen exception 16 working, so it ignores irq13 and assumes<br />   that it's some real external device (which does happen - sometimes<br />   SCI is wired to irq13).<br /><br /> - irq13 is not only wired on the motherboard (which was right in 1989,<br />   but is not right in 2000), but is marked level-triggered (which<br />   probably wasn't right even in 1989). So when the irq13 happens, it<br />   _keeps_ on happening, and we never get an exception 16 at all.<br /><br />The reason 2.2.x works on your machine might be that the early bootup test<br />for FP exceptions will have done something to mask the fpu exception just<br />by luck. I forget the exact details of the test - it got removed in later<br />kernels because it made it really nasty to handle XMM faults correctly.<br /><br />Does anybody have any better ideas? <br /><br />		Linus<br /><br /><br /><br />-<br />To unsubscribe from this list: send the line "unsubscribe linux-kernel" in<br />the body of a message to majordomo&#64;vger.kernel.org<br />Please read the FAQ at <a href="http://www.tux.org/lkml/">http://www.tux.org/lkml/</a><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
