
[PWM]Motor_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a60  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08005b6c  08005b6c  00015b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f08  08005f08  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005f08  08005f08  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005f08  08005f08  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f08  08005f08  00015f08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f0c  08005f0c  00015f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005f10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000078  08005f88  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08005f88  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000128bc  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003534  00000000  00000000  0003295d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001120  00000000  00000000  00035e98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f80  00000000  00000000  00036fb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000186cf  00000000  00000000  00037f38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001422d  00000000  00000000  00050607  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007bc7a  00000000  00000000  00064834  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e04ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b50  00000000  00000000  000e052c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08005b54 	.word	0x08005b54

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08005b54 	.word	0x08005b54

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2iz>:
 8000608:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000610:	d30f      	bcc.n	8000632 <__aeabi_f2iz+0x2a>
 8000612:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d90d      	bls.n	8000638 <__aeabi_f2iz+0x30>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000624:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	bf18      	it	ne
 800062e:	4240      	negne	r0, r0
 8000630:	4770      	bx	lr
 8000632:	f04f 0000 	mov.w	r0, #0
 8000636:	4770      	bx	lr
 8000638:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800063c:	d101      	bne.n	8000642 <__aeabi_f2iz+0x3a>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	d105      	bne.n	800064e <__aeabi_f2iz+0x46>
 8000642:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000646:	bf08      	it	eq
 8000648:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800064c:	4770      	bx	lr
 800064e:	f04f 0000 	mov.w	r0, #0
 8000652:	4770      	bx	lr

08000654 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000664:	4b28      	ldr	r3, [pc, #160]	; (8000708 <MX_ADC1_Init+0xb4>)
 8000666:	4a29      	ldr	r2, [pc, #164]	; (800070c <MX_ADC1_Init+0xb8>)
 8000668:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800066a:	4b27      	ldr	r3, [pc, #156]	; (8000708 <MX_ADC1_Init+0xb4>)
 800066c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000670:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000672:	4b25      	ldr	r3, [pc, #148]	; (8000708 <MX_ADC1_Init+0xb4>)
 8000674:	2201      	movs	r2, #1
 8000676:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000678:	4b23      	ldr	r3, [pc, #140]	; (8000708 <MX_ADC1_Init+0xb4>)
 800067a:	2200      	movs	r2, #0
 800067c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800067e:	4b22      	ldr	r3, [pc, #136]	; (8000708 <MX_ADC1_Init+0xb4>)
 8000680:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000684:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000686:	4b20      	ldr	r3, [pc, #128]	; (8000708 <MX_ADC1_Init+0xb4>)
 8000688:	2200      	movs	r2, #0
 800068a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 800068c:	4b1e      	ldr	r3, [pc, #120]	; (8000708 <MX_ADC1_Init+0xb4>)
 800068e:	2203      	movs	r2, #3
 8000690:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000692:	481d      	ldr	r0, [pc, #116]	; (8000708 <MX_ADC1_Init+0xb4>)
 8000694:	f001 f9b4 	bl	8001a00 <HAL_ADC_Init>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800069e:	f000 fbfb 	bl	8000e98 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006a6:	2301      	movs	r3, #1
 80006a8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80006aa:	2307      	movs	r3, #7
 80006ac:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	4619      	mov	r1, r3
 80006b2:	4815      	ldr	r0, [pc, #84]	; (8000708 <MX_ADC1_Init+0xb4>)
 80006b4:	f001 fb76 	bl	8001da4 <HAL_ADC_ConfigChannel>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80006be:	f000 fbeb 	bl	8000e98 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80006c2:	2310      	movs	r3, #16
 80006c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006c6:	2302      	movs	r3, #2
 80006c8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80006ca:	2302      	movs	r3, #2
 80006cc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	4619      	mov	r1, r3
 80006d2:	480d      	ldr	r0, [pc, #52]	; (8000708 <MX_ADC1_Init+0xb4>)
 80006d4:	f001 fb66 	bl	8001da4 <HAL_ADC_ConfigChannel>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80006de:	f000 fbdb 	bl	8000e98 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80006e2:	2311      	movs	r3, #17
 80006e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80006e6:	2303      	movs	r3, #3
 80006e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	4619      	mov	r1, r3
 80006ee:	4806      	ldr	r0, [pc, #24]	; (8000708 <MX_ADC1_Init+0xb4>)
 80006f0:	f001 fb58 	bl	8001da4 <HAL_ADC_ConfigChannel>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80006fa:	f000 fbcd 	bl	8000e98 <Error_Handler>
  }

}
 80006fe:	bf00      	nop
 8000700:	3710      	adds	r7, #16
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	200000a4 	.word	0x200000a4
 800070c:	40012400 	.word	0x40012400

08000710 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b088      	sub	sp, #32
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a28      	ldr	r2, [pc, #160]	; (80007cc <HAL_ADC_MspInit+0xbc>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d149      	bne.n	80007c4 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000730:	4b27      	ldr	r3, [pc, #156]	; (80007d0 <HAL_ADC_MspInit+0xc0>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	4a26      	ldr	r2, [pc, #152]	; (80007d0 <HAL_ADC_MspInit+0xc0>)
 8000736:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800073a:	6193      	str	r3, [r2, #24]
 800073c:	4b24      	ldr	r3, [pc, #144]	; (80007d0 <HAL_ADC_MspInit+0xc0>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000748:	4b21      	ldr	r3, [pc, #132]	; (80007d0 <HAL_ADC_MspInit+0xc0>)
 800074a:	699b      	ldr	r3, [r3, #24]
 800074c:	4a20      	ldr	r2, [pc, #128]	; (80007d0 <HAL_ADC_MspInit+0xc0>)
 800074e:	f043 0304 	orr.w	r3, r3, #4
 8000752:	6193      	str	r3, [r2, #24]
 8000754:	4b1e      	ldr	r3, [pc, #120]	; (80007d0 <HAL_ADC_MspInit+0xc0>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	f003 0304 	and.w	r3, r3, #4
 800075c:	60bb      	str	r3, [r7, #8]
 800075e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000760:	2301      	movs	r3, #1
 8000762:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000764:	2303      	movs	r3, #3
 8000766:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000768:	f107 0310 	add.w	r3, r7, #16
 800076c:	4619      	mov	r1, r3
 800076e:	4819      	ldr	r0, [pc, #100]	; (80007d4 <HAL_ADC_MspInit+0xc4>)
 8000770:	f002 f954 	bl	8002a1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000774:	4b18      	ldr	r3, [pc, #96]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 8000776:	4a19      	ldr	r2, [pc, #100]	; (80007dc <HAL_ADC_MspInit+0xcc>)
 8000778:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800077a:	4b17      	ldr	r3, [pc, #92]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 800077c:	2200      	movs	r2, #0
 800077e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000780:	4b15      	ldr	r3, [pc, #84]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000786:	4b14      	ldr	r3, [pc, #80]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 8000788:	2280      	movs	r2, #128	; 0x80
 800078a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800078c:	4b12      	ldr	r3, [pc, #72]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 800078e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000792:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000794:	4b10      	ldr	r3, [pc, #64]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 8000796:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800079a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800079c:	4b0e      	ldr	r3, [pc, #56]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 800079e:	2220      	movs	r2, #32
 80007a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007a2:	4b0d      	ldr	r3, [pc, #52]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007a8:	480b      	ldr	r0, [pc, #44]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 80007aa:	f001 fdc5 	bl	8002338 <HAL_DMA_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80007b4:	f000 fb70 	bl	8000e98 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4a07      	ldr	r2, [pc, #28]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 80007bc:	621a      	str	r2, [r3, #32]
 80007be:	4a06      	ldr	r2, [pc, #24]	; (80007d8 <HAL_ADC_MspInit+0xc8>)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007c4:	bf00      	nop
 80007c6:	3720      	adds	r7, #32
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40012400 	.word	0x40012400
 80007d0:	40021000 	.word	0x40021000
 80007d4:	40010800 	.word	0x40010800
 80007d8:	200000d4 	.word	0x200000d4
 80007dc:	40020008 	.word	0x40020008

080007e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007e6:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <MX_DMA_Init+0x38>)
 80007e8:	695b      	ldr	r3, [r3, #20]
 80007ea:	4a0b      	ldr	r2, [pc, #44]	; (8000818 <MX_DMA_Init+0x38>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6153      	str	r3, [r2, #20]
 80007f2:	4b09      	ldr	r3, [pc, #36]	; (8000818 <MX_DMA_Init+0x38>)
 80007f4:	695b      	ldr	r3, [r3, #20]
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2100      	movs	r1, #0
 8000802:	200b      	movs	r0, #11
 8000804:	f001 fd6d 	bl	80022e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000808:	200b      	movs	r0, #11
 800080a:	f001 fd86 	bl	800231a <HAL_NVIC_EnableIRQ>

}
 800080e:	bf00      	nop
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40021000 	.word	0x40021000

0800081c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b088      	sub	sp, #32
 8000820:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000822:	f107 0310 	add.w	r3, r7, #16
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	605a      	str	r2, [r3, #4]
 800082c:	609a      	str	r2, [r3, #8]
 800082e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000830:	4b42      	ldr	r3, [pc, #264]	; (800093c <MX_GPIO_Init+0x120>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	4a41      	ldr	r2, [pc, #260]	; (800093c <MX_GPIO_Init+0x120>)
 8000836:	f043 0310 	orr.w	r3, r3, #16
 800083a:	6193      	str	r3, [r2, #24]
 800083c:	4b3f      	ldr	r3, [pc, #252]	; (800093c <MX_GPIO_Init+0x120>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	f003 0310 	and.w	r3, r3, #16
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000848:	4b3c      	ldr	r3, [pc, #240]	; (800093c <MX_GPIO_Init+0x120>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	4a3b      	ldr	r2, [pc, #236]	; (800093c <MX_GPIO_Init+0x120>)
 800084e:	f043 0320 	orr.w	r3, r3, #32
 8000852:	6193      	str	r3, [r2, #24]
 8000854:	4b39      	ldr	r3, [pc, #228]	; (800093c <MX_GPIO_Init+0x120>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	f003 0320 	and.w	r3, r3, #32
 800085c:	60bb      	str	r3, [r7, #8]
 800085e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000860:	4b36      	ldr	r3, [pc, #216]	; (800093c <MX_GPIO_Init+0x120>)
 8000862:	699b      	ldr	r3, [r3, #24]
 8000864:	4a35      	ldr	r2, [pc, #212]	; (800093c <MX_GPIO_Init+0x120>)
 8000866:	f043 0304 	orr.w	r3, r3, #4
 800086a:	6193      	str	r3, [r2, #24]
 800086c:	4b33      	ldr	r3, [pc, #204]	; (800093c <MX_GPIO_Init+0x120>)
 800086e:	699b      	ldr	r3, [r3, #24]
 8000870:	f003 0304 	and.w	r3, r3, #4
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000878:	4b30      	ldr	r3, [pc, #192]	; (800093c <MX_GPIO_Init+0x120>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	4a2f      	ldr	r2, [pc, #188]	; (800093c <MX_GPIO_Init+0x120>)
 800087e:	f043 0308 	orr.w	r3, r3, #8
 8000882:	6193      	str	r3, [r2, #24]
 8000884:	4b2d      	ldr	r3, [pc, #180]	; (800093c <MX_GPIO_Init+0x120>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	f003 0308 	and.w	r3, r3, #8
 800088c:	603b      	str	r3, [r7, #0]
 800088e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L298N_RELAY_CONTROL_GPIO_Port, L298N_RELAY_CONTROL_Pin, GPIO_PIN_RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000896:	482a      	ldr	r0, [pc, #168]	; (8000940 <MX_GPIO_Init+0x124>)
 8000898:	f002 fa31 	bl	8002cfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_DEBUG_Pin|RELAY_CONTROL_PIN_Pin|INT4_NO_PWM_MOTOR_2_Pin, GPIO_PIN_RESET);
 800089c:	2200      	movs	r2, #0
 800089e:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 80008a2:	4828      	ldr	r0, [pc, #160]	; (8000944 <MX_GPIO_Init+0x128>)
 80008a4:	f002 fa2b 	bl	8002cfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INT2_NO_PWM_MOTOR_1_GPIO_Port, INT2_NO_PWM_MOTOR_1_Pin, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2180      	movs	r1, #128	; 0x80
 80008ac:	4826      	ldr	r0, [pc, #152]	; (8000948 <MX_GPIO_Init+0x12c>)
 80008ae:	f002 fa26 	bl	8002cfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L298N_RELAY_CONTROL_Pin;
 80008b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b8:	2301      	movs	r3, #1
 80008ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c0:	2302      	movs	r3, #2
 80008c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L298N_RELAY_CONTROL_GPIO_Port, &GPIO_InitStruct);
 80008c4:	f107 0310 	add.w	r3, r7, #16
 80008c8:	4619      	mov	r1, r3
 80008ca:	481d      	ldr	r0, [pc, #116]	; (8000940 <MX_GPIO_Init+0x124>)
 80008cc:	f002 f8a6 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = BT_UP_Pin|BT_CENTER_Pin|BT_DOWN_Pin;
 80008d0:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80008d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008d6:	4b1d      	ldr	r3, [pc, #116]	; (800094c <MX_GPIO_Init+0x130>)
 80008d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008da:	2301      	movs	r3, #1
 80008dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008de:	f107 0310 	add.w	r3, r7, #16
 80008e2:	4619      	mov	r1, r3
 80008e4:	4817      	ldr	r0, [pc, #92]	; (8000944 <MX_GPIO_Init+0x128>)
 80008e6:	f002 f899 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin|RELAY_CONTROL_PIN_Pin|INT4_NO_PWM_MOTOR_2_Pin;
 80008ea:	f44f 4318 	mov.w	r3, #38912	; 0x9800
 80008ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2302      	movs	r3, #2
 80008fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fc:	f107 0310 	add.w	r3, r7, #16
 8000900:	4619      	mov	r1, r3
 8000902:	4810      	ldr	r0, [pc, #64]	; (8000944 <MX_GPIO_Init+0x128>)
 8000904:	f002 f88a 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT2_NO_PWM_MOTOR_1_Pin;
 8000908:	2380      	movs	r3, #128	; 0x80
 800090a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090c:	2301      	movs	r3, #1
 800090e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000914:	2302      	movs	r3, #2
 8000916:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT2_NO_PWM_MOTOR_1_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 0310 	add.w	r3, r7, #16
 800091c:	4619      	mov	r1, r3
 800091e:	480a      	ldr	r0, [pc, #40]	; (8000948 <MX_GPIO_Init+0x12c>)
 8000920:	f002 f87c 	bl	8002a1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8000924:	2200      	movs	r2, #0
 8000926:	2103      	movs	r1, #3
 8000928:	2017      	movs	r0, #23
 800092a:	f001 fcda 	bl	80022e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800092e:	2017      	movs	r0, #23
 8000930:	f001 fcf3 	bl	800231a <HAL_NVIC_EnableIRQ>

}
 8000934:	bf00      	nop
 8000936:	3720      	adds	r7, #32
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40021000 	.word	0x40021000
 8000940:	40011000 	.word	0x40011000
 8000944:	40010800 	.word	0x40010800
 8000948:	40010c00 	.word	0x40010c00
 800094c:	10210000 	.word	0x10210000

08000950 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000954:	f001 f800 	bl	8001958 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000958:	f000 f8a4 	bl	8000aa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800095c:	f7ff ff5e 	bl	800081c <MX_GPIO_Init>
  MX_DMA_Init();
 8000960:	f7ff ff3e 	bl	80007e0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000964:	f000 ff5e 	bl	8001824 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000968:	f000 fdea 	bl	8001540 <MX_TIM3_Init>
  MX_TIM4_Init();
 800096c:	f000 fe5e 	bl	800162c <MX_TIM4_Init>
  MX_ADC1_Init();
 8000970:	f7ff fe70 	bl	8000654 <MX_ADC1_Init>
//  MX_RTC_Init
  /* USER CODE BEGIN 2 */
  vIWDG_Init(&hiwdg, 5000);
 8000974:	f241 3188 	movw	r1, #5000	; 0x1388
 8000978:	483c      	ldr	r0, [pc, #240]	; (8000a6c <main+0x11c>)
 800097a:	f000 fb27 	bl	8000fcc <vIWDG_Init>
  __RETARGET_INIT(DEBUG_USART);
 800097e:	483c      	ldr	r0, [pc, #240]	; (8000a70 <main+0x120>)
 8000980:	f000 fbb4 	bl	80010ec <RetargetInit>
  __PRINT_RESET_CAUSE();
 8000984:	f000 fa8e 	bl	8000ea4 <resetCauseGet>
 8000988:	4603      	mov	r3, r0
 800098a:	4618      	mov	r0, r3
 800098c:	f000 fad0 	bl	8000f30 <resetCauseGetName>
 8000990:	4603      	mov	r3, r0
 8000992:	4618      	mov	r0, r3
 8000994:	f004 f8d6 	bl	8004b44 <iprintf>
 8000998:	4836      	ldr	r0, [pc, #216]	; (8000a74 <main+0x124>)
 800099a:	f004 f947 	bl	8004c2c <puts>
  __MY_OFF_ALL_LED();
 800099e:	2201      	movs	r2, #1
 80009a0:	2120      	movs	r1, #32
 80009a2:	4835      	ldr	r0, [pc, #212]	; (8000a78 <main+0x128>)
 80009a4:	f002 f9ab 	bl	8002cfe <HAL_GPIO_WritePin>
 80009a8:	2201      	movs	r2, #1
 80009aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ae:	4833      	ldr	r0, [pc, #204]	; (8000a7c <main+0x12c>)
 80009b0:	f002 f9a5 	bl	8002cfe <HAL_GPIO_WritePin>
 80009b4:	2201      	movs	r2, #1
 80009b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009ba:	4830      	ldr	r0, [pc, #192]	; (8000a7c <main+0x12c>)
 80009bc:	f002 f99f 	bl	8002cfe <HAL_GPIO_WritePin>
 80009c0:	2201      	movs	r2, #1
 80009c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c6:	482c      	ldr	r0, [pc, #176]	; (8000a78 <main+0x128>)
 80009c8:	f002 f999 	bl	8002cfe <HAL_GPIO_WritePin>

  /* Start PWM on TIM3_CHANNEL_2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80009cc:	2104      	movs	r1, #4
 80009ce:	482c      	ldr	r0, [pc, #176]	; (8000a80 <main+0x130>)
 80009d0:	f003 f800 	bl	80039d4 <HAL_TIM_PWM_Start>
  /* Start PWM on TIM4_CHANNEL_3 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80009d4:	2108      	movs	r1, #8
 80009d6:	482b      	ldr	r0, [pc, #172]	; (8000a84 <main+0x134>)
 80009d8:	f002 fffc 	bl	80039d4 <HAL_TIM_PWM_Start>
  /* Start DMA */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1_data_buffer,
 80009dc:	2203      	movs	r2, #3
 80009de:	492a      	ldr	r1, [pc, #168]	; (8000a88 <main+0x138>)
 80009e0:	482a      	ldr	r0, [pc, #168]	; (8000a8c <main+0x13c>)
 80009e2:	f001 f8e5 	bl	8001bb0 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_Delay(500);
 80009e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009ea:	f000 ffe7 	bl	80019bc <HAL_Delay>
  while (1)
  {
    newline;
 80009ee:	4821      	ldr	r0, [pc, #132]	; (8000a74 <main+0x124>)
 80009f0:	f004 f91c 	bl	8004c2c <puts>
    vTimeStamp(HAL_GetTick());
 80009f4:	f000 ffd8 	bl	80019a8 <HAL_GetTick>
 80009f8:	4603      	mov	r3, r0
 80009fa:	4618      	mov	r0, r3
 80009fc:	f000 fb2c 	bl	8001058 <vTimeStamp>

    /* ADC value */
    PRINT_VAR((uint32_t)adc1_data_buffer[0]);
 8000a00:	4b21      	ldr	r3, [pc, #132]	; (8000a88 <main+0x138>)
 8000a02:	881b      	ldrh	r3, [r3, #0]
 8000a04:	4619      	mov	r1, r3
 8000a06:	4822      	ldr	r0, [pc, #136]	; (8000a90 <main+0x140>)
 8000a08:	f004 f89c 	bl	8004b44 <iprintf>
    /* Remap speed value to be in range 0-100 */
    speed = (int)(((float)adc1_data_buffer[0] / 4096) * TIM_PWM_OVERFLOW_VALUE);
 8000a0c:	4b1e      	ldr	r3, [pc, #120]	; (8000a88 <main+0x138>)
 8000a0e:	881b      	ldrh	r3, [r3, #0]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff fc51 	bl	80002b8 <__aeabi_ui2f>
 8000a16:	4603      	mov	r3, r0
 8000a18:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff fd57 	bl	80004d0 <__aeabi_fdiv>
 8000a22:	4603      	mov	r3, r0
 8000a24:	491b      	ldr	r1, [pc, #108]	; (8000a94 <main+0x144>)
 8000a26:	4618      	mov	r0, r3
 8000a28:	f7ff fc9e 	bl	8000368 <__aeabi_fmul>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f7ff fdea 	bl	8000608 <__aeabi_f2iz>
 8000a34:	4603      	mov	r3, r0
 8000a36:	b2da      	uxtb	r2, r3
 8000a38:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <main+0x148>)
 8000a3a:	701a      	strb	r2, [r3, #0]
    /* Control motor speed accordingly */
    motorControl(speed, rotate_direction, motor_select);
 8000a3c:	4b16      	ldr	r3, [pc, #88]	; (8000a98 <main+0x148>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	4618      	mov	r0, r3
 8000a44:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <main+0x14c>)
 8000a46:	6819      	ldr	r1, [r3, #0]
 8000a48:	4b15      	ldr	r3, [pc, #84]	; (8000aa0 <main+0x150>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	f000 f94f 	bl	8000cf0 <motorControl>
    __MY_TOGGLE_LED(LED_2);
 8000a52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a56:	4809      	ldr	r0, [pc, #36]	; (8000a7c <main+0x12c>)
 8000a58:	f002 f969 	bl	8002d2e <HAL_GPIO_TogglePin>
    HAL_Delay(50);
 8000a5c:	2032      	movs	r0, #50	; 0x32
 8000a5e:	f000 ffad 	bl	80019bc <HAL_Delay>
    HAL_IWDG_Refresh(&hiwdg);
 8000a62:	4802      	ldr	r0, [pc, #8]	; (8000a6c <main+0x11c>)
 8000a64:	f002 f9cd 	bl	8002e02 <HAL_IWDG_Refresh>
    newline;
 8000a68:	e7c1      	b.n	80009ee <main+0x9e>
 8000a6a:	bf00      	nop
 8000a6c:	20000118 	.word	0x20000118
 8000a70:	20000210 	.word	0x20000210
 8000a74:	08005b6c 	.word	0x08005b6c
 8000a78:	40010c00 	.word	0x40010c00
 8000a7c:	40010800 	.word	0x40010800
 8000a80:	200001d0 	.word	0x200001d0
 8000a84:	20000190 	.word	0x20000190
 8000a88:	20000130 	.word	0x20000130
 8000a8c:	200000a4 	.word	0x200000a4
 8000a90:	08005b70 	.word	0x08005b70
 8000a94:	42c80000 	.word	0x42c80000
 8000a98:	20000094 	.word	0x20000094
 8000a9c:	20000000 	.word	0x20000000
 8000aa0:	20000004 	.word	0x20000004

08000aa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b094      	sub	sp, #80	; 0x50
 8000aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aaa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000aae:	2228      	movs	r2, #40	; 0x28
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f004 f83e 	bl	8004b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8000ad4:	2309      	movs	r3, #9
 8000ad6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ad8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aea:	2302      	movs	r3, #2
 8000aec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000af2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000af4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000af8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000afe:	4618      	mov	r0, r3
 8000b00:	f002 f9a6 	bl	8002e50 <HAL_RCC_OscConfig>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000b0a:	f000 f9c5 	bl	8000e98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000b0e:	230f      	movs	r3, #15
 8000b10:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b12:	2302      	movs	r3, #2
 8000b14:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b16:	2300      	movs	r3, #0
 8000b18:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b1e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b20:	2300      	movs	r3, #0
 8000b22:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b24:	f107 0314 	add.w	r3, r7, #20
 8000b28:	2102      	movs	r1, #2
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f002 fc10 	bl	8003350 <HAL_RCC_ClockConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b36:	f000 f9af 	bl	8000e98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_ADC;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV128;
 8000b3e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b42:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000b44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b48:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b4a:	1d3b      	adds	r3, r7, #4
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f002 fdcb 	bl	80036e8 <HAL_RCCEx_PeriphCLKConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000b58:	f000 f99e 	bl	8000e98 <Error_Handler>
  }
}
 8000b5c:	bf00      	nop
 8000b5e:	3750      	adds	r7, #80	; 0x50
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	80fb      	strh	r3, [r7, #6]
  static uint8_t motor_state, rotate_state;
  /* Change rotate direction */
  if (GPIO_Pin == BT_DOWN_Pin)
 8000b6e:	88fb      	ldrh	r3, [r7, #6]
 8000b70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b74:	d13b      	bne.n	8000bee <HAL_GPIO_EXTI_Callback+0x8a>
  {
    volatile uint32_t wait = 100000;
 8000b76:	4b50      	ldr	r3, [pc, #320]	; (8000cb8 <HAL_GPIO_EXTI_Callback+0x154>)
 8000b78:	617b      	str	r3, [r7, #20]
    while ((wait--) != 0)
 8000b7a:	e000      	b.n	8000b7e <HAL_GPIO_EXTI_Callback+0x1a>
    {
      __NOP();
 8000b7c:	bf00      	nop
    while ((wait--) != 0)
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	1e5a      	subs	r2, r3, #1
 8000b82:	617a      	str	r2, [r7, #20]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d1f9      	bne.n	8000b7c <HAL_GPIO_EXTI_Callback+0x18>
    }
    if (HAL_GPIO_ReadPin(BT_DOWN_GPIO_Port, BT_DOWN_Pin) == 0)
 8000b88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b8c:	484b      	ldr	r0, [pc, #300]	; (8000cbc <HAL_GPIO_EXTI_Callback+0x158>)
 8000b8e:	f002 f89f 	bl	8002cd0 <HAL_GPIO_ReadPin>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	f040 8086 	bne.w	8000ca6 <HAL_GPIO_EXTI_Callback+0x142>
    {
      __MY_TOGGLE_LED(LED_3);
 8000b9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b9e:	4847      	ldr	r0, [pc, #284]	; (8000cbc <HAL_GPIO_EXTI_Callback+0x158>)
 8000ba0:	f002 f8c5 	bl	8002d2e <HAL_GPIO_TogglePin>
      if (rotate_state == 0)
 8000ba4:	4b46      	ldr	r3, [pc, #280]	; (8000cc0 <HAL_GPIO_EXTI_Callback+0x15c>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d107      	bne.n	8000bbc <HAL_GPIO_EXTI_Callback+0x58>
      {
        rotate_state = 1;
 8000bac:	4b44      	ldr	r3, [pc, #272]	; (8000cc0 <HAL_GPIO_EXTI_Callback+0x15c>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	701a      	strb	r2, [r3, #0]
        rotate_direction = ANTI_CLOCKWISE;
 8000bb2:	4b44      	ldr	r3, [pc, #272]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0x160>)
 8000bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	e009      	b.n	8000bd0 <HAL_GPIO_EXTI_Callback+0x6c>
      }
      else if (rotate_state == 1)
 8000bbc:	4b40      	ldr	r3, [pc, #256]	; (8000cc0 <HAL_GPIO_EXTI_Callback+0x15c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d105      	bne.n	8000bd0 <HAL_GPIO_EXTI_Callback+0x6c>
      {
        rotate_state = 0;
 8000bc4:	4b3e      	ldr	r3, [pc, #248]	; (8000cc0 <HAL_GPIO_EXTI_Callback+0x15c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]
        rotate_direction = CLOCKWISE;
 8000bca:	4b3e      	ldr	r3, [pc, #248]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0x160>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	601a      	str	r2, [r3, #0]
      }
      PRINTF("--------------------\r\n");
 8000bd0:	483d      	ldr	r0, [pc, #244]	; (8000cc8 <HAL_GPIO_EXTI_Callback+0x164>)
 8000bd2:	f004 f82b 	bl	8004c2c <puts>
      PRINTF("BT_DOWN pressed\r\n");
 8000bd6:	483d      	ldr	r0, [pc, #244]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x168>)
 8000bd8:	f004 f828 	bl	8004c2c <puts>
      PRINT_VAR(rotate_direction);
 8000bdc:	4b39      	ldr	r3, [pc, #228]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0x160>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4619      	mov	r1, r3
 8000be2:	483b      	ldr	r0, [pc, #236]	; (8000cd0 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000be4:	f003 ffae 	bl	8004b44 <iprintf>
      PRINTF("--------------------\r\n");
 8000be8:	4837      	ldr	r0, [pc, #220]	; (8000cc8 <HAL_GPIO_EXTI_Callback+0x164>)
 8000bea:	f004 f81f 	bl	8004c2c <puts>
      return;
    }
  }

  /* Switch control between motor */
  if (GPIO_Pin == BT_CENTER_Pin)
 8000bee:	88fb      	ldrh	r3, [r7, #6]
 8000bf0:	2b80      	cmp	r3, #128	; 0x80
 8000bf2:	d133      	bne.n	8000c5c <HAL_GPIO_EXTI_Callback+0xf8>
  {
    volatile uint32_t wait = 100000;
 8000bf4:	4b30      	ldr	r3, [pc, #192]	; (8000cb8 <HAL_GPIO_EXTI_Callback+0x154>)
 8000bf6:	613b      	str	r3, [r7, #16]
    while ((wait--) != 0)
 8000bf8:	e000      	b.n	8000bfc <HAL_GPIO_EXTI_Callback+0x98>
    {
      __NOP();
 8000bfa:	bf00      	nop
    while ((wait--) != 0)
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	1e5a      	subs	r2, r3, #1
 8000c00:	613a      	str	r2, [r7, #16]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1f9      	bne.n	8000bfa <HAL_GPIO_EXTI_Callback+0x96>
    }
    if (HAL_GPIO_ReadPin(BT_CENTER_GPIO_Port, BT_CENTER_Pin) == 0)
 8000c06:	2180      	movs	r1, #128	; 0x80
 8000c08:	482c      	ldr	r0, [pc, #176]	; (8000cbc <HAL_GPIO_EXTI_Callback+0x158>)
 8000c0a:	f002 f861 	bl	8002cd0 <HAL_GPIO_ReadPin>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d14a      	bne.n	8000caa <HAL_GPIO_EXTI_Callback+0x146>
    {
      if (motor_state == 0)
 8000c14:	4b2f      	ldr	r3, [pc, #188]	; (8000cd4 <HAL_GPIO_EXTI_Callback+0x170>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d106      	bne.n	8000c2a <HAL_GPIO_EXTI_Callback+0xc6>
      {
        motor_state = 1;
 8000c1c:	4b2d      	ldr	r3, [pc, #180]	; (8000cd4 <HAL_GPIO_EXTI_Callback+0x170>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	701a      	strb	r2, [r3, #0]
        motor_select = MOTOR_2;
 8000c22:	4b2d      	ldr	r3, [pc, #180]	; (8000cd8 <HAL_GPIO_EXTI_Callback+0x174>)
 8000c24:	2202      	movs	r2, #2
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	e009      	b.n	8000c3e <HAL_GPIO_EXTI_Callback+0xda>
      }
      else if (motor_state == 1)
 8000c2a:	4b2a      	ldr	r3, [pc, #168]	; (8000cd4 <HAL_GPIO_EXTI_Callback+0x170>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d105      	bne.n	8000c3e <HAL_GPIO_EXTI_Callback+0xda>
      {
        motor_state = 0;
 8000c32:	4b28      	ldr	r3, [pc, #160]	; (8000cd4 <HAL_GPIO_EXTI_Callback+0x170>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
        motor_select = MOTOR_1;
 8000c38:	4b27      	ldr	r3, [pc, #156]	; (8000cd8 <HAL_GPIO_EXTI_Callback+0x174>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	601a      	str	r2, [r3, #0]
      }
      PRINTF("--------------------\r\n");
 8000c3e:	4822      	ldr	r0, [pc, #136]	; (8000cc8 <HAL_GPIO_EXTI_Callback+0x164>)
 8000c40:	f003 fff4 	bl	8004c2c <puts>
      PRINTF("BT_CENTER pressed\r\n");
 8000c44:	4825      	ldr	r0, [pc, #148]	; (8000cdc <HAL_GPIO_EXTI_Callback+0x178>)
 8000c46:	f003 fff1 	bl	8004c2c <puts>
      PRINT_VAR(motor_select);
 8000c4a:	4b23      	ldr	r3, [pc, #140]	; (8000cd8 <HAL_GPIO_EXTI_Callback+0x174>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4823      	ldr	r0, [pc, #140]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0x17c>)
 8000c52:	f003 ff77 	bl	8004b44 <iprintf>
      PRINTF("--------------------\r\n");
 8000c56:	481c      	ldr	r0, [pc, #112]	; (8000cc8 <HAL_GPIO_EXTI_Callback+0x164>)
 8000c58:	f003 ffe8 	bl	8004c2c <puts>
    {
      return;
    }
  }

  if (GPIO_Pin == BT_UP_Pin)
 8000c5c:	88fb      	ldrh	r3, [r7, #6]
 8000c5e:	2b40      	cmp	r3, #64	; 0x40
 8000c60:	d126      	bne.n	8000cb0 <HAL_GPIO_EXTI_Callback+0x14c>
  {
    volatile uint32_t wait = 100000;
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <HAL_GPIO_EXTI_Callback+0x154>)
 8000c64:	60fb      	str	r3, [r7, #12]
    while ((wait--) != 0)
 8000c66:	e000      	b.n	8000c6a <HAL_GPIO_EXTI_Callback+0x106>
    {
      __NOP();
 8000c68:	bf00      	nop
    while ((wait--) != 0)
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	1e5a      	subs	r2, r3, #1
 8000c6e:	60fa      	str	r2, [r7, #12]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1f9      	bne.n	8000c68 <HAL_GPIO_EXTI_Callback+0x104>
    }
    if (HAL_GPIO_ReadPin(BT_UP_GPIO_Port, BT_UP_Pin) == 0)
 8000c74:	2140      	movs	r1, #64	; 0x40
 8000c76:	4811      	ldr	r0, [pc, #68]	; (8000cbc <HAL_GPIO_EXTI_Callback+0x158>)
 8000c78:	f002 f82a 	bl	8002cd0 <HAL_GPIO_ReadPin>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d115      	bne.n	8000cae <HAL_GPIO_EXTI_Callback+0x14a>
    {

      HAL_GPIO_TogglePin(L298N_RELAY_CONTROL_GPIO_Port,
 8000c82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c86:	4817      	ldr	r0, [pc, #92]	; (8000ce4 <HAL_GPIO_EXTI_Callback+0x180>)
 8000c88:	f002 f851 	bl	8002d2e <HAL_GPIO_TogglePin>
                         L298N_RELAY_CONTROL_Pin);
      PRINTF("--------------------\r\n");
 8000c8c:	480e      	ldr	r0, [pc, #56]	; (8000cc8 <HAL_GPIO_EXTI_Callback+0x164>)
 8000c8e:	f003 ffcd 	bl	8004c2c <puts>
      PRINTF("BT_UP pressed\r\n");
 8000c92:	4815      	ldr	r0, [pc, #84]	; (8000ce8 <HAL_GPIO_EXTI_Callback+0x184>)
 8000c94:	f003 ffca 	bl	8004c2c <puts>
      PRINTF("L298N power state changed\r\n");
 8000c98:	4814      	ldr	r0, [pc, #80]	; (8000cec <HAL_GPIO_EXTI_Callback+0x188>)
 8000c9a:	f003 ffc7 	bl	8004c2c <puts>
      PRINTF("--------------------\r\n");
 8000c9e:	480a      	ldr	r0, [pc, #40]	; (8000cc8 <HAL_GPIO_EXTI_Callback+0x164>)
 8000ca0:	f003 ffc4 	bl	8004c2c <puts>
 8000ca4:	e004      	b.n	8000cb0 <HAL_GPIO_EXTI_Callback+0x14c>
      return;
 8000ca6:	bf00      	nop
 8000ca8:	e002      	b.n	8000cb0 <HAL_GPIO_EXTI_Callback+0x14c>
      return;
 8000caa:	bf00      	nop
 8000cac:	e000      	b.n	8000cb0 <HAL_GPIO_EXTI_Callback+0x14c>
    }
    else
    {
      return;
 8000cae:	bf00      	nop
    }
  }
}
 8000cb0:	3718      	adds	r7, #24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	000186a0 	.word	0x000186a0
 8000cbc:	40010800 	.word	0x40010800
 8000cc0:	20000095 	.word	0x20000095
 8000cc4:	20000000 	.word	0x20000000
 8000cc8:	08005b98 	.word	0x08005b98
 8000ccc:	08005bb0 	.word	0x08005bb0
 8000cd0:	08005bc4 	.word	0x08005bc4
 8000cd4:	20000096 	.word	0x20000096
 8000cd8:	20000004 	.word	0x20000004
 8000cdc:	08005be0 	.word	0x08005be0
 8000ce0:	08005bf4 	.word	0x08005bf4
 8000ce4:	40011000 	.word	0x40011000
 8000ce8:	08005c0c 	.word	0x08005c0c
 8000cec:	08005c1c 	.word	0x08005c1c

08000cf0 <motorControl>:
 * @param speed equivalent to duty_cycle impose to motor, range from 1 -> TIM_PWM_OVERFLOW_VALUE
 * @param rotate_direction 
 */
void motorControl(uint32_t speed, int32_t rotate_direction,
                  uint32_t motor_select)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	60f8      	str	r0, [r7, #12]
 8000cf8:	60b9      	str	r1, [r7, #8]
 8000cfa:	607a      	str	r2, [r7, #4]
  if ((rotate_direction != 1) && (rotate_direction != -1))
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d007      	beq.n	8000d12 <motorControl+0x22>
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d08:	d003      	beq.n	8000d12 <motorControl+0x22>
  {
    PRINTF("Wrong parameter: rotate_direction\r\n");
 8000d0a:	4838      	ldr	r0, [pc, #224]	; (8000dec <motorControl+0xfc>)
 8000d0c:	f003 ff8e 	bl	8004c2c <puts>
    return;
 8000d10:	e069      	b.n	8000de6 <motorControl+0xf6>
  }

  if (speed > TIM_PWM_OVERFLOW_VALUE)
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	2b64      	cmp	r3, #100	; 0x64
 8000d16:	d903      	bls.n	8000d20 <motorControl+0x30>
  {
    PRINTF("Wrong parameter: speed\r\n");
 8000d18:	4835      	ldr	r0, [pc, #212]	; (8000df0 <motorControl+0x100>)
 8000d1a:	f003 ff87 	bl	8004c2c <puts>
    return;
 8000d1e:	e062      	b.n	8000de6 <motorControl+0xf6>
  }
  uint32_t duty_cycle = speed;
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	617b      	str	r3, [r7, #20]
  PRINT_VAR(speed);
 8000d24:	68f9      	ldr	r1, [r7, #12]
 8000d26:	4833      	ldr	r0, [pc, #204]	; (8000df4 <motorControl+0x104>)
 8000d28:	f003 ff0c 	bl	8004b44 <iprintf>
  switch (motor_select)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d002      	beq.n	8000d38 <motorControl+0x48>
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	d029      	beq.n	8000d8a <motorControl+0x9a>
                            TIM_PWM_OVERFLOW_VALUE - duty_cycle);
    }
    break;
  }
  default:
    break;
 8000d36:	e056      	b.n	8000de6 <motorControl+0xf6>
    PRINTF("MOTOR_1 selected\r\n");
 8000d38:	482f      	ldr	r0, [pc, #188]	; (8000df8 <motorControl+0x108>)
 8000d3a:	f003 ff77 	bl	8004c2c <puts>
    motorHalt(MOTOR_2);
 8000d3e:	2002      	movs	r0, #2
 8000d40:	f000 f86e 	bl	8000e20 <motorHalt>
    if (rotate_direction == CLOCKWISE)
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d10e      	bne.n	8000d68 <motorControl+0x78>
      PRINTF("MOTOR_1: Clockwise rotating\r\n");
 8000d4a:	482c      	ldr	r0, [pc, #176]	; (8000dfc <motorControl+0x10c>)
 8000d4c:	f003 ff6e 	bl	8004c2c <puts>
      HAL_GPIO_WritePin(INT2_NO_PWM_MOTOR_1_GPIO_Port,
 8000d50:	2201      	movs	r2, #1
 8000d52:	2180      	movs	r1, #128	; 0x80
 8000d54:	482a      	ldr	r0, [pc, #168]	; (8000e00 <motorControl+0x110>)
 8000d56:	f001 ffd2 	bl	8002cfe <HAL_GPIO_WritePin>
      __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,
 8000d5a:	4b2a      	ldr	r3, [pc, #168]	; (8000e04 <motorControl+0x114>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	f1c2 0264 	rsb	r2, r2, #100	; 0x64
 8000d64:	63da      	str	r2, [r3, #60]	; 0x3c
    break;
 8000d66:	e03b      	b.n	8000de0 <motorControl+0xf0>
    else if (rotate_direction == ANTI_CLOCKWISE)
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d6e:	d137      	bne.n	8000de0 <motorControl+0xf0>
      PRINTF("MOTOR_1: Anti-Clockwise rotating\r\n");
 8000d70:	4825      	ldr	r0, [pc, #148]	; (8000e08 <motorControl+0x118>)
 8000d72:	f003 ff5b 	bl	8004c2c <puts>
      HAL_GPIO_WritePin(INT2_NO_PWM_MOTOR_1_GPIO_Port,
 8000d76:	2200      	movs	r2, #0
 8000d78:	2180      	movs	r1, #128	; 0x80
 8000d7a:	4821      	ldr	r0, [pc, #132]	; (8000e00 <motorControl+0x110>)
 8000d7c:	f001 ffbf 	bl	8002cfe <HAL_GPIO_WritePin>
      __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, duty_cycle);
 8000d80:	4b20      	ldr	r3, [pc, #128]	; (8000e04 <motorControl+0x114>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	697a      	ldr	r2, [r7, #20]
 8000d86:	63da      	str	r2, [r3, #60]	; 0x3c
    break;
 8000d88:	e02a      	b.n	8000de0 <motorControl+0xf0>
    PRINTF("MOTOR_2 selected\r\n");
 8000d8a:	4820      	ldr	r0, [pc, #128]	; (8000e0c <motorControl+0x11c>)
 8000d8c:	f003 ff4e 	bl	8004c2c <puts>
    motorHalt(MOTOR_1);
 8000d90:	2001      	movs	r0, #1
 8000d92:	f000 f845 	bl	8000e20 <motorHalt>
    if (rotate_direction == CLOCKWISE)
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d10d      	bne.n	8000db8 <motorControl+0xc8>
      PRINTF("MOTOR_2: Clockwise rotating\r\n");
 8000d9c:	481c      	ldr	r0, [pc, #112]	; (8000e10 <motorControl+0x120>)
 8000d9e:	f003 ff45 	bl	8004c2c <puts>
      HAL_GPIO_WritePin(INT4_NO_PWM_MOTOR_2_GPIO_Port,
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000da8:	481a      	ldr	r0, [pc, #104]	; (8000e14 <motorControl+0x124>)
 8000daa:	f001 ffa8 	bl	8002cfe <HAL_GPIO_WritePin>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty_cycle);
 8000dae:	4b1a      	ldr	r3, [pc, #104]	; (8000e18 <motorControl+0x128>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	697a      	ldr	r2, [r7, #20]
 8000db4:	639a      	str	r2, [r3, #56]	; 0x38
    break;
 8000db6:	e015      	b.n	8000de4 <motorControl+0xf4>
    else if (rotate_direction == ANTI_CLOCKWISE)
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dbe:	d111      	bne.n	8000de4 <motorControl+0xf4>
      PRINTF("MOTOR_2: Anti-Clockwise rotating\r\n");
 8000dc0:	4816      	ldr	r0, [pc, #88]	; (8000e1c <motorControl+0x12c>)
 8000dc2:	f003 ff33 	bl	8004c2c <puts>
      HAL_GPIO_WritePin(INT4_NO_PWM_MOTOR_2_GPIO_Port,
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dcc:	4811      	ldr	r0, [pc, #68]	; (8000e14 <motorControl+0x124>)
 8000dce:	f001 ff96 	bl	8002cfe <HAL_GPIO_WritePin>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,
 8000dd2:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <motorControl+0x128>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	697a      	ldr	r2, [r7, #20]
 8000dd8:	f1c2 0264 	rsb	r2, r2, #100	; 0x64
 8000ddc:	639a      	str	r2, [r3, #56]	; 0x38
    break;
 8000dde:	e001      	b.n	8000de4 <motorControl+0xf4>
    break;
 8000de0:	bf00      	nop
 8000de2:	e000      	b.n	8000de6 <motorControl+0xf6>
    break;
 8000de4:	bf00      	nop
  }
}
 8000de6:	3718      	adds	r7, #24
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	08005c38 	.word	0x08005c38
 8000df0:	08005c5c 	.word	0x08005c5c
 8000df4:	08005c74 	.word	0x08005c74
 8000df8:	08005c84 	.word	0x08005c84
 8000dfc:	08005c98 	.word	0x08005c98
 8000e00:	40010c00 	.word	0x40010c00
 8000e04:	20000190 	.word	0x20000190
 8000e08:	08005cb8 	.word	0x08005cb8
 8000e0c:	08005cdc 	.word	0x08005cdc
 8000e10:	08005cf0 	.word	0x08005cf0
 8000e14:	40010800 	.word	0x40010800
 8000e18:	200001d0 	.word	0x200001d0
 8000e1c:	08005d10 	.word	0x08005d10

08000e20 <motorHalt>:

void motorHalt(uint32_t motor_select)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  if (motor_select == MOTOR_1)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d109      	bne.n	8000e42 <motorHalt+0x22>
  {
    HAL_GPIO_WritePin(INT2_NO_PWM_MOTOR_1_GPIO_Port,
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2180      	movs	r1, #128	; 0x80
 8000e32:	480c      	ldr	r0, [pc, #48]	; (8000e64 <motorHalt+0x44>)
 8000e34:	f001 ff63 	bl	8002cfe <HAL_GPIO_WritePin>
                      INT2_NO_PWM_MOTOR_1_Pin, 0);
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8000e38:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <motorHalt+0x48>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	63da      	str	r2, [r3, #60]	; 0x3c
  {
    HAL_GPIO_WritePin(INT4_NO_PWM_MOTOR_2_GPIO_Port,
                      INT4_NO_PWM_MOTOR_2_Pin, 0);
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
  }
}
 8000e40:	e00c      	b.n	8000e5c <motorHalt+0x3c>
  else if (motor_select == MOTOR_2)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d109      	bne.n	8000e5c <motorHalt+0x3c>
    HAL_GPIO_WritePin(INT4_NO_PWM_MOTOR_2_GPIO_Port,
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e4e:	4807      	ldr	r0, [pc, #28]	; (8000e6c <motorHalt+0x4c>)
 8000e50:	f001 ff55 	bl	8002cfe <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000e54:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <motorHalt+0x50>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40010c00 	.word	0x40010c00
 8000e68:	20000190 	.word	0x20000190
 8000e6c:	40010800 	.word	0x40010800
 8000e70:	200001d0 	.word	0x200001d0

08000e74 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a04      	ldr	r2, [pc, #16]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d101      	bne.n	8000e8a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000e86:	f000 fd7d 	bl	8001984 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40012c00 	.word	0x40012c00

08000e98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <resetCauseGet>:
	}
}
#endif /* !configLL_UART */

reset_cause_t resetCauseGet(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
	reset_cause_t reset_cause;

	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST))
 8000eaa:	4b1f      	ldr	r3, [pc, #124]	; (8000f28 <resetCauseGet+0x84>)
 8000eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	da02      	bge.n	8000eb8 <resetCauseGet+0x14>
	{
		reset_cause = eRESET_CAUSE_LOW_POWER_RESET;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	71fb      	strb	r3, [r7, #7]
 8000eb6:	e02e      	b.n	8000f16 <resetCauseGet+0x72>
	}
	else if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST))
 8000eb8:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <resetCauseGet+0x84>)
 8000eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ebc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d002      	beq.n	8000eca <resetCauseGet+0x26>
	{
		reset_cause = eRESET_CAUSE_WINDOW_WATCHDOG_RESET;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	e025      	b.n	8000f16 <resetCauseGet+0x72>
	}
	else if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST))
 8000eca:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <resetCauseGet+0x84>)
 8000ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ece:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d002      	beq.n	8000edc <resetCauseGet+0x38>
	{
		reset_cause = eRESET_CAUSE_INDEPENDENT_WATCHDOG_RESET;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	71fb      	strb	r3, [r7, #7]
 8000eda:	e01c      	b.n	8000f16 <resetCauseGet+0x72>
	}
	else if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST))
 8000edc:	4b12      	ldr	r3, [pc, #72]	; (8000f28 <resetCauseGet+0x84>)
 8000ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d002      	beq.n	8000eee <resetCauseGet+0x4a>
	{
		reset_cause = eRESET_CAUSE_SOFTWARE_RESET; // This reset is induced by calling the ARM CMSIS `NVIC_SystemReset()` function!
 8000ee8:	2304      	movs	r3, #4
 8000eea:	71fb      	strb	r3, [r7, #7]
 8000eec:	e013      	b.n	8000f16 <resetCauseGet+0x72>
	}
	else if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST))
 8000eee:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <resetCauseGet+0x84>)
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d002      	beq.n	8000f00 <resetCauseGet+0x5c>
	{
		reset_cause = eRESET_CAUSE_POWER_ON_POWER_DOWN_RESET;
 8000efa:	2305      	movs	r3, #5
 8000efc:	71fb      	strb	r3, [r7, #7]
 8000efe:	e00a      	b.n	8000f16 <resetCauseGet+0x72>
	}
	else if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST))
 8000f00:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <resetCauseGet+0x84>)
 8000f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d002      	beq.n	8000f12 <resetCauseGet+0x6e>
	{
		reset_cause = eRESET_CAUSE_EXTERNAL_RESET_PIN_RESET;
 8000f0c:	2306      	movs	r3, #6
 8000f0e:	71fb      	strb	r3, [r7, #7]
 8000f10:	e001      	b.n	8000f16 <resetCauseGet+0x72>
     {
     reset_cause = eRESET_CAUSE_BROWNOUT_RESET;
     } */
	else
	{
		reset_cause = eRESET_CAUSE_UNKNOWN;
 8000f12:	2300      	movs	r3, #0
 8000f14:	71fb      	strb	r3, [r7, #7]
	}

	// Clear all the reset flags or else they will remain set during future resets until system power is fully removed.
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8000f16:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <resetCauseGet+0x88>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	601a      	str	r2, [r3, #0]

	return reset_cause;
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bc80      	pop	{r7}
 8000f26:	4770      	bx	lr
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	424204e0 	.word	0x424204e0

08000f30 <resetCauseGetName>:

const char *resetCauseGetName(reset_cause_t reset_cause)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	71fb      	strb	r3, [r7, #7]
	const char *reset_cause_name = "TBD";
 8000f3a:	4b1b      	ldr	r3, [pc, #108]	; (8000fa8 <resetCauseGetName+0x78>)
 8000f3c:	60fb      	str	r3, [r7, #12]

	switch (reset_cause)
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	2b07      	cmp	r3, #7
 8000f42:	d82b      	bhi.n	8000f9c <resetCauseGetName+0x6c>
 8000f44:	a201      	add	r2, pc, #4	; (adr r2, 8000f4c <resetCauseGetName+0x1c>)
 8000f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4a:	bf00      	nop
 8000f4c:	08000f6d 	.word	0x08000f6d
 8000f50:	08000f73 	.word	0x08000f73
 8000f54:	08000f79 	.word	0x08000f79
 8000f58:	08000f7f 	.word	0x08000f7f
 8000f5c:	08000f85 	.word	0x08000f85
 8000f60:	08000f8b 	.word	0x08000f8b
 8000f64:	08000f91 	.word	0x08000f91
 8000f68:	08000f97 	.word	0x08000f97
	{
	case eRESET_CAUSE_UNKNOWN:
		reset_cause_name = "UNKNOWN";
 8000f6c:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <resetCauseGetName+0x7c>)
 8000f6e:	60fb      	str	r3, [r7, #12]
		break;
 8000f70:	e014      	b.n	8000f9c <resetCauseGetName+0x6c>
	case eRESET_CAUSE_LOW_POWER_RESET:
		reset_cause_name = "LOW_POWER_RESET";
 8000f72:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <resetCauseGetName+0x80>)
 8000f74:	60fb      	str	r3, [r7, #12]
		break;
 8000f76:	e011      	b.n	8000f9c <resetCauseGetName+0x6c>
	case eRESET_CAUSE_WINDOW_WATCHDOG_RESET:
		reset_cause_name = "WINDOW_WATCHDOG_RESET";
 8000f78:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <resetCauseGetName+0x84>)
 8000f7a:	60fb      	str	r3, [r7, #12]
		break;
 8000f7c:	e00e      	b.n	8000f9c <resetCauseGetName+0x6c>
	case eRESET_CAUSE_INDEPENDENT_WATCHDOG_RESET:
		reset_cause_name = "INDEPENDENT_WATCHDOG_RESET";
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <resetCauseGetName+0x88>)
 8000f80:	60fb      	str	r3, [r7, #12]
		break;
 8000f82:	e00b      	b.n	8000f9c <resetCauseGetName+0x6c>
	case eRESET_CAUSE_SOFTWARE_RESET:
		reset_cause_name = "SOFTWARE_RESET";
 8000f84:	4b0d      	ldr	r3, [pc, #52]	; (8000fbc <resetCauseGetName+0x8c>)
 8000f86:	60fb      	str	r3, [r7, #12]
		break;
 8000f88:	e008      	b.n	8000f9c <resetCauseGetName+0x6c>
	case eRESET_CAUSE_POWER_ON_POWER_DOWN_RESET:
		reset_cause_name = "POWER-ON_RESET (POR) / POWER-DOWN_RESET (PDR)";
 8000f8a:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <resetCauseGetName+0x90>)
 8000f8c:	60fb      	str	r3, [r7, #12]
		break;
 8000f8e:	e005      	b.n	8000f9c <resetCauseGetName+0x6c>
	case eRESET_CAUSE_EXTERNAL_RESET_PIN_RESET:
		reset_cause_name = "EXTERNAL_RESET_PIN_RESET";
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <resetCauseGetName+0x94>)
 8000f92:	60fb      	str	r3, [r7, #12]
		break;
 8000f94:	e002      	b.n	8000f9c <resetCauseGetName+0x6c>
	case eRESET_CAUSE_BROWNOUT_RESET:
		reset_cause_name = "BROWNOUT_RESET (BOR)";
 8000f96:	4b0c      	ldr	r3, [pc, #48]	; (8000fc8 <resetCauseGetName+0x98>)
 8000f98:	60fb      	str	r3, [r7, #12]
		break;
 8000f9a:	bf00      	nop
	}
	return reset_cause_name;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3714      	adds	r7, #20
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr
 8000fa8:	08005d34 	.word	0x08005d34
 8000fac:	08005d38 	.word	0x08005d38
 8000fb0:	08005d40 	.word	0x08005d40
 8000fb4:	08005d50 	.word	0x08005d50
 8000fb8:	08005d68 	.word	0x08005d68
 8000fbc:	08005d84 	.word	0x08005d84
 8000fc0:	08005d94 	.word	0x08005d94
 8000fc4:	08005dc4 	.word	0x08005dc4
 8000fc8:	08005de0 	.word	0x08005de0

08000fcc <vIWDG_Init>:

void vIWDG_Init(IWDG_HandleTypeDef *hiwdg, uint32_t millis)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
	uint32_t iwdg_timeout_millis = millis;
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	60fb      	str	r3, [r7, #12]

	/* Select INDEPENDENT_WATCHDOG */
	hiwdg->Instance = IWDG;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a13      	ldr	r2, [pc, #76]	; (800102c <vIWDG_Init+0x60>)
 8000fde:	601a      	str	r2, [r3, #0]
	/* Use prescaler LSI/128 */
	hiwdg->Init.Prescaler = IWDG_PRESCALER_128;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2205      	movs	r2, #5
 8000fe4:	605a      	str	r2, [r3, #4]
	hiwdg->Init.Reload = (int)(IWDG_RESOLUTION * ((float)iwdg_timeout_millis / PRESCALER_128_UPPER_LIMIT));
 8000fe6:	68f8      	ldr	r0, [r7, #12]
 8000fe8:	f7ff f966 	bl	80002b8 <__aeabi_ui2f>
 8000fec:	4603      	mov	r3, r0
 8000fee:	4910      	ldr	r1, [pc, #64]	; (8001030 <vIWDG_Init+0x64>)
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fa6d 	bl	80004d0 <__aeabi_fdiv>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	490e      	ldr	r1, [pc, #56]	; (8001034 <vIWDG_Init+0x68>)
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff f9b4 	bl	8000368 <__aeabi_fmul>
 8001000:	4603      	mov	r3, r0
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fb00 	bl	8000608 <__aeabi_f2iz>
 8001008:	4603      	mov	r3, r0
 800100a:	461a      	mov	r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	609a      	str	r2, [r3, #8]

	if (HAL_IWDG_Init(hiwdg) != HAL_OK)
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f001 febd 	bl	8002d90 <HAL_IWDG_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d003      	beq.n	8001024 <vIWDG_Init+0x58>
	{
		_Error_Handler(__FILE__, __LINE__);
 800101c:	217f      	movs	r1, #127	; 0x7f
 800101e:	4806      	ldr	r0, [pc, #24]	; (8001038 <vIWDG_Init+0x6c>)
 8001020:	f000 f80c 	bl	800103c <_Error_Handler>
	}
}
 8001024:	bf00      	nop
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40003000 	.word	0x40003000
 8001030:	464ccc00 	.word	0x464ccc00
 8001034:	457ff000 	.word	0x457ff000
 8001038:	08005df8 	.word	0x08005df8

0800103c <_Error_Handler>:

__weak void _Error_Handler(char *file, int line)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1)
	{
		PRINTF("\r\nError file %s line %d", file, line);
 8001046:	683a      	ldr	r2, [r7, #0]
 8001048:	6879      	ldr	r1, [r7, #4]
 800104a:	4802      	ldr	r0, [pc, #8]	; (8001054 <_Error_Handler+0x18>)
 800104c:	f003 fd7a 	bl	8004b44 <iprintf>
 8001050:	e7f9      	b.n	8001046 <_Error_Handler+0xa>
 8001052:	bf00      	nop
 8001054:	08005e10 	.word	0x08005e10

08001058 <vTimeStamp>:
	}
	/* USER CODE END Error_Handler_Debug */
}

void vTimeStamp(uint32_t now_tick)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b088      	sub	sp, #32
 800105c:	af02      	add	r7, sp, #8
 800105e:	6078      	str	r0, [r7, #4]
	uint8_t second, minute, hour;
	uint32_t millis_second, now_second;

	/* ex: 450235ms => now_second = 450 */
	now_second = now_tick / 1000;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	4a1f      	ldr	r2, [pc, #124]	; (80010e0 <vTimeStamp+0x88>)
 8001064:	fba2 2303 	umull	r2, r3, r2, r3
 8001068:	099b      	lsrs	r3, r3, #6
 800106a:	613b      	str	r3, [r7, #16]
	/* ex: 450235ms => millis_second = 235 */
	millis_second = now_tick - now_second * 1000;
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001072:	fb02 f303 	mul.w	r3, r2, r3
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	60fb      	str	r3, [r7, #12]
	/* ex: 450235ms => 450/60 = 7 */
	minute = now_second / 60;
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	4a19      	ldr	r2, [pc, #100]	; (80010e4 <vTimeStamp+0x8c>)
 8001080:	fba2 2303 	umull	r2, r3, r2, r3
 8001084:	095b      	lsrs	r3, r3, #5
 8001086:	75fb      	strb	r3, [r7, #23]
	/* ex: 450235ms => 450 - 7*60 = 30 */
	second = now_second - minute * 60;
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	b2da      	uxtb	r2, r3
 800108c:	7dfb      	ldrb	r3, [r7, #23]
 800108e:	4619      	mov	r1, r3
 8001090:	0109      	lsls	r1, r1, #4
 8001092:	1acb      	subs	r3, r1, r3
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	b2db      	uxtb	r3, r3
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	72fb      	strb	r3, [r7, #11]
	if (minute > 60)
 800109c:	7dfb      	ldrb	r3, [r7, #23]
 800109e:	2b3c      	cmp	r3, #60	; 0x3c
 80010a0:	d90f      	bls.n	80010c2 <vTimeStamp+0x6a>
	{
		hour = minute / 60;
 80010a2:	7dfb      	ldrb	r3, [r7, #23]
 80010a4:	4a0f      	ldr	r2, [pc, #60]	; (80010e4 <vTimeStamp+0x8c>)
 80010a6:	fba2 2303 	umull	r2, r3, r2, r3
 80010aa:	095b      	lsrs	r3, r3, #5
 80010ac:	75bb      	strb	r3, [r7, #22]
		minute = minute - hour * 60;
 80010ae:	7dbb      	ldrb	r3, [r7, #22]
 80010b0:	461a      	mov	r2, r3
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	7dfb      	ldrb	r3, [r7, #23]
 80010bc:	4413      	add	r3, r2
 80010be:	75fb      	strb	r3, [r7, #23]
 80010c0:	e001      	b.n	80010c6 <vTimeStamp+0x6e>
	}
	else
	{
		hour = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	75bb      	strb	r3, [r7, #22]
	}

#if (defined(PRINT_DEBUG))
	printf("[%02d:%02d:%02d.%03ld]\r\n", hour, minute, second, millis_second);
 80010c6:	7db9      	ldrb	r1, [r7, #22]
 80010c8:	7dfa      	ldrb	r2, [r7, #23]
 80010ca:	7af8      	ldrb	r0, [r7, #11]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	4603      	mov	r3, r0
 80010d2:	4805      	ldr	r0, [pc, #20]	; (80010e8 <vTimeStamp+0x90>)
 80010d4:	f003 fd36 	bl	8004b44 <iprintf>
#endif
	return;
 80010d8:	bf00      	nop
}
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	10624dd3 	.word	0x10624dd3
 80010e4:	88888889 	.word	0x88888889
 80010e8:	08005e28 	.word	0x08005e28

080010ec <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80010f4:	4a07      	ldr	r2, [pc, #28]	; (8001114 <RetargetInit+0x28>)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80010fa:	4b07      	ldr	r3, [pc, #28]	; (8001118 <RetargetInit+0x2c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	6898      	ldr	r0, [r3, #8]
 8001100:	2300      	movs	r3, #0
 8001102:	2202      	movs	r2, #2
 8001104:	2100      	movs	r1, #0
 8001106:	f003 fd99 	bl	8004c3c <setvbuf>
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000138 	.word	0x20000138
 8001118:	20000014 	.word	0x20000014

0800111c <_isatty>:

int _isatty(int fd) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b00      	cmp	r3, #0
 8001128:	db04      	blt.n	8001134 <_isatty+0x18>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2b02      	cmp	r3, #2
 800112e:	dc01      	bgt.n	8001134 <_isatty+0x18>
    return 1;
 8001130:	2301      	movs	r3, #1
 8001132:	e005      	b.n	8001140 <_isatty+0x24>

  errno = EBADF;
 8001134:	f003 fcd4 	bl	8004ae0 <__errno>
 8001138:	4602      	mov	r2, r0
 800113a:	2309      	movs	r3, #9
 800113c:	6013      	str	r3, [r2, #0]
  return 0;
 800113e:	2300      	movs	r3, #0
}
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <_write>:

int _write(int fd, char* ptr, int len) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d002      	beq.n	8001160 <_write+0x18>
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	2b02      	cmp	r3, #2
 800115e:	d111      	bne.n	8001184 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <_write+0x54>)
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	b29a      	uxth	r2, r3
 8001168:	f04f 33ff 	mov.w	r3, #4294967295
 800116c:	68b9      	ldr	r1, [r7, #8]
 800116e:	f003 fa54 	bl	800461a <HAL_UART_Transmit>
 8001172:	4603      	mov	r3, r0
 8001174:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001176:	7dfb      	ldrb	r3, [r7, #23]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d101      	bne.n	8001180 <_write+0x38>
      return len;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	e008      	b.n	8001192 <_write+0x4a>
    else
      return EIO;
 8001180:	2305      	movs	r3, #5
 8001182:	e006      	b.n	8001192 <_write+0x4a>
  }
  errno = EBADF;
 8001184:	f003 fcac 	bl	8004ae0 <__errno>
 8001188:	4602      	mov	r2, r0
 800118a:	2309      	movs	r3, #9
 800118c:	6013      	str	r3, [r2, #0]
  return -1;
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001192:	4618      	mov	r0, r3
 8001194:	3718      	adds	r7, #24
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000138 	.word	0x20000138

080011a0 <_close>:

int _close(int fd) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	db04      	blt.n	80011b8 <_close+0x18>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	dc01      	bgt.n	80011b8 <_close+0x18>
    return 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	e006      	b.n	80011c6 <_close+0x26>

  errno = EBADF;
 80011b8:	f003 fc92 	bl	8004ae0 <__errno>
 80011bc:	4602      	mov	r2, r0
 80011be:	2309      	movs	r3, #9
 80011c0:	6013      	str	r3, [r2, #0]
  return -1;
 80011c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b084      	sub	sp, #16
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	60f8      	str	r0, [r7, #12]
 80011d6:	60b9      	str	r1, [r7, #8]
 80011d8:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80011da:	f003 fc81 	bl	8004ae0 <__errno>
 80011de:	4602      	mov	r2, r0
 80011e0:	2309      	movs	r3, #9
 80011e2:	6013      	str	r3, [r2, #0]
  return -1;
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <_read>:

int _read(int fd, char* ptr, int len) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d110      	bne.n	8001224 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001202:	4b0e      	ldr	r3, [pc, #56]	; (800123c <_read+0x4c>)
 8001204:	6818      	ldr	r0, [r3, #0]
 8001206:	f04f 33ff 	mov.w	r3, #4294967295
 800120a:	2201      	movs	r2, #1
 800120c:	68b9      	ldr	r1, [r7, #8]
 800120e:	f003 fa9d 	bl	800474c <HAL_UART_Receive>
 8001212:	4603      	mov	r3, r0
 8001214:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001216:	7dfb      	ldrb	r3, [r7, #23]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d101      	bne.n	8001220 <_read+0x30>
      return 1;
 800121c:	2301      	movs	r3, #1
 800121e:	e008      	b.n	8001232 <_read+0x42>
    else
      return EIO;
 8001220:	2305      	movs	r3, #5
 8001222:	e006      	b.n	8001232 <_read+0x42>
  }
  errno = EBADF;
 8001224:	f003 fc5c 	bl	8004ae0 <__errno>
 8001228:	4602      	mov	r2, r0
 800122a:	2309      	movs	r3, #9
 800122c:	6013      	str	r3, [r2, #0]
  return -1;
 800122e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001232:	4618      	mov	r0, r3
 8001234:	3718      	adds	r7, #24
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000138 	.word	0x20000138

08001240 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	db08      	blt.n	8001262 <_fstat+0x22>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b02      	cmp	r3, #2
 8001254:	dc05      	bgt.n	8001262 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800125c:	605a      	str	r2, [r3, #4]
    return 0;
 800125e:	2300      	movs	r3, #0
 8001260:	e005      	b.n	800126e <_fstat+0x2e>
  }

  errno = EBADF;
 8001262:	f003 fc3d 	bl	8004ae0 <__errno>
 8001266:	4602      	mov	r2, r0
 8001268:	2309      	movs	r3, #9
 800126a:	6013      	str	r3, [r2, #0]
  return 0;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
	...

08001278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800127e:	4b1d      	ldr	r3, [pc, #116]	; (80012f4 <HAL_MspInit+0x7c>)
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	4a1c      	ldr	r2, [pc, #112]	; (80012f4 <HAL_MspInit+0x7c>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	6193      	str	r3, [r2, #24]
 800128a:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <HAL_MspInit+0x7c>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	60bb      	str	r3, [r7, #8]
 8001294:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001296:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <HAL_MspInit+0x7c>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4a16      	ldr	r2, [pc, #88]	; (80012f4 <HAL_MspInit+0x7c>)
 800129c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a0:	61d3      	str	r3, [r2, #28]
 80012a2:	4b14      	ldr	r3, [pc, #80]	; (80012f4 <HAL_MspInit+0x7c>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2100      	movs	r1, #0
 80012b2:	2001      	movs	r0, #1
 80012b4:	f001 f815 	bl	80022e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 80012b8:	2001      	movs	r0, #1
 80012ba:	f001 f82e 	bl	800231a <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 80012be:	2200      	movs	r2, #0
 80012c0:	2100      	movs	r1, #0
 80012c2:	2004      	movs	r0, #4
 80012c4:	f001 f80d 	bl	80022e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80012c8:	2004      	movs	r0, #4
 80012ca:	f001 f826 	bl	800231a <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <HAL_MspInit+0x80>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	4a04      	ldr	r2, [pc, #16]	; (80012f8 <HAL_MspInit+0x80>)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ea:	bf00      	nop
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40010000 	.word	0x40010000

080012fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08c      	sub	sp, #48	; 0x30
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 800130c:	2200      	movs	r2, #0
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	2019      	movs	r0, #25
 8001312:	f000 ffe6 	bl	80022e2 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001316:	2019      	movs	r0, #25
 8001318:	f000 ffff 	bl	800231a <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800131c:	4b1e      	ldr	r3, [pc, #120]	; (8001398 <HAL_InitTick+0x9c>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	4a1d      	ldr	r2, [pc, #116]	; (8001398 <HAL_InitTick+0x9c>)
 8001322:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001326:	6193      	str	r3, [r2, #24]
 8001328:	4b1b      	ldr	r3, [pc, #108]	; (8001398 <HAL_InitTick+0x9c>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001330:	60fb      	str	r3, [r7, #12]
 8001332:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001334:	f107 0210 	add.w	r2, r7, #16
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	4611      	mov	r1, r2
 800133e:	4618      	mov	r0, r3
 8001340:	f002 f984 	bl	800364c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001344:	f002 f96e 	bl	8003624 <HAL_RCC_GetPCLK2Freq>
 8001348:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800134a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800134c:	4a13      	ldr	r2, [pc, #76]	; (800139c <HAL_InitTick+0xa0>)
 800134e:	fba2 2303 	umull	r2, r3, r2, r3
 8001352:	0c9b      	lsrs	r3, r3, #18
 8001354:	3b01      	subs	r3, #1
 8001356:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <HAL_InitTick+0xa4>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <HAL_InitTick+0xa8>)
 800135c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <HAL_InitTick+0xa4>)
 8001360:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001364:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001366:	4a0e      	ldr	r2, [pc, #56]	; (80013a0 <HAL_InitTick+0xa4>)
 8001368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800136a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <HAL_InitTick+0xa4>)
 800136e:	2200      	movs	r2, #0
 8001370:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <HAL_InitTick+0xa4>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001378:	4809      	ldr	r0, [pc, #36]	; (80013a0 <HAL_InitTick+0xa4>)
 800137a:	f002 fab1 	bl	80038e0 <HAL_TIM_Base_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d104      	bne.n	800138e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001384:	4806      	ldr	r0, [pc, #24]	; (80013a0 <HAL_InitTick+0xa4>)
 8001386:	f002 fad6 	bl	8003936 <HAL_TIM_Base_Start_IT>
 800138a:	4603      	mov	r3, r0
 800138c:	e000      	b.n	8001390 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
}
 8001390:	4618      	mov	r0, r3
 8001392:	3730      	adds	r7, #48	; 0x30
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40021000 	.word	0x40021000
 800139c:	431bde83 	.word	0x431bde83
 80013a0:	20000150 	.word	0x20000150
 80013a4:	40012c00 	.word	0x40012c00

080013a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bc80      	pop	{r7}
 80013b2:	4770      	bx	lr

080013b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <HardFault_Handler+0x4>

080013ba <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013be:	e7fe      	b.n	80013be <MemManage_Handler+0x4>

080013c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013c4:	e7fe      	b.n	80013c4 <BusFault_Handler+0x4>

080013c6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013ca:	e7fe      	b.n	80013ca <UsageFault_Handler+0x4>

080013cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr

080013d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr

080013f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr

080013fc <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001400:	f001 fd0e 	bl	8002e20 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}

08001408 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 800140c:	4802      	ldr	r0, [pc, #8]	; (8001418 <RTC_IRQHandler+0x10>)
 800140e:	f002 fa21 	bl	8003854 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	2000013c 	.word	0x2000013c

0800141c <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8001420:	f001 f978 	bl	8002714 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}

08001428 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800142c:	4802      	ldr	r0, [pc, #8]	; (8001438 <DMA1_Channel1_IRQHandler+0x10>)
 800142e:	f001 f83d 	bl	80024ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	200000d4 	.word	0x200000d4

0800143c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001440:	2040      	movs	r0, #64	; 0x40
 8001442:	f001 fc8d 	bl	8002d60 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001446:	2080      	movs	r0, #128	; 0x80
 8001448:	f001 fc8a 	bl	8002d60 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800144c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001450:	f001 fc86 	bl	8002d60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}

08001458 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800145c:	4802      	ldr	r0, [pc, #8]	; (8001468 <TIM1_UP_IRQHandler+0x10>)
 800145e:	f002 faeb 	bl	8003a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000150 	.word	0x20000150

0800146c <_sbrk>:
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	4a14      	ldr	r2, [pc, #80]	; (80014c8 <_sbrk+0x5c>)
 8001476:	4b15      	ldr	r3, [pc, #84]	; (80014cc <_sbrk+0x60>)
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	4b13      	ldr	r3, [pc, #76]	; (80014d0 <_sbrk+0x64>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d102      	bne.n	800148e <_sbrk+0x22>
 8001488:	4b11      	ldr	r3, [pc, #68]	; (80014d0 <_sbrk+0x64>)
 800148a:	4a12      	ldr	r2, [pc, #72]	; (80014d4 <_sbrk+0x68>)
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <_sbrk+0x64>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	429a      	cmp	r2, r3
 800149a:	d207      	bcs.n	80014ac <_sbrk+0x40>
 800149c:	f003 fb20 	bl	8004ae0 <__errno>
 80014a0:	4602      	mov	r2, r0
 80014a2:	230c      	movs	r3, #12
 80014a4:	6013      	str	r3, [r2, #0]
 80014a6:	f04f 33ff 	mov.w	r3, #4294967295
 80014aa:	e009      	b.n	80014c0 <_sbrk+0x54>
 80014ac:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <_sbrk+0x64>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	60fb      	str	r3, [r7, #12]
 80014b2:	4b07      	ldr	r3, [pc, #28]	; (80014d0 <_sbrk+0x64>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	4a05      	ldr	r2, [pc, #20]	; (80014d0 <_sbrk+0x64>)
 80014bc:	6013      	str	r3, [r2, #0]
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	4618      	mov	r0, r3
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20005000 	.word	0x20005000
 80014cc:	00000400 	.word	0x00000400
 80014d0:	20000098 	.word	0x20000098
 80014d4:	20000280 	.word	0x20000280

080014d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80014dc:	4b15      	ldr	r3, [pc, #84]	; (8001534 <SystemInit+0x5c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a14      	ldr	r2, [pc, #80]	; (8001534 <SystemInit+0x5c>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <SystemInit+0x5c>)
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	4911      	ldr	r1, [pc, #68]	; (8001534 <SystemInit+0x5c>)
 80014ee:	4b12      	ldr	r3, [pc, #72]	; (8001538 <SystemInit+0x60>)
 80014f0:	4013      	ands	r3, r2
 80014f2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80014f4:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <SystemInit+0x5c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a0e      	ldr	r2, [pc, #56]	; (8001534 <SystemInit+0x5c>)
 80014fa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001502:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001504:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <SystemInit+0x5c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <SystemInit+0x5c>)
 800150a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800150e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <SystemInit+0x5c>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	4a07      	ldr	r2, [pc, #28]	; (8001534 <SystemInit+0x5c>)
 8001516:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800151a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <SystemInit+0x5c>)
 800151e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001522:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <SystemInit+0x64>)
 8001526:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800152a:	609a      	str	r2, [r3, #8]
#endif 
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr
 8001534:	40021000 	.word	0x40021000
 8001538:	f8ff0000 	.word	0xf8ff0000
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08e      	sub	sp, #56	; 0x38
 8001544:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001546:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001554:	f107 0320 	add.w	r3, r7, #32
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
 800156c:	615a      	str	r2, [r3, #20]
 800156e:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8001570:	4b2c      	ldr	r3, [pc, #176]	; (8001624 <MX_TIM3_Init+0xe4>)
 8001572:	4a2d      	ldr	r2, [pc, #180]	; (8001628 <MX_TIM3_Init+0xe8>)
 8001574:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001576:	4b2b      	ldr	r3, [pc, #172]	; (8001624 <MX_TIM3_Init+0xe4>)
 8001578:	2247      	movs	r2, #71	; 0x47
 800157a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157c:	4b29      	ldr	r3, [pc, #164]	; (8001624 <MX_TIM3_Init+0xe4>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001582:	4b28      	ldr	r3, [pc, #160]	; (8001624 <MX_TIM3_Init+0xe4>)
 8001584:	2263      	movs	r2, #99	; 0x63
 8001586:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001588:	4b26      	ldr	r3, [pc, #152]	; (8001624 <MX_TIM3_Init+0xe4>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800158e:	4b25      	ldr	r3, [pc, #148]	; (8001624 <MX_TIM3_Init+0xe4>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001594:	4823      	ldr	r0, [pc, #140]	; (8001624 <MX_TIM3_Init+0xe4>)
 8001596:	f002 f9a3 	bl	80038e0 <HAL_TIM_Base_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80015a0:	f7ff fc7a 	bl	8000e98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015a8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ae:	4619      	mov	r1, r3
 80015b0:	481c      	ldr	r0, [pc, #112]	; (8001624 <MX_TIM3_Init+0xe4>)
 80015b2:	f002 fc0f 	bl	8003dd4 <HAL_TIM_ConfigClockSource>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80015bc:	f7ff fc6c 	bl	8000e98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80015c0:	4818      	ldr	r0, [pc, #96]	; (8001624 <MX_TIM3_Init+0xe4>)
 80015c2:	f002 f9db 	bl	800397c <HAL_TIM_PWM_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80015cc:	f7ff fc64 	bl	8000e98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015d8:	f107 0320 	add.w	r3, r7, #32
 80015dc:	4619      	mov	r1, r3
 80015de:	4811      	ldr	r0, [pc, #68]	; (8001624 <MX_TIM3_Init+0xe4>)
 80015e0:	f002 ff78 	bl	80044d4 <HAL_TIMEx_MasterConfigSynchronization>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80015ea:	f7ff fc55 	bl	8000e98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ee:	2360      	movs	r3, #96	; 0x60
 80015f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2204      	movs	r2, #4
 8001602:	4619      	mov	r1, r3
 8001604:	4807      	ldr	r0, [pc, #28]	; (8001624 <MX_TIM3_Init+0xe4>)
 8001606:	f002 fb1f 	bl	8003c48 <HAL_TIM_PWM_ConfigChannel>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001610:	f7ff fc42 	bl	8000e98 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8001614:	4803      	ldr	r0, [pc, #12]	; (8001624 <MX_TIM3_Init+0xe4>)
 8001616:	f000 f89d 	bl	8001754 <HAL_TIM_MspPostInit>

}
 800161a:	bf00      	nop
 800161c:	3738      	adds	r7, #56	; 0x38
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200001d0 	.word	0x200001d0
 8001628:	40000400 	.word	0x40000400

0800162c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08a      	sub	sp, #40	; 0x28
 8001630:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001632:	f107 0320 	add.w	r3, r7, #32
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
 8001644:	609a      	str	r2, [r3, #8]
 8001646:	60da      	str	r2, [r3, #12]
 8001648:	611a      	str	r2, [r3, #16]
 800164a:	615a      	str	r2, [r3, #20]
 800164c:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 800164e:	4b21      	ldr	r3, [pc, #132]	; (80016d4 <MX_TIM4_Init+0xa8>)
 8001650:	4a21      	ldr	r2, [pc, #132]	; (80016d8 <MX_TIM4_Init+0xac>)
 8001652:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001654:	4b1f      	ldr	r3, [pc, #124]	; (80016d4 <MX_TIM4_Init+0xa8>)
 8001656:	2247      	movs	r2, #71	; 0x47
 8001658:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800165a:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <MX_TIM4_Init+0xa8>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8001660:	4b1c      	ldr	r3, [pc, #112]	; (80016d4 <MX_TIM4_Init+0xa8>)
 8001662:	2263      	movs	r2, #99	; 0x63
 8001664:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001666:	4b1b      	ldr	r3, [pc, #108]	; (80016d4 <MX_TIM4_Init+0xa8>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166c:	4b19      	ldr	r3, [pc, #100]	; (80016d4 <MX_TIM4_Init+0xa8>)
 800166e:	2200      	movs	r2, #0
 8001670:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001672:	4818      	ldr	r0, [pc, #96]	; (80016d4 <MX_TIM4_Init+0xa8>)
 8001674:	f002 f982 	bl	800397c <HAL_TIM_PWM_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800167e:	f7ff fc0b 	bl	8000e98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001682:	2300      	movs	r3, #0
 8001684:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001686:	2300      	movs	r3, #0
 8001688:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800168a:	f107 0320 	add.w	r3, r7, #32
 800168e:	4619      	mov	r1, r3
 8001690:	4810      	ldr	r0, [pc, #64]	; (80016d4 <MX_TIM4_Init+0xa8>)
 8001692:	f002 ff1f 	bl	80044d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 800169c:	f7ff fbfc 	bl	8000e98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016a0:	2360      	movs	r3, #96	; 0x60
 80016a2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	2208      	movs	r2, #8
 80016b4:	4619      	mov	r1, r3
 80016b6:	4807      	ldr	r0, [pc, #28]	; (80016d4 <MX_TIM4_Init+0xa8>)
 80016b8:	f002 fac6 	bl	8003c48 <HAL_TIM_PWM_ConfigChannel>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80016c2:	f7ff fbe9 	bl	8000e98 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 80016c6:	4803      	ldr	r0, [pc, #12]	; (80016d4 <MX_TIM4_Init+0xa8>)
 80016c8:	f000 f844 	bl	8001754 <HAL_TIM_MspPostInit>

}
 80016cc:	bf00      	nop
 80016ce:	3728      	adds	r7, #40	; 0x28
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20000190 	.word	0x20000190
 80016d8:	40000800 	.word	0x40000800

080016dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a09      	ldr	r2, [pc, #36]	; (8001710 <HAL_TIM_Base_MspInit+0x34>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d10b      	bne.n	8001706 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016ee:	4b09      	ldr	r3, [pc, #36]	; (8001714 <HAL_TIM_Base_MspInit+0x38>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	4a08      	ldr	r2, [pc, #32]	; (8001714 <HAL_TIM_Base_MspInit+0x38>)
 80016f4:	f043 0302 	orr.w	r3, r3, #2
 80016f8:	61d3      	str	r3, [r2, #28]
 80016fa:	4b06      	ldr	r3, [pc, #24]	; (8001714 <HAL_TIM_Base_MspInit+0x38>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001706:	bf00      	nop
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr
 8001710:	40000400 	.word	0x40000400
 8001714:	40021000 	.word	0x40021000

08001718 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a09      	ldr	r2, [pc, #36]	; (800174c <HAL_TIM_PWM_MspInit+0x34>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d10b      	bne.n	8001742 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <HAL_TIM_PWM_MspInit+0x38>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	4a08      	ldr	r2, [pc, #32]	; (8001750 <HAL_TIM_PWM_MspInit+0x38>)
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	61d3      	str	r3, [r2, #28]
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <HAL_TIM_PWM_MspInit+0x38>)
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001742:	bf00      	nop
 8001744:	3714      	adds	r7, #20
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr
 800174c:	40000800 	.word	0x40000800
 8001750:	40021000 	.word	0x40021000

08001754 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08a      	sub	sp, #40	; 0x28
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	f107 0314 	add.w	r3, r7, #20
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a28      	ldr	r2, [pc, #160]	; (8001810 <HAL_TIM_MspPostInit+0xbc>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d12a      	bne.n	80017ca <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001774:	4b27      	ldr	r3, [pc, #156]	; (8001814 <HAL_TIM_MspPostInit+0xc0>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a26      	ldr	r2, [pc, #152]	; (8001814 <HAL_TIM_MspPostInit+0xc0>)
 800177a:	f043 0308 	orr.w	r3, r3, #8
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b24      	ldr	r3, [pc, #144]	; (8001814 <HAL_TIM_MspPostInit+0xc0>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f003 0308 	and.w	r3, r3, #8
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = INT3_PWM_TIM3_CH2_MOTOR_2_Pin;
 800178c:	2320      	movs	r3, #32
 800178e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001790:	2302      	movs	r3, #2
 8001792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2302      	movs	r3, #2
 8001796:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(INT3_PWM_TIM3_CH2_MOTOR_2_GPIO_Port, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	481e      	ldr	r0, [pc, #120]	; (8001818 <HAL_TIM_MspPostInit+0xc4>)
 80017a0:	f001 f93c 	bl	8002a1c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80017a4:	4b1d      	ldr	r3, [pc, #116]	; (800181c <HAL_TIM_MspPostInit+0xc8>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
 80017aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
 80017b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
 80017ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017c0:	627b      	str	r3, [r7, #36]	; 0x24
 80017c2:	4a16      	ldr	r2, [pc, #88]	; (800181c <HAL_TIM_MspPostInit+0xc8>)
 80017c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c6:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80017c8:	e01d      	b.n	8001806 <HAL_TIM_MspPostInit+0xb2>
  else if(timHandle->Instance==TIM4)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a14      	ldr	r2, [pc, #80]	; (8001820 <HAL_TIM_MspPostInit+0xcc>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d118      	bne.n	8001806 <HAL_TIM_MspPostInit+0xb2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d4:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <HAL_TIM_MspPostInit+0xc0>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a0e      	ldr	r2, [pc, #56]	; (8001814 <HAL_TIM_MspPostInit+0xc0>)
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <HAL_TIM_MspPostInit+0xc0>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INT1_PWM_TIM4_CH3_MOTOR_1_Pin;
 80017ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f2:	2302      	movs	r3, #2
 80017f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f6:	2302      	movs	r3, #2
 80017f8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(INT1_PWM_TIM4_CH3_MOTOR_1_GPIO_Port, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	4805      	ldr	r0, [pc, #20]	; (8001818 <HAL_TIM_MspPostInit+0xc4>)
 8001802:	f001 f90b 	bl	8002a1c <HAL_GPIO_Init>
}
 8001806:	bf00      	nop
 8001808:	3728      	adds	r7, #40	; 0x28
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40000400 	.word	0x40000400
 8001814:	40021000 	.word	0x40021000
 8001818:	40010c00 	.word	0x40010c00
 800181c:	40010000 	.word	0x40010000
 8001820:	40000800 	.word	0x40000800

08001824 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001828:	4b11      	ldr	r3, [pc, #68]	; (8001870 <MX_USART2_UART_Init+0x4c>)
 800182a:	4a12      	ldr	r2, [pc, #72]	; (8001874 <MX_USART2_UART_Init+0x50>)
 800182c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800182e:	4b10      	ldr	r3, [pc, #64]	; (8001870 <MX_USART2_UART_Init+0x4c>)
 8001830:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001834:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001836:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <MX_USART2_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800183c:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <MX_USART2_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <MX_USART2_UART_Init+0x4c>)
 8001844:	2200      	movs	r2, #0
 8001846:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001848:	4b09      	ldr	r3, [pc, #36]	; (8001870 <MX_USART2_UART_Init+0x4c>)
 800184a:	220c      	movs	r2, #12
 800184c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800184e:	4b08      	ldr	r3, [pc, #32]	; (8001870 <MX_USART2_UART_Init+0x4c>)
 8001850:	2200      	movs	r2, #0
 8001852:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <MX_USART2_UART_Init+0x4c>)
 8001856:	2200      	movs	r2, #0
 8001858:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800185a:	4805      	ldr	r0, [pc, #20]	; (8001870 <MX_USART2_UART_Init+0x4c>)
 800185c:	f002 fe90 	bl	8004580 <HAL_UART_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001866:	f7ff fb17 	bl	8000e98 <Error_Handler>
  }

}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000210 	.word	0x20000210
 8001874:	40004400 	.word	0x40004400

08001878 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b088      	sub	sp, #32
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001880:	f107 0310 	add.w	r3, r7, #16
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a1b      	ldr	r2, [pc, #108]	; (8001900 <HAL_UART_MspInit+0x88>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d12f      	bne.n	80018f8 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001898:	4b1a      	ldr	r3, [pc, #104]	; (8001904 <HAL_UART_MspInit+0x8c>)
 800189a:	69db      	ldr	r3, [r3, #28]
 800189c:	4a19      	ldr	r2, [pc, #100]	; (8001904 <HAL_UART_MspInit+0x8c>)
 800189e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a2:	61d3      	str	r3, [r2, #28]
 80018a4:	4b17      	ldr	r3, [pc, #92]	; (8001904 <HAL_UART_MspInit+0x8c>)
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b0:	4b14      	ldr	r3, [pc, #80]	; (8001904 <HAL_UART_MspInit+0x8c>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4a13      	ldr	r2, [pc, #76]	; (8001904 <HAL_UART_MspInit+0x8c>)
 80018b6:	f043 0304 	orr.w	r3, r3, #4
 80018ba:	6193      	str	r3, [r2, #24]
 80018bc:	4b11      	ldr	r3, [pc, #68]	; (8001904 <HAL_UART_MspInit+0x8c>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	60bb      	str	r3, [r7, #8]
 80018c6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018c8:	2304      	movs	r3, #4
 80018ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d0:	2303      	movs	r3, #3
 80018d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d4:	f107 0310 	add.w	r3, r7, #16
 80018d8:	4619      	mov	r1, r3
 80018da:	480b      	ldr	r0, [pc, #44]	; (8001908 <HAL_UART_MspInit+0x90>)
 80018dc:	f001 f89e 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018e0:	2308      	movs	r3, #8
 80018e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	4619      	mov	r1, r3
 80018f2:	4805      	ldr	r0, [pc, #20]	; (8001908 <HAL_UART_MspInit+0x90>)
 80018f4:	f001 f892 	bl	8002a1c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80018f8:	bf00      	nop
 80018fa:	3720      	adds	r7, #32
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40004400 	.word	0x40004400
 8001904:	40021000 	.word	0x40021000
 8001908:	40010800 	.word	0x40010800

0800190c <Reset_Handler>:
 800190c:	2100      	movs	r1, #0
 800190e:	e003      	b.n	8001918 <LoopCopyDataInit>

08001910 <CopyDataInit>:
 8001910:	4b0b      	ldr	r3, [pc, #44]	; (8001940 <LoopFillZerobss+0x14>)
 8001912:	585b      	ldr	r3, [r3, r1]
 8001914:	5043      	str	r3, [r0, r1]
 8001916:	3104      	adds	r1, #4

08001918 <LoopCopyDataInit>:
 8001918:	480a      	ldr	r0, [pc, #40]	; (8001944 <LoopFillZerobss+0x18>)
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <LoopFillZerobss+0x1c>)
 800191c:	1842      	adds	r2, r0, r1
 800191e:	429a      	cmp	r2, r3
 8001920:	d3f6      	bcc.n	8001910 <CopyDataInit>
 8001922:	4a0a      	ldr	r2, [pc, #40]	; (800194c <LoopFillZerobss+0x20>)
 8001924:	e002      	b.n	800192c <LoopFillZerobss>

08001926 <FillZerobss>:
 8001926:	2300      	movs	r3, #0
 8001928:	f842 3b04 	str.w	r3, [r2], #4

0800192c <LoopFillZerobss>:
 800192c:	4b08      	ldr	r3, [pc, #32]	; (8001950 <LoopFillZerobss+0x24>)
 800192e:	429a      	cmp	r2, r3
 8001930:	d3f9      	bcc.n	8001926 <FillZerobss>
 8001932:	f7ff fdd1 	bl	80014d8 <SystemInit>
 8001936:	f003 f8d9 	bl	8004aec <__libc_init_array>
 800193a:	f7ff f809 	bl	8000950 <main>
 800193e:	4770      	bx	lr
 8001940:	08005f10 	.word	0x08005f10
 8001944:	20000000 	.word	0x20000000
 8001948:	20000078 	.word	0x20000078
 800194c:	20000078 	.word	0x20000078
 8001950:	2000027c 	.word	0x2000027c

08001954 <ADC1_2_IRQHandler>:
 8001954:	e7fe      	b.n	8001954 <ADC1_2_IRQHandler>
	...

08001958 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800195c:	4b08      	ldr	r3, [pc, #32]	; (8001980 <HAL_Init+0x28>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a07      	ldr	r2, [pc, #28]	; (8001980 <HAL_Init+0x28>)
 8001962:	f043 0310 	orr.w	r3, r3, #16
 8001966:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001968:	2003      	movs	r0, #3
 800196a:	f000 fcaf 	bl	80022cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800196e:	2000      	movs	r0, #0
 8001970:	f7ff fcc4 	bl	80012fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001974:	f7ff fc80 	bl	8001278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40022000 	.word	0x40022000

08001984 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001988:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <HAL_IncTick+0x1c>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	461a      	mov	r2, r3
 800198e:	4b05      	ldr	r3, [pc, #20]	; (80019a4 <HAL_IncTick+0x20>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4413      	add	r3, r2
 8001994:	4a03      	ldr	r2, [pc, #12]	; (80019a4 <HAL_IncTick+0x20>)
 8001996:	6013      	str	r3, [r2, #0]
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	20000010 	.word	0x20000010
 80019a4:	20000250 	.word	0x20000250

080019a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  return uwTick;
 80019ac:	4b02      	ldr	r3, [pc, #8]	; (80019b8 <HAL_GetTick+0x10>)
 80019ae:	681b      	ldr	r3, [r3, #0]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr
 80019b8:	20000250 	.word	0x20000250

080019bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019c4:	f7ff fff0 	bl	80019a8 <HAL_GetTick>
 80019c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d4:	d005      	beq.n	80019e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019d6:	4b09      	ldr	r3, [pc, #36]	; (80019fc <HAL_Delay+0x40>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4413      	add	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019e2:	bf00      	nop
 80019e4:	f7ff ffe0 	bl	80019a8 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d8f7      	bhi.n	80019e4 <HAL_Delay+0x28>
  {
  }
}
 80019f4:	bf00      	nop
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000010 	.word	0x20000010

08001a00 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001a10:	2300      	movs	r3, #0
 8001a12:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e0be      	b.n	8001ba0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d109      	bne.n	8001a44 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7fe fe66 	bl	8000710 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f000 faf7 	bl	8002038 <ADC_ConversionStop_Disable>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a52:	f003 0310 	and.w	r3, r3, #16
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	f040 8099 	bne.w	8001b8e <HAL_ADC_Init+0x18e>
 8001a5c:	7dfb      	ldrb	r3, [r7, #23]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f040 8095 	bne.w	8001b8e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a68:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a6c:	f023 0302 	bic.w	r3, r3, #2
 8001a70:	f043 0202 	orr.w	r2, r3, #2
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a80:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	7b1b      	ldrb	r3, [r3, #12]
 8001a86:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a88:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a98:	d003      	beq.n	8001aa2 <HAL_ADC_Init+0xa2>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d102      	bne.n	8001aa8 <HAL_ADC_Init+0xa8>
 8001aa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aa6:	e000      	b.n	8001aaa <HAL_ADC_Init+0xaa>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	7d1b      	ldrb	r3, [r3, #20]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d119      	bne.n	8001aec <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	7b1b      	ldrb	r3, [r3, #12]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d109      	bne.n	8001ad4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	035a      	lsls	r2, r3, #13
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	e00b      	b.n	8001aec <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ad8:	f043 0220 	orr.w	r2, r3, #32
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae4:	f043 0201 	orr.w	r2, r3, #1
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	430a      	orrs	r2, r1
 8001afe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	689a      	ldr	r2, [r3, #8]
 8001b06:	4b28      	ldr	r3, [pc, #160]	; (8001ba8 <HAL_ADC_Init+0x1a8>)
 8001b08:	4013      	ands	r3, r2
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	6812      	ldr	r2, [r2, #0]
 8001b0e:	68b9      	ldr	r1, [r7, #8]
 8001b10:	430b      	orrs	r3, r1
 8001b12:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b1c:	d003      	beq.n	8001b26 <HAL_ADC_Init+0x126>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d104      	bne.n	8001b30 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	691b      	ldr	r3, [r3, #16]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	051b      	lsls	r3, r3, #20
 8001b2e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b36:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	430a      	orrs	r2, r1
 8001b42:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	689a      	ldr	r2, [r3, #8]
 8001b4a:	4b18      	ldr	r3, [pc, #96]	; (8001bac <HAL_ADC_Init+0x1ac>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d10b      	bne.n	8001b6c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5e:	f023 0303 	bic.w	r3, r3, #3
 8001b62:	f043 0201 	orr.w	r2, r3, #1
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b6a:	e018      	b.n	8001b9e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b70:	f023 0312 	bic.w	r3, r3, #18
 8001b74:	f043 0210 	orr.w	r2, r3, #16
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b80:	f043 0201 	orr.w	r2, r3, #1
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b8c:	e007      	b.n	8001b9e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b92:	f043 0210 	orr.w	r2, r3, #16
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3718      	adds	r7, #24
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	ffe1f7fd 	.word	0xffe1f7fd
 8001bac:	ff1f0efe 	.word	0xff1f0efe

08001bb0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a64      	ldr	r2, [pc, #400]	; (8001d58 <HAL_ADC_Start_DMA+0x1a8>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d004      	beq.n	8001bd4 <HAL_ADC_Start_DMA+0x24>
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a63      	ldr	r2, [pc, #396]	; (8001d5c <HAL_ADC_Start_DMA+0x1ac>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d106      	bne.n	8001be2 <HAL_ADC_Start_DMA+0x32>
 8001bd4:	4b60      	ldr	r3, [pc, #384]	; (8001d58 <HAL_ADC_Start_DMA+0x1a8>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f040 80b3 	bne.w	8001d48 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d101      	bne.n	8001bf0 <HAL_ADC_Start_DMA+0x40>
 8001bec:	2302      	movs	r3, #2
 8001bee:	e0ae      	b.n	8001d4e <HAL_ADC_Start_DMA+0x19e>
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001bf8:	68f8      	ldr	r0, [r7, #12]
 8001bfa:	f000 f9cb 	bl	8001f94 <ADC_Enable>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c02:	7dfb      	ldrb	r3, [r7, #23]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f040 809a 	bne.w	8001d3e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001c12:	f023 0301 	bic.w	r3, r3, #1
 8001c16:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a4e      	ldr	r2, [pc, #312]	; (8001d5c <HAL_ADC_Start_DMA+0x1ac>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d105      	bne.n	8001c34 <HAL_ADC_Start_DMA+0x84>
 8001c28:	4b4b      	ldr	r3, [pc, #300]	; (8001d58 <HAL_ADC_Start_DMA+0x1a8>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d115      	bne.n	8001c60 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c38:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d026      	beq.n	8001c9c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c52:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c56:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c5e:	e01d      	b.n	8001c9c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c64:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a39      	ldr	r2, [pc, #228]	; (8001d58 <HAL_ADC_Start_DMA+0x1a8>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d004      	beq.n	8001c80 <HAL_ADC_Start_DMA+0xd0>
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a38      	ldr	r2, [pc, #224]	; (8001d5c <HAL_ADC_Start_DMA+0x1ac>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d10d      	bne.n	8001c9c <HAL_ADC_Start_DMA+0xec>
 8001c80:	4b35      	ldr	r3, [pc, #212]	; (8001d58 <HAL_ADC_Start_DMA+0x1a8>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d007      	beq.n	8001c9c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c94:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ca0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d006      	beq.n	8001cb6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cac:	f023 0206 	bic.w	r2, r3, #6
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	62da      	str	r2, [r3, #44]	; 0x2c
 8001cb4:	e002      	b.n	8001cbc <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	4a25      	ldr	r2, [pc, #148]	; (8001d60 <HAL_ADC_Start_DMA+0x1b0>)
 8001cca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	6a1b      	ldr	r3, [r3, #32]
 8001cd0:	4a24      	ldr	r2, [pc, #144]	; (8001d64 <HAL_ADC_Start_DMA+0x1b4>)
 8001cd2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6a1b      	ldr	r3, [r3, #32]
 8001cd8:	4a23      	ldr	r2, [pc, #140]	; (8001d68 <HAL_ADC_Start_DMA+0x1b8>)
 8001cda:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f06f 0202 	mvn.w	r2, #2
 8001ce4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cf4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	6a18      	ldr	r0, [r3, #32]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	334c      	adds	r3, #76	; 0x4c
 8001d00:	4619      	mov	r1, r3
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f000 fb71 	bl	80023ec <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001d14:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001d18:	d108      	bne.n	8001d2c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001d28:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001d2a:	e00f      	b.n	8001d4c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689a      	ldr	r2, [r3, #8]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001d3a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001d3c:	e006      	b.n	8001d4c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2200      	movs	r2, #0
 8001d42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001d46:	e001      	b.n	8001d4c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3718      	adds	r7, #24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40012400 	.word	0x40012400
 8001d5c:	40012800 	.word	0x40012800
 8001d60:	080020ad 	.word	0x080020ad
 8001d64:	08002129 	.word	0x08002129
 8001d68:	08002145 	.word	0x08002145

08001d6c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr

08001d7e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b083      	sub	sp, #12
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr

08001d90 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bc80      	pop	{r7}
 8001da0:	4770      	bx	lr
	...

08001da4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dae:	2300      	movs	r3, #0
 8001db0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001db2:	2300      	movs	r3, #0
 8001db4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d101      	bne.n	8001dc4 <HAL_ADC_ConfigChannel+0x20>
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	e0dc      	b.n	8001f7e <HAL_ADC_ConfigChannel+0x1da>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b06      	cmp	r3, #6
 8001dd2:	d81c      	bhi.n	8001e0e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	4613      	mov	r3, r2
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4413      	add	r3, r2
 8001de4:	3b05      	subs	r3, #5
 8001de6:	221f      	movs	r2, #31
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	4019      	ands	r1, r3
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	6818      	ldr	r0, [r3, #0]
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	4413      	add	r3, r2
 8001dfe:	3b05      	subs	r3, #5
 8001e00:	fa00 f203 	lsl.w	r2, r0, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	635a      	str	r2, [r3, #52]	; 0x34
 8001e0c:	e03c      	b.n	8001e88 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	2b0c      	cmp	r3, #12
 8001e14:	d81c      	bhi.n	8001e50 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	4613      	mov	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	3b23      	subs	r3, #35	; 0x23
 8001e28:	221f      	movs	r2, #31
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	4019      	ands	r1, r3
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	6818      	ldr	r0, [r3, #0]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685a      	ldr	r2, [r3, #4]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	4413      	add	r3, r2
 8001e40:	3b23      	subs	r3, #35	; 0x23
 8001e42:	fa00 f203 	lsl.w	r2, r0, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	631a      	str	r2, [r3, #48]	; 0x30
 8001e4e:	e01b      	b.n	8001e88 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	3b41      	subs	r3, #65	; 0x41
 8001e62:	221f      	movs	r2, #31
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	4019      	ands	r1, r3
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	6818      	ldr	r0, [r3, #0]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	4613      	mov	r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	4413      	add	r3, r2
 8001e7a:	3b41      	subs	r3, #65	; 0x41
 8001e7c:	fa00 f203 	lsl.w	r2, r0, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	430a      	orrs	r2, r1
 8001e86:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b09      	cmp	r3, #9
 8001e8e:	d91c      	bls.n	8001eca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68d9      	ldr	r1, [r3, #12]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	4413      	add	r3, r2
 8001ea0:	3b1e      	subs	r3, #30
 8001ea2:	2207      	movs	r2, #7
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	4019      	ands	r1, r3
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	6898      	ldr	r0, [r3, #8]
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4413      	add	r3, r2
 8001eba:	3b1e      	subs	r3, #30
 8001ebc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	60da      	str	r2, [r3, #12]
 8001ec8:	e019      	b.n	8001efe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	6919      	ldr	r1, [r3, #16]
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	4413      	add	r3, r2
 8001eda:	2207      	movs	r2, #7
 8001edc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	4019      	ands	r1, r3
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	6898      	ldr	r0, [r3, #8]
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4613      	mov	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2b10      	cmp	r3, #16
 8001f04:	d003      	beq.n	8001f0e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f0a:	2b11      	cmp	r3, #17
 8001f0c:	d132      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a1d      	ldr	r2, [pc, #116]	; (8001f88 <HAL_ADC_ConfigChannel+0x1e4>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d125      	bne.n	8001f64 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d126      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	689a      	ldr	r2, [r3, #8]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001f34:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2b10      	cmp	r3, #16
 8001f3c:	d11a      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f3e:	4b13      	ldr	r3, [pc, #76]	; (8001f8c <HAL_ADC_ConfigChannel+0x1e8>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a13      	ldr	r2, [pc, #76]	; (8001f90 <HAL_ADC_ConfigChannel+0x1ec>)
 8001f44:	fba2 2303 	umull	r2, r3, r2, r3
 8001f48:	0c9a      	lsrs	r2, r3, #18
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f54:	e002      	b.n	8001f5c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1f9      	bne.n	8001f56 <HAL_ADC_ConfigChannel+0x1b2>
 8001f62:	e007      	b.n	8001f74 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f68:	f043 0220 	orr.w	r2, r3, #32
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr
 8001f88:	40012400 	.word	0x40012400
 8001f8c:	20000008 	.word	0x20000008
 8001f90:	431bde83 	.word	0x431bde83

08001f94 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d039      	beq.n	8002026 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f042 0201 	orr.w	r2, r2, #1
 8001fc0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	; (8002030 <ADC_Enable+0x9c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a1b      	ldr	r2, [pc, #108]	; (8002034 <ADC_Enable+0xa0>)
 8001fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fcc:	0c9b      	lsrs	r3, r3, #18
 8001fce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001fd0:	e002      	b.n	8001fd8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f9      	bne.n	8001fd2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fde:	f7ff fce3 	bl	80019a8 <HAL_GetTick>
 8001fe2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fe4:	e018      	b.n	8002018 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001fe6:	f7ff fcdf 	bl	80019a8 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d911      	bls.n	8002018 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff8:	f043 0210 	orr.w	r2, r3, #16
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002004:	f043 0201 	orr.w	r2, r3, #1
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e007      	b.n	8002028 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	2b01      	cmp	r3, #1
 8002024:	d1df      	bne.n	8001fe6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20000008 	.word	0x20000008
 8002034:	431bde83 	.word	0x431bde83

08002038 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002040:	2300      	movs	r3, #0
 8002042:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b01      	cmp	r3, #1
 8002050:	d127      	bne.n	80020a2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 0201 	bic.w	r2, r2, #1
 8002060:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002062:	f7ff fca1 	bl	80019a8 <HAL_GetTick>
 8002066:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002068:	e014      	b.n	8002094 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800206a:	f7ff fc9d 	bl	80019a8 <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	2b02      	cmp	r3, #2
 8002076:	d90d      	bls.n	8002094 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207c:	f043 0210 	orr.w	r2, r3, #16
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002088:	f043 0201 	orr.w	r2, r3, #1
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e007      	b.n	80020a4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d0e3      	beq.n	800206a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020be:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d127      	bne.n	8002116 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80020dc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80020e0:	d115      	bne.n	800210e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d111      	bne.n	800210e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d105      	bne.n	800210e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002106:	f043 0201 	orr.w	r2, r3, #1
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800210e:	68f8      	ldr	r0, [r7, #12]
 8002110:	f7ff fe2c 	bl	8001d6c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002114:	e004      	b.n	8002120 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	4798      	blx	r3
}
 8002120:	bf00      	nop
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002134:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002136:	68f8      	ldr	r0, [r7, #12]
 8002138:	f7ff fe21 	bl	8001d7e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002150:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002156:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002162:	f043 0204 	orr.w	r2, r3, #4
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f7ff fe10 	bl	8001d90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002170:	bf00      	nop
 8002172:	3710      	adds	r7, #16
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <__NVIC_SetPriorityGrouping+0x44>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800218e:	68ba      	ldr	r2, [r7, #8]
 8002190:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002194:	4013      	ands	r3, r2
 8002196:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021aa:	4a04      	ldr	r2, [pc, #16]	; (80021bc <__NVIC_SetPriorityGrouping+0x44>)
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	60d3      	str	r3, [r2, #12]
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bc80      	pop	{r7}
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021c4:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <__NVIC_GetPriorityGrouping+0x18>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	0a1b      	lsrs	r3, r3, #8
 80021ca:	f003 0307 	and.w	r3, r3, #7
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bc80      	pop	{r7}
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	db0b      	blt.n	8002206 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	f003 021f 	and.w	r2, r3, #31
 80021f4:	4906      	ldr	r1, [pc, #24]	; (8002210 <__NVIC_EnableIRQ+0x34>)
 80021f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fa:	095b      	lsrs	r3, r3, #5
 80021fc:	2001      	movs	r0, #1
 80021fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr
 8002210:	e000e100 	.word	0xe000e100

08002214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	6039      	str	r1, [r7, #0]
 800221e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002224:	2b00      	cmp	r3, #0
 8002226:	db0a      	blt.n	800223e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	b2da      	uxtb	r2, r3
 800222c:	490c      	ldr	r1, [pc, #48]	; (8002260 <__NVIC_SetPriority+0x4c>)
 800222e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002232:	0112      	lsls	r2, r2, #4
 8002234:	b2d2      	uxtb	r2, r2
 8002236:	440b      	add	r3, r1
 8002238:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800223c:	e00a      	b.n	8002254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	b2da      	uxtb	r2, r3
 8002242:	4908      	ldr	r1, [pc, #32]	; (8002264 <__NVIC_SetPriority+0x50>)
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	3b04      	subs	r3, #4
 800224c:	0112      	lsls	r2, r2, #4
 800224e:	b2d2      	uxtb	r2, r2
 8002250:	440b      	add	r3, r1
 8002252:	761a      	strb	r2, [r3, #24]
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	e000e100 	.word	0xe000e100
 8002264:	e000ed00 	.word	0xe000ed00

08002268 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002268:	b480      	push	{r7}
 800226a:	b089      	sub	sp, #36	; 0x24
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 0307 	and.w	r3, r3, #7
 800227a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	f1c3 0307 	rsb	r3, r3, #7
 8002282:	2b04      	cmp	r3, #4
 8002284:	bf28      	it	cs
 8002286:	2304      	movcs	r3, #4
 8002288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3304      	adds	r3, #4
 800228e:	2b06      	cmp	r3, #6
 8002290:	d902      	bls.n	8002298 <NVIC_EncodePriority+0x30>
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	3b03      	subs	r3, #3
 8002296:	e000      	b.n	800229a <NVIC_EncodePriority+0x32>
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800229c:	f04f 32ff 	mov.w	r2, #4294967295
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	43da      	mvns	r2, r3
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	401a      	ands	r2, r3
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022b0:	f04f 31ff 	mov.w	r1, #4294967295
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	fa01 f303 	lsl.w	r3, r1, r3
 80022ba:	43d9      	mvns	r1, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022c0:	4313      	orrs	r3, r2
         );
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3724      	adds	r7, #36	; 0x24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bc80      	pop	{r7}
 80022ca:	4770      	bx	lr

080022cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f7ff ff4f 	bl	8002178 <__NVIC_SetPriorityGrouping>
}
 80022da:	bf00      	nop
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b086      	sub	sp, #24
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	4603      	mov	r3, r0
 80022ea:	60b9      	str	r1, [r7, #8]
 80022ec:	607a      	str	r2, [r7, #4]
 80022ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022f4:	f7ff ff64 	bl	80021c0 <__NVIC_GetPriorityGrouping>
 80022f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	68b9      	ldr	r1, [r7, #8]
 80022fe:	6978      	ldr	r0, [r7, #20]
 8002300:	f7ff ffb2 	bl	8002268 <NVIC_EncodePriority>
 8002304:	4602      	mov	r2, r0
 8002306:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800230a:	4611      	mov	r1, r2
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff ff81 	bl	8002214 <__NVIC_SetPriority>
}
 8002312:	bf00      	nop
 8002314:	3718      	adds	r7, #24
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b082      	sub	sp, #8
 800231e:	af00      	add	r7, sp, #0
 8002320:	4603      	mov	r3, r0
 8002322:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff ff57 	bl	80021dc <__NVIC_EnableIRQ>
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
	...

08002338 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002340:	2300      	movs	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d101      	bne.n	800234e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e043      	b.n	80023d6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
 8002354:	4b22      	ldr	r3, [pc, #136]	; (80023e0 <HAL_DMA_Init+0xa8>)
 8002356:	4413      	add	r3, r2
 8002358:	4a22      	ldr	r2, [pc, #136]	; (80023e4 <HAL_DMA_Init+0xac>)
 800235a:	fba2 2303 	umull	r2, r3, r2, r3
 800235e:	091b      	lsrs	r3, r3, #4
 8002360:	009a      	lsls	r2, r3, #2
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a1f      	ldr	r2, [pc, #124]	; (80023e8 <HAL_DMA_Init+0xb0>)
 800236a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2202      	movs	r2, #2
 8002370:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002382:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002386:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002390:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800239c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr
 80023e0:	bffdfff8 	.word	0xbffdfff8
 80023e4:	cccccccd 	.word	0xcccccccd
 80023e8:	40020000 	.word	0x40020000

080023ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
 80023f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023fa:	2300      	movs	r3, #0
 80023fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d101      	bne.n	800240c <HAL_DMA_Start_IT+0x20>
 8002408:	2302      	movs	r3, #2
 800240a:	e04a      	b.n	80024a2 <HAL_DMA_Start_IT+0xb6>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800241a:	2b01      	cmp	r3, #1
 800241c:	d13a      	bne.n	8002494 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2202      	movs	r2, #2
 8002422:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0201 	bic.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	68b9      	ldr	r1, [r7, #8]
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 f938 	bl	80026b8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244c:	2b00      	cmp	r3, #0
 800244e:	d008      	beq.n	8002462 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 020e 	orr.w	r2, r2, #14
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	e00f      	b.n	8002482 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 0204 	bic.w	r2, r2, #4
 8002470:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f042 020a 	orr.w	r2, r2, #10
 8002480:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f042 0201 	orr.w	r2, r2, #1
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	e005      	b.n	80024a0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800249c:	2302      	movs	r3, #2
 800249e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80024a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c8:	2204      	movs	r2, #4
 80024ca:	409a      	lsls	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	4013      	ands	r3, r2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d04f      	beq.n	8002574 <HAL_DMA_IRQHandler+0xc8>
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	f003 0304 	and.w	r3, r3, #4
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d04a      	beq.n	8002574 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0320 	and.w	r3, r3, #32
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d107      	bne.n	80024fc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 0204 	bic.w	r2, r2, #4
 80024fa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a66      	ldr	r2, [pc, #408]	; (800269c <HAL_DMA_IRQHandler+0x1f0>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d029      	beq.n	800255a <HAL_DMA_IRQHandler+0xae>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a65      	ldr	r2, [pc, #404]	; (80026a0 <HAL_DMA_IRQHandler+0x1f4>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d022      	beq.n	8002556 <HAL_DMA_IRQHandler+0xaa>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a63      	ldr	r2, [pc, #396]	; (80026a4 <HAL_DMA_IRQHandler+0x1f8>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d01a      	beq.n	8002550 <HAL_DMA_IRQHandler+0xa4>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a62      	ldr	r2, [pc, #392]	; (80026a8 <HAL_DMA_IRQHandler+0x1fc>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d012      	beq.n	800254a <HAL_DMA_IRQHandler+0x9e>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a60      	ldr	r2, [pc, #384]	; (80026ac <HAL_DMA_IRQHandler+0x200>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d00a      	beq.n	8002544 <HAL_DMA_IRQHandler+0x98>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a5f      	ldr	r2, [pc, #380]	; (80026b0 <HAL_DMA_IRQHandler+0x204>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d102      	bne.n	800253e <HAL_DMA_IRQHandler+0x92>
 8002538:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800253c:	e00e      	b.n	800255c <HAL_DMA_IRQHandler+0xb0>
 800253e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002542:	e00b      	b.n	800255c <HAL_DMA_IRQHandler+0xb0>
 8002544:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002548:	e008      	b.n	800255c <HAL_DMA_IRQHandler+0xb0>
 800254a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800254e:	e005      	b.n	800255c <HAL_DMA_IRQHandler+0xb0>
 8002550:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002554:	e002      	b.n	800255c <HAL_DMA_IRQHandler+0xb0>
 8002556:	2340      	movs	r3, #64	; 0x40
 8002558:	e000      	b.n	800255c <HAL_DMA_IRQHandler+0xb0>
 800255a:	2304      	movs	r3, #4
 800255c:	4a55      	ldr	r2, [pc, #340]	; (80026b4 <HAL_DMA_IRQHandler+0x208>)
 800255e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 8094 	beq.w	8002692 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002572:	e08e      	b.n	8002692 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	2202      	movs	r2, #2
 800257a:	409a      	lsls	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	4013      	ands	r3, r2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d056      	beq.n	8002632 <HAL_DMA_IRQHandler+0x186>
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d051      	beq.n	8002632 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0320 	and.w	r3, r3, #32
 8002598:	2b00      	cmp	r3, #0
 800259a:	d10b      	bne.n	80025b4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f022 020a 	bic.w	r2, r2, #10
 80025aa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a38      	ldr	r2, [pc, #224]	; (800269c <HAL_DMA_IRQHandler+0x1f0>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d029      	beq.n	8002612 <HAL_DMA_IRQHandler+0x166>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a37      	ldr	r2, [pc, #220]	; (80026a0 <HAL_DMA_IRQHandler+0x1f4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d022      	beq.n	800260e <HAL_DMA_IRQHandler+0x162>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a35      	ldr	r2, [pc, #212]	; (80026a4 <HAL_DMA_IRQHandler+0x1f8>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d01a      	beq.n	8002608 <HAL_DMA_IRQHandler+0x15c>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a34      	ldr	r2, [pc, #208]	; (80026a8 <HAL_DMA_IRQHandler+0x1fc>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d012      	beq.n	8002602 <HAL_DMA_IRQHandler+0x156>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a32      	ldr	r2, [pc, #200]	; (80026ac <HAL_DMA_IRQHandler+0x200>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d00a      	beq.n	80025fc <HAL_DMA_IRQHandler+0x150>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a31      	ldr	r2, [pc, #196]	; (80026b0 <HAL_DMA_IRQHandler+0x204>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d102      	bne.n	80025f6 <HAL_DMA_IRQHandler+0x14a>
 80025f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80025f4:	e00e      	b.n	8002614 <HAL_DMA_IRQHandler+0x168>
 80025f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025fa:	e00b      	b.n	8002614 <HAL_DMA_IRQHandler+0x168>
 80025fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002600:	e008      	b.n	8002614 <HAL_DMA_IRQHandler+0x168>
 8002602:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002606:	e005      	b.n	8002614 <HAL_DMA_IRQHandler+0x168>
 8002608:	f44f 7300 	mov.w	r3, #512	; 0x200
 800260c:	e002      	b.n	8002614 <HAL_DMA_IRQHandler+0x168>
 800260e:	2320      	movs	r3, #32
 8002610:	e000      	b.n	8002614 <HAL_DMA_IRQHandler+0x168>
 8002612:	2302      	movs	r3, #2
 8002614:	4a27      	ldr	r2, [pc, #156]	; (80026b4 <HAL_DMA_IRQHandler+0x208>)
 8002616:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002624:	2b00      	cmp	r3, #0
 8002626:	d034      	beq.n	8002692 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002630:	e02f      	b.n	8002692 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	2208      	movs	r2, #8
 8002638:	409a      	lsls	r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	4013      	ands	r3, r2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d028      	beq.n	8002694 <HAL_DMA_IRQHandler+0x1e8>
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	f003 0308 	and.w	r3, r3, #8
 8002648:	2b00      	cmp	r3, #0
 800264a:	d023      	beq.n	8002694 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 020e 	bic.w	r2, r2, #14
 800265a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002664:	2101      	movs	r1, #1
 8002666:	fa01 f202 	lsl.w	r2, r1, r2
 800266a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	2b00      	cmp	r3, #0
 8002688:	d004      	beq.n	8002694 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	4798      	blx	r3
    }
  }
  return;
 8002692:	bf00      	nop
 8002694:	bf00      	nop
}
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	40020008 	.word	0x40020008
 80026a0:	4002001c 	.word	0x4002001c
 80026a4:	40020030 	.word	0x40020030
 80026a8:	40020044 	.word	0x40020044
 80026ac:	40020058 	.word	0x40020058
 80026b0:	4002006c 	.word	0x4002006c
 80026b4:	40020000 	.word	0x40020000

080026b8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
 80026c4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ce:	2101      	movs	r1, #1
 80026d0:	fa01 f202 	lsl.w	r2, r1, r2
 80026d4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b10      	cmp	r3, #16
 80026e4:	d108      	bne.n	80026f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80026f6:	e007      	b.n	8002708 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68ba      	ldr	r2, [r7, #8]
 80026fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	60da      	str	r2, [r3, #12]
}
 8002708:	bf00      	nop
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr
	...

08002714 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8002714:	b590      	push	{r4, r7, lr}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 800271a:	2300      	movs	r3, #0
 800271c:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK1) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK1) || \
    (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2)))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800271e:	4b6e      	ldr	r3, [pc, #440]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	2b00      	cmp	r3, #0
 8002728:	d105      	bne.n	8002736 <HAL_FLASH_IRQHandler+0x22>
 800272a:	4b6b      	ldr	r3, [pc, #428]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	f003 0304 	and.w	r3, r3, #4
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00e      	beq.n	8002754 <HAL_FLASH_IRQHandler+0x40>
#endif /* FLASH_BANK2_END */
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 8002736:	4b69      	ldr	r3, [pc, #420]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 800273c:	4b67      	ldr	r3, [pc, #412]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800273e:	f04f 32ff 	mov.w	r2, #4294967295
 8002742:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 8002744:	f000 f8fa 	bl	800293c <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f000 f8d2 	bl	80028f2 <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800274e:	4b63      	ldr	r3, [pc, #396]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP_BANK1))
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP_BANK1);
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002754:	4b60      	ldr	r3, [pc, #384]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	f003 0320 	and.w	r3, r3, #32
 800275c:	2b00      	cmp	r3, #0
 800275e:	f000 80a2 	beq.w	80028a6 <HAL_FLASH_IRQHandler+0x192>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002762:	4b5d      	ldr	r3, [pc, #372]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 8002764:	2220      	movs	r2, #32
 8002766:	60da      	str	r2, [r3, #12]
#endif /* FLASH_BANK2_END */
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8002768:	4b5c      	ldr	r3, [pc, #368]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 8099 	beq.w	80028a6 <HAL_FLASH_IRQHandler+0x192>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8002774:	4b59      	ldr	r3, [pc, #356]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b01      	cmp	r3, #1
 800277c:	d12d      	bne.n	80027da <HAL_FLASH_IRQHandler+0xc6>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 800277e:	4b57      	ldr	r3, [pc, #348]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	3b01      	subs	r3, #1
 8002784:	4a55      	ldr	r2, [pc, #340]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002786:	6053      	str	r3, [r2, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 8002788:	4b54      	ldr	r3, [pc, #336]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d017      	beq.n	80027c0 <HAL_FLASH_IRQHandler+0xac>
        {
          addresstmp = pFlash.Address;
 8002790:	4b52      	ldr	r3, [pc, #328]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f8a2 	bl	80028e0 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 800279c:	4b4f      	ldr	r3, [pc, #316]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027a4:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 80027a6:	4a4d      	ldr	r2, [pc, #308]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6093      	str	r3, [r2, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80027ac:	4b4a      	ldr	r3, [pc, #296]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	4a49      	ldr	r2, [pc, #292]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 80027b2:	f023 0302 	bic.w	r3, r3, #2
 80027b6:	6113      	str	r3, [r2, #16]

          FLASH_PageErase(addresstmp);
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f000 f90f 	bl	80029dc <FLASH_PageErase>
 80027be:	e072      	b.n	80028a6 <HAL_FLASH_IRQHandler+0x192>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 80027c0:	f04f 33ff 	mov.w	r3, #4294967295
 80027c4:	607b      	str	r3, [r7, #4]
 80027c6:	4a45      	ldr	r2, [pc, #276]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6093      	str	r3, [r2, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80027cc:	4b43      	ldr	r3, [pc, #268]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f000 f884 	bl	80028e0 <HAL_FLASH_EndOfOperationCallback>
 80027d8:	e065      	b.n	80028a6 <HAL_FLASH_IRQHandler+0x192>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 80027da:	4b40      	ldr	r3, [pc, #256]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d10c      	bne.n	80027fe <HAL_FLASH_IRQHandler+0xea>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80027e4:	4b3c      	ldr	r3, [pc, #240]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	4a3b      	ldr	r2, [pc, #236]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 80027ea:	f023 0304 	bic.w	r3, r3, #4
 80027ee:	6113      	str	r3, [r2, #16]
        if (HAL_IS_BIT_CLR(FLASH->CR2, FLASH_CR2_MER))
        {
#endif /* FLASH_BANK2_END */
          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0U);
 80027f0:	2000      	movs	r0, #0
 80027f2:	f000 f875 	bl	80028e0 <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80027f6:	4b39      	ldr	r3, [pc, #228]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]
 80027fc:	e053      	b.n	80028a6 <HAL_FLASH_IRQHandler+0x192>
      }
#endif /* FLASH_BANK2_END */
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 80027fe:	4b37      	ldr	r3, [pc, #220]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	3b01      	subs	r3, #1
 8002804:	4a35      	ldr	r2, [pc, #212]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002806:	6053      	str	r3, [r2, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8002808:	4b34      	ldr	r3, [pc, #208]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d026      	beq.n	800285e <HAL_FLASH_IRQHandler+0x14a>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2U;
 8002810:	4b32      	ldr	r3, [pc, #200]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	3302      	adds	r3, #2
 8002816:	4a31      	ldr	r2, [pc, #196]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002818:	6093      	str	r3, [r2, #8]
          addresstmp = pFlash.Address;
 800281a:	4b30      	ldr	r3, [pc, #192]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8002820:	4b2e      	ldr	r3, [pc, #184]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002822:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
 8002826:	f04f 0300 	mov.w	r3, #0
 800282a:	f04f 0400 	mov.w	r4, #0
 800282e:	0c0b      	lsrs	r3, r1, #16
 8002830:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002834:	0c14      	lsrs	r4, r2, #16
 8002836:	4a29      	ldr	r2, [pc, #164]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002838:	e9c2 3404 	strd	r3, r4, [r2, #16]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800283c:	4b26      	ldr	r3, [pc, #152]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	4a25      	ldr	r2, [pc, #148]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 8002842:	f023 0301 	bic.w	r3, r3, #1
 8002846:	6113      	str	r3, [r2, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8002848:	4b24      	ldr	r3, [pc, #144]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800284a:	f103 0410 	add.w	r4, r3, #16
 800284e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002852:	b29b      	uxth	r3, r3
 8002854:	4619      	mov	r1, r3
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 f854 	bl	8002904 <FLASH_Program_HalfWord>
 800285c:	e023      	b.n	80028a6 <HAL_FLASH_IRQHandler+0x192>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 800285e:	4b1f      	ldr	r3, [pc, #124]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	b2db      	uxtb	r3, r3
 8002864:	2b03      	cmp	r3, #3
 8002866:	d105      	bne.n	8002874 <HAL_FLASH_IRQHandler+0x160>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8002868:	4b1c      	ldr	r3, [pc, #112]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	4618      	mov	r0, r3
 800286e:	f000 f837 	bl	80028e0 <HAL_FLASH_EndOfOperationCallback>
 8002872:	e011      	b.n	8002898 <HAL_FLASH_IRQHandler+0x184>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8002874:	4b19      	ldr	r3, [pc, #100]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b04      	cmp	r3, #4
 800287c:	d106      	bne.n	800288c <HAL_FLASH_IRQHandler+0x178>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 800287e:	4b17      	ldr	r3, [pc, #92]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	3b02      	subs	r3, #2
 8002884:	4618      	mov	r0, r3
 8002886:	f000 f82b 	bl	80028e0 <HAL_FLASH_EndOfOperationCallback>
 800288a:	e005      	b.n	8002898 <HAL_FLASH_IRQHandler+0x184>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 800288c:	4b13      	ldr	r3, [pc, #76]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	3b06      	subs	r3, #6
 8002892:	4618      	mov	r0, r3
 8002894:	f000 f824 	bl	80028e0 <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 8002898:	4b10      	ldr	r3, [pc, #64]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 800289a:	f04f 32ff 	mov.w	r2, #4294967295
 800289e:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80028a0:	4b0e      	ldr	r3, [pc, #56]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#endif 

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80028a6:	4b0d      	ldr	r3, [pc, #52]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10e      	bne.n	80028ce <HAL_FLASH_IRQHandler+0x1ba>
  
    /* Disable End of FLASH Operation and Error source interrupts for both banks */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP_BANK1 | FLASH_IT_ERR_BANK1 | FLASH_IT_EOP_BANK2 | FLASH_IT_ERR_BANK2);
#else
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 80028b0:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	4a08      	ldr	r2, [pc, #32]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 80028b6:	f023 0307 	bic.w	r3, r3, #7
 80028ba:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 80028bc:	4b06      	ldr	r3, [pc, #24]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	4a05      	ldr	r2, [pc, #20]	; (80028d8 <HAL_FLASH_IRQHandler+0x1c4>)
 80028c2:	f423 53a0 	bic.w	r3, r3, #5120	; 0x1400
 80028c6:	6113      	str	r3, [r2, #16]
#endif /* FLASH_BANK2_END */

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 80028c8:	4b04      	ldr	r3, [pc, #16]	; (80028dc <HAL_FLASH_IRQHandler+0x1c8>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	761a      	strb	r2, [r3, #24]
  }
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd90      	pop	{r4, r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40022000 	.word	0x40022000
 80028dc:	20000258 	.word	0x20000258

080028e0 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc80      	pop	{r7}
 80028f0:	4770      	bx	lr

080028f2 <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 80028f2:	b480      	push	{r7}
 80028f4:	b083      	sub	sp, #12
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 80028fa:	bf00      	nop
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr

08002904 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	460b      	mov	r3, r1
 800290e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002910:	4b08      	ldr	r3, [pc, #32]	; (8002934 <FLASH_Program_HalfWord+0x30>)
 8002912:	2200      	movs	r2, #0
 8002914:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002916:	4b08      	ldr	r3, [pc, #32]	; (8002938 <FLASH_Program_HalfWord+0x34>)
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	4a07      	ldr	r2, [pc, #28]	; (8002938 <FLASH_Program_HalfWord+0x34>)
 800291c:	f043 0301 	orr.w	r3, r3, #1
 8002920:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	887a      	ldrh	r2, [r7, #2]
 8002926:	801a      	strh	r2, [r3, #0]
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	20000258 	.word	0x20000258
 8002938:	40022000 	.word	0x40022000

0800293c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002942:	2300      	movs	r3, #0
 8002944:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002946:	4b23      	ldr	r3, [pc, #140]	; (80029d4 <FLASH_SetErrorCode+0x98>)
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f003 0310 	and.w	r3, r3, #16
 800294e:	2b00      	cmp	r3, #0
 8002950:	d009      	beq.n	8002966 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002952:	4b21      	ldr	r3, [pc, #132]	; (80029d8 <FLASH_SetErrorCode+0x9c>)
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	f043 0302 	orr.w	r3, r3, #2
 800295a:	4a1f      	ldr	r2, [pc, #124]	; (80029d8 <FLASH_SetErrorCode+0x9c>)
 800295c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f043 0310 	orr.w	r3, r3, #16
 8002964:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002966:	4b1b      	ldr	r3, [pc, #108]	; (80029d4 <FLASH_SetErrorCode+0x98>)
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b00      	cmp	r3, #0
 8002970:	d009      	beq.n	8002986 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002972:	4b19      	ldr	r3, [pc, #100]	; (80029d8 <FLASH_SetErrorCode+0x9c>)
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	f043 0301 	orr.w	r3, r3, #1
 800297a:	4a17      	ldr	r2, [pc, #92]	; (80029d8 <FLASH_SetErrorCode+0x9c>)
 800297c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f043 0304 	orr.w	r3, r3, #4
 8002984:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002986:	4b13      	ldr	r3, [pc, #76]	; (80029d4 <FLASH_SetErrorCode+0x98>)
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00b      	beq.n	80029aa <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002992:	4b11      	ldr	r3, [pc, #68]	; (80029d8 <FLASH_SetErrorCode+0x9c>)
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	f043 0304 	orr.w	r3, r3, #4
 800299a:	4a0f      	ldr	r2, [pc, #60]	; (80029d8 <FLASH_SetErrorCode+0x9c>)
 800299c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800299e:	4b0d      	ldr	r3, [pc, #52]	; (80029d4 <FLASH_SetErrorCode+0x98>)
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	4a0c      	ldr	r2, [pc, #48]	; (80029d4 <FLASH_SetErrorCode+0x98>)
 80029a4:	f023 0301 	bic.w	r3, r3, #1
 80029a8:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f240 1201 	movw	r2, #257	; 0x101
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d106      	bne.n	80029c2 <FLASH_SetErrorCode+0x86>
 80029b4:	4b07      	ldr	r3, [pc, #28]	; (80029d4 <FLASH_SetErrorCode+0x98>)
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	4a06      	ldr	r2, [pc, #24]	; (80029d4 <FLASH_SetErrorCode+0x98>)
 80029ba:	f023 0301 	bic.w	r3, r3, #1
 80029be:	61d3      	str	r3, [r2, #28]
}  
 80029c0:	e002      	b.n	80029c8 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80029c2:	4a04      	ldr	r2, [pc, #16]	; (80029d4 <FLASH_SetErrorCode+0x98>)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	60d3      	str	r3, [r2, #12]
}  
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	40022000 	.word	0x40022000
 80029d8:	20000258 	.word	0x20000258

080029dc <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80029e4:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <FLASH_PageErase+0x38>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80029ea:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <FLASH_PageErase+0x3c>)
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	4a0a      	ldr	r2, [pc, #40]	; (8002a18 <FLASH_PageErase+0x3c>)
 80029f0:	f043 0302 	orr.w	r3, r3, #2
 80029f4:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80029f6:	4a08      	ldr	r2, [pc, #32]	; (8002a18 <FLASH_PageErase+0x3c>)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80029fc:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <FLASH_PageErase+0x3c>)
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	4a05      	ldr	r2, [pc, #20]	; (8002a18 <FLASH_PageErase+0x3c>)
 8002a02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a06:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	20000258 	.word	0x20000258
 8002a18:	40022000 	.word	0x40022000

08002a1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b08b      	sub	sp, #44	; 0x2c
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a26:	2300      	movs	r3, #0
 8002a28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a2e:	e127      	b.n	8002c80 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a30:	2201      	movs	r2, #1
 8002a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	69fa      	ldr	r2, [r7, #28]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	f040 8116 	bne.w	8002c7a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	2b12      	cmp	r3, #18
 8002a54:	d034      	beq.n	8002ac0 <HAL_GPIO_Init+0xa4>
 8002a56:	2b12      	cmp	r3, #18
 8002a58:	d80d      	bhi.n	8002a76 <HAL_GPIO_Init+0x5a>
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d02b      	beq.n	8002ab6 <HAL_GPIO_Init+0x9a>
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d804      	bhi.n	8002a6c <HAL_GPIO_Init+0x50>
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d031      	beq.n	8002aca <HAL_GPIO_Init+0xae>
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d01c      	beq.n	8002aa4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a6a:	e048      	b.n	8002afe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002a6c:	2b03      	cmp	r3, #3
 8002a6e:	d043      	beq.n	8002af8 <HAL_GPIO_Init+0xdc>
 8002a70:	2b11      	cmp	r3, #17
 8002a72:	d01b      	beq.n	8002aac <HAL_GPIO_Init+0x90>
          break;
 8002a74:	e043      	b.n	8002afe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002a76:	4a89      	ldr	r2, [pc, #548]	; (8002c9c <HAL_GPIO_Init+0x280>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d026      	beq.n	8002aca <HAL_GPIO_Init+0xae>
 8002a7c:	4a87      	ldr	r2, [pc, #540]	; (8002c9c <HAL_GPIO_Init+0x280>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d806      	bhi.n	8002a90 <HAL_GPIO_Init+0x74>
 8002a82:	4a87      	ldr	r2, [pc, #540]	; (8002ca0 <HAL_GPIO_Init+0x284>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d020      	beq.n	8002aca <HAL_GPIO_Init+0xae>
 8002a88:	4a86      	ldr	r2, [pc, #536]	; (8002ca4 <HAL_GPIO_Init+0x288>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d01d      	beq.n	8002aca <HAL_GPIO_Init+0xae>
          break;
 8002a8e:	e036      	b.n	8002afe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002a90:	4a85      	ldr	r2, [pc, #532]	; (8002ca8 <HAL_GPIO_Init+0x28c>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d019      	beq.n	8002aca <HAL_GPIO_Init+0xae>
 8002a96:	4a85      	ldr	r2, [pc, #532]	; (8002cac <HAL_GPIO_Init+0x290>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d016      	beq.n	8002aca <HAL_GPIO_Init+0xae>
 8002a9c:	4a84      	ldr	r2, [pc, #528]	; (8002cb0 <HAL_GPIO_Init+0x294>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d013      	beq.n	8002aca <HAL_GPIO_Init+0xae>
          break;
 8002aa2:	e02c      	b.n	8002afe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	623b      	str	r3, [r7, #32]
          break;
 8002aaa:	e028      	b.n	8002afe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	623b      	str	r3, [r7, #32]
          break;
 8002ab4:	e023      	b.n	8002afe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	3308      	adds	r3, #8
 8002abc:	623b      	str	r3, [r7, #32]
          break;
 8002abe:	e01e      	b.n	8002afe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	330c      	adds	r3, #12
 8002ac6:	623b      	str	r3, [r7, #32]
          break;
 8002ac8:	e019      	b.n	8002afe <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d102      	bne.n	8002ad8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ad2:	2304      	movs	r3, #4
 8002ad4:	623b      	str	r3, [r7, #32]
          break;
 8002ad6:	e012      	b.n	8002afe <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d105      	bne.n	8002aec <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ae0:	2308      	movs	r3, #8
 8002ae2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	69fa      	ldr	r2, [r7, #28]
 8002ae8:	611a      	str	r2, [r3, #16]
          break;
 8002aea:	e008      	b.n	8002afe <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002aec:	2308      	movs	r3, #8
 8002aee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	69fa      	ldr	r2, [r7, #28]
 8002af4:	615a      	str	r2, [r3, #20]
          break;
 8002af6:	e002      	b.n	8002afe <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002af8:	2300      	movs	r3, #0
 8002afa:	623b      	str	r3, [r7, #32]
          break;
 8002afc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	2bff      	cmp	r3, #255	; 0xff
 8002b02:	d801      	bhi.n	8002b08 <HAL_GPIO_Init+0xec>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	e001      	b.n	8002b0c <HAL_GPIO_Init+0xf0>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3304      	adds	r3, #4
 8002b0c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	2bff      	cmp	r3, #255	; 0xff
 8002b12:	d802      	bhi.n	8002b1a <HAL_GPIO_Init+0xfe>
 8002b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	e002      	b.n	8002b20 <HAL_GPIO_Init+0x104>
 8002b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1c:	3b08      	subs	r3, #8
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	210f      	movs	r1, #15
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	401a      	ands	r2, r3
 8002b32:	6a39      	ldr	r1, [r7, #32]
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 8096 	beq.w	8002c7a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b4e:	4b59      	ldr	r3, [pc, #356]	; (8002cb4 <HAL_GPIO_Init+0x298>)
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	4a58      	ldr	r2, [pc, #352]	; (8002cb4 <HAL_GPIO_Init+0x298>)
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	6193      	str	r3, [r2, #24]
 8002b5a:	4b56      	ldr	r3, [pc, #344]	; (8002cb4 <HAL_GPIO_Init+0x298>)
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	60bb      	str	r3, [r7, #8]
 8002b64:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b66:	4a54      	ldr	r2, [pc, #336]	; (8002cb8 <HAL_GPIO_Init+0x29c>)
 8002b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6a:	089b      	lsrs	r3, r3, #2
 8002b6c:	3302      	adds	r3, #2
 8002b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b72:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	220f      	movs	r2, #15
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	4013      	ands	r3, r2
 8002b88:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a4b      	ldr	r2, [pc, #300]	; (8002cbc <HAL_GPIO_Init+0x2a0>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d013      	beq.n	8002bba <HAL_GPIO_Init+0x19e>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a4a      	ldr	r2, [pc, #296]	; (8002cc0 <HAL_GPIO_Init+0x2a4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d00d      	beq.n	8002bb6 <HAL_GPIO_Init+0x19a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a49      	ldr	r2, [pc, #292]	; (8002cc4 <HAL_GPIO_Init+0x2a8>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d007      	beq.n	8002bb2 <HAL_GPIO_Init+0x196>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a48      	ldr	r2, [pc, #288]	; (8002cc8 <HAL_GPIO_Init+0x2ac>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d101      	bne.n	8002bae <HAL_GPIO_Init+0x192>
 8002baa:	2303      	movs	r3, #3
 8002bac:	e006      	b.n	8002bbc <HAL_GPIO_Init+0x1a0>
 8002bae:	2304      	movs	r3, #4
 8002bb0:	e004      	b.n	8002bbc <HAL_GPIO_Init+0x1a0>
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	e002      	b.n	8002bbc <HAL_GPIO_Init+0x1a0>
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e000      	b.n	8002bbc <HAL_GPIO_Init+0x1a0>
 8002bba:	2300      	movs	r3, #0
 8002bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bbe:	f002 0203 	and.w	r2, r2, #3
 8002bc2:	0092      	lsls	r2, r2, #2
 8002bc4:	4093      	lsls	r3, r2
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bcc:	493a      	ldr	r1, [pc, #232]	; (8002cb8 <HAL_GPIO_Init+0x29c>)
 8002bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd0:	089b      	lsrs	r3, r3, #2
 8002bd2:	3302      	adds	r3, #2
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d006      	beq.n	8002bf4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002be6:	4b39      	ldr	r3, [pc, #228]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	4938      	ldr	r1, [pc, #224]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	600b      	str	r3, [r1, #0]
 8002bf2:	e006      	b.n	8002c02 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002bf4:	4b35      	ldr	r3, [pc, #212]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	4933      	ldr	r1, [pc, #204]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002bfe:	4013      	ands	r3, r2
 8002c00:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d006      	beq.n	8002c1c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c0e:	4b2f      	ldr	r3, [pc, #188]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	492e      	ldr	r1, [pc, #184]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	604b      	str	r3, [r1, #4]
 8002c1a:	e006      	b.n	8002c2a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c1c:	4b2b      	ldr	r3, [pc, #172]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c1e:	685a      	ldr	r2, [r3, #4]
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	43db      	mvns	r3, r3
 8002c24:	4929      	ldr	r1, [pc, #164]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c26:	4013      	ands	r3, r2
 8002c28:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d006      	beq.n	8002c44 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c36:	4b25      	ldr	r3, [pc, #148]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c38:	689a      	ldr	r2, [r3, #8]
 8002c3a:	4924      	ldr	r1, [pc, #144]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	608b      	str	r3, [r1, #8]
 8002c42:	e006      	b.n	8002c52 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c44:	4b21      	ldr	r3, [pc, #132]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c46:	689a      	ldr	r2, [r3, #8]
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	491f      	ldr	r1, [pc, #124]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c4e:	4013      	ands	r3, r2
 8002c50:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d006      	beq.n	8002c6c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c5e:	4b1b      	ldr	r3, [pc, #108]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	491a      	ldr	r1, [pc, #104]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	60cb      	str	r3, [r1, #12]
 8002c6a:	e006      	b.n	8002c7a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c6c:	4b17      	ldr	r3, [pc, #92]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c6e:	68da      	ldr	r2, [r3, #12]
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	43db      	mvns	r3, r3
 8002c74:	4915      	ldr	r1, [pc, #84]	; (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002c76:	4013      	ands	r3, r2
 8002c78:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f47f aed0 	bne.w	8002a30 <HAL_GPIO_Init+0x14>
  }
}
 8002c90:	bf00      	nop
 8002c92:	372c      	adds	r7, #44	; 0x2c
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	10210000 	.word	0x10210000
 8002ca0:	10110000 	.word	0x10110000
 8002ca4:	10120000 	.word	0x10120000
 8002ca8:	10310000 	.word	0x10310000
 8002cac:	10320000 	.word	0x10320000
 8002cb0:	10220000 	.word	0x10220000
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40010000 	.word	0x40010000
 8002cbc:	40010800 	.word	0x40010800
 8002cc0:	40010c00 	.word	0x40010c00
 8002cc4:	40011000 	.word	0x40011000
 8002cc8:	40011400 	.word	0x40011400
 8002ccc:	40010400 	.word	0x40010400

08002cd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	460b      	mov	r3, r1
 8002cda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	887b      	ldrh	r3, [r7, #2]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d002      	beq.n	8002cee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	73fb      	strb	r3, [r7, #15]
 8002cec:	e001      	b.n	8002cf2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr

08002cfe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b083      	sub	sp, #12
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
 8002d06:	460b      	mov	r3, r1
 8002d08:	807b      	strh	r3, [r7, #2]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d0e:	787b      	ldrb	r3, [r7, #1]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d14:	887a      	ldrh	r2, [r7, #2]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d1a:	e003      	b.n	8002d24 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d1c:	887b      	ldrh	r3, [r7, #2]
 8002d1e:	041a      	lsls	r2, r3, #16
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	611a      	str	r2, [r3, #16]
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr

08002d2e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b083      	sub	sp, #12
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	460b      	mov	r3, r1
 8002d38:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	68da      	ldr	r2, [r3, #12]
 8002d3e:	887b      	ldrh	r3, [r7, #2]
 8002d40:	4013      	ands	r3, r2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d46:	887a      	ldrh	r2, [r7, #2]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002d4c:	e002      	b.n	8002d54 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d4e:	887a      	ldrh	r2, [r7, #2]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	611a      	str	r2, [r3, #16]
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bc80      	pop	{r7}
 8002d5c:	4770      	bx	lr
	...

08002d60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d6a:	4b08      	ldr	r3, [pc, #32]	; (8002d8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d6c:	695a      	ldr	r2, [r3, #20]
 8002d6e:	88fb      	ldrh	r3, [r7, #6]
 8002d70:	4013      	ands	r3, r2
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d006      	beq.n	8002d84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d76:	4a05      	ldr	r2, [pc, #20]	; (8002d8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d7c:	88fb      	ldrh	r3, [r7, #6]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7fd fef0 	bl	8000b64 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d84:	bf00      	nop
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40010400 	.word	0x40010400

08002d90 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e02b      	b.n	8002dfa <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8002daa:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f245 5255 	movw	r2, #21845	; 0x5555
 8002db4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	6852      	ldr	r2, [r2, #4]
 8002dbe:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6892      	ldr	r2, [r2, #8]
 8002dc8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002dca:	f7fe fded 	bl	80019a8 <HAL_GetTick>
 8002dce:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 8002dd0:	e008      	b.n	8002de4 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002dd2:	f7fe fde9 	bl	80019a8 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b30      	cmp	r3, #48	; 0x30
 8002dde:	d901      	bls.n	8002de4 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e00a      	b.n	8002dfa <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1f1      	bne.n	8002dd2 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002df6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002e12:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bc80      	pop	{r7}
 8002e1e:	4770      	bx	lr

08002e20 <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8002e24:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <HAL_PWR_PVD_IRQHandler+0x20>)
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8002e30:	f000 f808 	bl	8002e44 <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8002e34:	4b02      	ldr	r3, [pc, #8]	; (8002e40 <HAL_PWR_PVD_IRQHandler+0x20>)
 8002e36:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e3a:	615a      	str	r2, [r3, #20]
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40010400 	.word	0x40010400

08002e44 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8002e48:	bf00      	nop
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bc80      	pop	{r7}
 8002e4e:	4770      	bx	lr

08002e50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b086      	sub	sp, #24
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d101      	bne.n	8002e62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e26c      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f000 8087 	beq.w	8002f7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e70:	4b92      	ldr	r3, [pc, #584]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 030c 	and.w	r3, r3, #12
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d00c      	beq.n	8002e96 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e7c:	4b8f      	ldr	r3, [pc, #572]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f003 030c 	and.w	r3, r3, #12
 8002e84:	2b08      	cmp	r3, #8
 8002e86:	d112      	bne.n	8002eae <HAL_RCC_OscConfig+0x5e>
 8002e88:	4b8c      	ldr	r3, [pc, #560]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e94:	d10b      	bne.n	8002eae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e96:	4b89      	ldr	r3, [pc, #548]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d06c      	beq.n	8002f7c <HAL_RCC_OscConfig+0x12c>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d168      	bne.n	8002f7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e246      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eb6:	d106      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x76>
 8002eb8:	4b80      	ldr	r3, [pc, #512]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a7f      	ldr	r2, [pc, #508]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002ebe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ec2:	6013      	str	r3, [r2, #0]
 8002ec4:	e02e      	b.n	8002f24 <HAL_RCC_OscConfig+0xd4>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d10c      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x98>
 8002ece:	4b7b      	ldr	r3, [pc, #492]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a7a      	ldr	r2, [pc, #488]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002ed4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	4b78      	ldr	r3, [pc, #480]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a77      	ldr	r2, [pc, #476]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ee4:	6013      	str	r3, [r2, #0]
 8002ee6:	e01d      	b.n	8002f24 <HAL_RCC_OscConfig+0xd4>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ef0:	d10c      	bne.n	8002f0c <HAL_RCC_OscConfig+0xbc>
 8002ef2:	4b72      	ldr	r3, [pc, #456]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a71      	ldr	r2, [pc, #452]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002ef8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	4b6f      	ldr	r3, [pc, #444]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a6e      	ldr	r2, [pc, #440]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e00b      	b.n	8002f24 <HAL_RCC_OscConfig+0xd4>
 8002f0c:	4b6b      	ldr	r3, [pc, #428]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a6a      	ldr	r2, [pc, #424]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f16:	6013      	str	r3, [r2, #0]
 8002f18:	4b68      	ldr	r3, [pc, #416]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a67      	ldr	r2, [pc, #412]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d013      	beq.n	8002f54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2c:	f7fe fd3c 	bl	80019a8 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f34:	f7fe fd38 	bl	80019a8 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b64      	cmp	r3, #100	; 0x64
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e1fa      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f46:	4b5d      	ldr	r3, [pc, #372]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0xe4>
 8002f52:	e014      	b.n	8002f7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f54:	f7fe fd28 	bl	80019a8 <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f5c:	f7fe fd24 	bl	80019a8 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b64      	cmp	r3, #100	; 0x64
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e1e6      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f6e:	4b53      	ldr	r3, [pc, #332]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f0      	bne.n	8002f5c <HAL_RCC_OscConfig+0x10c>
 8002f7a:	e000      	b.n	8002f7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d063      	beq.n	8003052 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f8a:	4b4c      	ldr	r3, [pc, #304]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00b      	beq.n	8002fae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f96:	4b49      	ldr	r3, [pc, #292]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f003 030c 	and.w	r3, r3, #12
 8002f9e:	2b08      	cmp	r3, #8
 8002fa0:	d11c      	bne.n	8002fdc <HAL_RCC_OscConfig+0x18c>
 8002fa2:	4b46      	ldr	r3, [pc, #280]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d116      	bne.n	8002fdc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fae:	4b43      	ldr	r3, [pc, #268]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d005      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x176>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d001      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e1ba      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc6:	4b3d      	ldr	r3, [pc, #244]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	695b      	ldr	r3, [r3, #20]
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4939      	ldr	r1, [pc, #228]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fda:	e03a      	b.n	8003052 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d020      	beq.n	8003026 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fe4:	4b36      	ldr	r3, [pc, #216]	; (80030c0 <HAL_RCC_OscConfig+0x270>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fea:	f7fe fcdd 	bl	80019a8 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff0:	e008      	b.n	8003004 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff2:	f7fe fcd9 	bl	80019a8 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e19b      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003004:	4b2d      	ldr	r3, [pc, #180]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0f0      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003010:	4b2a      	ldr	r3, [pc, #168]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	695b      	ldr	r3, [r3, #20]
 800301c:	00db      	lsls	r3, r3, #3
 800301e:	4927      	ldr	r1, [pc, #156]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8003020:	4313      	orrs	r3, r2
 8003022:	600b      	str	r3, [r1, #0]
 8003024:	e015      	b.n	8003052 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003026:	4b26      	ldr	r3, [pc, #152]	; (80030c0 <HAL_RCC_OscConfig+0x270>)
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302c:	f7fe fcbc 	bl	80019a8 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003034:	f7fe fcb8 	bl	80019a8 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e17a      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003046:	4b1d      	ldr	r3, [pc, #116]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f0      	bne.n	8003034 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d03a      	beq.n	80030d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d019      	beq.n	800309a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003066:	4b17      	ldr	r3, [pc, #92]	; (80030c4 <HAL_RCC_OscConfig+0x274>)
 8003068:	2201      	movs	r2, #1
 800306a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800306c:	f7fe fc9c 	bl	80019a8 <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003074:	f7fe fc98 	bl	80019a8 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e15a      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003086:	4b0d      	ldr	r3, [pc, #52]	; (80030bc <HAL_RCC_OscConfig+0x26c>)
 8003088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d0f0      	beq.n	8003074 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003092:	2001      	movs	r0, #1
 8003094:	f000 fb0a 	bl	80036ac <RCC_Delay>
 8003098:	e01c      	b.n	80030d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800309a:	4b0a      	ldr	r3, [pc, #40]	; (80030c4 <HAL_RCC_OscConfig+0x274>)
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030a0:	f7fe fc82 	bl	80019a8 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030a6:	e00f      	b.n	80030c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a8:	f7fe fc7e 	bl	80019a8 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d908      	bls.n	80030c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e140      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
 80030ba:	bf00      	nop
 80030bc:	40021000 	.word	0x40021000
 80030c0:	42420000 	.word	0x42420000
 80030c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c8:	4b9e      	ldr	r3, [pc, #632]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1e9      	bne.n	80030a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0304 	and.w	r3, r3, #4
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 80a6 	beq.w	800322e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030e2:	2300      	movs	r3, #0
 80030e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030e6:	4b97      	ldr	r3, [pc, #604]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d10d      	bne.n	800310e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030f2:	4b94      	ldr	r3, [pc, #592]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	4a93      	ldr	r2, [pc, #588]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80030f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030fc:	61d3      	str	r3, [r2, #28]
 80030fe:	4b91      	ldr	r3, [pc, #580]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003100:	69db      	ldr	r3, [r3, #28]
 8003102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003106:	60bb      	str	r3, [r7, #8]
 8003108:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800310a:	2301      	movs	r3, #1
 800310c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800310e:	4b8e      	ldr	r3, [pc, #568]	; (8003348 <HAL_RCC_OscConfig+0x4f8>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003116:	2b00      	cmp	r3, #0
 8003118:	d118      	bne.n	800314c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800311a:	4b8b      	ldr	r3, [pc, #556]	; (8003348 <HAL_RCC_OscConfig+0x4f8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a8a      	ldr	r2, [pc, #552]	; (8003348 <HAL_RCC_OscConfig+0x4f8>)
 8003120:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003124:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003126:	f7fe fc3f 	bl	80019a8 <HAL_GetTick>
 800312a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800312c:	e008      	b.n	8003140 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800312e:	f7fe fc3b 	bl	80019a8 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b64      	cmp	r3, #100	; 0x64
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e0fd      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003140:	4b81      	ldr	r3, [pc, #516]	; (8003348 <HAL_RCC_OscConfig+0x4f8>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0f0      	beq.n	800312e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	2b01      	cmp	r3, #1
 8003152:	d106      	bne.n	8003162 <HAL_RCC_OscConfig+0x312>
 8003154:	4b7b      	ldr	r3, [pc, #492]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	4a7a      	ldr	r2, [pc, #488]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 800315a:	f043 0301 	orr.w	r3, r3, #1
 800315e:	6213      	str	r3, [r2, #32]
 8003160:	e02d      	b.n	80031be <HAL_RCC_OscConfig+0x36e>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10c      	bne.n	8003184 <HAL_RCC_OscConfig+0x334>
 800316a:	4b76      	ldr	r3, [pc, #472]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	4a75      	ldr	r2, [pc, #468]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003170:	f023 0301 	bic.w	r3, r3, #1
 8003174:	6213      	str	r3, [r2, #32]
 8003176:	4b73      	ldr	r3, [pc, #460]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	4a72      	ldr	r2, [pc, #456]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 800317c:	f023 0304 	bic.w	r3, r3, #4
 8003180:	6213      	str	r3, [r2, #32]
 8003182:	e01c      	b.n	80031be <HAL_RCC_OscConfig+0x36e>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	2b05      	cmp	r3, #5
 800318a:	d10c      	bne.n	80031a6 <HAL_RCC_OscConfig+0x356>
 800318c:	4b6d      	ldr	r3, [pc, #436]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	4a6c      	ldr	r2, [pc, #432]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003192:	f043 0304 	orr.w	r3, r3, #4
 8003196:	6213      	str	r3, [r2, #32]
 8003198:	4b6a      	ldr	r3, [pc, #424]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	4a69      	ldr	r2, [pc, #420]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 800319e:	f043 0301 	orr.w	r3, r3, #1
 80031a2:	6213      	str	r3, [r2, #32]
 80031a4:	e00b      	b.n	80031be <HAL_RCC_OscConfig+0x36e>
 80031a6:	4b67      	ldr	r3, [pc, #412]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	4a66      	ldr	r2, [pc, #408]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80031ac:	f023 0301 	bic.w	r3, r3, #1
 80031b0:	6213      	str	r3, [r2, #32]
 80031b2:	4b64      	ldr	r3, [pc, #400]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	4a63      	ldr	r2, [pc, #396]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80031b8:	f023 0304 	bic.w	r3, r3, #4
 80031bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d015      	beq.n	80031f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c6:	f7fe fbef 	bl	80019a8 <HAL_GetTick>
 80031ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031cc:	e00a      	b.n	80031e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ce:	f7fe fbeb 	bl	80019a8 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80031dc:	4293      	cmp	r3, r2
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e0ab      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e4:	4b57      	ldr	r3, [pc, #348]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0ee      	beq.n	80031ce <HAL_RCC_OscConfig+0x37e>
 80031f0:	e014      	b.n	800321c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f2:	f7fe fbd9 	bl	80019a8 <HAL_GetTick>
 80031f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031f8:	e00a      	b.n	8003210 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031fa:	f7fe fbd5 	bl	80019a8 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	f241 3288 	movw	r2, #5000	; 0x1388
 8003208:	4293      	cmp	r3, r2
 800320a:	d901      	bls.n	8003210 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e095      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003210:	4b4c      	ldr	r3, [pc, #304]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1ee      	bne.n	80031fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800321c:	7dfb      	ldrb	r3, [r7, #23]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d105      	bne.n	800322e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003222:	4b48      	ldr	r3, [pc, #288]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	4a47      	ldr	r2, [pc, #284]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003228:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800322c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	2b00      	cmp	r3, #0
 8003234:	f000 8081 	beq.w	800333a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003238:	4b42      	ldr	r3, [pc, #264]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f003 030c 	and.w	r3, r3, #12
 8003240:	2b08      	cmp	r3, #8
 8003242:	d061      	beq.n	8003308 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	69db      	ldr	r3, [r3, #28]
 8003248:	2b02      	cmp	r3, #2
 800324a:	d146      	bne.n	80032da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324c:	4b3f      	ldr	r3, [pc, #252]	; (800334c <HAL_RCC_OscConfig+0x4fc>)
 800324e:	2200      	movs	r2, #0
 8003250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003252:	f7fe fba9 	bl	80019a8 <HAL_GetTick>
 8003256:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003258:	e008      	b.n	800326c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800325a:	f7fe fba5 	bl	80019a8 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e067      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800326c:	4b35      	ldr	r3, [pc, #212]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1f0      	bne.n	800325a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a1b      	ldr	r3, [r3, #32]
 800327c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003280:	d108      	bne.n	8003294 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003282:	4b30      	ldr	r3, [pc, #192]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	492d      	ldr	r1, [pc, #180]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003290:	4313      	orrs	r3, r2
 8003292:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003294:	4b2b      	ldr	r3, [pc, #172]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a19      	ldr	r1, [r3, #32]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a4:	430b      	orrs	r3, r1
 80032a6:	4927      	ldr	r1, [pc, #156]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032ac:	4b27      	ldr	r3, [pc, #156]	; (800334c <HAL_RCC_OscConfig+0x4fc>)
 80032ae:	2201      	movs	r2, #1
 80032b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b2:	f7fe fb79 	bl	80019a8 <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032b8:	e008      	b.n	80032cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ba:	f7fe fb75 	bl	80019a8 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e037      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032cc:	4b1d      	ldr	r3, [pc, #116]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d0f0      	beq.n	80032ba <HAL_RCC_OscConfig+0x46a>
 80032d8:	e02f      	b.n	800333a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032da:	4b1c      	ldr	r3, [pc, #112]	; (800334c <HAL_RCC_OscConfig+0x4fc>)
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e0:	f7fe fb62 	bl	80019a8 <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e8:	f7fe fb5e 	bl	80019a8 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e020      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032fa:	4b12      	ldr	r3, [pc, #72]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1f0      	bne.n	80032e8 <HAL_RCC_OscConfig+0x498>
 8003306:	e018      	b.n	800333a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	69db      	ldr	r3, [r3, #28]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d101      	bne.n	8003314 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e013      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003314:	4b0b      	ldr	r3, [pc, #44]	; (8003344 <HAL_RCC_OscConfig+0x4f4>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	429a      	cmp	r2, r3
 8003326:	d106      	bne.n	8003336 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003332:	429a      	cmp	r2, r3
 8003334:	d001      	beq.n	800333a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e000      	b.n	800333c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40021000 	.word	0x40021000
 8003348:	40007000 	.word	0x40007000
 800334c:	42420060 	.word	0x42420060

08003350 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e0d0      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003364:	4b6a      	ldr	r3, [pc, #424]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d910      	bls.n	8003394 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003372:	4b67      	ldr	r3, [pc, #412]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f023 0207 	bic.w	r2, r3, #7
 800337a:	4965      	ldr	r1, [pc, #404]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	4313      	orrs	r3, r2
 8003380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003382:	4b63      	ldr	r3, [pc, #396]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	429a      	cmp	r2, r3
 800338e:	d001      	beq.n	8003394 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e0b8      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d020      	beq.n	80033e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0304 	and.w	r3, r3, #4
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d005      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033ac:	4b59      	ldr	r3, [pc, #356]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a58      	ldr	r2, [pc, #352]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80033b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0308 	and.w	r3, r3, #8
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033c4:	4b53      	ldr	r3, [pc, #332]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	4a52      	ldr	r2, [pc, #328]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80033ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d0:	4b50      	ldr	r3, [pc, #320]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	494d      	ldr	r1, [pc, #308]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d040      	beq.n	8003470 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d107      	bne.n	8003406 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033f6:	4b47      	ldr	r3, [pc, #284]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d115      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e07f      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b02      	cmp	r3, #2
 800340c:	d107      	bne.n	800341e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800340e:	4b41      	ldr	r3, [pc, #260]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d109      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e073      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800341e:	4b3d      	ldr	r3, [pc, #244]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e06b      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800342e:	4b39      	ldr	r3, [pc, #228]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f023 0203 	bic.w	r2, r3, #3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	4936      	ldr	r1, [pc, #216]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 800343c:	4313      	orrs	r3, r2
 800343e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003440:	f7fe fab2 	bl	80019a8 <HAL_GetTick>
 8003444:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003446:	e00a      	b.n	800345e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003448:	f7fe faae 	bl	80019a8 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	f241 3288 	movw	r2, #5000	; 0x1388
 8003456:	4293      	cmp	r3, r2
 8003458:	d901      	bls.n	800345e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e053      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345e:	4b2d      	ldr	r3, [pc, #180]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f003 020c 	and.w	r2, r3, #12
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	429a      	cmp	r2, r3
 800346e:	d1eb      	bne.n	8003448 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003470:	4b27      	ldr	r3, [pc, #156]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d210      	bcs.n	80034a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347e:	4b24      	ldr	r3, [pc, #144]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f023 0207 	bic.w	r2, r3, #7
 8003486:	4922      	ldr	r1, [pc, #136]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	4313      	orrs	r3, r2
 800348c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800348e:	4b20      	ldr	r3, [pc, #128]	; (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	429a      	cmp	r2, r3
 800349a:	d001      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e032      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d008      	beq.n	80034be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034ac:	4b19      	ldr	r3, [pc, #100]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4916      	ldr	r1, [pc, #88]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0308 	and.w	r3, r3, #8
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d009      	beq.n	80034de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80034ca:	4b12      	ldr	r3, [pc, #72]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	490e      	ldr	r1, [pc, #56]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034de:	f000 f821 	bl	8003524 <HAL_RCC_GetSysClockFreq>
 80034e2:	4601      	mov	r1, r0
 80034e4:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	091b      	lsrs	r3, r3, #4
 80034ea:	f003 030f 	and.w	r3, r3, #15
 80034ee:	4a0a      	ldr	r2, [pc, #40]	; (8003518 <HAL_RCC_ClockConfig+0x1c8>)
 80034f0:	5cd3      	ldrb	r3, [r2, r3]
 80034f2:	fa21 f303 	lsr.w	r3, r1, r3
 80034f6:	4a09      	ldr	r2, [pc, #36]	; (800351c <HAL_RCC_ClockConfig+0x1cc>)
 80034f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034fa:	4b09      	ldr	r3, [pc, #36]	; (8003520 <HAL_RCC_ClockConfig+0x1d0>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fd fefc 	bl	80012fc <HAL_InitTick>

  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40022000 	.word	0x40022000
 8003514:	40021000 	.word	0x40021000
 8003518:	08005e58 	.word	0x08005e58
 800351c:	20000008 	.word	0x20000008
 8003520:	2000000c 	.word	0x2000000c

08003524 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003524:	b490      	push	{r4, r7}
 8003526:	b08a      	sub	sp, #40	; 0x28
 8003528:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800352a:	4b2a      	ldr	r3, [pc, #168]	; (80035d4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800352c:	1d3c      	adds	r4, r7, #4
 800352e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003534:	4b28      	ldr	r3, [pc, #160]	; (80035d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003536:	881b      	ldrh	r3, [r3, #0]
 8003538:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800353a:	2300      	movs	r3, #0
 800353c:	61fb      	str	r3, [r7, #28]
 800353e:	2300      	movs	r3, #0
 8003540:	61bb      	str	r3, [r7, #24]
 8003542:	2300      	movs	r3, #0
 8003544:	627b      	str	r3, [r7, #36]	; 0x24
 8003546:	2300      	movs	r3, #0
 8003548:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800354a:	2300      	movs	r3, #0
 800354c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800354e:	4b23      	ldr	r3, [pc, #140]	; (80035dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	f003 030c 	and.w	r3, r3, #12
 800355a:	2b04      	cmp	r3, #4
 800355c:	d002      	beq.n	8003564 <HAL_RCC_GetSysClockFreq+0x40>
 800355e:	2b08      	cmp	r3, #8
 8003560:	d003      	beq.n	800356a <HAL_RCC_GetSysClockFreq+0x46>
 8003562:	e02d      	b.n	80035c0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003564:	4b1e      	ldr	r3, [pc, #120]	; (80035e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003566:	623b      	str	r3, [r7, #32]
      break;
 8003568:	e02d      	b.n	80035c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	0c9b      	lsrs	r3, r3, #18
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003576:	4413      	add	r3, r2
 8003578:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800357c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d013      	beq.n	80035b0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003588:	4b14      	ldr	r3, [pc, #80]	; (80035dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	0c5b      	lsrs	r3, r3, #17
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003596:	4413      	add	r3, r2
 8003598:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800359c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	4a0f      	ldr	r2, [pc, #60]	; (80035e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80035a2:	fb02 f203 	mul.w	r2, r2, r3
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ac:	627b      	str	r3, [r7, #36]	; 0x24
 80035ae:	e004      	b.n	80035ba <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	4a0c      	ldr	r2, [pc, #48]	; (80035e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80035b4:	fb02 f303 	mul.w	r3, r2, r3
 80035b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80035ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035bc:	623b      	str	r3, [r7, #32]
      break;
 80035be:	e002      	b.n	80035c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035c0:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80035c2:	623b      	str	r3, [r7, #32]
      break;
 80035c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035c6:	6a3b      	ldr	r3, [r7, #32]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3728      	adds	r7, #40	; 0x28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bc90      	pop	{r4, r7}
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	08005e44 	.word	0x08005e44
 80035d8:	08005e54 	.word	0x08005e54
 80035dc:	40021000 	.word	0x40021000
 80035e0:	007a1200 	.word	0x007a1200
 80035e4:	003d0900 	.word	0x003d0900

080035e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035ec:	4b02      	ldr	r3, [pc, #8]	; (80035f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80035ee:	681b      	ldr	r3, [r3, #0]
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr
 80035f8:	20000008 	.word	0x20000008

080035fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003600:	f7ff fff2 	bl	80035e8 <HAL_RCC_GetHCLKFreq>
 8003604:	4601      	mov	r1, r0
 8003606:	4b05      	ldr	r3, [pc, #20]	; (800361c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	0a1b      	lsrs	r3, r3, #8
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	4a03      	ldr	r2, [pc, #12]	; (8003620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003612:	5cd3      	ldrb	r3, [r2, r3]
 8003614:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003618:	4618      	mov	r0, r3
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40021000 	.word	0x40021000
 8003620:	08005e68 	.word	0x08005e68

08003624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003628:	f7ff ffde 	bl	80035e8 <HAL_RCC_GetHCLKFreq>
 800362c:	4601      	mov	r1, r0
 800362e:	4b05      	ldr	r3, [pc, #20]	; (8003644 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	0adb      	lsrs	r3, r3, #11
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	4a03      	ldr	r2, [pc, #12]	; (8003648 <HAL_RCC_GetPCLK2Freq+0x24>)
 800363a:	5cd3      	ldrb	r3, [r2, r3]
 800363c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003640:	4618      	mov	r0, r3
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40021000 	.word	0x40021000
 8003648:	08005e68 	.word	0x08005e68

0800364c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	220f      	movs	r2, #15
 800365a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800365c:	4b11      	ldr	r3, [pc, #68]	; (80036a4 <HAL_RCC_GetClockConfig+0x58>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f003 0203 	and.w	r2, r3, #3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003668:	4b0e      	ldr	r3, [pc, #56]	; (80036a4 <HAL_RCC_GetClockConfig+0x58>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003674:	4b0b      	ldr	r3, [pc, #44]	; (80036a4 <HAL_RCC_GetClockConfig+0x58>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003680:	4b08      	ldr	r3, [pc, #32]	; (80036a4 <HAL_RCC_GetClockConfig+0x58>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	08db      	lsrs	r3, r3, #3
 8003686:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800368e:	4b06      	ldr	r3, [pc, #24]	; (80036a8 <HAL_RCC_GetClockConfig+0x5c>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0207 	and.w	r2, r3, #7
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	bc80      	pop	{r7}
 80036a2:	4770      	bx	lr
 80036a4:	40021000 	.word	0x40021000
 80036a8:	40022000 	.word	0x40022000

080036ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036b4:	4b0a      	ldr	r3, [pc, #40]	; (80036e0 <RCC_Delay+0x34>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a0a      	ldr	r2, [pc, #40]	; (80036e4 <RCC_Delay+0x38>)
 80036ba:	fba2 2303 	umull	r2, r3, r2, r3
 80036be:	0a5b      	lsrs	r3, r3, #9
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	fb02 f303 	mul.w	r3, r2, r3
 80036c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036c8:	bf00      	nop
  }
  while (Delay --);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	1e5a      	subs	r2, r3, #1
 80036ce:	60fa      	str	r2, [r7, #12]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1f9      	bne.n	80036c8 <RCC_Delay+0x1c>
}
 80036d4:	bf00      	nop
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc80      	pop	{r7}
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	20000008 	.word	0x20000008
 80036e4:	10624dd3 	.word	0x10624dd3

080036e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	613b      	str	r3, [r7, #16]
 80036f4:	2300      	movs	r3, #0
 80036f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b00      	cmp	r3, #0
 8003702:	d07d      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003704:	2300      	movs	r3, #0
 8003706:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003708:	4b4f      	ldr	r3, [pc, #316]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800370a:	69db      	ldr	r3, [r3, #28]
 800370c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d10d      	bne.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003714:	4b4c      	ldr	r3, [pc, #304]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003716:	69db      	ldr	r3, [r3, #28]
 8003718:	4a4b      	ldr	r2, [pc, #300]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800371a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800371e:	61d3      	str	r3, [r2, #28]
 8003720:	4b49      	ldr	r3, [pc, #292]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003722:	69db      	ldr	r3, [r3, #28]
 8003724:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003728:	60bb      	str	r3, [r7, #8]
 800372a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800372c:	2301      	movs	r3, #1
 800372e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003730:	4b46      	ldr	r3, [pc, #280]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003738:	2b00      	cmp	r3, #0
 800373a:	d118      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800373c:	4b43      	ldr	r3, [pc, #268]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a42      	ldr	r2, [pc, #264]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003742:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003746:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003748:	f7fe f92e 	bl	80019a8 <HAL_GetTick>
 800374c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800374e:	e008      	b.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003750:	f7fe f92a 	bl	80019a8 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b64      	cmp	r3, #100	; 0x64
 800375c:	d901      	bls.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e06d      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003762:	4b3a      	ldr	r3, [pc, #232]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376a:	2b00      	cmp	r3, #0
 800376c:	d0f0      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800376e:	4b36      	ldr	r3, [pc, #216]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003770:	6a1b      	ldr	r3, [r3, #32]
 8003772:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003776:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d02e      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	429a      	cmp	r2, r3
 800378a:	d027      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800378c:	4b2e      	ldr	r3, [pc, #184]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003794:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003796:	4b2e      	ldr	r3, [pc, #184]	; (8003850 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003798:	2201      	movs	r2, #1
 800379a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800379c:	4b2c      	ldr	r3, [pc, #176]	; (8003850 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037a2:	4a29      	ldr	r2, [pc, #164]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d014      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b2:	f7fe f8f9 	bl	80019a8 <HAL_GetTick>
 80037b6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b8:	e00a      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ba:	f7fe f8f5 	bl	80019a8 <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d901      	bls.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e036      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037d0:	4b1d      	ldr	r3, [pc, #116]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037d2:	6a1b      	ldr	r3, [r3, #32]
 80037d4:	f003 0302 	and.w	r3, r3, #2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d0ee      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037dc:	4b1a      	ldr	r3, [pc, #104]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037de:	6a1b      	ldr	r3, [r3, #32]
 80037e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	4917      	ldr	r1, [pc, #92]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037ee:	7dfb      	ldrb	r3, [r7, #23]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d105      	bne.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037f4:	4b14      	ldr	r3, [pc, #80]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	4a13      	ldr	r2, [pc, #76]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d008      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800380c:	4b0e      	ldr	r3, [pc, #56]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	490b      	ldr	r1, [pc, #44]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800381a:	4313      	orrs	r3, r2
 800381c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0310 	and.w	r3, r3, #16
 8003826:	2b00      	cmp	r3, #0
 8003828:	d008      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800382a:	4b07      	ldr	r3, [pc, #28]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	4904      	ldr	r1, [pc, #16]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003838:	4313      	orrs	r3, r2
 800383a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	40021000 	.word	0x40021000
 800384c:	40007000 	.word	0x40007000
 8003850:	42420440 	.word	0x42420440

08003854 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	2b00      	cmp	r3, #0
 8003868:	d024      	beq.n	80038b4 <HAL_RTCEx_RTCIRQHandler+0x60>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01d      	beq.n	80038b4 <HAL_RTCEx_RTCIRQHandler+0x60>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f003 0304 	and.w	r3, r3, #4
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00b      	beq.n	800389e <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 f821 	bl	80038ce <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f06f 0204 	mvn.w	r2, #4
 8003894:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2204      	movs	r2, #4
 800389a:	745a      	strb	r2, [r3, #17]
 800389c:	e005      	b.n	80038aa <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 f80c 	bl	80038bc <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f06f 0201 	mvn.w	r2, #1
 80038b2:	605a      	str	r2, [r3, #4]
    }
  }
}
 80038b4:	bf00      	nop
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr

080038ce <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 80038d6:	bf00      	nop
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr

080038e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e01d      	b.n	800392e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d106      	bne.n	800390c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7fd fee8 	bl	80016dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2202      	movs	r2, #2
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	3304      	adds	r3, #4
 800391c:	4619      	mov	r1, r3
 800391e:	4610      	mov	r0, r2
 8003920:	f000 fb34 	bl	8003f8c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3708      	adds	r7, #8
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003936:	b480      	push	{r7}
 8003938:	b085      	sub	sp, #20
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	68da      	ldr	r2, [r3, #12]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f042 0201 	orr.w	r2, r2, #1
 800394c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2b06      	cmp	r3, #6
 800395e:	d007      	beq.n	8003970 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0201 	orr.w	r2, r2, #1
 800396e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr

0800397c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d101      	bne.n	800398e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e01d      	b.n	80039ca <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d106      	bne.n	80039a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7fd feb8 	bl	8001718 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	3304      	adds	r3, #4
 80039b8:	4619      	mov	r1, r3
 80039ba:	4610      	mov	r0, r2
 80039bc:	f000 fae6 	bl	8003f8c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
	...

080039d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2201      	movs	r2, #1
 80039e4:	6839      	ldr	r1, [r7, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 fd50 	bl	800448c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a10      	ldr	r2, [pc, #64]	; (8003a34 <HAL_TIM_PWM_Start+0x60>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d107      	bne.n	8003a06 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f003 0307 	and.w	r3, r3, #7
 8003a10:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2b06      	cmp	r3, #6
 8003a16:	d007      	beq.n	8003a28 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0201 	orr.w	r2, r2, #1
 8003a26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	40012c00 	.word	0x40012c00

08003a38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d122      	bne.n	8003a94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d11b      	bne.n	8003a94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f06f 0202 	mvn.w	r2, #2
 8003a64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	f003 0303 	and.w	r3, r3, #3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f000 fa6a 	bl	8003f54 <HAL_TIM_IC_CaptureCallback>
 8003a80:	e005      	b.n	8003a8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 fa5d 	bl	8003f42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 fa6c 	bl	8003f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	f003 0304 	and.w	r3, r3, #4
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	d122      	bne.n	8003ae8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	f003 0304 	and.w	r3, r3, #4
 8003aac:	2b04      	cmp	r3, #4
 8003aae:	d11b      	bne.n	8003ae8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f06f 0204 	mvn.w	r2, #4
 8003ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2202      	movs	r2, #2
 8003abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d003      	beq.n	8003ad6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 fa40 	bl	8003f54 <HAL_TIM_IC_CaptureCallback>
 8003ad4:	e005      	b.n	8003ae2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 fa33 	bl	8003f42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 fa42 	bl	8003f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	f003 0308 	and.w	r3, r3, #8
 8003af2:	2b08      	cmp	r3, #8
 8003af4:	d122      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	f003 0308 	and.w	r3, r3, #8
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d11b      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f06f 0208 	mvn.w	r2, #8
 8003b0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2204      	movs	r2, #4
 8003b12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 fa16 	bl	8003f54 <HAL_TIM_IC_CaptureCallback>
 8003b28:	e005      	b.n	8003b36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 fa09 	bl	8003f42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 fa18 	bl	8003f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	f003 0310 	and.w	r3, r3, #16
 8003b46:	2b10      	cmp	r3, #16
 8003b48:	d122      	bne.n	8003b90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f003 0310 	and.w	r3, r3, #16
 8003b54:	2b10      	cmp	r3, #16
 8003b56:	d11b      	bne.n	8003b90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f06f 0210 	mvn.w	r2, #16
 8003b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2208      	movs	r2, #8
 8003b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	69db      	ldr	r3, [r3, #28]
 8003b6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f9ec 	bl	8003f54 <HAL_TIM_IC_CaptureCallback>
 8003b7c:	e005      	b.n	8003b8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f9df 	bl	8003f42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 f9ee 	bl	8003f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d10e      	bne.n	8003bbc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d107      	bne.n	8003bbc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f06f 0201 	mvn.w	r2, #1
 8003bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f7fd f95c 	bl	8000e74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bc6:	2b80      	cmp	r3, #128	; 0x80
 8003bc8:	d10e      	bne.n	8003be8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bd4:	2b80      	cmp	r3, #128	; 0x80
 8003bd6:	d107      	bne.n	8003be8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 fcc3 	bl	800456e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bf2:	2b40      	cmp	r3, #64	; 0x40
 8003bf4:	d10e      	bne.n	8003c14 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c00:	2b40      	cmp	r3, #64	; 0x40
 8003c02:	d107      	bne.n	8003c14 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 f9b2 	bl	8003f78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f003 0320 	and.w	r3, r3, #32
 8003c1e:	2b20      	cmp	r3, #32
 8003c20:	d10e      	bne.n	8003c40 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	f003 0320 	and.w	r3, r3, #32
 8003c2c:	2b20      	cmp	r3, #32
 8003c2e:	d107      	bne.n	8003c40 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f06f 0220 	mvn.w	r2, #32
 8003c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 fc8e 	bl	800455c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c40:	bf00      	nop
 8003c42:	3708      	adds	r7, #8
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d101      	bne.n	8003c62 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003c5e:	2302      	movs	r3, #2
 8003c60:	e0b4      	b.n	8003dcc <HAL_TIM_PWM_ConfigChannel+0x184>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b0c      	cmp	r3, #12
 8003c76:	f200 809f 	bhi.w	8003db8 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003c7a:	a201      	add	r2, pc, #4	; (adr r2, 8003c80 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c80:	08003cb5 	.word	0x08003cb5
 8003c84:	08003db9 	.word	0x08003db9
 8003c88:	08003db9 	.word	0x08003db9
 8003c8c:	08003db9 	.word	0x08003db9
 8003c90:	08003cf5 	.word	0x08003cf5
 8003c94:	08003db9 	.word	0x08003db9
 8003c98:	08003db9 	.word	0x08003db9
 8003c9c:	08003db9 	.word	0x08003db9
 8003ca0:	08003d37 	.word	0x08003d37
 8003ca4:	08003db9 	.word	0x08003db9
 8003ca8:	08003db9 	.word	0x08003db9
 8003cac:	08003db9 	.word	0x08003db9
 8003cb0:	08003d77 	.word	0x08003d77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68b9      	ldr	r1, [r7, #8]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f000 f9c8 	bl	8004050 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	699a      	ldr	r2, [r3, #24]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f042 0208 	orr.w	r2, r2, #8
 8003cce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699a      	ldr	r2, [r3, #24]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0204 	bic.w	r2, r2, #4
 8003cde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	6999      	ldr	r1, [r3, #24]
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	691a      	ldr	r2, [r3, #16]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	619a      	str	r2, [r3, #24]
      break;
 8003cf2:	e062      	b.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68b9      	ldr	r1, [r7, #8]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 fa0e 	bl	800411c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	699a      	ldr	r2, [r3, #24]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699a      	ldr	r2, [r3, #24]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	6999      	ldr	r1, [r3, #24]
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	021a      	lsls	r2, r3, #8
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	430a      	orrs	r2, r1
 8003d32:	619a      	str	r2, [r3, #24]
      break;
 8003d34:	e041      	b.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68b9      	ldr	r1, [r7, #8]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f000 fa57 	bl	80041f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	69da      	ldr	r2, [r3, #28]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f042 0208 	orr.w	r2, r2, #8
 8003d50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	69da      	ldr	r2, [r3, #28]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0204 	bic.w	r2, r2, #4
 8003d60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	69d9      	ldr	r1, [r3, #28]
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	691a      	ldr	r2, [r3, #16]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	430a      	orrs	r2, r1
 8003d72:	61da      	str	r2, [r3, #28]
      break;
 8003d74:	e021      	b.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68b9      	ldr	r1, [r7, #8]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 faa1 	bl	80042c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	69da      	ldr	r2, [r3, #28]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	69da      	ldr	r2, [r3, #28]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003da0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	69d9      	ldr	r1, [r3, #28]
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	021a      	lsls	r2, r3, #8
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	61da      	str	r2, [r3, #28]
      break;
 8003db6:	e000      	b.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003db8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d101      	bne.n	8003dec <HAL_TIM_ConfigClockSource+0x18>
 8003de8:	2302      	movs	r3, #2
 8003dea:	e0a6      	b.n	8003f3a <HAL_TIM_ConfigClockSource+0x166>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e0a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e12:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2b40      	cmp	r3, #64	; 0x40
 8003e22:	d067      	beq.n	8003ef4 <HAL_TIM_ConfigClockSource+0x120>
 8003e24:	2b40      	cmp	r3, #64	; 0x40
 8003e26:	d80b      	bhi.n	8003e40 <HAL_TIM_ConfigClockSource+0x6c>
 8003e28:	2b10      	cmp	r3, #16
 8003e2a:	d073      	beq.n	8003f14 <HAL_TIM_ConfigClockSource+0x140>
 8003e2c:	2b10      	cmp	r3, #16
 8003e2e:	d802      	bhi.n	8003e36 <HAL_TIM_ConfigClockSource+0x62>
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d06f      	beq.n	8003f14 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003e34:	e078      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e36:	2b20      	cmp	r3, #32
 8003e38:	d06c      	beq.n	8003f14 <HAL_TIM_ConfigClockSource+0x140>
 8003e3a:	2b30      	cmp	r3, #48	; 0x30
 8003e3c:	d06a      	beq.n	8003f14 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003e3e:	e073      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e40:	2b70      	cmp	r3, #112	; 0x70
 8003e42:	d00d      	beq.n	8003e60 <HAL_TIM_ConfigClockSource+0x8c>
 8003e44:	2b70      	cmp	r3, #112	; 0x70
 8003e46:	d804      	bhi.n	8003e52 <HAL_TIM_ConfigClockSource+0x7e>
 8003e48:	2b50      	cmp	r3, #80	; 0x50
 8003e4a:	d033      	beq.n	8003eb4 <HAL_TIM_ConfigClockSource+0xe0>
 8003e4c:	2b60      	cmp	r3, #96	; 0x60
 8003e4e:	d041      	beq.n	8003ed4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003e50:	e06a      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e56:	d066      	beq.n	8003f26 <HAL_TIM_ConfigClockSource+0x152>
 8003e58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e5c:	d017      	beq.n	8003e8e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003e5e:	e063      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6818      	ldr	r0, [r3, #0]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	6899      	ldr	r1, [r3, #8]
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	f000 faed 	bl	800444e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e82:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	609a      	str	r2, [r3, #8]
      break;
 8003e8c:	e04c      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6818      	ldr	r0, [r3, #0]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	6899      	ldr	r1, [r3, #8]
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	f000 fad6 	bl	800444e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003eb0:	609a      	str	r2, [r3, #8]
      break;
 8003eb2:	e039      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6818      	ldr	r0, [r3, #0]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	6859      	ldr	r1, [r3, #4]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	f000 fa4d 	bl	8004360 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2150      	movs	r1, #80	; 0x50
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 faa4 	bl	800441a <TIM_ITRx_SetConfig>
      break;
 8003ed2:	e029      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6818      	ldr	r0, [r3, #0]
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	6859      	ldr	r1, [r3, #4]
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	f000 fa6b 	bl	80043bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2160      	movs	r1, #96	; 0x60
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 fa94 	bl	800441a <TIM_ITRx_SetConfig>
      break;
 8003ef2:	e019      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6818      	ldr	r0, [r3, #0]
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	6859      	ldr	r1, [r3, #4]
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	461a      	mov	r2, r3
 8003f02:	f000 fa2d 	bl	8004360 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2140      	movs	r1, #64	; 0x40
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f000 fa84 	bl	800441a <TIM_ITRx_SetConfig>
      break;
 8003f12:	e009      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	4610      	mov	r0, r2
 8003f20:	f000 fa7b 	bl	800441a <TIM_ITRx_SetConfig>
      break;
 8003f24:	e000      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003f26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b083      	sub	sp, #12
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f4a:	bf00      	nop
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bc80      	pop	{r7}
 8003f52:	4770      	bx	lr

08003f54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bc80      	pop	{r7}
 8003f64:	4770      	bx	lr

08003f66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f66:	b480      	push	{r7}
 8003f68:	b083      	sub	sp, #12
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f6e:	bf00      	nop
 8003f70:	370c      	adds	r7, #12
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bc80      	pop	{r7}
 8003f76:	4770      	bx	lr

08003f78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bc80      	pop	{r7}
 8003f88:	4770      	bx	lr
	...

08003f8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a29      	ldr	r2, [pc, #164]	; (8004044 <TIM_Base_SetConfig+0xb8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d00b      	beq.n	8003fbc <TIM_Base_SetConfig+0x30>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003faa:	d007      	beq.n	8003fbc <TIM_Base_SetConfig+0x30>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a26      	ldr	r2, [pc, #152]	; (8004048 <TIM_Base_SetConfig+0xbc>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d003      	beq.n	8003fbc <TIM_Base_SetConfig+0x30>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a25      	ldr	r2, [pc, #148]	; (800404c <TIM_Base_SetConfig+0xc0>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d108      	bne.n	8003fce <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	68fa      	ldr	r2, [r7, #12]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a1c      	ldr	r2, [pc, #112]	; (8004044 <TIM_Base_SetConfig+0xb8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d00b      	beq.n	8003fee <TIM_Base_SetConfig+0x62>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fdc:	d007      	beq.n	8003fee <TIM_Base_SetConfig+0x62>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a19      	ldr	r2, [pc, #100]	; (8004048 <TIM_Base_SetConfig+0xbc>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d003      	beq.n	8003fee <TIM_Base_SetConfig+0x62>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a18      	ldr	r2, [pc, #96]	; (800404c <TIM_Base_SetConfig+0xc0>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d108      	bne.n	8004000 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	4313      	orrs	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68fa      	ldr	r2, [r7, #12]
 8004012:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a07      	ldr	r2, [pc, #28]	; (8004044 <TIM_Base_SetConfig+0xb8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d103      	bne.n	8004034 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	691a      	ldr	r2, [r3, #16]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	615a      	str	r2, [r3, #20]
}
 800403a:	bf00      	nop
 800403c:	3714      	adds	r7, #20
 800403e:	46bd      	mov	sp, r7
 8004040:	bc80      	pop	{r7}
 8004042:	4770      	bx	lr
 8004044:	40012c00 	.word	0x40012c00
 8004048:	40000400 	.word	0x40000400
 800404c:	40000800 	.word	0x40000800

08004050 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a1b      	ldr	r3, [r3, #32]
 800405e:	f023 0201 	bic.w	r2, r3, #1
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800407e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f023 0303 	bic.w	r3, r3, #3
 8004086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	4313      	orrs	r3, r2
 8004090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	f023 0302 	bic.w	r3, r3, #2
 8004098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a1c      	ldr	r2, [pc, #112]	; (8004118 <TIM_OC1_SetConfig+0xc8>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d10c      	bne.n	80040c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f023 0308 	bic.w	r3, r3, #8
 80040b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f023 0304 	bic.w	r3, r3, #4
 80040c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a13      	ldr	r2, [pc, #76]	; (8004118 <TIM_OC1_SetConfig+0xc8>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d111      	bne.n	80040f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	693a      	ldr	r2, [r7, #16]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	621a      	str	r2, [r3, #32]
}
 800410c:	bf00      	nop
 800410e:	371c      	adds	r7, #28
 8004110:	46bd      	mov	sp, r7
 8004112:	bc80      	pop	{r7}
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	40012c00 	.word	0x40012c00

0800411c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	f023 0210 	bic.w	r2, r3, #16
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a1b      	ldr	r3, [r3, #32]
 8004136:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800414a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004152:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	021b      	lsls	r3, r3, #8
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4313      	orrs	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f023 0320 	bic.w	r3, r3, #32
 8004166:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	011b      	lsls	r3, r3, #4
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	4313      	orrs	r3, r2
 8004172:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a1d      	ldr	r2, [pc, #116]	; (80041ec <TIM_OC2_SetConfig+0xd0>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d10d      	bne.n	8004198 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004182:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	4313      	orrs	r3, r2
 800418e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004196:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a14      	ldr	r2, [pc, #80]	; (80041ec <TIM_OC2_SetConfig+0xd0>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d113      	bne.n	80041c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685a      	ldr	r2, [r3, #4]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	621a      	str	r2, [r3, #32]
}
 80041e2:	bf00      	nop
 80041e4:	371c      	adds	r7, #28
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bc80      	pop	{r7}
 80041ea:	4770      	bx	lr
 80041ec:	40012c00 	.word	0x40012c00

080041f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b087      	sub	sp, #28
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800421e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f023 0303 	bic.w	r3, r3, #3
 8004226:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	4313      	orrs	r3, r2
 8004230:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004238:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	4313      	orrs	r3, r2
 8004244:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a1d      	ldr	r2, [pc, #116]	; (80042c0 <TIM_OC3_SetConfig+0xd0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d10d      	bne.n	800426a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004254:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	021b      	lsls	r3, r3, #8
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	4313      	orrs	r3, r2
 8004260:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004268:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a14      	ldr	r2, [pc, #80]	; (80042c0 <TIM_OC3_SetConfig+0xd0>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d113      	bne.n	800429a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004278:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004280:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	695b      	ldr	r3, [r3, #20]
 8004286:	011b      	lsls	r3, r3, #4
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	4313      	orrs	r3, r2
 800428c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	4313      	orrs	r3, r2
 8004298:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685a      	ldr	r2, [r3, #4]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	697a      	ldr	r2, [r7, #20]
 80042b2:	621a      	str	r2, [r3, #32]
}
 80042b4:	bf00      	nop
 80042b6:	371c      	adds	r7, #28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bc80      	pop	{r7}
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40012c00 	.word	0x40012c00

080042c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b087      	sub	sp, #28
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a1b      	ldr	r3, [r3, #32]
 80042d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	69db      	ldr	r3, [r3, #28]
 80042ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	021b      	lsls	r3, r3, #8
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	4313      	orrs	r3, r2
 8004306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800430e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	031b      	lsls	r3, r3, #12
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	4313      	orrs	r3, r2
 800431a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a0f      	ldr	r2, [pc, #60]	; (800435c <TIM_OC4_SetConfig+0x98>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d109      	bne.n	8004338 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800432a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	695b      	ldr	r3, [r3, #20]
 8004330:	019b      	lsls	r3, r3, #6
 8004332:	697a      	ldr	r2, [r7, #20]
 8004334:	4313      	orrs	r3, r2
 8004336:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	621a      	str	r2, [r3, #32]
}
 8004352:	bf00      	nop
 8004354:	371c      	adds	r7, #28
 8004356:	46bd      	mov	sp, r7
 8004358:	bc80      	pop	{r7}
 800435a:	4770      	bx	lr
 800435c:	40012c00 	.word	0x40012c00

08004360 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004360:	b480      	push	{r7}
 8004362:	b087      	sub	sp, #28
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6a1b      	ldr	r3, [r3, #32]
 8004370:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6a1b      	ldr	r3, [r3, #32]
 8004376:	f023 0201 	bic.w	r2, r3, #1
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800438a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	011b      	lsls	r3, r3, #4
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	4313      	orrs	r3, r2
 8004394:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f023 030a 	bic.w	r3, r3, #10
 800439c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	621a      	str	r2, [r3, #32]
}
 80043b2:	bf00      	nop
 80043b4:	371c      	adds	r7, #28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bc80      	pop	{r7}
 80043ba:	4770      	bx	lr

080043bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043bc:	b480      	push	{r7}
 80043be:	b087      	sub	sp, #28
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	f023 0210 	bic.w	r2, r3, #16
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	031b      	lsls	r3, r3, #12
 80043ec:	697a      	ldr	r2, [r7, #20]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	4313      	orrs	r3, r2
 8004402:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	621a      	str	r2, [r3, #32]
}
 8004410:	bf00      	nop
 8004412:	371c      	adds	r7, #28
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr

0800441a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800441a:	b480      	push	{r7}
 800441c:	b085      	sub	sp, #20
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
 8004422:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004430:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004432:	683a      	ldr	r2, [r7, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	4313      	orrs	r3, r2
 8004438:	f043 0307 	orr.w	r3, r3, #7
 800443c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	609a      	str	r2, [r3, #8]
}
 8004444:	bf00      	nop
 8004446:	3714      	adds	r7, #20
 8004448:	46bd      	mov	sp, r7
 800444a:	bc80      	pop	{r7}
 800444c:	4770      	bx	lr

0800444e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800444e:	b480      	push	{r7}
 8004450:	b087      	sub	sp, #28
 8004452:	af00      	add	r7, sp, #0
 8004454:	60f8      	str	r0, [r7, #12]
 8004456:	60b9      	str	r1, [r7, #8]
 8004458:	607a      	str	r2, [r7, #4]
 800445a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004468:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	021a      	lsls	r2, r3, #8
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	431a      	orrs	r2, r3
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	4313      	orrs	r3, r2
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	4313      	orrs	r3, r2
 800447a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	609a      	str	r2, [r3, #8]
}
 8004482:	bf00      	nop
 8004484:	371c      	adds	r7, #28
 8004486:	46bd      	mov	sp, r7
 8004488:	bc80      	pop	{r7}
 800448a:	4770      	bx	lr

0800448c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f003 031f 	and.w	r3, r3, #31
 800449e:	2201      	movs	r2, #1
 80044a0:	fa02 f303 	lsl.w	r3, r2, r3
 80044a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6a1a      	ldr	r2, [r3, #32]
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	43db      	mvns	r3, r3
 80044ae:	401a      	ands	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6a1a      	ldr	r2, [r3, #32]
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f003 031f 	and.w	r3, r3, #31
 80044be:	6879      	ldr	r1, [r7, #4]
 80044c0:	fa01 f303 	lsl.w	r3, r1, r3
 80044c4:	431a      	orrs	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	621a      	str	r2, [r3, #32]
}
 80044ca:	bf00      	nop
 80044cc:	371c      	adds	r7, #28
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bc80      	pop	{r7}
 80044d2:	4770      	bx	lr

080044d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d101      	bne.n	80044ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044e8:	2302      	movs	r3, #2
 80044ea:	e032      	b.n	8004552 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2202      	movs	r2, #2
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004512:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68fa      	ldr	r2, [r7, #12]
 800451a:	4313      	orrs	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004524:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	68ba      	ldr	r2, [r7, #8]
 800452c:	4313      	orrs	r3, r2
 800452e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68ba      	ldr	r2, [r7, #8]
 800453e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	bc80      	pop	{r7}
 800455a:	4770      	bx	lr

0800455c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	bc80      	pop	{r7}
 800456c:	4770      	bx	lr

0800456e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800456e:	b480      	push	{r7}
 8004570:	b083      	sub	sp, #12
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	bc80      	pop	{r7}
 800457e:	4770      	bx	lr

08004580 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e03f      	b.n	8004612 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004598:	b2db      	uxtb	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d106      	bne.n	80045ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7fd f966 	bl	8001878 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2224      	movs	r2, #36	; 0x24
 80045b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68da      	ldr	r2, [r3, #12]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 f9b1 	bl	800492c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	691a      	ldr	r2, [r3, #16]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	695a      	ldr	r2, [r3, #20]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68da      	ldr	r2, [r3, #12]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2220      	movs	r2, #32
 8004604:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2220      	movs	r2, #32
 800460c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3708      	adds	r7, #8
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800461a:	b580      	push	{r7, lr}
 800461c:	b088      	sub	sp, #32
 800461e:	af02      	add	r7, sp, #8
 8004620:	60f8      	str	r0, [r7, #12]
 8004622:	60b9      	str	r1, [r7, #8]
 8004624:	603b      	str	r3, [r7, #0]
 8004626:	4613      	mov	r3, r2
 8004628:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004634:	b2db      	uxtb	r3, r3
 8004636:	2b20      	cmp	r3, #32
 8004638:	f040 8083 	bne.w	8004742 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <HAL_UART_Transmit+0x2e>
 8004642:	88fb      	ldrh	r3, [r7, #6]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e07b      	b.n	8004744 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004652:	2b01      	cmp	r3, #1
 8004654:	d101      	bne.n	800465a <HAL_UART_Transmit+0x40>
 8004656:	2302      	movs	r3, #2
 8004658:	e074      	b.n	8004744 <HAL_UART_Transmit+0x12a>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2221      	movs	r2, #33	; 0x21
 800466c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004670:	f7fd f99a 	bl	80019a8 <HAL_GetTick>
 8004674:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	88fa      	ldrh	r2, [r7, #6]
 800467a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	88fa      	ldrh	r2, [r7, #6]
 8004680:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004682:	e042      	b.n	800470a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004688:	b29b      	uxth	r3, r3
 800468a:	3b01      	subs	r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800469a:	d122      	bne.n	80046e2 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	2200      	movs	r2, #0
 80046a4:	2180      	movs	r1, #128	; 0x80
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f8f6 	bl	8004898 <UART_WaitOnFlagUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e046      	b.n	8004744 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	881b      	ldrh	r3, [r3, #0]
 80046be:	461a      	mov	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046c8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d103      	bne.n	80046da <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	3302      	adds	r3, #2
 80046d6:	60bb      	str	r3, [r7, #8]
 80046d8:	e017      	b.n	800470a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	3301      	adds	r3, #1
 80046de:	60bb      	str	r3, [r7, #8]
 80046e0:	e013      	b.n	800470a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2200      	movs	r2, #0
 80046ea:	2180      	movs	r1, #128	; 0x80
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 f8d3 	bl	8004898 <UART_WaitOnFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e023      	b.n	8004744 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	1c5a      	adds	r2, r3, #1
 8004700:	60ba      	str	r2, [r7, #8]
 8004702:	781a      	ldrb	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800470e:	b29b      	uxth	r3, r3
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1b7      	bne.n	8004684 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	9300      	str	r3, [sp, #0]
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	2200      	movs	r2, #0
 800471c:	2140      	movs	r1, #64	; 0x40
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 f8ba 	bl	8004898 <UART_WaitOnFlagUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d001      	beq.n	800472e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e00a      	b.n	8004744 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2220      	movs	r2, #32
 8004732:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800473e:	2300      	movs	r3, #0
 8004740:	e000      	b.n	8004744 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004742:	2302      	movs	r3, #2
  }
}
 8004744:	4618      	mov	r0, r3
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af02      	add	r7, sp, #8
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	603b      	str	r3, [r7, #0]
 8004758:	4613      	mov	r3, r2
 800475a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800475c:	2300      	movs	r3, #0
 800475e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004766:	b2db      	uxtb	r3, r3
 8004768:	2b20      	cmp	r3, #32
 800476a:	f040 8090 	bne.w	800488e <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d002      	beq.n	800477a <HAL_UART_Receive+0x2e>
 8004774:	88fb      	ldrh	r3, [r7, #6]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e088      	b.n	8004890 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_UART_Receive+0x40>
 8004788:	2302      	movs	r3, #2
 800478a:	e081      	b.n	8004890 <HAL_UART_Receive+0x144>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2222      	movs	r2, #34	; 0x22
 800479e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80047a2:	f7fd f901 	bl	80019a8 <HAL_GetTick>
 80047a6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	88fa      	ldrh	r2, [r7, #6]
 80047ac:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	88fa      	ldrh	r2, [r7, #6]
 80047b2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80047b4:	e05c      	b.n	8004870 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	3b01      	subs	r3, #1
 80047be:	b29a      	uxth	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047cc:	d12b      	bne.n	8004826 <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	9300      	str	r3, [sp, #0]
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	2200      	movs	r2, #0
 80047d6:	2120      	movs	r1, #32
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 f85d 	bl	8004898 <UART_WaitOnFlagUntilTimeout>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e053      	b.n	8004890 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10c      	bne.n	800480e <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004800:	b29a      	uxth	r2, r3
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	3302      	adds	r3, #2
 800480a:	60bb      	str	r3, [r7, #8]
 800480c:	e030      	b.n	8004870 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	b29b      	uxth	r3, r3
 8004816:	b2db      	uxtb	r3, r3
 8004818:	b29a      	uxth	r2, r3
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	3301      	adds	r3, #1
 8004822:	60bb      	str	r3, [r7, #8]
 8004824:	e024      	b.n	8004870 <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	2200      	movs	r2, #0
 800482e:	2120      	movs	r1, #32
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f000 f831 	bl	8004898 <UART_WaitOnFlagUntilTimeout>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d001      	beq.n	8004840 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e027      	b.n	8004890 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	691b      	ldr	r3, [r3, #16]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d108      	bne.n	800485a <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6859      	ldr	r1, [r3, #4]
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	1c5a      	adds	r2, r3, #1
 8004852:	60ba      	str	r2, [r7, #8]
 8004854:	b2ca      	uxtb	r2, r1
 8004856:	701a      	strb	r2, [r3, #0]
 8004858:	e00a      	b.n	8004870 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	b2da      	uxtb	r2, r3
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	1c59      	adds	r1, r3, #1
 8004866:	60b9      	str	r1, [r7, #8]
 8004868:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800486c:	b2d2      	uxtb	r2, r2
 800486e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004874:	b29b      	uxth	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d19d      	bne.n	80047b6 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2220      	movs	r2, #32
 800487e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2200      	movs	r2, #0
 8004886:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800488a:	2300      	movs	r3, #0
 800488c:	e000      	b.n	8004890 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 800488e:	2302      	movs	r3, #2
  }
}
 8004890:	4618      	mov	r0, r3
 8004892:	3718      	adds	r7, #24
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	603b      	str	r3, [r7, #0]
 80048a4:	4613      	mov	r3, r2
 80048a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048a8:	e02c      	b.n	8004904 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b0:	d028      	beq.n	8004904 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d007      	beq.n	80048c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80048b8:	f7fd f876 	bl	80019a8 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d21d      	bcs.n	8004904 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80048d6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695a      	ldr	r2, [r3, #20]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f022 0201 	bic.w	r2, r2, #1
 80048e6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2220      	movs	r2, #32
 80048ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2220      	movs	r2, #32
 80048f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e00f      	b.n	8004924 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	4013      	ands	r3, r2
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	429a      	cmp	r2, r3
 8004912:	bf0c      	ite	eq
 8004914:	2301      	moveq	r3, #1
 8004916:	2300      	movne	r3, #0
 8004918:	b2db      	uxtb	r3, r3
 800491a:	461a      	mov	r2, r3
 800491c:	79fb      	ldrb	r3, [r7, #7]
 800491e:	429a      	cmp	r2, r3
 8004920:	d0c3      	beq.n	80048aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3710      	adds	r7, #16
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	68da      	ldr	r2, [r3, #12]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	431a      	orrs	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	4313      	orrs	r3, r2
 800495a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004966:	f023 030c 	bic.w	r3, r3, #12
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	6812      	ldr	r2, [r2, #0]
 800496e:	68f9      	ldr	r1, [r7, #12]
 8004970:	430b      	orrs	r3, r1
 8004972:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	699a      	ldr	r2, [r3, #24]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	430a      	orrs	r2, r1
 8004988:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a52      	ldr	r2, [pc, #328]	; (8004ad8 <UART_SetConfig+0x1ac>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d14e      	bne.n	8004a32 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004994:	f7fe fe46 	bl	8003624 <HAL_RCC_GetPCLK2Freq>
 8004998:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	4613      	mov	r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	4413      	add	r3, r2
 80049a2:	009a      	lsls	r2, r3, #2
 80049a4:	441a      	add	r2, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b0:	4a4a      	ldr	r2, [pc, #296]	; (8004adc <UART_SetConfig+0x1b0>)
 80049b2:	fba2 2303 	umull	r2, r3, r2, r3
 80049b6:	095b      	lsrs	r3, r3, #5
 80049b8:	0119      	lsls	r1, r3, #4
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	4613      	mov	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	009a      	lsls	r2, r3, #2
 80049c4:	441a      	add	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80049d0:	4b42      	ldr	r3, [pc, #264]	; (8004adc <UART_SetConfig+0x1b0>)
 80049d2:	fba3 0302 	umull	r0, r3, r3, r2
 80049d6:	095b      	lsrs	r3, r3, #5
 80049d8:	2064      	movs	r0, #100	; 0x64
 80049da:	fb00 f303 	mul.w	r3, r0, r3
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	011b      	lsls	r3, r3, #4
 80049e2:	3332      	adds	r3, #50	; 0x32
 80049e4:	4a3d      	ldr	r2, [pc, #244]	; (8004adc <UART_SetConfig+0x1b0>)
 80049e6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ea:	095b      	lsrs	r3, r3, #5
 80049ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049f0:	4419      	add	r1, r3
 80049f2:	68ba      	ldr	r2, [r7, #8]
 80049f4:	4613      	mov	r3, r2
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	4413      	add	r3, r2
 80049fa:	009a      	lsls	r2, r3, #2
 80049fc:	441a      	add	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a08:	4b34      	ldr	r3, [pc, #208]	; (8004adc <UART_SetConfig+0x1b0>)
 8004a0a:	fba3 0302 	umull	r0, r3, r3, r2
 8004a0e:	095b      	lsrs	r3, r3, #5
 8004a10:	2064      	movs	r0, #100	; 0x64
 8004a12:	fb00 f303 	mul.w	r3, r0, r3
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	011b      	lsls	r3, r3, #4
 8004a1a:	3332      	adds	r3, #50	; 0x32
 8004a1c:	4a2f      	ldr	r2, [pc, #188]	; (8004adc <UART_SetConfig+0x1b0>)
 8004a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a22:	095b      	lsrs	r3, r3, #5
 8004a24:	f003 020f 	and.w	r2, r3, #15
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	440a      	add	r2, r1
 8004a2e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004a30:	e04d      	b.n	8004ace <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a32:	f7fe fde3 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 8004a36:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	4413      	add	r3, r2
 8004a40:	009a      	lsls	r2, r3, #2
 8004a42:	441a      	add	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a4e:	4a23      	ldr	r2, [pc, #140]	; (8004adc <UART_SetConfig+0x1b0>)
 8004a50:	fba2 2303 	umull	r2, r3, r2, r3
 8004a54:	095b      	lsrs	r3, r3, #5
 8004a56:	0119      	lsls	r1, r3, #4
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	009a      	lsls	r2, r3, #2
 8004a62:	441a      	add	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a6e:	4b1b      	ldr	r3, [pc, #108]	; (8004adc <UART_SetConfig+0x1b0>)
 8004a70:	fba3 0302 	umull	r0, r3, r3, r2
 8004a74:	095b      	lsrs	r3, r3, #5
 8004a76:	2064      	movs	r0, #100	; 0x64
 8004a78:	fb00 f303 	mul.w	r3, r0, r3
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	3332      	adds	r3, #50	; 0x32
 8004a82:	4a16      	ldr	r2, [pc, #88]	; (8004adc <UART_SetConfig+0x1b0>)
 8004a84:	fba2 2303 	umull	r2, r3, r2, r3
 8004a88:	095b      	lsrs	r3, r3, #5
 8004a8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a8e:	4419      	add	r1, r3
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	4613      	mov	r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	4413      	add	r3, r2
 8004a98:	009a      	lsls	r2, r3, #2
 8004a9a:	441a      	add	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	fbb2 f2f3 	udiv	r2, r2, r3
 8004aa6:	4b0d      	ldr	r3, [pc, #52]	; (8004adc <UART_SetConfig+0x1b0>)
 8004aa8:	fba3 0302 	umull	r0, r3, r3, r2
 8004aac:	095b      	lsrs	r3, r3, #5
 8004aae:	2064      	movs	r0, #100	; 0x64
 8004ab0:	fb00 f303 	mul.w	r3, r0, r3
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	3332      	adds	r3, #50	; 0x32
 8004aba:	4a08      	ldr	r2, [pc, #32]	; (8004adc <UART_SetConfig+0x1b0>)
 8004abc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac0:	095b      	lsrs	r3, r3, #5
 8004ac2:	f003 020f 	and.w	r2, r3, #15
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	440a      	add	r2, r1
 8004acc:	609a      	str	r2, [r3, #8]
}
 8004ace:	bf00      	nop
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	40013800 	.word	0x40013800
 8004adc:	51eb851f 	.word	0x51eb851f

08004ae0 <__errno>:
 8004ae0:	4b01      	ldr	r3, [pc, #4]	; (8004ae8 <__errno+0x8>)
 8004ae2:	6818      	ldr	r0, [r3, #0]
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	20000014 	.word	0x20000014

08004aec <__libc_init_array>:
 8004aec:	b570      	push	{r4, r5, r6, lr}
 8004aee:	2500      	movs	r5, #0
 8004af0:	4e0c      	ldr	r6, [pc, #48]	; (8004b24 <__libc_init_array+0x38>)
 8004af2:	4c0d      	ldr	r4, [pc, #52]	; (8004b28 <__libc_init_array+0x3c>)
 8004af4:	1ba4      	subs	r4, r4, r6
 8004af6:	10a4      	asrs	r4, r4, #2
 8004af8:	42a5      	cmp	r5, r4
 8004afa:	d109      	bne.n	8004b10 <__libc_init_array+0x24>
 8004afc:	f001 f82a 	bl	8005b54 <_init>
 8004b00:	2500      	movs	r5, #0
 8004b02:	4e0a      	ldr	r6, [pc, #40]	; (8004b2c <__libc_init_array+0x40>)
 8004b04:	4c0a      	ldr	r4, [pc, #40]	; (8004b30 <__libc_init_array+0x44>)
 8004b06:	1ba4      	subs	r4, r4, r6
 8004b08:	10a4      	asrs	r4, r4, #2
 8004b0a:	42a5      	cmp	r5, r4
 8004b0c:	d105      	bne.n	8004b1a <__libc_init_array+0x2e>
 8004b0e:	bd70      	pop	{r4, r5, r6, pc}
 8004b10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b14:	4798      	blx	r3
 8004b16:	3501      	adds	r5, #1
 8004b18:	e7ee      	b.n	8004af8 <__libc_init_array+0xc>
 8004b1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b1e:	4798      	blx	r3
 8004b20:	3501      	adds	r5, #1
 8004b22:	e7f2      	b.n	8004b0a <__libc_init_array+0x1e>
 8004b24:	08005f08 	.word	0x08005f08
 8004b28:	08005f08 	.word	0x08005f08
 8004b2c:	08005f08 	.word	0x08005f08
 8004b30:	08005f0c 	.word	0x08005f0c

08004b34 <memset>:
 8004b34:	4603      	mov	r3, r0
 8004b36:	4402      	add	r2, r0
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d100      	bne.n	8004b3e <memset+0xa>
 8004b3c:	4770      	bx	lr
 8004b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b42:	e7f9      	b.n	8004b38 <memset+0x4>

08004b44 <iprintf>:
 8004b44:	b40f      	push	{r0, r1, r2, r3}
 8004b46:	4b0a      	ldr	r3, [pc, #40]	; (8004b70 <iprintf+0x2c>)
 8004b48:	b513      	push	{r0, r1, r4, lr}
 8004b4a:	681c      	ldr	r4, [r3, #0]
 8004b4c:	b124      	cbz	r4, 8004b58 <iprintf+0x14>
 8004b4e:	69a3      	ldr	r3, [r4, #24]
 8004b50:	b913      	cbnz	r3, 8004b58 <iprintf+0x14>
 8004b52:	4620      	mov	r0, r4
 8004b54:	f000 fad0 	bl	80050f8 <__sinit>
 8004b58:	ab05      	add	r3, sp, #20
 8004b5a:	9a04      	ldr	r2, [sp, #16]
 8004b5c:	68a1      	ldr	r1, [r4, #8]
 8004b5e:	4620      	mov	r0, r4
 8004b60:	9301      	str	r3, [sp, #4]
 8004b62:	f000 fc8d 	bl	8005480 <_vfiprintf_r>
 8004b66:	b002      	add	sp, #8
 8004b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b6c:	b004      	add	sp, #16
 8004b6e:	4770      	bx	lr
 8004b70:	20000014 	.word	0x20000014

08004b74 <_puts_r>:
 8004b74:	b570      	push	{r4, r5, r6, lr}
 8004b76:	460e      	mov	r6, r1
 8004b78:	4605      	mov	r5, r0
 8004b7a:	b118      	cbz	r0, 8004b84 <_puts_r+0x10>
 8004b7c:	6983      	ldr	r3, [r0, #24]
 8004b7e:	b90b      	cbnz	r3, 8004b84 <_puts_r+0x10>
 8004b80:	f000 faba 	bl	80050f8 <__sinit>
 8004b84:	69ab      	ldr	r3, [r5, #24]
 8004b86:	68ac      	ldr	r4, [r5, #8]
 8004b88:	b913      	cbnz	r3, 8004b90 <_puts_r+0x1c>
 8004b8a:	4628      	mov	r0, r5
 8004b8c:	f000 fab4 	bl	80050f8 <__sinit>
 8004b90:	4b23      	ldr	r3, [pc, #140]	; (8004c20 <_puts_r+0xac>)
 8004b92:	429c      	cmp	r4, r3
 8004b94:	d117      	bne.n	8004bc6 <_puts_r+0x52>
 8004b96:	686c      	ldr	r4, [r5, #4]
 8004b98:	89a3      	ldrh	r3, [r4, #12]
 8004b9a:	071b      	lsls	r3, r3, #28
 8004b9c:	d51d      	bpl.n	8004bda <_puts_r+0x66>
 8004b9e:	6923      	ldr	r3, [r4, #16]
 8004ba0:	b1db      	cbz	r3, 8004bda <_puts_r+0x66>
 8004ba2:	3e01      	subs	r6, #1
 8004ba4:	68a3      	ldr	r3, [r4, #8]
 8004ba6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004baa:	3b01      	subs	r3, #1
 8004bac:	60a3      	str	r3, [r4, #8]
 8004bae:	b9e9      	cbnz	r1, 8004bec <_puts_r+0x78>
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	da2e      	bge.n	8004c12 <_puts_r+0x9e>
 8004bb4:	4622      	mov	r2, r4
 8004bb6:	210a      	movs	r1, #10
 8004bb8:	4628      	mov	r0, r5
 8004bba:	f000 f8ed 	bl	8004d98 <__swbuf_r>
 8004bbe:	3001      	adds	r0, #1
 8004bc0:	d011      	beq.n	8004be6 <_puts_r+0x72>
 8004bc2:	200a      	movs	r0, #10
 8004bc4:	e011      	b.n	8004bea <_puts_r+0x76>
 8004bc6:	4b17      	ldr	r3, [pc, #92]	; (8004c24 <_puts_r+0xb0>)
 8004bc8:	429c      	cmp	r4, r3
 8004bca:	d101      	bne.n	8004bd0 <_puts_r+0x5c>
 8004bcc:	68ac      	ldr	r4, [r5, #8]
 8004bce:	e7e3      	b.n	8004b98 <_puts_r+0x24>
 8004bd0:	4b15      	ldr	r3, [pc, #84]	; (8004c28 <_puts_r+0xb4>)
 8004bd2:	429c      	cmp	r4, r3
 8004bd4:	bf08      	it	eq
 8004bd6:	68ec      	ldreq	r4, [r5, #12]
 8004bd8:	e7de      	b.n	8004b98 <_puts_r+0x24>
 8004bda:	4621      	mov	r1, r4
 8004bdc:	4628      	mov	r0, r5
 8004bde:	f000 f92d 	bl	8004e3c <__swsetup_r>
 8004be2:	2800      	cmp	r0, #0
 8004be4:	d0dd      	beq.n	8004ba2 <_puts_r+0x2e>
 8004be6:	f04f 30ff 	mov.w	r0, #4294967295
 8004bea:	bd70      	pop	{r4, r5, r6, pc}
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	da04      	bge.n	8004bfa <_puts_r+0x86>
 8004bf0:	69a2      	ldr	r2, [r4, #24]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	dc06      	bgt.n	8004c04 <_puts_r+0x90>
 8004bf6:	290a      	cmp	r1, #10
 8004bf8:	d004      	beq.n	8004c04 <_puts_r+0x90>
 8004bfa:	6823      	ldr	r3, [r4, #0]
 8004bfc:	1c5a      	adds	r2, r3, #1
 8004bfe:	6022      	str	r2, [r4, #0]
 8004c00:	7019      	strb	r1, [r3, #0]
 8004c02:	e7cf      	b.n	8004ba4 <_puts_r+0x30>
 8004c04:	4622      	mov	r2, r4
 8004c06:	4628      	mov	r0, r5
 8004c08:	f000 f8c6 	bl	8004d98 <__swbuf_r>
 8004c0c:	3001      	adds	r0, #1
 8004c0e:	d1c9      	bne.n	8004ba4 <_puts_r+0x30>
 8004c10:	e7e9      	b.n	8004be6 <_puts_r+0x72>
 8004c12:	200a      	movs	r0, #10
 8004c14:	6823      	ldr	r3, [r4, #0]
 8004c16:	1c5a      	adds	r2, r3, #1
 8004c18:	6022      	str	r2, [r4, #0]
 8004c1a:	7018      	strb	r0, [r3, #0]
 8004c1c:	e7e5      	b.n	8004bea <_puts_r+0x76>
 8004c1e:	bf00      	nop
 8004c20:	08005e94 	.word	0x08005e94
 8004c24:	08005eb4 	.word	0x08005eb4
 8004c28:	08005e74 	.word	0x08005e74

08004c2c <puts>:
 8004c2c:	4b02      	ldr	r3, [pc, #8]	; (8004c38 <puts+0xc>)
 8004c2e:	4601      	mov	r1, r0
 8004c30:	6818      	ldr	r0, [r3, #0]
 8004c32:	f7ff bf9f 	b.w	8004b74 <_puts_r>
 8004c36:	bf00      	nop
 8004c38:	20000014 	.word	0x20000014

08004c3c <setvbuf>:
 8004c3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004c40:	461d      	mov	r5, r3
 8004c42:	4b51      	ldr	r3, [pc, #324]	; (8004d88 <setvbuf+0x14c>)
 8004c44:	4604      	mov	r4, r0
 8004c46:	681e      	ldr	r6, [r3, #0]
 8004c48:	460f      	mov	r7, r1
 8004c4a:	4690      	mov	r8, r2
 8004c4c:	b126      	cbz	r6, 8004c58 <setvbuf+0x1c>
 8004c4e:	69b3      	ldr	r3, [r6, #24]
 8004c50:	b913      	cbnz	r3, 8004c58 <setvbuf+0x1c>
 8004c52:	4630      	mov	r0, r6
 8004c54:	f000 fa50 	bl	80050f8 <__sinit>
 8004c58:	4b4c      	ldr	r3, [pc, #304]	; (8004d8c <setvbuf+0x150>)
 8004c5a:	429c      	cmp	r4, r3
 8004c5c:	d152      	bne.n	8004d04 <setvbuf+0xc8>
 8004c5e:	6874      	ldr	r4, [r6, #4]
 8004c60:	f1b8 0f02 	cmp.w	r8, #2
 8004c64:	d006      	beq.n	8004c74 <setvbuf+0x38>
 8004c66:	f1b8 0f01 	cmp.w	r8, #1
 8004c6a:	f200 8089 	bhi.w	8004d80 <setvbuf+0x144>
 8004c6e:	2d00      	cmp	r5, #0
 8004c70:	f2c0 8086 	blt.w	8004d80 <setvbuf+0x144>
 8004c74:	4621      	mov	r1, r4
 8004c76:	4630      	mov	r0, r6
 8004c78:	f000 f9d4 	bl	8005024 <_fflush_r>
 8004c7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c7e:	b141      	cbz	r1, 8004c92 <setvbuf+0x56>
 8004c80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c84:	4299      	cmp	r1, r3
 8004c86:	d002      	beq.n	8004c8e <setvbuf+0x52>
 8004c88:	4630      	mov	r0, r6
 8004c8a:	f000 fb2b 	bl	80052e4 <_free_r>
 8004c8e:	2300      	movs	r3, #0
 8004c90:	6363      	str	r3, [r4, #52]	; 0x34
 8004c92:	2300      	movs	r3, #0
 8004c94:	61a3      	str	r3, [r4, #24]
 8004c96:	6063      	str	r3, [r4, #4]
 8004c98:	89a3      	ldrh	r3, [r4, #12]
 8004c9a:	061b      	lsls	r3, r3, #24
 8004c9c:	d503      	bpl.n	8004ca6 <setvbuf+0x6a>
 8004c9e:	6921      	ldr	r1, [r4, #16]
 8004ca0:	4630      	mov	r0, r6
 8004ca2:	f000 fb1f 	bl	80052e4 <_free_r>
 8004ca6:	89a3      	ldrh	r3, [r4, #12]
 8004ca8:	f1b8 0f02 	cmp.w	r8, #2
 8004cac:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004cb0:	f023 0303 	bic.w	r3, r3, #3
 8004cb4:	81a3      	strh	r3, [r4, #12]
 8004cb6:	d05d      	beq.n	8004d74 <setvbuf+0x138>
 8004cb8:	ab01      	add	r3, sp, #4
 8004cba:	466a      	mov	r2, sp
 8004cbc:	4621      	mov	r1, r4
 8004cbe:	4630      	mov	r0, r6
 8004cc0:	f000 faa4 	bl	800520c <__swhatbuf_r>
 8004cc4:	89a3      	ldrh	r3, [r4, #12]
 8004cc6:	4318      	orrs	r0, r3
 8004cc8:	81a0      	strh	r0, [r4, #12]
 8004cca:	bb2d      	cbnz	r5, 8004d18 <setvbuf+0xdc>
 8004ccc:	9d00      	ldr	r5, [sp, #0]
 8004cce:	4628      	mov	r0, r5
 8004cd0:	f000 fb00 	bl	80052d4 <malloc>
 8004cd4:	4607      	mov	r7, r0
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	d14e      	bne.n	8004d78 <setvbuf+0x13c>
 8004cda:	f8dd 9000 	ldr.w	r9, [sp]
 8004cde:	45a9      	cmp	r9, r5
 8004ce0:	d13c      	bne.n	8004d5c <setvbuf+0x120>
 8004ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce6:	89a3      	ldrh	r3, [r4, #12]
 8004ce8:	f043 0302 	orr.w	r3, r3, #2
 8004cec:	81a3      	strh	r3, [r4, #12]
 8004cee:	2300      	movs	r3, #0
 8004cf0:	60a3      	str	r3, [r4, #8]
 8004cf2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004cf6:	6023      	str	r3, [r4, #0]
 8004cf8:	6123      	str	r3, [r4, #16]
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	6163      	str	r3, [r4, #20]
 8004cfe:	b003      	add	sp, #12
 8004d00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d04:	4b22      	ldr	r3, [pc, #136]	; (8004d90 <setvbuf+0x154>)
 8004d06:	429c      	cmp	r4, r3
 8004d08:	d101      	bne.n	8004d0e <setvbuf+0xd2>
 8004d0a:	68b4      	ldr	r4, [r6, #8]
 8004d0c:	e7a8      	b.n	8004c60 <setvbuf+0x24>
 8004d0e:	4b21      	ldr	r3, [pc, #132]	; (8004d94 <setvbuf+0x158>)
 8004d10:	429c      	cmp	r4, r3
 8004d12:	bf08      	it	eq
 8004d14:	68f4      	ldreq	r4, [r6, #12]
 8004d16:	e7a3      	b.n	8004c60 <setvbuf+0x24>
 8004d18:	2f00      	cmp	r7, #0
 8004d1a:	d0d8      	beq.n	8004cce <setvbuf+0x92>
 8004d1c:	69b3      	ldr	r3, [r6, #24]
 8004d1e:	b913      	cbnz	r3, 8004d26 <setvbuf+0xea>
 8004d20:	4630      	mov	r0, r6
 8004d22:	f000 f9e9 	bl	80050f8 <__sinit>
 8004d26:	f1b8 0f01 	cmp.w	r8, #1
 8004d2a:	bf08      	it	eq
 8004d2c:	89a3      	ldrheq	r3, [r4, #12]
 8004d2e:	6027      	str	r7, [r4, #0]
 8004d30:	bf04      	itt	eq
 8004d32:	f043 0301 	orreq.w	r3, r3, #1
 8004d36:	81a3      	strheq	r3, [r4, #12]
 8004d38:	89a3      	ldrh	r3, [r4, #12]
 8004d3a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8004d3e:	f013 0008 	ands.w	r0, r3, #8
 8004d42:	d01b      	beq.n	8004d7c <setvbuf+0x140>
 8004d44:	f013 0001 	ands.w	r0, r3, #1
 8004d48:	f04f 0300 	mov.w	r3, #0
 8004d4c:	bf1f      	itttt	ne
 8004d4e:	426d      	negne	r5, r5
 8004d50:	60a3      	strne	r3, [r4, #8]
 8004d52:	61a5      	strne	r5, [r4, #24]
 8004d54:	4618      	movne	r0, r3
 8004d56:	bf08      	it	eq
 8004d58:	60a5      	streq	r5, [r4, #8]
 8004d5a:	e7d0      	b.n	8004cfe <setvbuf+0xc2>
 8004d5c:	4648      	mov	r0, r9
 8004d5e:	f000 fab9 	bl	80052d4 <malloc>
 8004d62:	4607      	mov	r7, r0
 8004d64:	2800      	cmp	r0, #0
 8004d66:	d0bc      	beq.n	8004ce2 <setvbuf+0xa6>
 8004d68:	89a3      	ldrh	r3, [r4, #12]
 8004d6a:	464d      	mov	r5, r9
 8004d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d70:	81a3      	strh	r3, [r4, #12]
 8004d72:	e7d3      	b.n	8004d1c <setvbuf+0xe0>
 8004d74:	2000      	movs	r0, #0
 8004d76:	e7b6      	b.n	8004ce6 <setvbuf+0xaa>
 8004d78:	46a9      	mov	r9, r5
 8004d7a:	e7f5      	b.n	8004d68 <setvbuf+0x12c>
 8004d7c:	60a0      	str	r0, [r4, #8]
 8004d7e:	e7be      	b.n	8004cfe <setvbuf+0xc2>
 8004d80:	f04f 30ff 	mov.w	r0, #4294967295
 8004d84:	e7bb      	b.n	8004cfe <setvbuf+0xc2>
 8004d86:	bf00      	nop
 8004d88:	20000014 	.word	0x20000014
 8004d8c:	08005e94 	.word	0x08005e94
 8004d90:	08005eb4 	.word	0x08005eb4
 8004d94:	08005e74 	.word	0x08005e74

08004d98 <__swbuf_r>:
 8004d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d9a:	460e      	mov	r6, r1
 8004d9c:	4614      	mov	r4, r2
 8004d9e:	4605      	mov	r5, r0
 8004da0:	b118      	cbz	r0, 8004daa <__swbuf_r+0x12>
 8004da2:	6983      	ldr	r3, [r0, #24]
 8004da4:	b90b      	cbnz	r3, 8004daa <__swbuf_r+0x12>
 8004da6:	f000 f9a7 	bl	80050f8 <__sinit>
 8004daa:	4b21      	ldr	r3, [pc, #132]	; (8004e30 <__swbuf_r+0x98>)
 8004dac:	429c      	cmp	r4, r3
 8004dae:	d12a      	bne.n	8004e06 <__swbuf_r+0x6e>
 8004db0:	686c      	ldr	r4, [r5, #4]
 8004db2:	69a3      	ldr	r3, [r4, #24]
 8004db4:	60a3      	str	r3, [r4, #8]
 8004db6:	89a3      	ldrh	r3, [r4, #12]
 8004db8:	071a      	lsls	r2, r3, #28
 8004dba:	d52e      	bpl.n	8004e1a <__swbuf_r+0x82>
 8004dbc:	6923      	ldr	r3, [r4, #16]
 8004dbe:	b363      	cbz	r3, 8004e1a <__swbuf_r+0x82>
 8004dc0:	6923      	ldr	r3, [r4, #16]
 8004dc2:	6820      	ldr	r0, [r4, #0]
 8004dc4:	b2f6      	uxtb	r6, r6
 8004dc6:	1ac0      	subs	r0, r0, r3
 8004dc8:	6963      	ldr	r3, [r4, #20]
 8004dca:	4637      	mov	r7, r6
 8004dcc:	4283      	cmp	r3, r0
 8004dce:	dc04      	bgt.n	8004dda <__swbuf_r+0x42>
 8004dd0:	4621      	mov	r1, r4
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	f000 f926 	bl	8005024 <_fflush_r>
 8004dd8:	bb28      	cbnz	r0, 8004e26 <__swbuf_r+0x8e>
 8004dda:	68a3      	ldr	r3, [r4, #8]
 8004ddc:	3001      	adds	r0, #1
 8004dde:	3b01      	subs	r3, #1
 8004de0:	60a3      	str	r3, [r4, #8]
 8004de2:	6823      	ldr	r3, [r4, #0]
 8004de4:	1c5a      	adds	r2, r3, #1
 8004de6:	6022      	str	r2, [r4, #0]
 8004de8:	701e      	strb	r6, [r3, #0]
 8004dea:	6963      	ldr	r3, [r4, #20]
 8004dec:	4283      	cmp	r3, r0
 8004dee:	d004      	beq.n	8004dfa <__swbuf_r+0x62>
 8004df0:	89a3      	ldrh	r3, [r4, #12]
 8004df2:	07db      	lsls	r3, r3, #31
 8004df4:	d519      	bpl.n	8004e2a <__swbuf_r+0x92>
 8004df6:	2e0a      	cmp	r6, #10
 8004df8:	d117      	bne.n	8004e2a <__swbuf_r+0x92>
 8004dfa:	4621      	mov	r1, r4
 8004dfc:	4628      	mov	r0, r5
 8004dfe:	f000 f911 	bl	8005024 <_fflush_r>
 8004e02:	b190      	cbz	r0, 8004e2a <__swbuf_r+0x92>
 8004e04:	e00f      	b.n	8004e26 <__swbuf_r+0x8e>
 8004e06:	4b0b      	ldr	r3, [pc, #44]	; (8004e34 <__swbuf_r+0x9c>)
 8004e08:	429c      	cmp	r4, r3
 8004e0a:	d101      	bne.n	8004e10 <__swbuf_r+0x78>
 8004e0c:	68ac      	ldr	r4, [r5, #8]
 8004e0e:	e7d0      	b.n	8004db2 <__swbuf_r+0x1a>
 8004e10:	4b09      	ldr	r3, [pc, #36]	; (8004e38 <__swbuf_r+0xa0>)
 8004e12:	429c      	cmp	r4, r3
 8004e14:	bf08      	it	eq
 8004e16:	68ec      	ldreq	r4, [r5, #12]
 8004e18:	e7cb      	b.n	8004db2 <__swbuf_r+0x1a>
 8004e1a:	4621      	mov	r1, r4
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	f000 f80d 	bl	8004e3c <__swsetup_r>
 8004e22:	2800      	cmp	r0, #0
 8004e24:	d0cc      	beq.n	8004dc0 <__swbuf_r+0x28>
 8004e26:	f04f 37ff 	mov.w	r7, #4294967295
 8004e2a:	4638      	mov	r0, r7
 8004e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	08005e94 	.word	0x08005e94
 8004e34:	08005eb4 	.word	0x08005eb4
 8004e38:	08005e74 	.word	0x08005e74

08004e3c <__swsetup_r>:
 8004e3c:	4b32      	ldr	r3, [pc, #200]	; (8004f08 <__swsetup_r+0xcc>)
 8004e3e:	b570      	push	{r4, r5, r6, lr}
 8004e40:	681d      	ldr	r5, [r3, #0]
 8004e42:	4606      	mov	r6, r0
 8004e44:	460c      	mov	r4, r1
 8004e46:	b125      	cbz	r5, 8004e52 <__swsetup_r+0x16>
 8004e48:	69ab      	ldr	r3, [r5, #24]
 8004e4a:	b913      	cbnz	r3, 8004e52 <__swsetup_r+0x16>
 8004e4c:	4628      	mov	r0, r5
 8004e4e:	f000 f953 	bl	80050f8 <__sinit>
 8004e52:	4b2e      	ldr	r3, [pc, #184]	; (8004f0c <__swsetup_r+0xd0>)
 8004e54:	429c      	cmp	r4, r3
 8004e56:	d10f      	bne.n	8004e78 <__swsetup_r+0x3c>
 8004e58:	686c      	ldr	r4, [r5, #4]
 8004e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e5e:	b29a      	uxth	r2, r3
 8004e60:	0715      	lsls	r5, r2, #28
 8004e62:	d42c      	bmi.n	8004ebe <__swsetup_r+0x82>
 8004e64:	06d0      	lsls	r0, r2, #27
 8004e66:	d411      	bmi.n	8004e8c <__swsetup_r+0x50>
 8004e68:	2209      	movs	r2, #9
 8004e6a:	6032      	str	r2, [r6, #0]
 8004e6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e70:	81a3      	strh	r3, [r4, #12]
 8004e72:	f04f 30ff 	mov.w	r0, #4294967295
 8004e76:	e03e      	b.n	8004ef6 <__swsetup_r+0xba>
 8004e78:	4b25      	ldr	r3, [pc, #148]	; (8004f10 <__swsetup_r+0xd4>)
 8004e7a:	429c      	cmp	r4, r3
 8004e7c:	d101      	bne.n	8004e82 <__swsetup_r+0x46>
 8004e7e:	68ac      	ldr	r4, [r5, #8]
 8004e80:	e7eb      	b.n	8004e5a <__swsetup_r+0x1e>
 8004e82:	4b24      	ldr	r3, [pc, #144]	; (8004f14 <__swsetup_r+0xd8>)
 8004e84:	429c      	cmp	r4, r3
 8004e86:	bf08      	it	eq
 8004e88:	68ec      	ldreq	r4, [r5, #12]
 8004e8a:	e7e6      	b.n	8004e5a <__swsetup_r+0x1e>
 8004e8c:	0751      	lsls	r1, r2, #29
 8004e8e:	d512      	bpl.n	8004eb6 <__swsetup_r+0x7a>
 8004e90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e92:	b141      	cbz	r1, 8004ea6 <__swsetup_r+0x6a>
 8004e94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e98:	4299      	cmp	r1, r3
 8004e9a:	d002      	beq.n	8004ea2 <__swsetup_r+0x66>
 8004e9c:	4630      	mov	r0, r6
 8004e9e:	f000 fa21 	bl	80052e4 <_free_r>
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	6363      	str	r3, [r4, #52]	; 0x34
 8004ea6:	89a3      	ldrh	r3, [r4, #12]
 8004ea8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004eac:	81a3      	strh	r3, [r4, #12]
 8004eae:	2300      	movs	r3, #0
 8004eb0:	6063      	str	r3, [r4, #4]
 8004eb2:	6923      	ldr	r3, [r4, #16]
 8004eb4:	6023      	str	r3, [r4, #0]
 8004eb6:	89a3      	ldrh	r3, [r4, #12]
 8004eb8:	f043 0308 	orr.w	r3, r3, #8
 8004ebc:	81a3      	strh	r3, [r4, #12]
 8004ebe:	6923      	ldr	r3, [r4, #16]
 8004ec0:	b94b      	cbnz	r3, 8004ed6 <__swsetup_r+0x9a>
 8004ec2:	89a3      	ldrh	r3, [r4, #12]
 8004ec4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004ec8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ecc:	d003      	beq.n	8004ed6 <__swsetup_r+0x9a>
 8004ece:	4621      	mov	r1, r4
 8004ed0:	4630      	mov	r0, r6
 8004ed2:	f000 f9bf 	bl	8005254 <__smakebuf_r>
 8004ed6:	89a2      	ldrh	r2, [r4, #12]
 8004ed8:	f012 0301 	ands.w	r3, r2, #1
 8004edc:	d00c      	beq.n	8004ef8 <__swsetup_r+0xbc>
 8004ede:	2300      	movs	r3, #0
 8004ee0:	60a3      	str	r3, [r4, #8]
 8004ee2:	6963      	ldr	r3, [r4, #20]
 8004ee4:	425b      	negs	r3, r3
 8004ee6:	61a3      	str	r3, [r4, #24]
 8004ee8:	6923      	ldr	r3, [r4, #16]
 8004eea:	b953      	cbnz	r3, 8004f02 <__swsetup_r+0xc6>
 8004eec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ef0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004ef4:	d1ba      	bne.n	8004e6c <__swsetup_r+0x30>
 8004ef6:	bd70      	pop	{r4, r5, r6, pc}
 8004ef8:	0792      	lsls	r2, r2, #30
 8004efa:	bf58      	it	pl
 8004efc:	6963      	ldrpl	r3, [r4, #20]
 8004efe:	60a3      	str	r3, [r4, #8]
 8004f00:	e7f2      	b.n	8004ee8 <__swsetup_r+0xac>
 8004f02:	2000      	movs	r0, #0
 8004f04:	e7f7      	b.n	8004ef6 <__swsetup_r+0xba>
 8004f06:	bf00      	nop
 8004f08:	20000014 	.word	0x20000014
 8004f0c:	08005e94 	.word	0x08005e94
 8004f10:	08005eb4 	.word	0x08005eb4
 8004f14:	08005e74 	.word	0x08005e74

08004f18 <__sflush_r>:
 8004f18:	898a      	ldrh	r2, [r1, #12]
 8004f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f1e:	4605      	mov	r5, r0
 8004f20:	0710      	lsls	r0, r2, #28
 8004f22:	460c      	mov	r4, r1
 8004f24:	d458      	bmi.n	8004fd8 <__sflush_r+0xc0>
 8004f26:	684b      	ldr	r3, [r1, #4]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	dc05      	bgt.n	8004f38 <__sflush_r+0x20>
 8004f2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	dc02      	bgt.n	8004f38 <__sflush_r+0x20>
 8004f32:	2000      	movs	r0, #0
 8004f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f3a:	2e00      	cmp	r6, #0
 8004f3c:	d0f9      	beq.n	8004f32 <__sflush_r+0x1a>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004f44:	682f      	ldr	r7, [r5, #0]
 8004f46:	6a21      	ldr	r1, [r4, #32]
 8004f48:	602b      	str	r3, [r5, #0]
 8004f4a:	d032      	beq.n	8004fb2 <__sflush_r+0x9a>
 8004f4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004f4e:	89a3      	ldrh	r3, [r4, #12]
 8004f50:	075a      	lsls	r2, r3, #29
 8004f52:	d505      	bpl.n	8004f60 <__sflush_r+0x48>
 8004f54:	6863      	ldr	r3, [r4, #4]
 8004f56:	1ac0      	subs	r0, r0, r3
 8004f58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004f5a:	b10b      	cbz	r3, 8004f60 <__sflush_r+0x48>
 8004f5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f5e:	1ac0      	subs	r0, r0, r3
 8004f60:	2300      	movs	r3, #0
 8004f62:	4602      	mov	r2, r0
 8004f64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f66:	6a21      	ldr	r1, [r4, #32]
 8004f68:	4628      	mov	r0, r5
 8004f6a:	47b0      	blx	r6
 8004f6c:	1c43      	adds	r3, r0, #1
 8004f6e:	89a3      	ldrh	r3, [r4, #12]
 8004f70:	d106      	bne.n	8004f80 <__sflush_r+0x68>
 8004f72:	6829      	ldr	r1, [r5, #0]
 8004f74:	291d      	cmp	r1, #29
 8004f76:	d848      	bhi.n	800500a <__sflush_r+0xf2>
 8004f78:	4a29      	ldr	r2, [pc, #164]	; (8005020 <__sflush_r+0x108>)
 8004f7a:	40ca      	lsrs	r2, r1
 8004f7c:	07d6      	lsls	r6, r2, #31
 8004f7e:	d544      	bpl.n	800500a <__sflush_r+0xf2>
 8004f80:	2200      	movs	r2, #0
 8004f82:	6062      	str	r2, [r4, #4]
 8004f84:	6922      	ldr	r2, [r4, #16]
 8004f86:	04d9      	lsls	r1, r3, #19
 8004f88:	6022      	str	r2, [r4, #0]
 8004f8a:	d504      	bpl.n	8004f96 <__sflush_r+0x7e>
 8004f8c:	1c42      	adds	r2, r0, #1
 8004f8e:	d101      	bne.n	8004f94 <__sflush_r+0x7c>
 8004f90:	682b      	ldr	r3, [r5, #0]
 8004f92:	b903      	cbnz	r3, 8004f96 <__sflush_r+0x7e>
 8004f94:	6560      	str	r0, [r4, #84]	; 0x54
 8004f96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f98:	602f      	str	r7, [r5, #0]
 8004f9a:	2900      	cmp	r1, #0
 8004f9c:	d0c9      	beq.n	8004f32 <__sflush_r+0x1a>
 8004f9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004fa2:	4299      	cmp	r1, r3
 8004fa4:	d002      	beq.n	8004fac <__sflush_r+0x94>
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	f000 f99c 	bl	80052e4 <_free_r>
 8004fac:	2000      	movs	r0, #0
 8004fae:	6360      	str	r0, [r4, #52]	; 0x34
 8004fb0:	e7c0      	b.n	8004f34 <__sflush_r+0x1c>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	47b0      	blx	r6
 8004fb8:	1c41      	adds	r1, r0, #1
 8004fba:	d1c8      	bne.n	8004f4e <__sflush_r+0x36>
 8004fbc:	682b      	ldr	r3, [r5, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d0c5      	beq.n	8004f4e <__sflush_r+0x36>
 8004fc2:	2b1d      	cmp	r3, #29
 8004fc4:	d001      	beq.n	8004fca <__sflush_r+0xb2>
 8004fc6:	2b16      	cmp	r3, #22
 8004fc8:	d101      	bne.n	8004fce <__sflush_r+0xb6>
 8004fca:	602f      	str	r7, [r5, #0]
 8004fcc:	e7b1      	b.n	8004f32 <__sflush_r+0x1a>
 8004fce:	89a3      	ldrh	r3, [r4, #12]
 8004fd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fd4:	81a3      	strh	r3, [r4, #12]
 8004fd6:	e7ad      	b.n	8004f34 <__sflush_r+0x1c>
 8004fd8:	690f      	ldr	r7, [r1, #16]
 8004fda:	2f00      	cmp	r7, #0
 8004fdc:	d0a9      	beq.n	8004f32 <__sflush_r+0x1a>
 8004fde:	0793      	lsls	r3, r2, #30
 8004fe0:	bf18      	it	ne
 8004fe2:	2300      	movne	r3, #0
 8004fe4:	680e      	ldr	r6, [r1, #0]
 8004fe6:	bf08      	it	eq
 8004fe8:	694b      	ldreq	r3, [r1, #20]
 8004fea:	eba6 0807 	sub.w	r8, r6, r7
 8004fee:	600f      	str	r7, [r1, #0]
 8004ff0:	608b      	str	r3, [r1, #8]
 8004ff2:	f1b8 0f00 	cmp.w	r8, #0
 8004ff6:	dd9c      	ble.n	8004f32 <__sflush_r+0x1a>
 8004ff8:	4643      	mov	r3, r8
 8004ffa:	463a      	mov	r2, r7
 8004ffc:	6a21      	ldr	r1, [r4, #32]
 8004ffe:	4628      	mov	r0, r5
 8005000:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005002:	47b0      	blx	r6
 8005004:	2800      	cmp	r0, #0
 8005006:	dc06      	bgt.n	8005016 <__sflush_r+0xfe>
 8005008:	89a3      	ldrh	r3, [r4, #12]
 800500a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800500e:	81a3      	strh	r3, [r4, #12]
 8005010:	f04f 30ff 	mov.w	r0, #4294967295
 8005014:	e78e      	b.n	8004f34 <__sflush_r+0x1c>
 8005016:	4407      	add	r7, r0
 8005018:	eba8 0800 	sub.w	r8, r8, r0
 800501c:	e7e9      	b.n	8004ff2 <__sflush_r+0xda>
 800501e:	bf00      	nop
 8005020:	20400001 	.word	0x20400001

08005024 <_fflush_r>:
 8005024:	b538      	push	{r3, r4, r5, lr}
 8005026:	690b      	ldr	r3, [r1, #16]
 8005028:	4605      	mov	r5, r0
 800502a:	460c      	mov	r4, r1
 800502c:	b1db      	cbz	r3, 8005066 <_fflush_r+0x42>
 800502e:	b118      	cbz	r0, 8005038 <_fflush_r+0x14>
 8005030:	6983      	ldr	r3, [r0, #24]
 8005032:	b90b      	cbnz	r3, 8005038 <_fflush_r+0x14>
 8005034:	f000 f860 	bl	80050f8 <__sinit>
 8005038:	4b0c      	ldr	r3, [pc, #48]	; (800506c <_fflush_r+0x48>)
 800503a:	429c      	cmp	r4, r3
 800503c:	d109      	bne.n	8005052 <_fflush_r+0x2e>
 800503e:	686c      	ldr	r4, [r5, #4]
 8005040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005044:	b17b      	cbz	r3, 8005066 <_fflush_r+0x42>
 8005046:	4621      	mov	r1, r4
 8005048:	4628      	mov	r0, r5
 800504a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800504e:	f7ff bf63 	b.w	8004f18 <__sflush_r>
 8005052:	4b07      	ldr	r3, [pc, #28]	; (8005070 <_fflush_r+0x4c>)
 8005054:	429c      	cmp	r4, r3
 8005056:	d101      	bne.n	800505c <_fflush_r+0x38>
 8005058:	68ac      	ldr	r4, [r5, #8]
 800505a:	e7f1      	b.n	8005040 <_fflush_r+0x1c>
 800505c:	4b05      	ldr	r3, [pc, #20]	; (8005074 <_fflush_r+0x50>)
 800505e:	429c      	cmp	r4, r3
 8005060:	bf08      	it	eq
 8005062:	68ec      	ldreq	r4, [r5, #12]
 8005064:	e7ec      	b.n	8005040 <_fflush_r+0x1c>
 8005066:	2000      	movs	r0, #0
 8005068:	bd38      	pop	{r3, r4, r5, pc}
 800506a:	bf00      	nop
 800506c:	08005e94 	.word	0x08005e94
 8005070:	08005eb4 	.word	0x08005eb4
 8005074:	08005e74 	.word	0x08005e74

08005078 <std>:
 8005078:	2300      	movs	r3, #0
 800507a:	b510      	push	{r4, lr}
 800507c:	4604      	mov	r4, r0
 800507e:	e9c0 3300 	strd	r3, r3, [r0]
 8005082:	6083      	str	r3, [r0, #8]
 8005084:	8181      	strh	r1, [r0, #12]
 8005086:	6643      	str	r3, [r0, #100]	; 0x64
 8005088:	81c2      	strh	r2, [r0, #14]
 800508a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800508e:	6183      	str	r3, [r0, #24]
 8005090:	4619      	mov	r1, r3
 8005092:	2208      	movs	r2, #8
 8005094:	305c      	adds	r0, #92	; 0x5c
 8005096:	f7ff fd4d 	bl	8004b34 <memset>
 800509a:	4b05      	ldr	r3, [pc, #20]	; (80050b0 <std+0x38>)
 800509c:	6224      	str	r4, [r4, #32]
 800509e:	6263      	str	r3, [r4, #36]	; 0x24
 80050a0:	4b04      	ldr	r3, [pc, #16]	; (80050b4 <std+0x3c>)
 80050a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80050a4:	4b04      	ldr	r3, [pc, #16]	; (80050b8 <std+0x40>)
 80050a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050a8:	4b04      	ldr	r3, [pc, #16]	; (80050bc <std+0x44>)
 80050aa:	6323      	str	r3, [r4, #48]	; 0x30
 80050ac:	bd10      	pop	{r4, pc}
 80050ae:	bf00      	nop
 80050b0:	080059dd 	.word	0x080059dd
 80050b4:	080059ff 	.word	0x080059ff
 80050b8:	08005a37 	.word	0x08005a37
 80050bc:	08005a5b 	.word	0x08005a5b

080050c0 <_cleanup_r>:
 80050c0:	4901      	ldr	r1, [pc, #4]	; (80050c8 <_cleanup_r+0x8>)
 80050c2:	f000 b885 	b.w	80051d0 <_fwalk_reent>
 80050c6:	bf00      	nop
 80050c8:	08005025 	.word	0x08005025

080050cc <__sfmoreglue>:
 80050cc:	b570      	push	{r4, r5, r6, lr}
 80050ce:	2568      	movs	r5, #104	; 0x68
 80050d0:	1e4a      	subs	r2, r1, #1
 80050d2:	4355      	muls	r5, r2
 80050d4:	460e      	mov	r6, r1
 80050d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80050da:	f000 f94f 	bl	800537c <_malloc_r>
 80050de:	4604      	mov	r4, r0
 80050e0:	b140      	cbz	r0, 80050f4 <__sfmoreglue+0x28>
 80050e2:	2100      	movs	r1, #0
 80050e4:	e9c0 1600 	strd	r1, r6, [r0]
 80050e8:	300c      	adds	r0, #12
 80050ea:	60a0      	str	r0, [r4, #8]
 80050ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80050f0:	f7ff fd20 	bl	8004b34 <memset>
 80050f4:	4620      	mov	r0, r4
 80050f6:	bd70      	pop	{r4, r5, r6, pc}

080050f8 <__sinit>:
 80050f8:	6983      	ldr	r3, [r0, #24]
 80050fa:	b510      	push	{r4, lr}
 80050fc:	4604      	mov	r4, r0
 80050fe:	bb33      	cbnz	r3, 800514e <__sinit+0x56>
 8005100:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005104:	6503      	str	r3, [r0, #80]	; 0x50
 8005106:	4b12      	ldr	r3, [pc, #72]	; (8005150 <__sinit+0x58>)
 8005108:	4a12      	ldr	r2, [pc, #72]	; (8005154 <__sinit+0x5c>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6282      	str	r2, [r0, #40]	; 0x28
 800510e:	4298      	cmp	r0, r3
 8005110:	bf04      	itt	eq
 8005112:	2301      	moveq	r3, #1
 8005114:	6183      	streq	r3, [r0, #24]
 8005116:	f000 f81f 	bl	8005158 <__sfp>
 800511a:	6060      	str	r0, [r4, #4]
 800511c:	4620      	mov	r0, r4
 800511e:	f000 f81b 	bl	8005158 <__sfp>
 8005122:	60a0      	str	r0, [r4, #8]
 8005124:	4620      	mov	r0, r4
 8005126:	f000 f817 	bl	8005158 <__sfp>
 800512a:	2200      	movs	r2, #0
 800512c:	60e0      	str	r0, [r4, #12]
 800512e:	2104      	movs	r1, #4
 8005130:	6860      	ldr	r0, [r4, #4]
 8005132:	f7ff ffa1 	bl	8005078 <std>
 8005136:	2201      	movs	r2, #1
 8005138:	2109      	movs	r1, #9
 800513a:	68a0      	ldr	r0, [r4, #8]
 800513c:	f7ff ff9c 	bl	8005078 <std>
 8005140:	2202      	movs	r2, #2
 8005142:	2112      	movs	r1, #18
 8005144:	68e0      	ldr	r0, [r4, #12]
 8005146:	f7ff ff97 	bl	8005078 <std>
 800514a:	2301      	movs	r3, #1
 800514c:	61a3      	str	r3, [r4, #24]
 800514e:	bd10      	pop	{r4, pc}
 8005150:	08005e70 	.word	0x08005e70
 8005154:	080050c1 	.word	0x080050c1

08005158 <__sfp>:
 8005158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800515a:	4b1b      	ldr	r3, [pc, #108]	; (80051c8 <__sfp+0x70>)
 800515c:	4607      	mov	r7, r0
 800515e:	681e      	ldr	r6, [r3, #0]
 8005160:	69b3      	ldr	r3, [r6, #24]
 8005162:	b913      	cbnz	r3, 800516a <__sfp+0x12>
 8005164:	4630      	mov	r0, r6
 8005166:	f7ff ffc7 	bl	80050f8 <__sinit>
 800516a:	3648      	adds	r6, #72	; 0x48
 800516c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005170:	3b01      	subs	r3, #1
 8005172:	d503      	bpl.n	800517c <__sfp+0x24>
 8005174:	6833      	ldr	r3, [r6, #0]
 8005176:	b133      	cbz	r3, 8005186 <__sfp+0x2e>
 8005178:	6836      	ldr	r6, [r6, #0]
 800517a:	e7f7      	b.n	800516c <__sfp+0x14>
 800517c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005180:	b16d      	cbz	r5, 800519e <__sfp+0x46>
 8005182:	3468      	adds	r4, #104	; 0x68
 8005184:	e7f4      	b.n	8005170 <__sfp+0x18>
 8005186:	2104      	movs	r1, #4
 8005188:	4638      	mov	r0, r7
 800518a:	f7ff ff9f 	bl	80050cc <__sfmoreglue>
 800518e:	6030      	str	r0, [r6, #0]
 8005190:	2800      	cmp	r0, #0
 8005192:	d1f1      	bne.n	8005178 <__sfp+0x20>
 8005194:	230c      	movs	r3, #12
 8005196:	4604      	mov	r4, r0
 8005198:	603b      	str	r3, [r7, #0]
 800519a:	4620      	mov	r0, r4
 800519c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800519e:	4b0b      	ldr	r3, [pc, #44]	; (80051cc <__sfp+0x74>)
 80051a0:	6665      	str	r5, [r4, #100]	; 0x64
 80051a2:	e9c4 5500 	strd	r5, r5, [r4]
 80051a6:	60a5      	str	r5, [r4, #8]
 80051a8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80051ac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80051b0:	2208      	movs	r2, #8
 80051b2:	4629      	mov	r1, r5
 80051b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80051b8:	f7ff fcbc 	bl	8004b34 <memset>
 80051bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80051c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80051c4:	e7e9      	b.n	800519a <__sfp+0x42>
 80051c6:	bf00      	nop
 80051c8:	08005e70 	.word	0x08005e70
 80051cc:	ffff0001 	.word	0xffff0001

080051d0 <_fwalk_reent>:
 80051d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051d4:	4680      	mov	r8, r0
 80051d6:	4689      	mov	r9, r1
 80051d8:	2600      	movs	r6, #0
 80051da:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80051de:	b914      	cbnz	r4, 80051e6 <_fwalk_reent+0x16>
 80051e0:	4630      	mov	r0, r6
 80051e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051e6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80051ea:	3f01      	subs	r7, #1
 80051ec:	d501      	bpl.n	80051f2 <_fwalk_reent+0x22>
 80051ee:	6824      	ldr	r4, [r4, #0]
 80051f0:	e7f5      	b.n	80051de <_fwalk_reent+0xe>
 80051f2:	89ab      	ldrh	r3, [r5, #12]
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d907      	bls.n	8005208 <_fwalk_reent+0x38>
 80051f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051fc:	3301      	adds	r3, #1
 80051fe:	d003      	beq.n	8005208 <_fwalk_reent+0x38>
 8005200:	4629      	mov	r1, r5
 8005202:	4640      	mov	r0, r8
 8005204:	47c8      	blx	r9
 8005206:	4306      	orrs	r6, r0
 8005208:	3568      	adds	r5, #104	; 0x68
 800520a:	e7ee      	b.n	80051ea <_fwalk_reent+0x1a>

0800520c <__swhatbuf_r>:
 800520c:	b570      	push	{r4, r5, r6, lr}
 800520e:	460e      	mov	r6, r1
 8005210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005214:	b096      	sub	sp, #88	; 0x58
 8005216:	2900      	cmp	r1, #0
 8005218:	4614      	mov	r4, r2
 800521a:	461d      	mov	r5, r3
 800521c:	da07      	bge.n	800522e <__swhatbuf_r+0x22>
 800521e:	2300      	movs	r3, #0
 8005220:	602b      	str	r3, [r5, #0]
 8005222:	89b3      	ldrh	r3, [r6, #12]
 8005224:	061a      	lsls	r2, r3, #24
 8005226:	d410      	bmi.n	800524a <__swhatbuf_r+0x3e>
 8005228:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800522c:	e00e      	b.n	800524c <__swhatbuf_r+0x40>
 800522e:	466a      	mov	r2, sp
 8005230:	f000 fc3a 	bl	8005aa8 <_fstat_r>
 8005234:	2800      	cmp	r0, #0
 8005236:	dbf2      	blt.n	800521e <__swhatbuf_r+0x12>
 8005238:	9a01      	ldr	r2, [sp, #4]
 800523a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800523e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005242:	425a      	negs	r2, r3
 8005244:	415a      	adcs	r2, r3
 8005246:	602a      	str	r2, [r5, #0]
 8005248:	e7ee      	b.n	8005228 <__swhatbuf_r+0x1c>
 800524a:	2340      	movs	r3, #64	; 0x40
 800524c:	2000      	movs	r0, #0
 800524e:	6023      	str	r3, [r4, #0]
 8005250:	b016      	add	sp, #88	; 0x58
 8005252:	bd70      	pop	{r4, r5, r6, pc}

08005254 <__smakebuf_r>:
 8005254:	898b      	ldrh	r3, [r1, #12]
 8005256:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005258:	079d      	lsls	r5, r3, #30
 800525a:	4606      	mov	r6, r0
 800525c:	460c      	mov	r4, r1
 800525e:	d507      	bpl.n	8005270 <__smakebuf_r+0x1c>
 8005260:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005264:	6023      	str	r3, [r4, #0]
 8005266:	6123      	str	r3, [r4, #16]
 8005268:	2301      	movs	r3, #1
 800526a:	6163      	str	r3, [r4, #20]
 800526c:	b002      	add	sp, #8
 800526e:	bd70      	pop	{r4, r5, r6, pc}
 8005270:	ab01      	add	r3, sp, #4
 8005272:	466a      	mov	r2, sp
 8005274:	f7ff ffca 	bl	800520c <__swhatbuf_r>
 8005278:	9900      	ldr	r1, [sp, #0]
 800527a:	4605      	mov	r5, r0
 800527c:	4630      	mov	r0, r6
 800527e:	f000 f87d 	bl	800537c <_malloc_r>
 8005282:	b948      	cbnz	r0, 8005298 <__smakebuf_r+0x44>
 8005284:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005288:	059a      	lsls	r2, r3, #22
 800528a:	d4ef      	bmi.n	800526c <__smakebuf_r+0x18>
 800528c:	f023 0303 	bic.w	r3, r3, #3
 8005290:	f043 0302 	orr.w	r3, r3, #2
 8005294:	81a3      	strh	r3, [r4, #12]
 8005296:	e7e3      	b.n	8005260 <__smakebuf_r+0xc>
 8005298:	4b0d      	ldr	r3, [pc, #52]	; (80052d0 <__smakebuf_r+0x7c>)
 800529a:	62b3      	str	r3, [r6, #40]	; 0x28
 800529c:	89a3      	ldrh	r3, [r4, #12]
 800529e:	6020      	str	r0, [r4, #0]
 80052a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052a4:	81a3      	strh	r3, [r4, #12]
 80052a6:	9b00      	ldr	r3, [sp, #0]
 80052a8:	6120      	str	r0, [r4, #16]
 80052aa:	6163      	str	r3, [r4, #20]
 80052ac:	9b01      	ldr	r3, [sp, #4]
 80052ae:	b15b      	cbz	r3, 80052c8 <__smakebuf_r+0x74>
 80052b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052b4:	4630      	mov	r0, r6
 80052b6:	f000 fc09 	bl	8005acc <_isatty_r>
 80052ba:	b128      	cbz	r0, 80052c8 <__smakebuf_r+0x74>
 80052bc:	89a3      	ldrh	r3, [r4, #12]
 80052be:	f023 0303 	bic.w	r3, r3, #3
 80052c2:	f043 0301 	orr.w	r3, r3, #1
 80052c6:	81a3      	strh	r3, [r4, #12]
 80052c8:	89a3      	ldrh	r3, [r4, #12]
 80052ca:	431d      	orrs	r5, r3
 80052cc:	81a5      	strh	r5, [r4, #12]
 80052ce:	e7cd      	b.n	800526c <__smakebuf_r+0x18>
 80052d0:	080050c1 	.word	0x080050c1

080052d4 <malloc>:
 80052d4:	4b02      	ldr	r3, [pc, #8]	; (80052e0 <malloc+0xc>)
 80052d6:	4601      	mov	r1, r0
 80052d8:	6818      	ldr	r0, [r3, #0]
 80052da:	f000 b84f 	b.w	800537c <_malloc_r>
 80052de:	bf00      	nop
 80052e0:	20000014 	.word	0x20000014

080052e4 <_free_r>:
 80052e4:	b538      	push	{r3, r4, r5, lr}
 80052e6:	4605      	mov	r5, r0
 80052e8:	2900      	cmp	r1, #0
 80052ea:	d043      	beq.n	8005374 <_free_r+0x90>
 80052ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052f0:	1f0c      	subs	r4, r1, #4
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	bfb8      	it	lt
 80052f6:	18e4      	addlt	r4, r4, r3
 80052f8:	f000 fc18 	bl	8005b2c <__malloc_lock>
 80052fc:	4a1e      	ldr	r2, [pc, #120]	; (8005378 <_free_r+0x94>)
 80052fe:	6813      	ldr	r3, [r2, #0]
 8005300:	4610      	mov	r0, r2
 8005302:	b933      	cbnz	r3, 8005312 <_free_r+0x2e>
 8005304:	6063      	str	r3, [r4, #4]
 8005306:	6014      	str	r4, [r2, #0]
 8005308:	4628      	mov	r0, r5
 800530a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800530e:	f000 bc0e 	b.w	8005b2e <__malloc_unlock>
 8005312:	42a3      	cmp	r3, r4
 8005314:	d90b      	bls.n	800532e <_free_r+0x4a>
 8005316:	6821      	ldr	r1, [r4, #0]
 8005318:	1862      	adds	r2, r4, r1
 800531a:	4293      	cmp	r3, r2
 800531c:	bf01      	itttt	eq
 800531e:	681a      	ldreq	r2, [r3, #0]
 8005320:	685b      	ldreq	r3, [r3, #4]
 8005322:	1852      	addeq	r2, r2, r1
 8005324:	6022      	streq	r2, [r4, #0]
 8005326:	6063      	str	r3, [r4, #4]
 8005328:	6004      	str	r4, [r0, #0]
 800532a:	e7ed      	b.n	8005308 <_free_r+0x24>
 800532c:	4613      	mov	r3, r2
 800532e:	685a      	ldr	r2, [r3, #4]
 8005330:	b10a      	cbz	r2, 8005336 <_free_r+0x52>
 8005332:	42a2      	cmp	r2, r4
 8005334:	d9fa      	bls.n	800532c <_free_r+0x48>
 8005336:	6819      	ldr	r1, [r3, #0]
 8005338:	1858      	adds	r0, r3, r1
 800533a:	42a0      	cmp	r0, r4
 800533c:	d10b      	bne.n	8005356 <_free_r+0x72>
 800533e:	6820      	ldr	r0, [r4, #0]
 8005340:	4401      	add	r1, r0
 8005342:	1858      	adds	r0, r3, r1
 8005344:	4282      	cmp	r2, r0
 8005346:	6019      	str	r1, [r3, #0]
 8005348:	d1de      	bne.n	8005308 <_free_r+0x24>
 800534a:	6810      	ldr	r0, [r2, #0]
 800534c:	6852      	ldr	r2, [r2, #4]
 800534e:	4401      	add	r1, r0
 8005350:	6019      	str	r1, [r3, #0]
 8005352:	605a      	str	r2, [r3, #4]
 8005354:	e7d8      	b.n	8005308 <_free_r+0x24>
 8005356:	d902      	bls.n	800535e <_free_r+0x7a>
 8005358:	230c      	movs	r3, #12
 800535a:	602b      	str	r3, [r5, #0]
 800535c:	e7d4      	b.n	8005308 <_free_r+0x24>
 800535e:	6820      	ldr	r0, [r4, #0]
 8005360:	1821      	adds	r1, r4, r0
 8005362:	428a      	cmp	r2, r1
 8005364:	bf01      	itttt	eq
 8005366:	6811      	ldreq	r1, [r2, #0]
 8005368:	6852      	ldreq	r2, [r2, #4]
 800536a:	1809      	addeq	r1, r1, r0
 800536c:	6021      	streq	r1, [r4, #0]
 800536e:	6062      	str	r2, [r4, #4]
 8005370:	605c      	str	r4, [r3, #4]
 8005372:	e7c9      	b.n	8005308 <_free_r+0x24>
 8005374:	bd38      	pop	{r3, r4, r5, pc}
 8005376:	bf00      	nop
 8005378:	2000009c 	.word	0x2000009c

0800537c <_malloc_r>:
 800537c:	b570      	push	{r4, r5, r6, lr}
 800537e:	1ccd      	adds	r5, r1, #3
 8005380:	f025 0503 	bic.w	r5, r5, #3
 8005384:	3508      	adds	r5, #8
 8005386:	2d0c      	cmp	r5, #12
 8005388:	bf38      	it	cc
 800538a:	250c      	movcc	r5, #12
 800538c:	2d00      	cmp	r5, #0
 800538e:	4606      	mov	r6, r0
 8005390:	db01      	blt.n	8005396 <_malloc_r+0x1a>
 8005392:	42a9      	cmp	r1, r5
 8005394:	d903      	bls.n	800539e <_malloc_r+0x22>
 8005396:	230c      	movs	r3, #12
 8005398:	6033      	str	r3, [r6, #0]
 800539a:	2000      	movs	r0, #0
 800539c:	bd70      	pop	{r4, r5, r6, pc}
 800539e:	f000 fbc5 	bl	8005b2c <__malloc_lock>
 80053a2:	4a21      	ldr	r2, [pc, #132]	; (8005428 <_malloc_r+0xac>)
 80053a4:	6814      	ldr	r4, [r2, #0]
 80053a6:	4621      	mov	r1, r4
 80053a8:	b991      	cbnz	r1, 80053d0 <_malloc_r+0x54>
 80053aa:	4c20      	ldr	r4, [pc, #128]	; (800542c <_malloc_r+0xb0>)
 80053ac:	6823      	ldr	r3, [r4, #0]
 80053ae:	b91b      	cbnz	r3, 80053b8 <_malloc_r+0x3c>
 80053b0:	4630      	mov	r0, r6
 80053b2:	f000 fb03 	bl	80059bc <_sbrk_r>
 80053b6:	6020      	str	r0, [r4, #0]
 80053b8:	4629      	mov	r1, r5
 80053ba:	4630      	mov	r0, r6
 80053bc:	f000 fafe 	bl	80059bc <_sbrk_r>
 80053c0:	1c43      	adds	r3, r0, #1
 80053c2:	d124      	bne.n	800540e <_malloc_r+0x92>
 80053c4:	230c      	movs	r3, #12
 80053c6:	4630      	mov	r0, r6
 80053c8:	6033      	str	r3, [r6, #0]
 80053ca:	f000 fbb0 	bl	8005b2e <__malloc_unlock>
 80053ce:	e7e4      	b.n	800539a <_malloc_r+0x1e>
 80053d0:	680b      	ldr	r3, [r1, #0]
 80053d2:	1b5b      	subs	r3, r3, r5
 80053d4:	d418      	bmi.n	8005408 <_malloc_r+0x8c>
 80053d6:	2b0b      	cmp	r3, #11
 80053d8:	d90f      	bls.n	80053fa <_malloc_r+0x7e>
 80053da:	600b      	str	r3, [r1, #0]
 80053dc:	18cc      	adds	r4, r1, r3
 80053de:	50cd      	str	r5, [r1, r3]
 80053e0:	4630      	mov	r0, r6
 80053e2:	f000 fba4 	bl	8005b2e <__malloc_unlock>
 80053e6:	f104 000b 	add.w	r0, r4, #11
 80053ea:	1d23      	adds	r3, r4, #4
 80053ec:	f020 0007 	bic.w	r0, r0, #7
 80053f0:	1ac3      	subs	r3, r0, r3
 80053f2:	d0d3      	beq.n	800539c <_malloc_r+0x20>
 80053f4:	425a      	negs	r2, r3
 80053f6:	50e2      	str	r2, [r4, r3]
 80053f8:	e7d0      	b.n	800539c <_malloc_r+0x20>
 80053fa:	684b      	ldr	r3, [r1, #4]
 80053fc:	428c      	cmp	r4, r1
 80053fe:	bf16      	itet	ne
 8005400:	6063      	strne	r3, [r4, #4]
 8005402:	6013      	streq	r3, [r2, #0]
 8005404:	460c      	movne	r4, r1
 8005406:	e7eb      	b.n	80053e0 <_malloc_r+0x64>
 8005408:	460c      	mov	r4, r1
 800540a:	6849      	ldr	r1, [r1, #4]
 800540c:	e7cc      	b.n	80053a8 <_malloc_r+0x2c>
 800540e:	1cc4      	adds	r4, r0, #3
 8005410:	f024 0403 	bic.w	r4, r4, #3
 8005414:	42a0      	cmp	r0, r4
 8005416:	d005      	beq.n	8005424 <_malloc_r+0xa8>
 8005418:	1a21      	subs	r1, r4, r0
 800541a:	4630      	mov	r0, r6
 800541c:	f000 face 	bl	80059bc <_sbrk_r>
 8005420:	3001      	adds	r0, #1
 8005422:	d0cf      	beq.n	80053c4 <_malloc_r+0x48>
 8005424:	6025      	str	r5, [r4, #0]
 8005426:	e7db      	b.n	80053e0 <_malloc_r+0x64>
 8005428:	2000009c 	.word	0x2000009c
 800542c:	200000a0 	.word	0x200000a0

08005430 <__sfputc_r>:
 8005430:	6893      	ldr	r3, [r2, #8]
 8005432:	b410      	push	{r4}
 8005434:	3b01      	subs	r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	6093      	str	r3, [r2, #8]
 800543a:	da07      	bge.n	800544c <__sfputc_r+0x1c>
 800543c:	6994      	ldr	r4, [r2, #24]
 800543e:	42a3      	cmp	r3, r4
 8005440:	db01      	blt.n	8005446 <__sfputc_r+0x16>
 8005442:	290a      	cmp	r1, #10
 8005444:	d102      	bne.n	800544c <__sfputc_r+0x1c>
 8005446:	bc10      	pop	{r4}
 8005448:	f7ff bca6 	b.w	8004d98 <__swbuf_r>
 800544c:	6813      	ldr	r3, [r2, #0]
 800544e:	1c58      	adds	r0, r3, #1
 8005450:	6010      	str	r0, [r2, #0]
 8005452:	7019      	strb	r1, [r3, #0]
 8005454:	4608      	mov	r0, r1
 8005456:	bc10      	pop	{r4}
 8005458:	4770      	bx	lr

0800545a <__sfputs_r>:
 800545a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800545c:	4606      	mov	r6, r0
 800545e:	460f      	mov	r7, r1
 8005460:	4614      	mov	r4, r2
 8005462:	18d5      	adds	r5, r2, r3
 8005464:	42ac      	cmp	r4, r5
 8005466:	d101      	bne.n	800546c <__sfputs_r+0x12>
 8005468:	2000      	movs	r0, #0
 800546a:	e007      	b.n	800547c <__sfputs_r+0x22>
 800546c:	463a      	mov	r2, r7
 800546e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005472:	4630      	mov	r0, r6
 8005474:	f7ff ffdc 	bl	8005430 <__sfputc_r>
 8005478:	1c43      	adds	r3, r0, #1
 800547a:	d1f3      	bne.n	8005464 <__sfputs_r+0xa>
 800547c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005480 <_vfiprintf_r>:
 8005480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005484:	460c      	mov	r4, r1
 8005486:	b09d      	sub	sp, #116	; 0x74
 8005488:	4617      	mov	r7, r2
 800548a:	461d      	mov	r5, r3
 800548c:	4606      	mov	r6, r0
 800548e:	b118      	cbz	r0, 8005498 <_vfiprintf_r+0x18>
 8005490:	6983      	ldr	r3, [r0, #24]
 8005492:	b90b      	cbnz	r3, 8005498 <_vfiprintf_r+0x18>
 8005494:	f7ff fe30 	bl	80050f8 <__sinit>
 8005498:	4b7c      	ldr	r3, [pc, #496]	; (800568c <_vfiprintf_r+0x20c>)
 800549a:	429c      	cmp	r4, r3
 800549c:	d158      	bne.n	8005550 <_vfiprintf_r+0xd0>
 800549e:	6874      	ldr	r4, [r6, #4]
 80054a0:	89a3      	ldrh	r3, [r4, #12]
 80054a2:	0718      	lsls	r0, r3, #28
 80054a4:	d55e      	bpl.n	8005564 <_vfiprintf_r+0xe4>
 80054a6:	6923      	ldr	r3, [r4, #16]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d05b      	beq.n	8005564 <_vfiprintf_r+0xe4>
 80054ac:	2300      	movs	r3, #0
 80054ae:	9309      	str	r3, [sp, #36]	; 0x24
 80054b0:	2320      	movs	r3, #32
 80054b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80054b6:	2330      	movs	r3, #48	; 0x30
 80054b8:	f04f 0b01 	mov.w	fp, #1
 80054bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054c0:	9503      	str	r5, [sp, #12]
 80054c2:	46b8      	mov	r8, r7
 80054c4:	4645      	mov	r5, r8
 80054c6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80054ca:	b10b      	cbz	r3, 80054d0 <_vfiprintf_r+0x50>
 80054cc:	2b25      	cmp	r3, #37	; 0x25
 80054ce:	d154      	bne.n	800557a <_vfiprintf_r+0xfa>
 80054d0:	ebb8 0a07 	subs.w	sl, r8, r7
 80054d4:	d00b      	beq.n	80054ee <_vfiprintf_r+0x6e>
 80054d6:	4653      	mov	r3, sl
 80054d8:	463a      	mov	r2, r7
 80054da:	4621      	mov	r1, r4
 80054dc:	4630      	mov	r0, r6
 80054de:	f7ff ffbc 	bl	800545a <__sfputs_r>
 80054e2:	3001      	adds	r0, #1
 80054e4:	f000 80c2 	beq.w	800566c <_vfiprintf_r+0x1ec>
 80054e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ea:	4453      	add	r3, sl
 80054ec:	9309      	str	r3, [sp, #36]	; 0x24
 80054ee:	f898 3000 	ldrb.w	r3, [r8]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	f000 80ba 	beq.w	800566c <_vfiprintf_r+0x1ec>
 80054f8:	2300      	movs	r3, #0
 80054fa:	f04f 32ff 	mov.w	r2, #4294967295
 80054fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005502:	9304      	str	r3, [sp, #16]
 8005504:	9307      	str	r3, [sp, #28]
 8005506:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800550a:	931a      	str	r3, [sp, #104]	; 0x68
 800550c:	46a8      	mov	r8, r5
 800550e:	2205      	movs	r2, #5
 8005510:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005514:	485e      	ldr	r0, [pc, #376]	; (8005690 <_vfiprintf_r+0x210>)
 8005516:	f000 fafb 	bl	8005b10 <memchr>
 800551a:	9b04      	ldr	r3, [sp, #16]
 800551c:	bb78      	cbnz	r0, 800557e <_vfiprintf_r+0xfe>
 800551e:	06d9      	lsls	r1, r3, #27
 8005520:	bf44      	itt	mi
 8005522:	2220      	movmi	r2, #32
 8005524:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005528:	071a      	lsls	r2, r3, #28
 800552a:	bf44      	itt	mi
 800552c:	222b      	movmi	r2, #43	; 0x2b
 800552e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005532:	782a      	ldrb	r2, [r5, #0]
 8005534:	2a2a      	cmp	r2, #42	; 0x2a
 8005536:	d02a      	beq.n	800558e <_vfiprintf_r+0x10e>
 8005538:	46a8      	mov	r8, r5
 800553a:	2000      	movs	r0, #0
 800553c:	250a      	movs	r5, #10
 800553e:	9a07      	ldr	r2, [sp, #28]
 8005540:	4641      	mov	r1, r8
 8005542:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005546:	3b30      	subs	r3, #48	; 0x30
 8005548:	2b09      	cmp	r3, #9
 800554a:	d969      	bls.n	8005620 <_vfiprintf_r+0x1a0>
 800554c:	b360      	cbz	r0, 80055a8 <_vfiprintf_r+0x128>
 800554e:	e024      	b.n	800559a <_vfiprintf_r+0x11a>
 8005550:	4b50      	ldr	r3, [pc, #320]	; (8005694 <_vfiprintf_r+0x214>)
 8005552:	429c      	cmp	r4, r3
 8005554:	d101      	bne.n	800555a <_vfiprintf_r+0xda>
 8005556:	68b4      	ldr	r4, [r6, #8]
 8005558:	e7a2      	b.n	80054a0 <_vfiprintf_r+0x20>
 800555a:	4b4f      	ldr	r3, [pc, #316]	; (8005698 <_vfiprintf_r+0x218>)
 800555c:	429c      	cmp	r4, r3
 800555e:	bf08      	it	eq
 8005560:	68f4      	ldreq	r4, [r6, #12]
 8005562:	e79d      	b.n	80054a0 <_vfiprintf_r+0x20>
 8005564:	4621      	mov	r1, r4
 8005566:	4630      	mov	r0, r6
 8005568:	f7ff fc68 	bl	8004e3c <__swsetup_r>
 800556c:	2800      	cmp	r0, #0
 800556e:	d09d      	beq.n	80054ac <_vfiprintf_r+0x2c>
 8005570:	f04f 30ff 	mov.w	r0, #4294967295
 8005574:	b01d      	add	sp, #116	; 0x74
 8005576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800557a:	46a8      	mov	r8, r5
 800557c:	e7a2      	b.n	80054c4 <_vfiprintf_r+0x44>
 800557e:	4a44      	ldr	r2, [pc, #272]	; (8005690 <_vfiprintf_r+0x210>)
 8005580:	4645      	mov	r5, r8
 8005582:	1a80      	subs	r0, r0, r2
 8005584:	fa0b f000 	lsl.w	r0, fp, r0
 8005588:	4318      	orrs	r0, r3
 800558a:	9004      	str	r0, [sp, #16]
 800558c:	e7be      	b.n	800550c <_vfiprintf_r+0x8c>
 800558e:	9a03      	ldr	r2, [sp, #12]
 8005590:	1d11      	adds	r1, r2, #4
 8005592:	6812      	ldr	r2, [r2, #0]
 8005594:	9103      	str	r1, [sp, #12]
 8005596:	2a00      	cmp	r2, #0
 8005598:	db01      	blt.n	800559e <_vfiprintf_r+0x11e>
 800559a:	9207      	str	r2, [sp, #28]
 800559c:	e004      	b.n	80055a8 <_vfiprintf_r+0x128>
 800559e:	4252      	negs	r2, r2
 80055a0:	f043 0302 	orr.w	r3, r3, #2
 80055a4:	9207      	str	r2, [sp, #28]
 80055a6:	9304      	str	r3, [sp, #16]
 80055a8:	f898 3000 	ldrb.w	r3, [r8]
 80055ac:	2b2e      	cmp	r3, #46	; 0x2e
 80055ae:	d10e      	bne.n	80055ce <_vfiprintf_r+0x14e>
 80055b0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80055b4:	2b2a      	cmp	r3, #42	; 0x2a
 80055b6:	d138      	bne.n	800562a <_vfiprintf_r+0x1aa>
 80055b8:	9b03      	ldr	r3, [sp, #12]
 80055ba:	f108 0802 	add.w	r8, r8, #2
 80055be:	1d1a      	adds	r2, r3, #4
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	9203      	str	r2, [sp, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	bfb8      	it	lt
 80055c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80055cc:	9305      	str	r3, [sp, #20]
 80055ce:	4d33      	ldr	r5, [pc, #204]	; (800569c <_vfiprintf_r+0x21c>)
 80055d0:	2203      	movs	r2, #3
 80055d2:	f898 1000 	ldrb.w	r1, [r8]
 80055d6:	4628      	mov	r0, r5
 80055d8:	f000 fa9a 	bl	8005b10 <memchr>
 80055dc:	b140      	cbz	r0, 80055f0 <_vfiprintf_r+0x170>
 80055de:	2340      	movs	r3, #64	; 0x40
 80055e0:	1b40      	subs	r0, r0, r5
 80055e2:	fa03 f000 	lsl.w	r0, r3, r0
 80055e6:	9b04      	ldr	r3, [sp, #16]
 80055e8:	f108 0801 	add.w	r8, r8, #1
 80055ec:	4303      	orrs	r3, r0
 80055ee:	9304      	str	r3, [sp, #16]
 80055f0:	f898 1000 	ldrb.w	r1, [r8]
 80055f4:	2206      	movs	r2, #6
 80055f6:	482a      	ldr	r0, [pc, #168]	; (80056a0 <_vfiprintf_r+0x220>)
 80055f8:	f108 0701 	add.w	r7, r8, #1
 80055fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005600:	f000 fa86 	bl	8005b10 <memchr>
 8005604:	2800      	cmp	r0, #0
 8005606:	d037      	beq.n	8005678 <_vfiprintf_r+0x1f8>
 8005608:	4b26      	ldr	r3, [pc, #152]	; (80056a4 <_vfiprintf_r+0x224>)
 800560a:	bb1b      	cbnz	r3, 8005654 <_vfiprintf_r+0x1d4>
 800560c:	9b03      	ldr	r3, [sp, #12]
 800560e:	3307      	adds	r3, #7
 8005610:	f023 0307 	bic.w	r3, r3, #7
 8005614:	3308      	adds	r3, #8
 8005616:	9303      	str	r3, [sp, #12]
 8005618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800561a:	444b      	add	r3, r9
 800561c:	9309      	str	r3, [sp, #36]	; 0x24
 800561e:	e750      	b.n	80054c2 <_vfiprintf_r+0x42>
 8005620:	fb05 3202 	mla	r2, r5, r2, r3
 8005624:	2001      	movs	r0, #1
 8005626:	4688      	mov	r8, r1
 8005628:	e78a      	b.n	8005540 <_vfiprintf_r+0xc0>
 800562a:	2300      	movs	r3, #0
 800562c:	250a      	movs	r5, #10
 800562e:	4619      	mov	r1, r3
 8005630:	f108 0801 	add.w	r8, r8, #1
 8005634:	9305      	str	r3, [sp, #20]
 8005636:	4640      	mov	r0, r8
 8005638:	f810 2b01 	ldrb.w	r2, [r0], #1
 800563c:	3a30      	subs	r2, #48	; 0x30
 800563e:	2a09      	cmp	r2, #9
 8005640:	d903      	bls.n	800564a <_vfiprintf_r+0x1ca>
 8005642:	2b00      	cmp	r3, #0
 8005644:	d0c3      	beq.n	80055ce <_vfiprintf_r+0x14e>
 8005646:	9105      	str	r1, [sp, #20]
 8005648:	e7c1      	b.n	80055ce <_vfiprintf_r+0x14e>
 800564a:	fb05 2101 	mla	r1, r5, r1, r2
 800564e:	2301      	movs	r3, #1
 8005650:	4680      	mov	r8, r0
 8005652:	e7f0      	b.n	8005636 <_vfiprintf_r+0x1b6>
 8005654:	ab03      	add	r3, sp, #12
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	4622      	mov	r2, r4
 800565a:	4b13      	ldr	r3, [pc, #76]	; (80056a8 <_vfiprintf_r+0x228>)
 800565c:	a904      	add	r1, sp, #16
 800565e:	4630      	mov	r0, r6
 8005660:	f3af 8000 	nop.w
 8005664:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005668:	4681      	mov	r9, r0
 800566a:	d1d5      	bne.n	8005618 <_vfiprintf_r+0x198>
 800566c:	89a3      	ldrh	r3, [r4, #12]
 800566e:	065b      	lsls	r3, r3, #25
 8005670:	f53f af7e 	bmi.w	8005570 <_vfiprintf_r+0xf0>
 8005674:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005676:	e77d      	b.n	8005574 <_vfiprintf_r+0xf4>
 8005678:	ab03      	add	r3, sp, #12
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	4622      	mov	r2, r4
 800567e:	4b0a      	ldr	r3, [pc, #40]	; (80056a8 <_vfiprintf_r+0x228>)
 8005680:	a904      	add	r1, sp, #16
 8005682:	4630      	mov	r0, r6
 8005684:	f000 f888 	bl	8005798 <_printf_i>
 8005688:	e7ec      	b.n	8005664 <_vfiprintf_r+0x1e4>
 800568a:	bf00      	nop
 800568c:	08005e94 	.word	0x08005e94
 8005690:	08005ed4 	.word	0x08005ed4
 8005694:	08005eb4 	.word	0x08005eb4
 8005698:	08005e74 	.word	0x08005e74
 800569c:	08005eda 	.word	0x08005eda
 80056a0:	08005ede 	.word	0x08005ede
 80056a4:	00000000 	.word	0x00000000
 80056a8:	0800545b 	.word	0x0800545b

080056ac <_printf_common>:
 80056ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056b0:	4691      	mov	r9, r2
 80056b2:	461f      	mov	r7, r3
 80056b4:	688a      	ldr	r2, [r1, #8]
 80056b6:	690b      	ldr	r3, [r1, #16]
 80056b8:	4606      	mov	r6, r0
 80056ba:	4293      	cmp	r3, r2
 80056bc:	bfb8      	it	lt
 80056be:	4613      	movlt	r3, r2
 80056c0:	f8c9 3000 	str.w	r3, [r9]
 80056c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056c8:	460c      	mov	r4, r1
 80056ca:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056ce:	b112      	cbz	r2, 80056d6 <_printf_common+0x2a>
 80056d0:	3301      	adds	r3, #1
 80056d2:	f8c9 3000 	str.w	r3, [r9]
 80056d6:	6823      	ldr	r3, [r4, #0]
 80056d8:	0699      	lsls	r1, r3, #26
 80056da:	bf42      	ittt	mi
 80056dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80056e0:	3302      	addmi	r3, #2
 80056e2:	f8c9 3000 	strmi.w	r3, [r9]
 80056e6:	6825      	ldr	r5, [r4, #0]
 80056e8:	f015 0506 	ands.w	r5, r5, #6
 80056ec:	d107      	bne.n	80056fe <_printf_common+0x52>
 80056ee:	f104 0a19 	add.w	sl, r4, #25
 80056f2:	68e3      	ldr	r3, [r4, #12]
 80056f4:	f8d9 2000 	ldr.w	r2, [r9]
 80056f8:	1a9b      	subs	r3, r3, r2
 80056fa:	42ab      	cmp	r3, r5
 80056fc:	dc29      	bgt.n	8005752 <_printf_common+0xa6>
 80056fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005702:	6822      	ldr	r2, [r4, #0]
 8005704:	3300      	adds	r3, #0
 8005706:	bf18      	it	ne
 8005708:	2301      	movne	r3, #1
 800570a:	0692      	lsls	r2, r2, #26
 800570c:	d42e      	bmi.n	800576c <_printf_common+0xc0>
 800570e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005712:	4639      	mov	r1, r7
 8005714:	4630      	mov	r0, r6
 8005716:	47c0      	blx	r8
 8005718:	3001      	adds	r0, #1
 800571a:	d021      	beq.n	8005760 <_printf_common+0xb4>
 800571c:	6823      	ldr	r3, [r4, #0]
 800571e:	68e5      	ldr	r5, [r4, #12]
 8005720:	f003 0306 	and.w	r3, r3, #6
 8005724:	2b04      	cmp	r3, #4
 8005726:	bf18      	it	ne
 8005728:	2500      	movne	r5, #0
 800572a:	f8d9 2000 	ldr.w	r2, [r9]
 800572e:	f04f 0900 	mov.w	r9, #0
 8005732:	bf08      	it	eq
 8005734:	1aad      	subeq	r5, r5, r2
 8005736:	68a3      	ldr	r3, [r4, #8]
 8005738:	6922      	ldr	r2, [r4, #16]
 800573a:	bf08      	it	eq
 800573c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005740:	4293      	cmp	r3, r2
 8005742:	bfc4      	itt	gt
 8005744:	1a9b      	subgt	r3, r3, r2
 8005746:	18ed      	addgt	r5, r5, r3
 8005748:	341a      	adds	r4, #26
 800574a:	454d      	cmp	r5, r9
 800574c:	d11a      	bne.n	8005784 <_printf_common+0xd8>
 800574e:	2000      	movs	r0, #0
 8005750:	e008      	b.n	8005764 <_printf_common+0xb8>
 8005752:	2301      	movs	r3, #1
 8005754:	4652      	mov	r2, sl
 8005756:	4639      	mov	r1, r7
 8005758:	4630      	mov	r0, r6
 800575a:	47c0      	blx	r8
 800575c:	3001      	adds	r0, #1
 800575e:	d103      	bne.n	8005768 <_printf_common+0xbc>
 8005760:	f04f 30ff 	mov.w	r0, #4294967295
 8005764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005768:	3501      	adds	r5, #1
 800576a:	e7c2      	b.n	80056f2 <_printf_common+0x46>
 800576c:	2030      	movs	r0, #48	; 0x30
 800576e:	18e1      	adds	r1, r4, r3
 8005770:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005774:	1c5a      	adds	r2, r3, #1
 8005776:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800577a:	4422      	add	r2, r4
 800577c:	3302      	adds	r3, #2
 800577e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005782:	e7c4      	b.n	800570e <_printf_common+0x62>
 8005784:	2301      	movs	r3, #1
 8005786:	4622      	mov	r2, r4
 8005788:	4639      	mov	r1, r7
 800578a:	4630      	mov	r0, r6
 800578c:	47c0      	blx	r8
 800578e:	3001      	adds	r0, #1
 8005790:	d0e6      	beq.n	8005760 <_printf_common+0xb4>
 8005792:	f109 0901 	add.w	r9, r9, #1
 8005796:	e7d8      	b.n	800574a <_printf_common+0x9e>

08005798 <_printf_i>:
 8005798:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800579c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80057a0:	460c      	mov	r4, r1
 80057a2:	7e09      	ldrb	r1, [r1, #24]
 80057a4:	b085      	sub	sp, #20
 80057a6:	296e      	cmp	r1, #110	; 0x6e
 80057a8:	4617      	mov	r7, r2
 80057aa:	4606      	mov	r6, r0
 80057ac:	4698      	mov	r8, r3
 80057ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057b0:	f000 80b3 	beq.w	800591a <_printf_i+0x182>
 80057b4:	d822      	bhi.n	80057fc <_printf_i+0x64>
 80057b6:	2963      	cmp	r1, #99	; 0x63
 80057b8:	d036      	beq.n	8005828 <_printf_i+0x90>
 80057ba:	d80a      	bhi.n	80057d2 <_printf_i+0x3a>
 80057bc:	2900      	cmp	r1, #0
 80057be:	f000 80b9 	beq.w	8005934 <_printf_i+0x19c>
 80057c2:	2958      	cmp	r1, #88	; 0x58
 80057c4:	f000 8083 	beq.w	80058ce <_printf_i+0x136>
 80057c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057cc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80057d0:	e032      	b.n	8005838 <_printf_i+0xa0>
 80057d2:	2964      	cmp	r1, #100	; 0x64
 80057d4:	d001      	beq.n	80057da <_printf_i+0x42>
 80057d6:	2969      	cmp	r1, #105	; 0x69
 80057d8:	d1f6      	bne.n	80057c8 <_printf_i+0x30>
 80057da:	6820      	ldr	r0, [r4, #0]
 80057dc:	6813      	ldr	r3, [r2, #0]
 80057de:	0605      	lsls	r5, r0, #24
 80057e0:	f103 0104 	add.w	r1, r3, #4
 80057e4:	d52a      	bpl.n	800583c <_printf_i+0xa4>
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6011      	str	r1, [r2, #0]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	da03      	bge.n	80057f6 <_printf_i+0x5e>
 80057ee:	222d      	movs	r2, #45	; 0x2d
 80057f0:	425b      	negs	r3, r3
 80057f2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80057f6:	486f      	ldr	r0, [pc, #444]	; (80059b4 <_printf_i+0x21c>)
 80057f8:	220a      	movs	r2, #10
 80057fa:	e039      	b.n	8005870 <_printf_i+0xd8>
 80057fc:	2973      	cmp	r1, #115	; 0x73
 80057fe:	f000 809d 	beq.w	800593c <_printf_i+0x1a4>
 8005802:	d808      	bhi.n	8005816 <_printf_i+0x7e>
 8005804:	296f      	cmp	r1, #111	; 0x6f
 8005806:	d020      	beq.n	800584a <_printf_i+0xb2>
 8005808:	2970      	cmp	r1, #112	; 0x70
 800580a:	d1dd      	bne.n	80057c8 <_printf_i+0x30>
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	f043 0320 	orr.w	r3, r3, #32
 8005812:	6023      	str	r3, [r4, #0]
 8005814:	e003      	b.n	800581e <_printf_i+0x86>
 8005816:	2975      	cmp	r1, #117	; 0x75
 8005818:	d017      	beq.n	800584a <_printf_i+0xb2>
 800581a:	2978      	cmp	r1, #120	; 0x78
 800581c:	d1d4      	bne.n	80057c8 <_printf_i+0x30>
 800581e:	2378      	movs	r3, #120	; 0x78
 8005820:	4865      	ldr	r0, [pc, #404]	; (80059b8 <_printf_i+0x220>)
 8005822:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005826:	e055      	b.n	80058d4 <_printf_i+0x13c>
 8005828:	6813      	ldr	r3, [r2, #0]
 800582a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800582e:	1d19      	adds	r1, r3, #4
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	6011      	str	r1, [r2, #0]
 8005834:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005838:	2301      	movs	r3, #1
 800583a:	e08c      	b.n	8005956 <_printf_i+0x1be>
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005842:	6011      	str	r1, [r2, #0]
 8005844:	bf18      	it	ne
 8005846:	b21b      	sxthne	r3, r3
 8005848:	e7cf      	b.n	80057ea <_printf_i+0x52>
 800584a:	6813      	ldr	r3, [r2, #0]
 800584c:	6825      	ldr	r5, [r4, #0]
 800584e:	1d18      	adds	r0, r3, #4
 8005850:	6010      	str	r0, [r2, #0]
 8005852:	0628      	lsls	r0, r5, #24
 8005854:	d501      	bpl.n	800585a <_printf_i+0xc2>
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	e002      	b.n	8005860 <_printf_i+0xc8>
 800585a:	0668      	lsls	r0, r5, #25
 800585c:	d5fb      	bpl.n	8005856 <_printf_i+0xbe>
 800585e:	881b      	ldrh	r3, [r3, #0]
 8005860:	296f      	cmp	r1, #111	; 0x6f
 8005862:	bf14      	ite	ne
 8005864:	220a      	movne	r2, #10
 8005866:	2208      	moveq	r2, #8
 8005868:	4852      	ldr	r0, [pc, #328]	; (80059b4 <_printf_i+0x21c>)
 800586a:	2100      	movs	r1, #0
 800586c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005870:	6865      	ldr	r5, [r4, #4]
 8005872:	2d00      	cmp	r5, #0
 8005874:	60a5      	str	r5, [r4, #8]
 8005876:	f2c0 8095 	blt.w	80059a4 <_printf_i+0x20c>
 800587a:	6821      	ldr	r1, [r4, #0]
 800587c:	f021 0104 	bic.w	r1, r1, #4
 8005880:	6021      	str	r1, [r4, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d13d      	bne.n	8005902 <_printf_i+0x16a>
 8005886:	2d00      	cmp	r5, #0
 8005888:	f040 808e 	bne.w	80059a8 <_printf_i+0x210>
 800588c:	4665      	mov	r5, ip
 800588e:	2a08      	cmp	r2, #8
 8005890:	d10b      	bne.n	80058aa <_printf_i+0x112>
 8005892:	6823      	ldr	r3, [r4, #0]
 8005894:	07db      	lsls	r3, r3, #31
 8005896:	d508      	bpl.n	80058aa <_printf_i+0x112>
 8005898:	6923      	ldr	r3, [r4, #16]
 800589a:	6862      	ldr	r2, [r4, #4]
 800589c:	429a      	cmp	r2, r3
 800589e:	bfde      	ittt	le
 80058a0:	2330      	movle	r3, #48	; 0x30
 80058a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058a6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80058aa:	ebac 0305 	sub.w	r3, ip, r5
 80058ae:	6123      	str	r3, [r4, #16]
 80058b0:	f8cd 8000 	str.w	r8, [sp]
 80058b4:	463b      	mov	r3, r7
 80058b6:	aa03      	add	r2, sp, #12
 80058b8:	4621      	mov	r1, r4
 80058ba:	4630      	mov	r0, r6
 80058bc:	f7ff fef6 	bl	80056ac <_printf_common>
 80058c0:	3001      	adds	r0, #1
 80058c2:	d14d      	bne.n	8005960 <_printf_i+0x1c8>
 80058c4:	f04f 30ff 	mov.w	r0, #4294967295
 80058c8:	b005      	add	sp, #20
 80058ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058ce:	4839      	ldr	r0, [pc, #228]	; (80059b4 <_printf_i+0x21c>)
 80058d0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80058d4:	6813      	ldr	r3, [r2, #0]
 80058d6:	6821      	ldr	r1, [r4, #0]
 80058d8:	1d1d      	adds	r5, r3, #4
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6015      	str	r5, [r2, #0]
 80058de:	060a      	lsls	r2, r1, #24
 80058e0:	d50b      	bpl.n	80058fa <_printf_i+0x162>
 80058e2:	07ca      	lsls	r2, r1, #31
 80058e4:	bf44      	itt	mi
 80058e6:	f041 0120 	orrmi.w	r1, r1, #32
 80058ea:	6021      	strmi	r1, [r4, #0]
 80058ec:	b91b      	cbnz	r3, 80058f6 <_printf_i+0x15e>
 80058ee:	6822      	ldr	r2, [r4, #0]
 80058f0:	f022 0220 	bic.w	r2, r2, #32
 80058f4:	6022      	str	r2, [r4, #0]
 80058f6:	2210      	movs	r2, #16
 80058f8:	e7b7      	b.n	800586a <_printf_i+0xd2>
 80058fa:	064d      	lsls	r5, r1, #25
 80058fc:	bf48      	it	mi
 80058fe:	b29b      	uxthmi	r3, r3
 8005900:	e7ef      	b.n	80058e2 <_printf_i+0x14a>
 8005902:	4665      	mov	r5, ip
 8005904:	fbb3 f1f2 	udiv	r1, r3, r2
 8005908:	fb02 3311 	mls	r3, r2, r1, r3
 800590c:	5cc3      	ldrb	r3, [r0, r3]
 800590e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005912:	460b      	mov	r3, r1
 8005914:	2900      	cmp	r1, #0
 8005916:	d1f5      	bne.n	8005904 <_printf_i+0x16c>
 8005918:	e7b9      	b.n	800588e <_printf_i+0xf6>
 800591a:	6813      	ldr	r3, [r2, #0]
 800591c:	6825      	ldr	r5, [r4, #0]
 800591e:	1d18      	adds	r0, r3, #4
 8005920:	6961      	ldr	r1, [r4, #20]
 8005922:	6010      	str	r0, [r2, #0]
 8005924:	0628      	lsls	r0, r5, #24
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	d501      	bpl.n	800592e <_printf_i+0x196>
 800592a:	6019      	str	r1, [r3, #0]
 800592c:	e002      	b.n	8005934 <_printf_i+0x19c>
 800592e:	066a      	lsls	r2, r5, #25
 8005930:	d5fb      	bpl.n	800592a <_printf_i+0x192>
 8005932:	8019      	strh	r1, [r3, #0]
 8005934:	2300      	movs	r3, #0
 8005936:	4665      	mov	r5, ip
 8005938:	6123      	str	r3, [r4, #16]
 800593a:	e7b9      	b.n	80058b0 <_printf_i+0x118>
 800593c:	6813      	ldr	r3, [r2, #0]
 800593e:	1d19      	adds	r1, r3, #4
 8005940:	6011      	str	r1, [r2, #0]
 8005942:	681d      	ldr	r5, [r3, #0]
 8005944:	6862      	ldr	r2, [r4, #4]
 8005946:	2100      	movs	r1, #0
 8005948:	4628      	mov	r0, r5
 800594a:	f000 f8e1 	bl	8005b10 <memchr>
 800594e:	b108      	cbz	r0, 8005954 <_printf_i+0x1bc>
 8005950:	1b40      	subs	r0, r0, r5
 8005952:	6060      	str	r0, [r4, #4]
 8005954:	6863      	ldr	r3, [r4, #4]
 8005956:	6123      	str	r3, [r4, #16]
 8005958:	2300      	movs	r3, #0
 800595a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800595e:	e7a7      	b.n	80058b0 <_printf_i+0x118>
 8005960:	6923      	ldr	r3, [r4, #16]
 8005962:	462a      	mov	r2, r5
 8005964:	4639      	mov	r1, r7
 8005966:	4630      	mov	r0, r6
 8005968:	47c0      	blx	r8
 800596a:	3001      	adds	r0, #1
 800596c:	d0aa      	beq.n	80058c4 <_printf_i+0x12c>
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	079b      	lsls	r3, r3, #30
 8005972:	d413      	bmi.n	800599c <_printf_i+0x204>
 8005974:	68e0      	ldr	r0, [r4, #12]
 8005976:	9b03      	ldr	r3, [sp, #12]
 8005978:	4298      	cmp	r0, r3
 800597a:	bfb8      	it	lt
 800597c:	4618      	movlt	r0, r3
 800597e:	e7a3      	b.n	80058c8 <_printf_i+0x130>
 8005980:	2301      	movs	r3, #1
 8005982:	464a      	mov	r2, r9
 8005984:	4639      	mov	r1, r7
 8005986:	4630      	mov	r0, r6
 8005988:	47c0      	blx	r8
 800598a:	3001      	adds	r0, #1
 800598c:	d09a      	beq.n	80058c4 <_printf_i+0x12c>
 800598e:	3501      	adds	r5, #1
 8005990:	68e3      	ldr	r3, [r4, #12]
 8005992:	9a03      	ldr	r2, [sp, #12]
 8005994:	1a9b      	subs	r3, r3, r2
 8005996:	42ab      	cmp	r3, r5
 8005998:	dcf2      	bgt.n	8005980 <_printf_i+0x1e8>
 800599a:	e7eb      	b.n	8005974 <_printf_i+0x1dc>
 800599c:	2500      	movs	r5, #0
 800599e:	f104 0919 	add.w	r9, r4, #25
 80059a2:	e7f5      	b.n	8005990 <_printf_i+0x1f8>
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d1ac      	bne.n	8005902 <_printf_i+0x16a>
 80059a8:	7803      	ldrb	r3, [r0, #0]
 80059aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80059b2:	e76c      	b.n	800588e <_printf_i+0xf6>
 80059b4:	08005ee5 	.word	0x08005ee5
 80059b8:	08005ef6 	.word	0x08005ef6

080059bc <_sbrk_r>:
 80059bc:	b538      	push	{r3, r4, r5, lr}
 80059be:	2300      	movs	r3, #0
 80059c0:	4c05      	ldr	r4, [pc, #20]	; (80059d8 <_sbrk_r+0x1c>)
 80059c2:	4605      	mov	r5, r0
 80059c4:	4608      	mov	r0, r1
 80059c6:	6023      	str	r3, [r4, #0]
 80059c8:	f7fb fd50 	bl	800146c <_sbrk>
 80059cc:	1c43      	adds	r3, r0, #1
 80059ce:	d102      	bne.n	80059d6 <_sbrk_r+0x1a>
 80059d0:	6823      	ldr	r3, [r4, #0]
 80059d2:	b103      	cbz	r3, 80059d6 <_sbrk_r+0x1a>
 80059d4:	602b      	str	r3, [r5, #0]
 80059d6:	bd38      	pop	{r3, r4, r5, pc}
 80059d8:	20000278 	.word	0x20000278

080059dc <__sread>:
 80059dc:	b510      	push	{r4, lr}
 80059de:	460c      	mov	r4, r1
 80059e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059e4:	f000 f8a4 	bl	8005b30 <_read_r>
 80059e8:	2800      	cmp	r0, #0
 80059ea:	bfab      	itete	ge
 80059ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80059ee:	89a3      	ldrhlt	r3, [r4, #12]
 80059f0:	181b      	addge	r3, r3, r0
 80059f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80059f6:	bfac      	ite	ge
 80059f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80059fa:	81a3      	strhlt	r3, [r4, #12]
 80059fc:	bd10      	pop	{r4, pc}

080059fe <__swrite>:
 80059fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a02:	461f      	mov	r7, r3
 8005a04:	898b      	ldrh	r3, [r1, #12]
 8005a06:	4605      	mov	r5, r0
 8005a08:	05db      	lsls	r3, r3, #23
 8005a0a:	460c      	mov	r4, r1
 8005a0c:	4616      	mov	r6, r2
 8005a0e:	d505      	bpl.n	8005a1c <__swrite+0x1e>
 8005a10:	2302      	movs	r3, #2
 8005a12:	2200      	movs	r2, #0
 8005a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a18:	f000 f868 	bl	8005aec <_lseek_r>
 8005a1c:	89a3      	ldrh	r3, [r4, #12]
 8005a1e:	4632      	mov	r2, r6
 8005a20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a24:	81a3      	strh	r3, [r4, #12]
 8005a26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a2a:	463b      	mov	r3, r7
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a32:	f000 b817 	b.w	8005a64 <_write_r>

08005a36 <__sseek>:
 8005a36:	b510      	push	{r4, lr}
 8005a38:	460c      	mov	r4, r1
 8005a3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a3e:	f000 f855 	bl	8005aec <_lseek_r>
 8005a42:	1c43      	adds	r3, r0, #1
 8005a44:	89a3      	ldrh	r3, [r4, #12]
 8005a46:	bf15      	itete	ne
 8005a48:	6560      	strne	r0, [r4, #84]	; 0x54
 8005a4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005a4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005a52:	81a3      	strheq	r3, [r4, #12]
 8005a54:	bf18      	it	ne
 8005a56:	81a3      	strhne	r3, [r4, #12]
 8005a58:	bd10      	pop	{r4, pc}

08005a5a <__sclose>:
 8005a5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a5e:	f000 b813 	b.w	8005a88 <_close_r>
	...

08005a64 <_write_r>:
 8005a64:	b538      	push	{r3, r4, r5, lr}
 8005a66:	4605      	mov	r5, r0
 8005a68:	4608      	mov	r0, r1
 8005a6a:	4611      	mov	r1, r2
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	4c05      	ldr	r4, [pc, #20]	; (8005a84 <_write_r+0x20>)
 8005a70:	6022      	str	r2, [r4, #0]
 8005a72:	461a      	mov	r2, r3
 8005a74:	f7fb fb68 	bl	8001148 <_write>
 8005a78:	1c43      	adds	r3, r0, #1
 8005a7a:	d102      	bne.n	8005a82 <_write_r+0x1e>
 8005a7c:	6823      	ldr	r3, [r4, #0]
 8005a7e:	b103      	cbz	r3, 8005a82 <_write_r+0x1e>
 8005a80:	602b      	str	r3, [r5, #0]
 8005a82:	bd38      	pop	{r3, r4, r5, pc}
 8005a84:	20000278 	.word	0x20000278

08005a88 <_close_r>:
 8005a88:	b538      	push	{r3, r4, r5, lr}
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	4c05      	ldr	r4, [pc, #20]	; (8005aa4 <_close_r+0x1c>)
 8005a8e:	4605      	mov	r5, r0
 8005a90:	4608      	mov	r0, r1
 8005a92:	6023      	str	r3, [r4, #0]
 8005a94:	f7fb fb84 	bl	80011a0 <_close>
 8005a98:	1c43      	adds	r3, r0, #1
 8005a9a:	d102      	bne.n	8005aa2 <_close_r+0x1a>
 8005a9c:	6823      	ldr	r3, [r4, #0]
 8005a9e:	b103      	cbz	r3, 8005aa2 <_close_r+0x1a>
 8005aa0:	602b      	str	r3, [r5, #0]
 8005aa2:	bd38      	pop	{r3, r4, r5, pc}
 8005aa4:	20000278 	.word	0x20000278

08005aa8 <_fstat_r>:
 8005aa8:	b538      	push	{r3, r4, r5, lr}
 8005aaa:	2300      	movs	r3, #0
 8005aac:	4c06      	ldr	r4, [pc, #24]	; (8005ac8 <_fstat_r+0x20>)
 8005aae:	4605      	mov	r5, r0
 8005ab0:	4608      	mov	r0, r1
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	6023      	str	r3, [r4, #0]
 8005ab6:	f7fb fbc3 	bl	8001240 <_fstat>
 8005aba:	1c43      	adds	r3, r0, #1
 8005abc:	d102      	bne.n	8005ac4 <_fstat_r+0x1c>
 8005abe:	6823      	ldr	r3, [r4, #0]
 8005ac0:	b103      	cbz	r3, 8005ac4 <_fstat_r+0x1c>
 8005ac2:	602b      	str	r3, [r5, #0]
 8005ac4:	bd38      	pop	{r3, r4, r5, pc}
 8005ac6:	bf00      	nop
 8005ac8:	20000278 	.word	0x20000278

08005acc <_isatty_r>:
 8005acc:	b538      	push	{r3, r4, r5, lr}
 8005ace:	2300      	movs	r3, #0
 8005ad0:	4c05      	ldr	r4, [pc, #20]	; (8005ae8 <_isatty_r+0x1c>)
 8005ad2:	4605      	mov	r5, r0
 8005ad4:	4608      	mov	r0, r1
 8005ad6:	6023      	str	r3, [r4, #0]
 8005ad8:	f7fb fb20 	bl	800111c <_isatty>
 8005adc:	1c43      	adds	r3, r0, #1
 8005ade:	d102      	bne.n	8005ae6 <_isatty_r+0x1a>
 8005ae0:	6823      	ldr	r3, [r4, #0]
 8005ae2:	b103      	cbz	r3, 8005ae6 <_isatty_r+0x1a>
 8005ae4:	602b      	str	r3, [r5, #0]
 8005ae6:	bd38      	pop	{r3, r4, r5, pc}
 8005ae8:	20000278 	.word	0x20000278

08005aec <_lseek_r>:
 8005aec:	b538      	push	{r3, r4, r5, lr}
 8005aee:	4605      	mov	r5, r0
 8005af0:	4608      	mov	r0, r1
 8005af2:	4611      	mov	r1, r2
 8005af4:	2200      	movs	r2, #0
 8005af6:	4c05      	ldr	r4, [pc, #20]	; (8005b0c <_lseek_r+0x20>)
 8005af8:	6022      	str	r2, [r4, #0]
 8005afa:	461a      	mov	r2, r3
 8005afc:	f7fb fb67 	bl	80011ce <_lseek>
 8005b00:	1c43      	adds	r3, r0, #1
 8005b02:	d102      	bne.n	8005b0a <_lseek_r+0x1e>
 8005b04:	6823      	ldr	r3, [r4, #0]
 8005b06:	b103      	cbz	r3, 8005b0a <_lseek_r+0x1e>
 8005b08:	602b      	str	r3, [r5, #0]
 8005b0a:	bd38      	pop	{r3, r4, r5, pc}
 8005b0c:	20000278 	.word	0x20000278

08005b10 <memchr>:
 8005b10:	b510      	push	{r4, lr}
 8005b12:	b2c9      	uxtb	r1, r1
 8005b14:	4402      	add	r2, r0
 8005b16:	4290      	cmp	r0, r2
 8005b18:	4603      	mov	r3, r0
 8005b1a:	d101      	bne.n	8005b20 <memchr+0x10>
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	e003      	b.n	8005b28 <memchr+0x18>
 8005b20:	781c      	ldrb	r4, [r3, #0]
 8005b22:	3001      	adds	r0, #1
 8005b24:	428c      	cmp	r4, r1
 8005b26:	d1f6      	bne.n	8005b16 <memchr+0x6>
 8005b28:	4618      	mov	r0, r3
 8005b2a:	bd10      	pop	{r4, pc}

08005b2c <__malloc_lock>:
 8005b2c:	4770      	bx	lr

08005b2e <__malloc_unlock>:
 8005b2e:	4770      	bx	lr

08005b30 <_read_r>:
 8005b30:	b538      	push	{r3, r4, r5, lr}
 8005b32:	4605      	mov	r5, r0
 8005b34:	4608      	mov	r0, r1
 8005b36:	4611      	mov	r1, r2
 8005b38:	2200      	movs	r2, #0
 8005b3a:	4c05      	ldr	r4, [pc, #20]	; (8005b50 <_read_r+0x20>)
 8005b3c:	6022      	str	r2, [r4, #0]
 8005b3e:	461a      	mov	r2, r3
 8005b40:	f7fb fb56 	bl	80011f0 <_read>
 8005b44:	1c43      	adds	r3, r0, #1
 8005b46:	d102      	bne.n	8005b4e <_read_r+0x1e>
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	b103      	cbz	r3, 8005b4e <_read_r+0x1e>
 8005b4c:	602b      	str	r3, [r5, #0]
 8005b4e:	bd38      	pop	{r3, r4, r5, pc}
 8005b50:	20000278 	.word	0x20000278

08005b54 <_init>:
 8005b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b56:	bf00      	nop
 8005b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b5a:	bc08      	pop	{r3}
 8005b5c:	469e      	mov	lr, r3
 8005b5e:	4770      	bx	lr

08005b60 <_fini>:
 8005b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b62:	bf00      	nop
 8005b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b66:	bc08      	pop	{r3}
 8005b68:	469e      	mov	lr, r3
 8005b6a:	4770      	bx	lr
