{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 19:00:26 2018 " "Info: Processing started: Tue Mar 27 19:00:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 register VGA_Timer:comp_VGA_Timer\|column\[7\] register VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 28.181 ns " "Info: Slack time is 28.181 ns for clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" between source register \"VGA_Timer:comp_VGA_Timer\|column\[7\]\" and destination register \"VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "84.61 MHz 11.819 ns " "Info: Fmax is 84.61 MHz (period= 11.819 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.761 ns + Largest register register " "Info: + Largest register to register requirement is 39.761 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.581 ns " "Info: + Latch edge is 37.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 destination 2.526 ns + Shortest register " "Info: + Shortest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" to destination register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 68 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.526 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 3 REG LCFF_X25_Y12_N29 2 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.83 % ) " "Info: Total cell delay = 0.602 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.924 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 source 2.526 ns - Longest register " "Info: - Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" to source register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 68 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.526 ns VGA_Timer:comp_VGA_Timer\|column\[7\] 3 REG LCFF_X23_Y12_N17 7 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer\|column\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "../VGA_Timer/VGA_Timer.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Timer/VGA_Timer.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.83 % ) " "Info: Total cell delay = 0.602 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.924 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../VGA_Timer/VGA_Timer.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Timer/VGA_Timer.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.580 ns - Longest register register " "Info: - Longest register to register delay is 11.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Timer:comp_VGA_Timer\|column\[7\] 1 REG LCFF_X23_Y12_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer\|column\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "../VGA_Timer/VGA_Timer.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Timer/VGA_Timer.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.495 ns) 1.367 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~1 2 COMB LCCOMB_X21_Y12_N0 2 " "Info: 2: + IC(0.872 ns) + CELL(0.495 ns) = 1.367 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { VGA_Timer:comp_VGA_Timer|column[7] VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.447 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~3 3 COMB LCCOMB_X21_Y12_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.447 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.527 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~5 4 COMB LCCOMB_X21_Y12_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.527 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.985 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~6 5 COMB LCCOMB_X21_Y12_N6 15 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.985 ns; Loc. = LCCOMB_X21_Y12_N6; Fanout = 15; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.319 ns) 3.150 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[52\]~51 6 COMB LCCOMB_X24_Y12_N28 2 " "Info: 6: + IC(0.846 ns) + CELL(0.319 ns) = 3.150 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[52\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.495 ns) 4.447 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[5\]~3 7 COMB LCCOMB_X21_Y12_N22 2 " "Info: 7: + IC(0.802 ns) + CELL(0.495 ns) = 4.447 ns; Loc. = LCCOMB_X21_Y12_N22; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.527 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[6\]~5 8 COMB LCCOMB_X21_Y12_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.527 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.607 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~7 9 COMB LCCOMB_X21_Y12_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.607 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.065 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~8 10 COMB LCCOMB_X21_Y12_N28 13 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.065 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 13; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.322 ns) 6.270 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[61\]~42 11 COMB LCCOMB_X24_Y12_N6 2 " "Info: 11: + IC(0.883 ns) + CELL(0.322 ns) = 6.270 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[61\]~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.620 ns) 7.730 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~5 12 COMB LCCOMB_X25_Y12_N14 1 " "Info: 12: + IC(0.840 ns) + CELL(0.620 ns) = 7.730 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.810 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~7 13 COMB LCCOMB_X25_Y12_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.810 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.268 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~8 14 COMB LCCOMB_X25_Y12_N18 9 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 8.268 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 9; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.178 ns) 9.039 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[68\]~214 15 COMB LCCOMB_X24_Y12_N14 1 " "Info: 15: + IC(0.593 ns) + CELL(0.178 ns) = 9.039 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[68\]~214'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.517 ns) 10.054 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[5\]~3 16 COMB LCCOMB_X25_Y12_N2 1 " "Info: 16: + IC(0.498 ns) + CELL(0.517 ns) = 10.054 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.134 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[6\]~5 17 COMB LCCOMB_X25_Y12_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.134 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.214 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~7 18 COMB LCCOMB_X25_Y12_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.214 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.672 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~8 19 COMB LCCOMB_X25_Y12_N8 1 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 10.672 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 11.484 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B~9 20 COMB LCCOMB_X25_Y12_N28 1 " "Info: 20: + IC(0.291 ns) + CELL(0.521 ns) = 11.484 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|B~9 } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.580 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 21 REG LCFF_X25_Y12_N29 2 " "Info: 21: + IC(0.000 ns) + CELL(0.096 ns) = 11.580 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.955 ns ( 51.42 % ) " "Info: Total cell delay = 5.955 ns ( 51.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.625 ns ( 48.58 % ) " "Info: Total interconnect delay = 5.625 ns ( 48.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.580 ns" { VGA_Timer:comp_VGA_Timer|column[7] VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.580 ns" { VGA_Timer:comp_VGA_Timer|column[7] {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|B~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.846ns 0.802ns 0.000ns 0.000ns 0.000ns 0.883ns 0.840ns 0.000ns 0.000ns 0.593ns 0.498ns 0.000ns 0.000ns 0.000ns 0.291ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.620ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.458ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.580 ns" { VGA_Timer:comp_VGA_Timer|column[7] VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.580 ns" { VGA_Timer:comp_VGA_Timer|column[7] {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|B~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.846ns 0.802ns 0.000ns 0.000ns 0.000ns 0.883ns 0.840ns 0.000ns 0.000ns 0.593ns 0.498ns 0.000ns 0.000ns 0.000ns 0.291ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.620ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.458ns 0.521ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 register LVDS_tx:comp_LVDS_tx\|counter\[1\] register LVDS_tx:comp_LVDS_tx\|tx2_out 2.914 ns " "Info: Slack time is 2.914 ns for clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" between source register \"LVDS_tx:comp_LVDS_tx\|counter\[1\]\" and destination register \"LVDS_tx:comp_LVDS_tx\|tx2_out\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "357.14 MHz 2.8 ns " "Info: Fmax is 357.14 MHz (period= 2.8 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.475 ns + Largest register register " "Info: + Largest register to register requirement is 5.475 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.714 ns + " "Info: + Setup relationship between source and destination is 5.714 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 3.295 ns " "Info: + Latch edge is 3.295 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 5.714 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 5.714 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 destination 2.511 ns + Shortest register " "Info: + Shortest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to destination register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|tx2_out 3 REG LCFF_X24_Y8_N21 1 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N21; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx\|tx2_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 source 2.511 ns - Longest register " "Info: - Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 3 REG LCFF_X24_Y8_N25 9 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.561 ns - Longest register register " "Info: - Longest register to register delay is 2.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 1 REG LCFF_X24_Y8_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.545 ns) 0.953 ns LVDS_tx:comp_LVDS_tx\|Mux2~1 2 COMB LCCOMB_X24_Y8_N16 1 " "Info: 2: + IC(0.408 ns) + CELL(0.545 ns) = 0.953 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|Mux2~1 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.521 ns) 1.993 ns LVDS_tx:comp_LVDS_tx\|Mux2~2 3 COMB LCCOMB_X24_Y8_N28 1 " "Info: 3: + IC(0.519 ns) + CELL(0.521 ns) = 1.993 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { LVDS_tx:comp_LVDS_tx|Mux2~1 LVDS_tx:comp_LVDS_tx|Mux2~2 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 2.465 ns LVDS_tx:comp_LVDS_tx\|Mux2~3 4 COMB LCCOMB_X24_Y8_N20 1 " "Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 2.465 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|Mux2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { LVDS_tx:comp_LVDS_tx|Mux2~2 LVDS_tx:comp_LVDS_tx|Mux2~3 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.561 ns LVDS_tx:comp_LVDS_tx\|tx2_out 5 REG LCFF_X24_Y8_N21 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.561 ns; Loc. = LCFF_X24_Y8_N21; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx\|tx2_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LVDS_tx:comp_LVDS_tx|Mux2~3 LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 52.32 % ) " "Info: Total cell delay = 1.340 ns ( 52.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 47.68 % ) " "Info: Total interconnect delay = 1.221 ns ( 47.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|Mux2~1 LVDS_tx:comp_LVDS_tx|Mux2~2 LVDS_tx:comp_LVDS_tx|Mux2~3 LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { LVDS_tx:comp_LVDS_tx|counter[1] {} LVDS_tx:comp_LVDS_tx|Mux2~1 {} LVDS_tx:comp_LVDS_tx|Mux2~2 {} LVDS_tx:comp_LVDS_tx|Mux2~3 {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.408ns 0.519ns 0.294ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|Mux2~1 LVDS_tx:comp_LVDS_tx|Mux2~2 LVDS_tx:comp_LVDS_tx|Mux2~3 LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { LVDS_tx:comp_LVDS_tx|counter[1] {} LVDS_tx:comp_LVDS_tx|Mux2~1 {} LVDS_tx:comp_LVDS_tx|Mux2~2 {} LVDS_tx:comp_LVDS_tx|Mux2~3 {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.408ns 0.519ns 0.294ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 register VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] register VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" between source register \"VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]\" and destination register \"VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 1 REG LCFF_X25_Y12_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B~9 2 COMB LCCOMB_X25_Y12_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] VGA_Video_Generator:comp_VGA_Video_Generator|B~9 } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 3 REG LCFF_X25_Y12_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} VGA_Video_Generator:comp_VGA_Video_Generator|B~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 destination 2.526 ns + Longest register " "Info: + Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" to destination register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 68 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.526 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 3 REG LCFF_X25_Y12_N29 2 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.83 % ) " "Info: Total cell delay = 0.602 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.924 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 source 2.526 ns - Shortest register " "Info: - Shortest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" to source register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 68 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.526 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 3 REG LCFF_X25_Y12_N29 2 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.83 % ) " "Info: Total cell delay = 0.602 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.924 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} VGA_Video_Generator:comp_VGA_Video_Generator|B~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 register LVDS_tx:comp_LVDS_tx\|counter\[1\] register LVDS_tx:comp_LVDS_tx\|counter\[1\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" between source register \"LVDS_tx:comp_LVDS_tx\|counter\[1\]\" and destination register \"LVDS_tx:comp_LVDS_tx\|counter\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 1 REG LCFF_X24_Y8_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns LVDS_tx:comp_LVDS_tx\|counter\[1\]~4 2 COMB LCCOMB_X24_Y8_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X24_Y8_N24; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|counter[1]~4 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 3 REG LCFF_X24_Y8_N25 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LVDS_tx:comp_LVDS_tx|counter[1]~4 LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|counter[1]~4 LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { LVDS_tx:comp_LVDS_tx|counter[1] {} LVDS_tx:comp_LVDS_tx|counter[1]~4 {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 5.714 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 5.714 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 destination 2.511 ns + Longest register " "Info: + Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to destination register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 3 REG LCFF_X24_Y8_N25 9 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 source 2.511 ns - Shortest register " "Info: - Shortest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 3 REG LCFF_X24_Y8_N25 9 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|counter[1]~4 LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { LVDS_tx:comp_LVDS_tx|counter[1] {} LVDS_tx:comp_LVDS_tx|counter[1]~4 {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock tx0 LVDS_tx:comp_LVDS_tx\|tx0_out 4.563 ns register " "Info: tco from clock \"clock\" to destination pin \"tx0\" through register \"LVDS_tx:comp_LVDS_tx\|tx0_out\" is 4.563 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 -2.419 ns + " "Info: + Offset between input clock \"clock\" and output clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is -2.419 ns" {  } { { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 10 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 source 2.511 ns + Longest register " "Info: + Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|tx0_out 3 REG LCFF_X24_Y8_N9 1 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx\|tx0_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx0_out } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx0_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx0_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.194 ns + Longest register pin " "Info: + Longest register to pin delay is 4.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LVDS_tx:comp_LVDS_tx\|tx0_out 1 REG LCFF_X24_Y8_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx\|tx0_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_tx:comp_LVDS_tx|tx0_out } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(3.006 ns) 4.194 ns tx0 2 PIN PIN_AA11 0 " "Info: 2: + IC(1.188 ns) + CELL(3.006 ns) = 4.194 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'tx0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out tx0 } "NODE_NAME" } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 71.67 % ) " "Info: Total cell delay = 3.006 ns ( 71.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.188 ns ( 28.33 % ) " "Info: Total interconnect delay = 1.188 ns ( 28.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out tx0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out {} tx0 {} } { 0.000ns 1.188ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx0_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx0_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out tx0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out {} tx0 {} } { 0.000ns 1.188ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 19:00:27 2018 " "Info: Processing ended: Tue Mar 27 19:00:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
