#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov 11 15:59:53 2024
# Process ID: 12001
# Current directory: /home/minghe/gemm_hls/build/_x/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/vivado.log
# Journal file: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/vivado.jou
# Running On        :minghe-Lenovo-Legion-Y7000P2020
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency     :4684.925 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16629 MB
# Swap memory       :0 MB
# Total Virtual     :16629 MB
# Available Virtual :13064 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 39949
[15:59:56] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/pre_create_project.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu250-figd2104-2L-e -force prj prj
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1481.359 ; gain = 34.836 ; free physical = 6969 ; free virtual = 12056
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] add module references to project
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/hw_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module ulp
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list level0_i/level1/level1_i/ulp:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [OCL_UTIL] set_property AUTO_IMPORT 0 [get_pr_configuration config_1]
INFO: [OCL_UTIL] set_property USE_BLACKBOX 0 [get_pr_configuration config_1]
[16:00:02] Run vpl: Step create_project: Completed
[16:00:02] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au250:part0:1.4 [current_project]
INFO: [OCL_UTIL] set_property ip_repo_paths /home/minghe/gemm_hls/build/_x/link/int/xo/ip_repo/xilinx_com_hls_MatrixMultiplicationKernel_1_0 .local/hw_platform/iprepo .local/hw_platform/ipcache /home/minghe/Xilinx/Vitis/2024.1/data/ip [current_project]
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/minghe/gemm_hls/build/_x/link/int/xo/ip_repo/xilinx_com_hls_MatrixMultiplicationKernel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/minghe/Xilinx/Vitis/2024.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/minghe/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0' will take precedence over the same IP in location /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/minghe/gemm_hls/build/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd with BDC
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ulp.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ulp_satellite_gpio_slice_1_0
ulp_ip_psr_aresetn_freerun_slr1_0
ulp_ip_psr_aresetn_freerun_slr0_0
ulp_ip_psr_aresetn_pcie_slr3_0
ulp_ip_psr_aresetn_pcie_slr2_0
ulp_ip_psr_aresetn_pcie_slr1_0
ulp_ip_psr_aresetn_pcie_slr0_0
ulp_ip_psr_aresetn_kernel_00_slr3_0
ulp_ip_psr_aresetn_kernel_00_slr2_0
ulp_ip_psr_aresetn_kernel_00_slr1_0
ulp_ip_psr_aresetn_ctrl_slr1_0
ulp_ip_psr_aresetn_ctrl_slr0_0
ulp_ict_axi_data_h2c_01_0
ulp_auto_pc_0
ulp_ip_psr_aresetn_kernel_00_slr0_0
ulp_auto_ds_0
ulp_m00_regslice_0
ulp_ip_psr_aresetn_kernel_01_slr2_0
ulp_ict_axi_ctrl_user_02_0
ulp_s00_regslice_19
ulp_ip_psr_aresetn_ctrl_slr2_0
ulp_ict_axi_ctrl_mgmt_00_0
ulp_s00_regslice_18
ulp_ip_psr_aresetn_freerun_slr2_0
ulp_m03_regslice_0
ulp_ip_rs_axi_data_c2h_00_0
ulp_m02_regslice_0
ulp_s00_regslice_24
ulp_ip_cc_axi_data_h2c_02_0
ulp_ip_cc_axi_data_h2c_01_0
ulp_m01_regslice_0
ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0
ulp_s00_regslice_20
ulp_ip_gpio_debug_axi_ctrl_user_03_0
ulp_ip_cc_axi_data_h2c_03_0
ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0
ulp_ip_rs_axi_data_h2c_03_0
ulp_ip_psr_aresetn_kernel_01_slr1_0
ulp_memory_subsystem_0
ulp_ict_axi_ctrl_user_01_0
ulp_xbar_0
ulp_s00_regslice_22
ulp_ip_psr_aresetn_kernel_01_slr0_0
ulp_ict_axi_ctrl_user_00_0
ulp_ip_gpio_debug_axi_data_h2c_01_0
ulp_s00_regslice_25
ulp_s00_regslice_21
ulp_xbar_1
ulp_ip_rs_axi_ctrl_user_03_0
ulp_s00_regslice_23
ulp_ip_gpio_debug_axi_ctrl_user_02_0
ulp_ip_psr_aresetn_kernel_01_slr3_0
ulp_ict_axi_ctrl_user_03_0
ulp_ip_psr_aresetn_ctrl_slr3_0
ulp_ict_axi_ctrl_mgmt_01_0
ulp_ict_axi_ctrl_user_debug_00_0
ulp_ip_cc_axi_data_h2c_00_0
ulp_ip_inv_aresetn_ctrl_00_0
ulp_ip_psr_aresetn_freerun_slr3_0
ulp_ip_gpio_debug_axi_ctrl_user_00_0
ulp_ip_gpio_debug_axi_ctrl_user_01_0
ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0

WARNING: [IP_Flow 19-2162] IP 'ulp_memory_subsystem_0' is locked:
* IP definition 'SDx Memory Subsystem (1.0)' for IP 'ulp_memory_subsystem_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_cc_axi_data_h2c_00_0' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_ip_cc_axi_data_h2c_00_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_cc_axi_data_h2c_01_0' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_ip_cc_axi_data_h2c_01_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_cc_axi_data_h2c_02_0' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_ip_cc_axi_data_h2c_02_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_cc_axi_data_h2c_03_0' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_ip_cc_axi_data_h2c_03_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_rs_axi_data_h2c_03_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_ip_rs_axi_data_h2c_03_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_rs_axi_ctrl_user_03_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_ip_rs_axi_ctrl_user_03_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_rs_axi_data_c2h_00_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_ip_rs_axi_data_c2h_00_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_18' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_18' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ict_axi_ctrl_mgmt_00_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_ict_axi_ctrl_mgmt_00_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'ulp_xbar_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_19' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_19' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_m00_regslice_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_m00_regslice_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_m01_regslice_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_m01_regslice_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_m02_regslice_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_m02_regslice_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_m03_regslice_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_m03_regslice_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ict_axi_ctrl_mgmt_01_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_ict_axi_ctrl_mgmt_01_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_20' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_20' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ict_axi_ctrl_user_00_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_ict_axi_ctrl_user_00_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_21' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_21' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ict_axi_ctrl_user_01_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_ict_axi_ctrl_user_01_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_22' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_22' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ict_axi_ctrl_user_02_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_ict_axi_ctrl_user_02_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_23' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_23' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ict_axi_ctrl_user_03_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_ict_axi_ctrl_user_03_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_24' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_24' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ict_axi_ctrl_user_debug_00_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_ict_axi_ctrl_user_debug_00_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_gpio_debug_axi_ctrl_user_00_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_ip_gpio_debug_axi_ctrl_user_00_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_gpio_debug_axi_ctrl_user_01_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_ip_gpio_debug_axi_ctrl_user_01_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_gpio_debug_axi_ctrl_user_02_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_ip_gpio_debug_axi_ctrl_user_02_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_gpio_debug_axi_ctrl_user_03_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_ip_gpio_debug_axi_ctrl_user_03_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_inv_aresetn_ctrl_00_0' is locked:
* IP definition 'Utility Vector Logic (2.0)' for IP 'ulp_ip_inv_aresetn_ctrl_00_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_xbar_1' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'ulp_xbar_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_25' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_25' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_ds_0' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'ulp_auto_ds_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'ulp_auto_pc_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ict_axi_data_h2c_01_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_ict_axi_data_h2c_01_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_gpio_debug_axi_data_h2c_01_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_ip_gpio_debug_axi_data_h2c_01_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_ctrl_slr0_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_ctrl_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_ctrl_slr1_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_ctrl_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_ctrl_slr2_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_ctrl_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_ctrl_slr3_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_ctrl_slr3_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_kernel_00_slr0_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_kernel_00_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_kernel_00_slr1_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_kernel_00_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_kernel_00_slr2_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_kernel_00_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_kernel_00_slr3_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_kernel_00_slr3_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_kernel_01_slr0_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_kernel_01_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_kernel_01_slr1_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_kernel_01_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_kernel_01_slr2_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_kernel_01_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_kernel_01_slr3_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_kernel_01_slr3_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_pcie_slr0_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_pcie_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_pcie_slr1_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_pcie_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_pcie_slr2_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_pcie_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_pcie_slr3_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_pcie_slr3_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_freerun_slr0_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_freerun_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_freerun_slr1_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_freerun_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_freerun_slr2_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_freerun_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ip_psr_aresetn_freerun_slr3_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_ip_psr_aresetn_freerun_slr3_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_satellite_gpio_slice_1_0' is locked:
* IP definition 'Slice (1.0)' for IP 'ulp_satellite_gpio_slice_1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
INFO: [OCL_UTIL] set_property synth_checkpoint_mode Hierarchical [get_files -all ulp.bd]
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
Reading block design file </home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>...
WARNING: [BD 41-1287] Associated interface by name PLP_M_DATA_DDR4_CALIB_COMPLETE_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name PLP_S_DATA_SATELLITE_CTRL_DATA_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name PLP_M_IRQ_KERNEL_00 not found for clock port /plp_s_aclk_ctrl_00
Adding component instance block -- xilinx.com:ip:ii_level1_wire:1.0 - ii_level1_wire
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
WARNING: [IP_Flow 19-2162] IP '/memory_subsystem' is locked:
* Could not auto-correct bus parameter '/memory_subsystem/S03_AXI' from '39' to '40'. Please upgrade this IP to unlock.
Adding component instance block -- xilinx.com:ip:shell_ucs_subsystem:3.0 - ss_ucs
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio2_io_i> is being overridden by the user with net <gpio_gapping_demand_conc_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio_io_o> is being overridden by the user with net <gpio_gapping_demand_gpio_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio2_io_o> is being overridden by the user with net <gpio_ucs_control_status_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio_io_i> is being overridden by the user with net <gpio_ucs_status_concat_net>. This pin will not be connected as a part of interface connection <GPIO>.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
create_bd_cell: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3247.293 ; gain = 1466.602 ; free physical = 5091 ; free virtual = 10357
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0098_0000 [ 4K ]>.
Slave segment '/gapping_demand/gpio_gapping_demand/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0098_1000 [ 4K ]>.
Slave segment '/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0098_2000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0099_1000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0098_9000 [ 4K ]>.
Slave segment '/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0098_3000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0098_A000 [ 4K ]>.
Slave segment '/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0098_4000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3264.137 ; gain = 1564.664 ; free physical = 5075 ; free virtual = 10341
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - ip_cc_axi_data_h2c_00
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - ip_cc_axi_data_h2c_01
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - ip_cc_axi_data_h2c_02
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - ip_cc_axi_data_h2c_03
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - ip_rs_axi_data_h2c_03
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - ip_rs_axi_ctrl_user_03
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - ip_rs_axi_data_c2h_00
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ict_axi_ctrl_mgmt_00
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ict_axi_ctrl_mgmt_01
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ict_axi_ctrl_user_00
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ict_axi_ctrl_user_01
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ict_axi_ctrl_user_02
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ict_axi_ctrl_user_03
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ict_axi_ctrl_user_debug_00
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:shell_cmp_subsystem:3.0 - shell_cmp_subsystem_0
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_3f43_user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_3f43_user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_3f43_user_debug_bridge_0:  Update content has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_3f43_user_debug_hub_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_3f43_user_debug_hub_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_3f43_user_debug_hub_0:  Update content has started running 
Slave segment '/user_debug_bridge/S_AXI/Reg0' is being assigned into address space '/s_axi_ctrl_user_debug' at <0x01C0_0000 [ 64K ]>.
Address Space </s_axi_ctrl_user_debug> has no unaddressed segments
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0102_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ip_gpio_debug_axi_ctrl_mgmt_00
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ip_gpio_debug_axi_ctrl_mgmt_01
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ip_gpio_debug_axi_ctrl_user_00
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ip_gpio_debug_axi_ctrl_user_01
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ip_gpio_debug_axi_ctrl_user_02
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ip_gpio_debug_axi_ctrl_user_03
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ip_gpio_debug_axi_ctrl_user_debug_00
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - ip_inv_aresetn_ctrl_00
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ict_axi_data_h2c_01
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ip_gpio_debug_axi_data_h2c_01
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_ctrl_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_ctrl_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_ctrl_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_ctrl_slr3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_kernel_00_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_kernel_00_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_kernel_00_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_kernel_00_slr3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_kernel_01_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_kernel_01_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_kernel_01_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_kernel_01_slr3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_pcie_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_pcie_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_pcie_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_pcie_slr3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_freerun_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_freerun_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_freerun_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ip_psr_aresetn_freerun_slr3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - satellite_gpio_slice_1
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Successfully read diagram <ulp> from block design file </home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded ulp_ict_axi_ctrl_mgmt_00_0 (AXI Interconnect 2.1) from revision 27 to revision 32
INFO: [IP_Flow 19-3422] Upgraded ulp_ict_axi_ctrl_mgmt_01_0 (AXI Interconnect 2.1) from revision 27 to revision 32
INFO: [IP_Flow 19-3422] Upgraded ulp_ict_axi_ctrl_user_00_0 (AXI Interconnect 2.1) from revision 27 to revision 32
INFO: [IP_Flow 19-3422] Upgraded ulp_ict_axi_ctrl_user_01_0 (AXI Interconnect 2.1) from revision 27 to revision 32
INFO: [IP_Flow 19-3422] Upgraded ulp_ict_axi_ctrl_user_02_0 (AXI Interconnect 2.1) from revision 27 to revision 32
INFO: [IP_Flow 19-3422] Upgraded ulp_ict_axi_ctrl_user_03_0 (AXI Interconnect 2.1) from revision 27 to revision 32
INFO: [IP_Flow 19-3422] Upgraded ulp_ict_axi_ctrl_user_debug_00_0 (AXI Interconnect 2.1) from revision 27 to revision 32
INFO: [IP_Flow 19-3422] Upgraded ulp_ict_axi_data_h2c_01_0 (AXI Interconnect 2.1) from revision 27 to revision 32
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
Upgrading '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd'
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_cc_axi_data_h2c_00_0 (AXI Clock Converter 2.1) from revision 25 to revision 30
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_cc_axi_data_h2c_01_0 (AXI Clock Converter 2.1) from revision 25 to revision 30
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_cc_axi_data_h2c_02_0 (AXI Clock Converter 2.1) from revision 25 to revision 30
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_cc_axi_data_h2c_03_0 (AXI Clock Converter 2.1) from revision 25 to revision 30
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0 (AXI GPIO 2.0) from revision 28 to revision 33
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0 (AXI GPIO 2.0) from revision 28 to revision 33
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_gpio_debug_axi_ctrl_user_00_0 (AXI GPIO 2.0) from revision 28 to revision 33
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_gpio_debug_axi_ctrl_user_01_0 (AXI GPIO 2.0) from revision 28 to revision 33
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_gpio_debug_axi_ctrl_user_02_0 (AXI GPIO 2.0) from revision 28 to revision 33
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_gpio_debug_axi_ctrl_user_03_0 (AXI GPIO 2.0) from revision 28 to revision 33
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0 (AXI GPIO 2.0) from revision 28 to revision 33
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_gpio_debug_axi_data_h2c_01_0 (AXI GPIO 2.0) from revision 28 to revision 33
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_inv_aresetn_ctrl_00_0 (Utility Vector Logic 2.0) from revision 2 to revision 4
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_ctrl_slr0_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_ctrl_slr1_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_ctrl_slr2_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_ctrl_slr3_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_freerun_slr0_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_freerun_slr1_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_freerun_slr2_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_freerun_slr3_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_kernel_00_slr0_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_kernel_00_slr1_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_kernel_00_slr2_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_kernel_00_slr3_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_kernel_01_slr0_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_kernel_01_slr1_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_kernel_01_slr2_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_kernel_01_slr3_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_pcie_slr0_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_pcie_slr1_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_pcie_slr2_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_psr_aresetn_pcie_slr3_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_rs_axi_ctrl_user_03_0 (AXI Register Slice 2.1) from revision 26 to revision 31
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_rs_axi_data_c2h_00_0 (AXI Register Slice 2.1) from revision 26 to revision 31
INFO: [IP_Flow 19-3422] Upgraded ulp_ip_rs_axi_data_h2c_03_0 (AXI Register Slice 2.1) from revision 26 to revision 31
INFO: [IP_Flow 19-3422] Upgraded ulp_memory_subsystem_0 (SDx Memory Subsystem 1.0) from revision 13 to revision 20
INFO: [IP_Flow 19-3422] Upgraded ulp_satellite_gpio_slice_1_0 (Slice 1.0) from revision 2 to revision 4
Wrote  : </home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3388.824 ; gain = 1752.922 ; free physical = 4906 ; free virtual = 10201
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/DDR4_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/DDR4_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/M00_AXI_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/M01_AXI_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/M00_AXI_MEM00'
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource M00_AXI_MEM00 from /memory_subsystem into /MatrixMultiplicationKernel_1/m_axi_gmem0
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/DDR4_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/DDR4_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/M01_AXI_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/DDR4_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/DDR4_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/M00_AXI_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/M01_AXI_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/M00_AXI_MEM00'
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource M00_AXI_MEM00 from /memory_subsystem into /MatrixMultiplicationKernel_1/m_axi_gmem1
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/DDR4_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/DDR4_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S04_AXI/M01_AXI_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/DDR4_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/DDR4_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S05_AXI/M01_AXI_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/DDR4_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/DDR4_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/M00_AXI_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/M01_AXI_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S06_AXI/M00_AXI_MEM00'
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource M00_AXI_MEM00 from /memory_subsystem into /MatrixMultiplicationKernel_1/m_axi_gmem2
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
BEGIN: PLATFORM_POST_LINK_TCL
END: PLATFORM_POST_LINK_TCL
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "EARLY" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
[16:00:31] Run vpl: Step create_bd: Completed
[16:00:31] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR2 memory_subsystem/S02_AXI SLR3 memory_subsystem/S03_AXI SLR0 memory_subsystem/S00_AXI SLR1 memory_subsystem/S01_AXI
--- DPA:    Host masters: /ip_cc_axi_data_h2c_02/M_AXI /ip_cc_axi_data_h2c_03/M_AXI /ip_cc_axi_data_h2c_00/M_AXI /ip_cc_axi_data_h2c_01/M_AXI
--- DPA:    Axilite dict: SLR2 {ip ict_axi_ctrl_user_02 mi M00_AXI fallback false} SLR3 {ip ict_axi_ctrl_user_03 mi M00_AXI fallback false} SLR0 {ip ict_axi_ctrl_user_00 mi M00_AXI fallback false} SLR1 {ip ict_axi_ctrl_user_01 mi M00_AXI fallback true}
--- DPA:    AXI-Lite master: ict_axi_ctrl_user_01/M00_AXI
--- DPA:    AXI-Lite masters per SLR: SLR2 ict_axi_ctrl_user_02/M00_AXI SLR3 ict_axi_ctrl_user_03/M00_AXI SLR0 ict_axi_ctrl_user_00/M00_AXI SLR1 ict_axi_ctrl_user_01/M00_AXI
--- DPA:    Trace dict: SLR1 {clk ii_level1_wire/ulp_m_aclk_pcie_user_00 rst ip_psr_aresetn_pcie_slr1/interconnect_aresetn mi ict_axi_data_h2c_01/M01_AXI}
--- DPA:    SLR assigment: SLR1
--- DPA:    AXI-MM master: ict_axi_data_h2c_01/M01_AXI (dedicated: true)
--- DPA:    Trace clock: ii_level1_wire/ulp_m_aclk_pcie_user_00
--- DPA:    Trace reset: ip_psr_aresetn_pcie_slr1/interconnect_aresetn
--- DPA:    Monitor dict: SLR2 {clk ss_ucs/aclk_kernel_00 rst ip_psr_aresetn_kernel_00_slr2/interconnect_aresetn fallback false} SLR3 {clk ss_ucs/aclk_kernel_00 rst ip_psr_aresetn_kernel_00_slr3/interconnect_aresetn fallback false} SLR0 {clk ss_ucs/aclk_kernel_00 rst ip_psr_aresetn_kernel_00_slr0/interconnect_aresetn fallback false} SLR1 {clk ss_ucs/aclk_kernel_00 rst ip_psr_aresetn_kernel_00_slr1/interconnect_aresetn fallback true}
--- DPA:    Monitor clock: ss_ucs/aclk_kernel_00
--- DPA:    Monitor reset: ip_psr_aresetn_kernel_00_slr1/interconnect_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Did not find NoC with PFM.AXI_PORT and sptag=DDR
--- DPA: Did not find NoC with PFM.AXI_PORT and sptag=LPDDR
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
WARNING: [BD 5-230] No cells matched 'get_bd_cells -hierarchical -filter VLNV=~\"*:*:aie_trace_anchor:*\"'
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/MatrixMultiplicationKernel_1/s_axi_control/Reg' is being assigned into address space '/ii_level1_wire/ulp_m_axi_ctrl_user_01' at <0x0101_0000 [ 64K ]>.
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: collect BD interface connectivity and update compute units
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
[16:00:32] Run vpl: Step update_bd: Completed
[16:00:32] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated ulp_ict_axi_ctrl_mgmt_00_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_ict_axi_ctrl_mgmt_01_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_ict_axi_ctrl_user_00_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_ict_axi_ctrl_user_01_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_ict_axi_ctrl_user_02_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_ict_axi_ctrl_user_03_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_ict_axi_ctrl_user_debug_00_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_ict_axi_data_h2c_01_0 to use current project options
INFO: [OCL_UTIL] internal step: generate_target all [get_files ulp.bd]
WARNING: [BD 41-1629] Slave segment </shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg> is excluded from all addressing paths.
WARNING: [BD 41-1287] Associated interface by name PLP_M_DATA_DDR4_CALIB_COMPLETE_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name PLP_S_DATA_SATELLITE_CTRL_DATA_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name PLP_M_IRQ_KERNEL_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /shell_cmp_subsystem_0/s_axi_ctrl_mgmt'
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg'
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] ulp_memory_subsystem_0: The device attached to S00_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] ulp_memory_subsystem_0: The device attached to S00_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] ulp_memory_subsystem_0: The device attached to S01_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] ulp_memory_subsystem_0: The device attached to S01_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] ulp_memory_subsystem_0: The device attached to S02_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] ulp_memory_subsystem_0: The device attached to S02_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] ulp_memory_subsystem_0: The device attached to S03_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] ulp_memory_subsystem_0: The device attached to S03_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
Slave segment '/M00_AXI/Reg' is being assigned into address space '/S01_AXI' at <0x50_0000_0000 [ 16G ]>.
Slave segment '/M00_AXI/Reg' is being assigned into address space '/S04_AXI' at <0x50_0000_0000 [ 16G ]>.
Slave segment '/M00_AXI/Reg' is being assigned into address space '/S05_AXI' at <0x50_0000_0000 [ 16G ]>.
Slave segment '/M00_AXI/Reg' is being assigned into address space '/S06_AXI' at <0x50_0000_0000 [ 16G ]>.
INFO: [BD 5-943] Reserving offset range <0x50_0000_0000 [ 16G ]> from slave interface '/interconnect/interconnect_m00_axi_mem00/S00_AXI' to master interface '/interconnect/interconnect_m00_axi_mem00/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x50_0000_0000 [ 16G ]> from slave interface '/interconnect/interconnect_m00_axi_mem00/S01_AXI' to master interface '/interconnect/interconnect_m00_axi_mem00/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x50_0000_0000 [ 16G ]> from slave interface '/interconnect/interconnect_m00_axi_mem00/S02_AXI' to master interface '/interconnect/interconnect_m00_axi_mem00/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x50_0000_0000 [ 16G ]> from slave interface '/interconnect/interconnect_m00_axi_mem00/S03_AXI' to master interface '/interconnect/interconnect_m00_axi_mem00/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_b35e_interconnect_M00_AXI_MEM00_0: SmartConnect bd_b35e_interconnect_M00_AXI_MEM00_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 5-230] No cells matched 'get_bd_cells S01_nodes/S01_w_node'
WARNING: [BD 5-230] No cells matched 'get_bd_cells S02_nodes/S02_w_node'
WARNING: [BD 5-230] No cells matched 'get_bd_cells S03_nodes/S03_r_node'
WARNING: [xilinx.com:ip:smartconnect:1.0-1] bd_b35e_interconnect_M00_AXI_MEM00_0: Advanced property PKT_W_THR on S01_Entry was assigned value 64 but this value is no longer valid and the advanced property assignment has not been applied.  Please re-visit the advanced properties view to choose a different value or remove the existing assignment.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] bd_b35e_interconnect_M00_AXI_MEM00_0: Advanced property PKT_W_THR on S02_Entry was assigned value 64 but this value is no longer valid and the advanced property assignment has not been applied.  Please re-visit the advanced properties view to choose a different value or remove the existing assignment.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] bd_b35e_interconnect_M00_AXI_MEM00_0: Advanced property PKT_R_THR on S03_Entry was assigned value 512 but this value is no longer valid and the advanced property assignment has not been applied.  Please re-visit the advanced properties view to choose a different value or remove the existing assignment.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/DDR4_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/M01_AXI_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM00 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM01 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM02 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /memory_subsystem/S04_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem0.
Excluding slave segment /memory_subsystem/S05_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem1.
Excluding slave segment /memory_subsystem/S06_AXI/PLRAM_MEM03 from address space /MatrixMultiplicationKernel_1/Data_m_axi_gmem2.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
Excluding slave segment /shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg from address space /ii_level1_wire/ulp_m_axi_ctrl_mgmt_01.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /ip_rs_axi_data_c2h_00/S_AXI
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /MatrixMultiplicationKernel_1/m_axi_gmem0
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /MatrixMultiplicationKernel_1/m_axi_gmem1
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /MatrixMultiplicationKernel_1/m_axi_gmem2
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /ict_axi_ctrl_mgmt_01/m01_couplers/m01_regslice/M_AXI
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /ii_level1_wire/ULP_S_AXI_DATA_C2H_00(0) and /ip_rs_axi_data_c2h_00/M_AXI(1)
CRITICAL WARNING: [BD 41-238] Port/Pin property SENSITIVITY does not match between /ii_level1_wire/ulp_s_irq_kernel_00(LEVEL_HIGH) and /ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat/dout(NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:NULL)
Wrote  : </home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
Verilog Output written to : /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v
Verilog Output written to : /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/sim/ulp.v
Verilog Output written to : /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hdl/ulp_wrapper.v
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_ddr4_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_kernel_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_ddr4_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_kernel_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_ddr4_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_kernel_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_ddr4_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_kernel_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_data_ddr4_calib_complete_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_m_irq_kernel_00 not found for clock port /plp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name plp_s_data_satellite_ctrl_data_00 not found for clock port /plp_s_aclk_ctrl_00
INFO: [IP_Flow 19-3420] Updated ii_level1_wire_pxi_ii_core_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'plp_s_aclk_ctrl_00'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ii_level1_wire_pxi_ii_core_0'. These changes may impact your design.
Exporting to file /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/hw_handoff/ii_level1_wire_pxi_ii_core_0.hwh
Generated Hardware Definition File /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/synth/ii_level1_wire_pxi_ii_core_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level1_wire .
Exporting to file /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_1/hw_handoff/bd_b35e_interconnect_M00_AXI_MEM00_0.hwh
Generated Hardware Definition File /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_1/synth/bd_b35e_interconnect_M00_AXI_MEM00_0.hwdef
Exporting to file /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/hw_handoff/ulp_memory_subsystem_0.hwh
Generated Hardware Definition File /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_memory_subsystem_0/bd_0/synth/ulp_memory_subsystem_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_subsystem .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ss_ucs_0_s_axi_ctrl_mgmt'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_111/bd_1361_auto_cc_0_ooc.xdc'
Exporting to file /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/hw_handoff/ulp_ss_ucs_0.hwh
Generated Hardware Definition File /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/synth/ulp_ss_ucs_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ss_ucs .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_00_0/ulp_ip_cc_axi_data_h2c_00_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_cc_axi_data_h2c_00 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_01_0/ulp_ip_cc_axi_data_h2c_01_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_cc_axi_data_h2c_01 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_02_0/ulp_ip_cc_axi_data_h2c_02_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_cc_axi_data_h2c_02 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ip_cc_axi_data_h2c_03_0/ulp_ip_cc_axi_data_h2c_03_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_cc_axi_data_h2c_03 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_rs_axi_data_h2c_03 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_rs_axi_ctrl_user_03 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_rs_axi_data_c2h_00 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_shell_cmp_subsystem_0_0_s_axi_ctrl_mgmt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_shell_cmp_subsystem_0_0_s_axi_ctrl_user_debug'...
Exporting to file /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/hw_handoff/bd_3f43_user_debug_bridge_0.hwh
Generated Hardware Definition File /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/synth/bd_3f43_user_debug_bridge_0.hwdef
Exporting to file /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_2/hw_handoff/bd_3f43_user_debug_hub_0.hwh
Generated Hardware Definition File /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_2/synth/bd_3f43_user_debug_hub_0.hwdef
Exporting to file /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/hw_handoff/ulp_shell_cmp_subsystem_0_0.hwh
Generated Hardware Definition File /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/synth/ulp_shell_cmp_subsystem_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block shell_cmp_subsystem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_gpio_debug_axi_ctrl_mgmt_00 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_gpio_debug_axi_ctrl_mgmt_01 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_gpio_debug_axi_ctrl_user_00 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_gpio_debug_axi_ctrl_user_01 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_gpio_debug_axi_ctrl_user_02 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_gpio_debug_axi_ctrl_user_03 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_gpio_debug_axi_ctrl_user_debug_00 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_inv_aresetn_ctrl_00 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_gpio_debug_axi_data_h2c_01 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_ctrl_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_ctrl_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_ctrl_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_ctrl_slr3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_kernel_00_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_kernel_00_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_kernel_00_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_kernel_00_slr3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_kernel_01_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_kernel_01_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_kernel_01_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_kernel_01_slr3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_pcie_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_pcie_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_pcie_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_pcie_slr3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_freerun_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_freerun_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_freerun_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_psr_aresetn_freerun_slr3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block satellite_gpio_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixMultiplicationKernel_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_mgmt_00/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_mgmt_01/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_mgmt_01/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_mgmt_01/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_mgmt_01/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_mgmt_01/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_mgmt_01/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_user_00/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_user_01/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_user_01/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_user_01/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_user_01/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_user_01/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_user_02/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_user_03/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_ctrl_user_debug_00/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_data_h2c_01/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_data_h2c_01/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_ds_0/ulp_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_data_h2c_01/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_pc_0/ulp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ict_axi_data_h2c_01/m01_couplers/auto_pc .
Exporting to file /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hw_handoff/ulp.hwh
Generated Hardware Definition File /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.hwdef
generate_target: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3667.441 ; gain = 242.961 ; free physical = 4360 ; free virtual = 9841
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: read_xdc /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/dont_partition.xdc
INFO: [OCL_UTIL] internal step: collect clock information and write automation summary report
[16:01:14] Run vpl: Step generate_target: Completed
[16:01:14] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_MatrixMultiplicationKernel_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ii_level1_wire_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_cc_axi_data_h2c_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_cc_axi_data_h2c_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_cc_axi_data_h2c_02_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_cc_axi_data_h2c_03_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_02_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_03_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_data_h2c_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_inv_aresetn_ctrl_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_ctrl_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_ctrl_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_ctrl_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_ctrl_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_freerun_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_freerun_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_freerun_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_freerun_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_00_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_00_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_00_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_00_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_01_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_01_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_01_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_01_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_pcie_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_pcie_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_pcie_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_pcie_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_rs_axi_ctrl_user_03_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_rs_axi_data_c2h_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_rs_axi_data_h2c_03_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m00_regslice_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m00_regslice_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m01_regslice_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m01_regslice_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m02_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m03_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_memory_subsystem_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_46
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_47
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_48
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_49
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_50
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_51
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_52
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_53
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_shell_cmp_subsystem_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ss_ucs_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_aclk_kernel_00_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_aclk_kernel_00_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_aclk_kernel_01_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_aclk_kernel_01_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_build_info_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clkwiz_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clkwiz_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clock_shutdown_latch_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clock_throttling_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clock_throttling_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clock_throttling_avg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_5_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_6_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr2_1_0
INFO: [Common 17-14] Message 'IP_Flow 19-6921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_MatrixMultiplicationKernel_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_ctrl_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_00_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_pcie_slr3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m03_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_shell_cmp_subsystem_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_clock_throttling_aclk_kernel_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr0_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr3_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr0_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr3_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr3_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr3_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_gpio_ucs_control_status_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_interconnect_ddrmem_ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_inv_aresetn_ctrl_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_freerun_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_01_slr3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m01_regslice_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_50
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_aclk_kernel_00_cont_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_clock_shutdown_latch_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_clock_throttling_avg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr0_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr1_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr3_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr0_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr0_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_gapping_demand_update_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_freerun_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_01_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_rs_axi_data_h2c_03_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_48
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_xbar_6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr0_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr3_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_psreset_aclk_freerun_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_3f43_user_debug_hub_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_vip_M00_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_53f9_axi_jtag_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_ctrl_user_02_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_ctrl_slr3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_00_slr3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_pcie_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m00_regslice_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_46
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_53
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_xbar_7
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr1_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr3_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr0_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr1_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr2_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr3_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr1_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr2_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr3_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_gpio_gapping_demand_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_3f43_user_debug_bridge_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_psr_ctrl_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_vip_S01_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_53f9_bs_switch_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ii_level1_wire_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_data_h2c_01_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_00_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_pcie_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m01_regslice_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_51
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_xbar_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr2_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr3_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr1_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr3_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr3_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_gapping_demand_toggle_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_vip_S04_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_vip_S06_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7b93_lut_buffer_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_cc_axi_data_h2c_00_0
INFO: [Common 17-14] Message 'IP_Flow 19-6924' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5009.973 ; gain = 1342.531 ; free physical = 4092 ; free virtual = 9590
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[16:02:05] Run vpl: Step config_hw_runs: Completed
[16:02:05] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] parameter general.maxThreads has value 8, set it to 1 for synthesis runs to reduce cpu and memory usage
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 6  
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_MatrixMultiplicationKernel_1_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ii_level1_wire_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_cc_axi_data_h2c_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_cc_axi_data_h2c_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_cc_axi_data_h2c_02_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_cc_axi_data_h2c_03_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_02_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_03_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_gpio_debug_axi_data_h2c_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_inv_aresetn_ctrl_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_ctrl_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_ctrl_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_ctrl_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_ctrl_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_freerun_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_freerun_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_freerun_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_freerun_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_00_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_00_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_00_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_00_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_01_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_01_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_01_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_kernel_01_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_pcie_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_pcie_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_pcie_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_psr_aresetn_pcie_slr3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_rs_axi_ctrl_user_03_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_rs_axi_data_c2h_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ip_rs_axi_data_h2c_03_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m00_regslice_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m00_regslice_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m01_regslice_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m01_regslice_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m02_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m03_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_memory_subsystem_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_46
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_47
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_48
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_49
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_50
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_51
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_52
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_53
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_shell_cmp_subsystem_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ss_ucs_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_aclk_kernel_00_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_aclk_kernel_00_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_aclk_kernel_01_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_aclk_kernel_01_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_build_info_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clkwiz_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clkwiz_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clock_shutdown_latch_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clock_throttling_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clock_throttling_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_clock_throttling_avg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_5_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_ctrl_slr3_6_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_1361_fanout_aresetn_kernel_00_slr2_2_0
INFO: [Common 17-14] Message 'IP_Flow 19-6921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_freerun_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_00_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_pcie_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m01_regslice_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_49
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_shell_cmp_subsystem_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_aclk_kernel_00_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_aclk_kernel_01_cont_adapt_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_clkwiz_aclk_kernel_01_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_clock_throttling_aclk_kernel_01_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr0_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr1_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr3_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr3_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr1_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr3_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr0_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr1_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr3_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_frequency_counter_aclk_kernel_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_gpio_ucs_control_status_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_3f43_user_debug_bridge_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_psr_aclk1_SLR1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_psr_aclk3_SLR1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_psr_ctrl_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_rs_M00_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_vip_M00_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_vip_S04_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_53f9_axi_jtag_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7b93_xsdbm_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ii_level1_wire_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_cc_axi_data_h2c_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_ctrl_user_01_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_ctrl_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_00_slr1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_01_slr3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m00_regslice_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_46
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_52
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_xbar_7
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_ctrl_slr3_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr3_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr1_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr3_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr1_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr2_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_frequency_counter_aclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_psreset_aclk_freerun_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_cc_axi_data_h2c_01_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_ctrl_user_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_ctrl_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_00_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_01_slr2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_rs_axi_data_h2c_03_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m03_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_50
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_xbar_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr0_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr2_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_00_slr3_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr2_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr3_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr0_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr2_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_pcie_slr3_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_gapping_demand_update_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_psreset_kernel_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_3f43_build_info_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b35e_interconnect_M00_AXI_MEM00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_cc_axi_data_h2c_02_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_ctrl_user_02_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_inv_aresetn_ctrl_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_ctrl_slr3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_freerun_slr3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_01_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_pcie_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_rs_axi_ctrl_user_03_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m01_regslice_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_memory_subsystem_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_cc_axi_data_h2c_03_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_gpio_debug_axi_ctrl_user_03_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_freerun_slr0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_kernel_00_slr3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ip_psr_aresetn_pcie_slr3_0
INFO: [Common 17-14] Message 'IP_Flow 19-6924' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
[Mon Nov 11 16:02:11 2024] Launched ulp_xbar_5_synth_1, ulp_s00_regslice_47_synth_1, ulp_m00_regslice_4_synth_1, ulp_m01_regslice_4_synth_1, ulp_m02_regslice_0_synth_1, ulp_m03_regslice_0_synth_1, ulp_xbar_6_synth_1, ulp_s00_regslice_50_synth_1, ulp_s00_regslice_48_synth_1, ulp_auto_ds_0_synth_1, ulp_xbar_7_synth_1, ulp_s00_regslice_53_synth_1, ulp_auto_pc_0_synth_1, ulp_m01_regslice_5_synth_1, ulp_m00_regslice_5_synth_1, ulp_s00_regslice_51_synth_1, ulp_s00_regslice_52_synth_1, ulp_s00_regslice_49_synth_1, ulp_MatrixMultiplicationKernel_1_0_synth_1, ulp_s00_regslice_46_synth_1, ulp_auto_cc_0_synth_1, ulp_ip_psr_aresetn_freerun_slr3_0_synth_1, ulp_ip_psr_aresetn_freerun_slr1_0_synth_1, ulp_ip_psr_aresetn_freerun_slr2_0_synth_1, ulp_ip_psr_aresetn_pcie_slr3_0_synth_1, ulp_ip_psr_aresetn_freerun_slr0_0_synth_1, ulp_ip_psr_aresetn_pcie_slr1_0_synth_1, ulp_ip_psr_aresetn_pcie_slr2_0_synth_1, ulp_ip_psr_aresetn_kernel_01_slr3_0_synth_1, ulp_ip_psr_aresetn_pcie_slr0_0_synth_1, ulp_ip_psr_aresetn_kernel_01_slr1_0_synth_1, ulp_ip_psr_aresetn_kernel_01_slr2_0_synth_1, ulp_ip_psr_aresetn_kernel_00_slr3_0_synth_1, ulp_ip_psr_aresetn_kernel_01_slr0_0_synth_1, ulp_ip_psr_aresetn_kernel_00_slr1_0_synth_1, ulp_ip_psr_aresetn_kernel_00_slr2_0_synth_1, ulp_ip_psr_aresetn_ctrl_slr3_0_synth_1, ulp_ip_psr_aresetn_kernel_00_slr0_0_synth_1, ulp_ip_psr_aresetn_ctrl_slr1_0_synth_1, ulp_ip_psr_aresetn_ctrl_slr2_0_synth_1, ulp_ip_gpio_debug_axi_data_h2c_01_0_synth_1, ulp_ip_psr_aresetn_ctrl_slr0_0_synth_1, ulp_ip_inv_aresetn_ctrl_00_0_synth_1, ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0_synth_1, ulp_ip_gpio_debug_axi_ctrl_user_03_0_synth_1, ulp_ip_gpio_debug_axi_ctrl_user_02_0_synth_1, ulp_ip_gpio_debug_axi_ctrl_user_01_0_synth_1, ulp_ip_gpio_debug_axi_ctrl_user_00_0_synth_1, ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0_synth_1, ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0_synth_1, ulp_shell_cmp_subsystem_0_0_synth_1, bd_3f43_user_debug_bridge_0_synth_1, bd_53f9_axi_jtag_0_synth_1, bd_53f9_bsip_0_synth_1, bd_53f9_bs_switch_1_0_synth_1, bd_3f43_user_debug_hub_0_synth_1, bd_7b93_xsdbm_0_synth_1, bd_7b93_lut_buffer_0_synth_1, bd_3f43_build_info_0_synth_1, ulp_ip_rs_axi_data_c2h_00_0_synth_1, ulp_ip_rs_axi_ctrl_user_03_0_synth_1, ulp_ip_rs_axi_data_h2c_03_0_synth_1, ulp_ip_cc_axi_data_h2c_03_0_synth_1, ulp_ip_cc_axi_data_h2c_02_0_synth_1, ulp_ip_cc_axi_data_h2c_01_0_synth_1, ulp_ip_cc_axi_data_h2c_00_0_synth_1, ulp_ss_ucs_0_synth_1, bd_1361_clkwiz_aclk_kernel_01_0_synth_1, bd_1361_xbar_1_synth_1, bd_1361_auto_cc_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr3_4_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr3_1_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr3_2_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr3_3_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr0_1_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr0_2_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr0_3_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr0_4_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr1_1_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr2_2_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr1_3_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr2_1_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr1_4_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr1_2_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr2_3_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr3_6_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr3_5_0_synth_1, bd_1361_clock_throttling_aclk_kernel_01_0_synth_1, bd_1361_clkwiz_aclk_kernel_00_0_synth_1, bd_1361_aclk_kernel_01_cont_adapt_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr2_4_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr0_2_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr0_3_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr0_4_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr1_1_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr2_2_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr1_3_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr2_1_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr1_4_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr1_2_0_synth_1, bd_1361_psreset_kernel_01_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr0_1_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr3_4_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr3_3_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr3_2_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr3_1_0_synth_1, bd_1361_fanout_aresetn_kernel_00_slr2_3_0_synth_1, bd_1361_clock_throttling_aclk_kernel_00_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr3_5_0_synth_1, bd_1361_clock_throttling_avg_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr2_4_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr3_4_0_synth_1, bd_1361_gapping_demand_toggle_0_synth_1, bd_1361_gapping_demand_update_0_synth_1, bd_1361_fanout_aresetn_pcie_slr3_3_0_synth_1, bd_1361_build_info_0_synth_1, bd_1361_gpio_gapping_demand_0_synth_1, bd_1361_frequency_counter_aclk_kernel_01_0_synth_1, bd_1361_frequency_counter_aclk_kernel_00_0_synth_1, bd_1361_psreset_kernel_00_0_synth_1, bd_1361_fanout_aresetn_kernel_01_slr3_6_0_synth_1, bd_1361_psreset_aclk_freerun_0_synth_1, bd_1361_fanout_aresetn_pcie_slr0_3_0_synth_1, bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr3_6_0_synth_1, bd_1361_clock_shutdown_latch_0_synth_1, bd_1361_fanout_aresetn_pcie_slr3_4_0_synth_1, bd_1361_fanout_aresetn_pcie_slr3_2_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr3_5_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr3_3_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr3_2_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr3_1_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr2_2_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr1_3_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr2_1_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr2_3_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr1_4_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr0_4_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr1_1_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr0_1_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr1_2_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr0_3_0_synth_1, bd_1361_fanout_aresetn_pcie_slr3_5_0_synth_1, bd_1361_fanout_aresetn_ctrl_slr0_2_0_synth_1, bd_1361_fanout_aresetn_pcie_slr3_6_0_synth_1, bd_1361_frequency_counter_aclk_0_synth_1, bd_1361_aclk_kernel_01_adapt_0_synth_1, bd_1361_fanout_aresetn_pcie_slr2_3_0_synth_1, bd_1361_fanout_aresetn_pcie_slr3_1_0_synth_1, bd_1361_fanout_aresetn_pcie_slr2_4_0_synth_1, bd_1361_fanout_aresetn_pcie_slr1_4_0_synth_1, bd_1361_fanout_aresetn_pcie_slr2_2_0_synth_1, bd_1361_fanout_aresetn_pcie_slr2_1_0_synth_1, bd_1361_fanout_aresetn_pcie_slr1_1_0_synth_1, bd_1361_fanout_aresetn_pcie_slr1_3_0_synth_1, bd_1361_fanout_aresetn_pcie_slr1_2_0_synth_1, bd_1361_fanout_aresetn_pcie_slr0_2_0_synth_1, bd_1361_fanout_aresetn_pcie_slr0_4_0_synth_1, bd_1361_xbar_0_synth_1, bd_1361_gpio_ucs_control_status_0_synth_1, bd_1361_aclk_kernel_00_adapt_0_synth_1, bd_1361_aclk_kernel_00_cont_adapt_0_synth_1, ulp_memory_subsystem_0_synth_1, bd_b35e_vip_S05_AXI_0_synth_1, bd_b35e_psr_ctrl_interconnect_0_synth_1, bd_b35e_interconnect_ddrmem_ctrl_0_synth_1, bd_b35e_interconnect_M00_AXI_MEM00_0_synth_1, bd_b35e_vip_S04_AXI_0_synth_1, bd_b35e_psr_aclk1_SLR1_0_synth_1, bd_b35e_psr_aclk3_SLR1_0_synth_1, bd_b35e_vip_S01_AXI_0_synth_1, bd_b35e_vip_M00_AXI_0_synth_1, bd_b35e_vip_S06_AXI_0_synth_1, bd_b35e_rs_M00_AXI_0_synth_1, ulp_ii_level1_wire_0_synth_1...
Run output will be captured here:
ulp_xbar_5_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/runme.log
ulp_s00_regslice_47_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_47_synth_1/runme.log
ulp_m00_regslice_4_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_4_synth_1/runme.log
ulp_m01_regslice_4_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_4_synth_1/runme.log
ulp_m02_regslice_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_m02_regslice_0_synth_1/runme.log
ulp_m03_regslice_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_m03_regslice_0_synth_1/runme.log
ulp_xbar_6_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_6_synth_1/runme.log
ulp_s00_regslice_50_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_50_synth_1/runme.log
ulp_s00_regslice_48_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_48_synth_1/runme.log
ulp_auto_ds_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_ds_0_synth_1/runme.log
ulp_xbar_7_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_7_synth_1/runme.log
ulp_s00_regslice_53_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_53_synth_1/runme.log
ulp_auto_pc_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_pc_0_synth_1/runme.log
ulp_m01_regslice_5_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_5_synth_1/runme.log
ulp_m00_regslice_5_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_5_synth_1/runme.log
ulp_s00_regslice_51_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_51_synth_1/runme.log
ulp_s00_regslice_52_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_52_synth_1/runme.log
ulp_s00_regslice_49_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_49_synth_1/runme.log
ulp_MatrixMultiplicationKernel_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_MatrixMultiplicationKernel_1_0_synth_1/runme.log
ulp_s00_regslice_46_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_46_synth_1/runme.log
ulp_auto_cc_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/runme.log
ulp_ip_psr_aresetn_freerun_slr3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_freerun_slr3_0_synth_1/runme.log
ulp_ip_psr_aresetn_freerun_slr1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_freerun_slr1_0_synth_1/runme.log
ulp_ip_psr_aresetn_freerun_slr2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_freerun_slr2_0_synth_1/runme.log
ulp_ip_psr_aresetn_pcie_slr3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_pcie_slr3_0_synth_1/runme.log
ulp_ip_psr_aresetn_freerun_slr0_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_freerun_slr0_0_synth_1/runme.log
ulp_ip_psr_aresetn_pcie_slr1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_pcie_slr1_0_synth_1/runme.log
ulp_ip_psr_aresetn_pcie_slr2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_pcie_slr2_0_synth_1/runme.log
ulp_ip_psr_aresetn_kernel_01_slr3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_kernel_01_slr3_0_synth_1/runme.log
ulp_ip_psr_aresetn_pcie_slr0_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_pcie_slr0_0_synth_1/runme.log
ulp_ip_psr_aresetn_kernel_01_slr1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_kernel_01_slr1_0_synth_1/runme.log
ulp_ip_psr_aresetn_kernel_01_slr2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_kernel_01_slr2_0_synth_1/runme.log
ulp_ip_psr_aresetn_kernel_00_slr3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_kernel_00_slr3_0_synth_1/runme.log
ulp_ip_psr_aresetn_kernel_01_slr0_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_kernel_01_slr0_0_synth_1/runme.log
ulp_ip_psr_aresetn_kernel_00_slr1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_kernel_00_slr1_0_synth_1/runme.log
ulp_ip_psr_aresetn_kernel_00_slr2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_kernel_00_slr2_0_synth_1/runme.log
ulp_ip_psr_aresetn_ctrl_slr3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_ctrl_slr3_0_synth_1/runme.log
ulp_ip_psr_aresetn_kernel_00_slr0_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_kernel_00_slr0_0_synth_1/runme.log
ulp_ip_psr_aresetn_ctrl_slr1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_ctrl_slr1_0_synth_1/runme.log
ulp_ip_psr_aresetn_ctrl_slr2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_ctrl_slr2_0_synth_1/runme.log
ulp_ip_gpio_debug_axi_data_h2c_01_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_gpio_debug_axi_data_h2c_01_0_synth_1/runme.log
ulp_ip_psr_aresetn_ctrl_slr0_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_psr_aresetn_ctrl_slr0_0_synth_1/runme.log
ulp_ip_inv_aresetn_ctrl_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_inv_aresetn_ctrl_00_0_synth_1/runme.log
ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0_synth_1/runme.log
ulp_ip_gpio_debug_axi_ctrl_user_03_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_gpio_debug_axi_ctrl_user_03_0_synth_1/runme.log
ulp_ip_gpio_debug_axi_ctrl_user_02_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_gpio_debug_axi_ctrl_user_02_0_synth_1/runme.log
ulp_ip_gpio_debug_axi_ctrl_user_01_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_gpio_debug_axi_ctrl_user_01_0_synth_1/runme.log
ulp_ip_gpio_debug_axi_ctrl_user_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_gpio_debug_axi_ctrl_user_00_0_synth_1/runme.log
ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0_synth_1/runme.log
ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0_synth_1/runme.log
ulp_shell_cmp_subsystem_0_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/runme.log
bd_3f43_user_debug_bridge_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_bridge_0_synth_1/runme.log
bd_53f9_axi_jtag_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_53f9_axi_jtag_0_synth_1/runme.log
bd_53f9_bsip_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_53f9_bsip_0_synth_1/runme.log
bd_53f9_bs_switch_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_53f9_bs_switch_1_0_synth_1/runme.log
bd_3f43_user_debug_hub_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_3f43_user_debug_hub_0_synth_1/runme.log
bd_7b93_xsdbm_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_7b93_xsdbm_0_synth_1/runme.log
bd_7b93_lut_buffer_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_7b93_lut_buffer_0_synth_1/runme.log
bd_3f43_build_info_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_3f43_build_info_0_synth_1/runme.log
ulp_ip_rs_axi_data_c2h_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_rs_axi_data_c2h_00_0_synth_1/runme.log
ulp_ip_rs_axi_ctrl_user_03_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_rs_axi_ctrl_user_03_0_synth_1/runme.log
ulp_ip_rs_axi_data_h2c_03_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_rs_axi_data_h2c_03_0_synth_1/runme.log
ulp_ip_cc_axi_data_h2c_03_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_cc_axi_data_h2c_03_0_synth_1/runme.log
ulp_ip_cc_axi_data_h2c_02_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_cc_axi_data_h2c_02_0_synth_1/runme.log
ulp_ip_cc_axi_data_h2c_01_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_cc_axi_data_h2c_01_0_synth_1/runme.log
ulp_ip_cc_axi_data_h2c_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ip_cc_axi_data_h2c_00_0_synth_1/runme.log
ulp_ss_ucs_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ss_ucs_0_synth_1/runme.log
bd_1361_clkwiz_aclk_kernel_01_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_clkwiz_aclk_kernel_01_0_synth_1/runme.log
bd_1361_xbar_1_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_xbar_1_synth_1/runme.log
bd_1361_auto_cc_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_auto_cc_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr3_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr3_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr3_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr3_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr3_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr3_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr3_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr3_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr0_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr0_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr0_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr0_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr0_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr0_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr0_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr0_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr1_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr1_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr2_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr2_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr1_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr1_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr2_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr2_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr1_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr1_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr1_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr1_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr2_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr2_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr3_6_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr3_6_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr3_5_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr3_5_0_synth_1/runme.log
bd_1361_clock_throttling_aclk_kernel_01_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_01_0_synth_1/runme.log
bd_1361_clkwiz_aclk_kernel_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_clkwiz_aclk_kernel_00_0_synth_1/runme.log
bd_1361_aclk_kernel_01_cont_adapt_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_aclk_kernel_01_cont_adapt_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr2_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr2_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr0_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr0_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr0_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr0_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr0_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr0_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr1_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr1_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr2_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr2_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr1_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr1_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr2_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr2_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr1_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr1_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr1_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr1_2_0_synth_1/runme.log
bd_1361_psreset_kernel_01_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_psreset_kernel_01_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr0_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr0_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr3_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr3_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr3_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr3_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr3_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr3_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr3_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr3_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_00_slr2_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_00_slr2_3_0_synth_1/runme.log
bd_1361_clock_throttling_aclk_kernel_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_00_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr3_5_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr3_5_0_synth_1/runme.log
bd_1361_clock_throttling_avg_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_avg_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr2_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr2_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr3_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr3_4_0_synth_1/runme.log
bd_1361_gapping_demand_toggle_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_gapping_demand_toggle_0_synth_1/runme.log
bd_1361_gapping_demand_update_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_gapping_demand_update_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr3_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr3_3_0_synth_1/runme.log
bd_1361_build_info_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_build_info_0_synth_1/runme.log
bd_1361_gpio_gapping_demand_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_gpio_gapping_demand_0_synth_1/runme.log
bd_1361_frequency_counter_aclk_kernel_01_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_01_0_synth_1/runme.log
bd_1361_frequency_counter_aclk_kernel_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_kernel_00_0_synth_1/runme.log
bd_1361_psreset_kernel_00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_psreset_kernel_00_0_synth_1/runme.log
bd_1361_fanout_aresetn_kernel_01_slr3_6_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr3_6_0_synth_1/runme.log
bd_1361_psreset_aclk_freerun_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_psreset_aclk_freerun_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr0_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr0_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr3_6_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr3_6_0_synth_1/runme.log
bd_1361_clock_shutdown_latch_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_clock_shutdown_latch_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr3_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr3_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr3_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr3_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr3_5_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr3_5_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr3_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr3_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr3_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr3_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr3_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr3_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr2_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr2_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr1_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr1_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr2_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr2_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr2_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr2_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr1_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr1_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr0_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr0_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr1_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr1_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr0_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr0_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr1_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr1_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr0_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr0_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr3_5_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr3_5_0_synth_1/runme.log
bd_1361_fanout_aresetn_ctrl_slr0_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_ctrl_slr0_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr3_6_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr3_6_0_synth_1/runme.log
bd_1361_frequency_counter_aclk_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_frequency_counter_aclk_0_synth_1/runme.log
bd_1361_aclk_kernel_01_adapt_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_aclk_kernel_01_adapt_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr2_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr2_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr3_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr3_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr2_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr2_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr1_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr1_4_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr2_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr2_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr2_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr2_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr1_1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr1_1_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr1_3_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr1_3_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr1_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr1_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr0_2_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr0_2_0_synth_1/runme.log
bd_1361_fanout_aresetn_pcie_slr0_4_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_pcie_slr0_4_0_synth_1/runme.log
bd_1361_xbar_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_xbar_0_synth_1/runme.log
bd_1361_gpio_ucs_control_status_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_gpio_ucs_control_status_0_synth_1/runme.log
bd_1361_aclk_kernel_00_adapt_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_aclk_kernel_00_adapt_0_synth_1/runme.log
bd_1361_aclk_kernel_00_cont_adapt_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_1361_aclk_kernel_00_cont_adapt_0_synth_1/runme.log
ulp_memory_subsystem_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_memory_subsystem_0_synth_1/runme.log
bd_b35e_vip_S05_AXI_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_vip_S05_AXI_0_synth_1/runme.log
bd_b35e_psr_ctrl_interconnect_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_psr_ctrl_interconnect_0_synth_1/runme.log
bd_b35e_interconnect_ddrmem_ctrl_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_interconnect_ddrmem_ctrl_0_synth_1/runme.log
bd_b35e_interconnect_M00_AXI_MEM00_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_interconnect_M00_AXI_MEM00_0_synth_1/runme.log
bd_b35e_vip_S04_AXI_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_vip_S04_AXI_0_synth_1/runme.log
bd_b35e_psr_aclk1_SLR1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_psr_aclk1_SLR1_0_synth_1/runme.log
bd_b35e_psr_aclk3_SLR1_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_psr_aclk3_SLR1_0_synth_1/runme.log
bd_b35e_vip_S01_AXI_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_vip_S01_AXI_0_synth_1/runme.log
bd_b35e_vip_M00_AXI_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_vip_M00_AXI_0_synth_1/runme.log
bd_b35e_vip_S06_AXI_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_vip_S06_AXI_0_synth_1/runme.log
bd_b35e_rs_M00_AXI_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/bd_b35e_rs_M00_AXI_0_synth_1/runme.log
ulp_ii_level1_wire_0_synth_1: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/runme.log
[Mon Nov 11 16:02:11 2024] Launched my_rm_synth_1...
Run output will be captured here: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5048.039 ; gain = 38.066 ; free physical = 4104 ; free virtual = 9604
[Mon Nov 11 16:02:11 2024] Waiting for my_rm_synth_1 to finish...
