// Seed: 3383734307
module module_0;
  logic id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1
    , id_11,
    output tri0  id_2,
    output logic id_3,
    input  wand  id_4,
    input  tri1  id_5,
    output wand  id_6,
    output tri0  id_7,
    input  wire  id_8,
    output uwire id_9
);
  always id_3 <= -1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd14,
    parameter id_6 = 32'd13
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 : -1] id_4, id_5, _id_6, id_7;
  assign id_4 = 1;
  logic [id_3 : id_6] id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
