# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=tricore -global-isel -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s

---
name:            test_merge
legalized:         true
regBankSelected:   true
tracksRegLiveness: true
registers:
  - { id: 0, class: addrregbank }
  - { id: 1, class: dataregbank }
  - { id: 2, class: dataregbank }
  - { id: 3, class: dataregbank }
  - { id: 4, class: dataregbank }
  - { id: 5, class: dataregbank }
  - { id: 6, class: dataregbank }
  - { id: 7, class: dataregbank }
  - { id: 8, class: dataregbank }
body:             |
  bb.0.entry:
    liveins: $a4, $d4
    ; CHECK-LABEL: name: test_merge
    ; CHECK: liveins: $a4, $d4
    ; CHECK: [[COPY:%[0-9]+]]:addrregs = COPY $a4
    ; CHECK: [[COPY1:%[0-9]+]]:dataregs = COPY $d4
    ; CHECK: [[DEF:%[0-9]+]]:dataregs = IMPLICIT_DEF
    ; CHECK: [[INSERT_dddcc:%[0-9]+]]:dataregs = INSERT_dddcc [[DEF]], [[COPY1]], 0, 8
    ; CHECK: [[INSERT_dddcc1:%[0-9]+]]:dataregs = INSERT_dddcc [[INSERT_dddcc]], [[COPY1]], 8, 8
    ; CHECK: [[DEF1:%[0-9]+]]:dataregs = IMPLICIT_DEF
    ; CHECK: [[INSERT_dddcc2:%[0-9]+]]:dataregs = INSERT_dddcc [[DEF1]], [[INSERT_dddcc1]], 0, 16
    ; CHECK: [[INSERT_dddcc3:%[0-9]+]]:dataregs = INSERT_dddcc [[INSERT_dddcc2]], [[INSERT_dddcc1]], 16, 16
    ; CHECK: [[REG_SEQUENCE:%[0-9]+]]:extdataregs = REG_SEQUENCE [[INSERT_dddcc3]], %subreg.dsub0, [[INSERT_dddcc3]], %subreg.dsub1
    ; CHECK: [[DEF2:%[0-9]+]]:dataregs = IMPLICIT_DEF
    ; CHECK: [[INSERT_dddcc4:%[0-9]+]]:dataregs = INSERT_dddcc [[DEF2]], [[COPY1]], 0, 8
    ; CHECK: [[INSERT_dddcc5:%[0-9]+]]:dataregs = INSERT_dddcc [[INSERT_dddcc4]], [[COPY1]], 8, 8
    ; CHECK: [[INSERT_dddcc6:%[0-9]+]]:dataregs = INSERT_dddcc [[INSERT_dddcc5]], [[COPY1]], 16, 8
    ; CHECK: [[INSERT_dddcc7:%[0-9]+]]:dataregs = INSERT_dddcc [[INSERT_dddcc6]], [[COPY1]], 24, 8
    ; CHECK: [[DEF3:%[0-9]+]]:dataregs = IMPLICIT_DEF
    ; CHECK: [[INSERT_dddcc8:%[0-9]+]]:dataregs = INSERT_dddcc [[DEF3]], [[COPY1]], 0, 8
    ; CHECK: [[INSERT_dddcc9:%[0-9]+]]:dataregs = INSERT_dddcc [[INSERT_dddcc8]], [[COPY1]], 8, 8
    ; CHECK: [[INSERT_dddcc10:%[0-9]+]]:dataregs = INSERT_dddcc [[INSERT_dddcc9]], [[COPY1]], 16, 8
    ; CHECK: [[INSERT_dddcc11:%[0-9]+]]:dataregs = INSERT_dddcc [[INSERT_dddcc10]], [[COPY1]], 24, 8
    ; CHECK: [[REG_SEQUENCE1:%[0-9]+]]:extdataregs = REG_SEQUENCE [[INSERT_dddcc7]], %subreg.dsub0, [[INSERT_dddcc11]], %subreg.dsub1
    ; CHECK: [[DEF4:%[0-9]+]]:dataregs = IMPLICIT_DEF
    ; CHECK: [[INSERT_dddcc12:%[0-9]+]]:dataregs = INSERT_dddcc [[DEF4]], [[INSERT_dddcc1]], 0, 16
    ; CHECK: [[INSERT_dddcc13:%[0-9]+]]:dataregs = INSERT_dddcc [[INSERT_dddcc12]], [[INSERT_dddcc1]], 16, 16
    ; CHECK: [[REG_SEQUENCE2:%[0-9]+]]:extdataregs = REG_SEQUENCE [[COPY]], %subreg.dsub0, [[COPY]], %subreg.dsub1
    ; CHECK: $e2 = COPY [[REG_SEQUENCE]]
    ; CHECK: $e2 = COPY [[REG_SEQUENCE1]]
    ; CHECK: $a2 = COPY [[INSERT_dddcc13]]
    ; CHECK: $e2 = COPY [[REG_SEQUENCE2]]
    %0(p0) = COPY $a4
    %1(s32) = COPY $d4
    %2(s8) = G_TRUNC %1(s32)
    %3(s16) = G_MERGE_VALUES %2(s8), %2(s8)
    %4(s32) = G_MERGE_VALUES %3(s16), %3(s16)
    %5(s64) = G_MERGE_VALUES %4(s32), %4(s32)
    %6(s64) = G_MERGE_VALUES %2(s8), %2(s8), %2(s8), %2(s8), %2(s8), %2(s8), %2(s8), %2(s8)
    %7(p0) = G_MERGE_VALUES %3(s16), %3(s16)
    %8(s64) = G_MERGE_VALUES %0(p0), %0(p0)
    $e2 = COPY %5(s64)
    $e2 = COPY %6(s64)
    $a2 = COPY %7(p0)
    $e2 = COPY %8(s64)
...

---
name:            test_unmerge
legalized:         true
regBankSelected:   true
tracksRegLiveness: true
registers:
  - { id: 0, class: addrregbank }
  - { id: 1, class: dataregbank }
  - { id: 2, class: dataregbank }
  - { id: 3, class: dataregbank }
  - { id: 4, class: dataregbank }
  - { id: 5, class: dataregbank }
  - { id: 6, class: dataregbank }
  - { id: 7, class: dataregbank }
  - { id: 8, class: dataregbank }
  - { id: 9, class: dataregbank }
  - { id: 10, class: dataregbank }
  - { id: 11, class: dataregbank }
  - { id: 12, class: dataregbank }
  - { id: 13, class: dataregbank }
  - { id: 14, class: dataregbank }
  - { id: 15, class: dataregbank }
  - { id: 16, class: dataregbank }
  - { id: 17, class: dataregbank }
  - { id: 18, class: dataregbank }
  - { id: 19, class: dataregbank }
  - { id: 20, class: dataregbank }
  - { id: 21, class: addrregbank }
  - { id: 22, class: addrregbank }
  - { id: 23, class: dataregbank }
  - { id: 24, class: dataregbank }
  - { id: 25, class: dataregbank }
body:             |
  bb.0.entry:
    liveins: $a4, $e4
    ; CHECK-LABEL: name: test_unmerge
    ; CHECK: liveins: $a4, $e4
    ; CHECK: [[COPY:%[0-9]+]]:addrregs = COPY $a4
    ; CHECK: [[COPY1:%[0-9]+]]:extdataregs = COPY $e4
    ; CHECK: [[COPY2:%[0-9]+]]:dataregs = COPY [[COPY1]].dsub0
    ; CHECK: [[COPY3:%[0-9]+]]:dataregs = COPY [[COPY1]].dsub1
    ; CHECK: [[EXTR_ddcc:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY2]], 0, 16
    ; CHECK: [[EXTR_ddcc1:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY2]], 16, 16
    ; CHECK: [[EXTR_ddcc2:%[0-9]+]]:dataregs = EXTR_ddcc [[EXTR_ddcc]], 0, 8
    ; CHECK: [[EXTR_ddcc3:%[0-9]+]]:dataregs = EXTR_ddcc [[EXTR_ddcc]], 8, 8
    ; CHECK: [[COPY4:%[0-9]+]]:dataregs = COPY [[COPY1]].dsub0
    ; CHECK: [[COPY5:%[0-9]+]]:dataregs = COPY [[COPY1]].dsub1
    ; CHECK: [[EXTR_ddcc4:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY4]], 0, 8
    ; CHECK: [[EXTR_ddcc5:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY4]], 8, 8
    ; CHECK: [[EXTR_ddcc6:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY4]], 16, 8
    ; CHECK: [[EXTR_ddcc7:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY4]], 24, 8
    ; CHECK: [[EXTR_ddcc8:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY5]], 0, 8
    ; CHECK: [[EXTR_ddcc9:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY5]], 8, 8
    ; CHECK: [[EXTR_ddcc10:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY5]], 16, 8
    ; CHECK: [[EXTR_ddcc11:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY5]], 24, 8
    ; CHECK: [[COPY6:%[0-9]+]]:dataregs = COPY [[COPY]]
    ; CHECK: [[EXTR_ddcc12:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY6]], 0, 8
    ; CHECK: [[EXTR_ddcc13:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY6]], 8, 8
    ; CHECK: [[EXTR_ddcc14:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY6]], 16, 8
    ; CHECK: [[EXTR_ddcc15:%[0-9]+]]:dataregs = EXTR_ddcc [[COPY6]], 24, 8
    ; CHECK: [[COPY7:%[0-9]+]]:addrregs = COPY [[COPY1]].dsub0
    ; CHECK: [[COPY8:%[0-9]+]]:addrregs = COPY [[COPY1]].dsub1
    ; CHECK: $d2 = COPY [[EXTR_ddcc2]]
    ; CHECK: $d3 = COPY [[EXTR_ddcc4]]
    ; CHECK: $d4 = COPY [[EXTR_ddcc13]]
    ; CHECK: $a2 = COPY [[COPY7]]
    %0(p0) = COPY $a4
    %1(s64) = COPY $e4
    %2(s32), %3(s32) = G_UNMERGE_VALUES %1(s64)
    %4(s16), %5(s16) = G_UNMERGE_VALUES %2(s32)
    %6(s8), %7(s8) = G_UNMERGE_VALUES %4(s16)
    %8(s8), %9(s8), %10(s8), %11(s8), %12(s8), %13(s8), %14(s8), %15(s8) = G_UNMERGE_VALUES %1(s64)
    %16(p0) = COPY %0(p0)
    %17(s8), %18(s8), %19(s8), %20(s8) = G_UNMERGE_VALUES %16(p0)
    %21(p0), %22(p0) = G_UNMERGE_VALUES %1(s64)
    %23(s32) = G_ANYEXT %6(s8)
    %24(s32) = G_ANYEXT %8(s8)
    %25(s32) = G_ANYEXT %18(s8)
    $d2 = COPY %23(s32)
    $d3 = COPY %24(s32)
    $d4 = COPY %25(s32)
    $a2 = COPY %21(p0)
...
