Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri May 21 09:50:39 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (86)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (86)
-------------------------------
 There are 86 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.289    -1080.473                   2293                64864        0.053        0.000                      0                64864        1.100        0.000                       0                 28044  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLK_10M          {0.000 50.000}       100.000         10.000          
CLK_200M         {0.000 2.500}        5.000           200.000         
  CLK_125M_1     {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_2    {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_3    {0.000 2.500}        5.000           200.000         
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M               95.914        0.000                      0                  131        0.193        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M              -2.520     -962.457                   2233                62874        0.055        0.000                      0                62874        1.100        0.000                       0                 27349  
  CLK_125M_1           5.369        0.000                      0                  416        0.108        0.000                      0                  416        3.358        0.000                       0                   285  
  PLL_CLKFB_2                                                                                                                                                      3.929        0.000                       0                     2  
  PLL_CLKFB_3                                                                                                                                                      3.929        0.000                       0                     2  
GMII_RX_CLK            0.297        0.000                      0                  619        0.063        0.000                      0                  619        3.600        0.000                       0                   336  
SYSCLK_200MP_IN                                                                                                                                                    3.592        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M          CLK_10M                -0.012       -0.050                      4                   67        0.053        0.000                      0                   67  
input port clock  CLK_200M                3.331        0.000                      0                    2        0.398        0.000                      0                    2  
CLK_10M           CLK_200M               -0.016       -0.110                      9                 2544        0.809        0.000                      0                 2544  
CLK_125M_1        CLK_200M               -4.289      -12.832                      3                    3        1.768        0.000                      0                    3  
GMII_RX_CLK       CLK_200M               -2.938      -34.867                     12                   12        1.452        0.000                      0                   12  
CLK_200M          CLK_125M_1             -2.514      -51.894                     23                   23        0.354        0.000                      0                   23  
GMII_RX_CLK       CLK_125M_1              5.282        0.000                      0                   19        0.053        0.000                      0                   19  
CLK_200M          GMII_RX_CLK            -2.343      -18.264                      9                    9        0.325        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_200M           CLK_200M                 0.285        0.000                      0                  781        0.304        0.000                      0                  781  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       95.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.914ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.818ns (24.076%)  route 2.580ns (75.924%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X63Y149        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDSE (Prop_fdse_C_Q)         0.223     3.172 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.658     3.830    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.043     3.873 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.873    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X62Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.119 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.119    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.173 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.173    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     4.297 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.656    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128     4.784 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.563     6.347    nolabel_line174_n_9
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[16]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X63Y153        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[16]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 95.914    

Slack (MET) :             95.914ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.818ns (24.076%)  route 2.580ns (75.924%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X63Y149        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDSE (Prop_fdse_C_Q)         0.223     3.172 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.658     3.830    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.043     3.873 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.873    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X62Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.119 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.119    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.173 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.173    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     4.297 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.656    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128     4.784 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.563     6.347    nolabel_line174_n_9
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[17]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X63Y153        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[17]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 95.914    

Slack (MET) :             95.914ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.818ns (24.076%)  route 2.580ns (75.924%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X63Y149        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDSE (Prop_fdse_C_Q)         0.223     3.172 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.658     3.830    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.043     3.873 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.873    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X62Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.119 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.119    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.173 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.173    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     4.297 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.656    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128     4.784 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.563     6.347    nolabel_line174_n_9
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[18]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X63Y153        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[18]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 95.914    

Slack (MET) :             95.914ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.818ns (24.076%)  route 2.580ns (75.924%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X63Y149        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDSE (Prop_fdse_C_Q)         0.223     3.172 r  irMrsyncTime_reg[0]/Q
                         net (fo=2, routed)           0.658     3.830    LOC_REG/irMrsyncTime_reg[0]
    SLICE_X62Y151        LUT6 (Prop_lut6_I3_O)        0.043     3.873 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.873    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X62Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.119 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.119    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.173 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.173    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124     4.297 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.656    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128     4.784 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.563     6.347    nolabel_line174_n_9
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[19]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X63Y153        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[19]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 95.914    

Slack (MET) :             95.956ns  (required time - arrival time)
  Source:                 irSpillTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.829ns (25.393%)  route 2.436ns (74.607%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.394     2.950    CLK_10M_BUFG
    SLICE_X60Y149        FDRE                                         r  irSpillTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.223     3.173 r  irSpillTime_reg[5]/Q
                         net (fo=3, routed)           1.102     4.275    irSpillTime_reg[5]
    SLICE_X59Y152        LUT6 (Prop_lut6_I5_O)        0.043     4.318 r  irTestSpill[1]_i_26/O
                         net (fo=1, routed)           0.000     4.318    irTestSpill[1]_i_26_n_0
    SLICE_X59Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.585 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.585    irTestSpill_reg[1]_i_12_n_0
    SLICE_X59Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.638 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.638    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.748 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.334     5.083    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.133     5.216 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.999     6.215    nolabel_line174_n_8
    SLICE_X60Y152        FDRE                                         r  irSpillTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X60Y152        FDRE                                         r  irSpillTime_reg[16]/C
                         clock pessimism              0.133   102.660    
                         clock uncertainty           -0.095   102.565    
    SLICE_X60Y152        FDRE (Setup_fdre_C_R)       -0.395   102.170    irSpillTime_reg[16]
  -------------------------------------------------------------------
                         required time                        102.170    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 95.956    

Slack (MET) :             95.956ns  (required time - arrival time)
  Source:                 irSpillTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.829ns (25.393%)  route 2.436ns (74.607%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.394     2.950    CLK_10M_BUFG
    SLICE_X60Y149        FDRE                                         r  irSpillTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.223     3.173 r  irSpillTime_reg[5]/Q
                         net (fo=3, routed)           1.102     4.275    irSpillTime_reg[5]
    SLICE_X59Y152        LUT6 (Prop_lut6_I5_O)        0.043     4.318 r  irTestSpill[1]_i_26/O
                         net (fo=1, routed)           0.000     4.318    irTestSpill[1]_i_26_n_0
    SLICE_X59Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.585 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.585    irTestSpill_reg[1]_i_12_n_0
    SLICE_X59Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.638 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.638    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.748 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.334     5.083    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.133     5.216 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.999     6.215    nolabel_line174_n_8
    SLICE_X60Y152        FDRE                                         r  irSpillTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X60Y152        FDRE                                         r  irSpillTime_reg[17]/C
                         clock pessimism              0.133   102.660    
                         clock uncertainty           -0.095   102.565    
    SLICE_X60Y152        FDRE (Setup_fdre_C_R)       -0.395   102.170    irSpillTime_reg[17]
  -------------------------------------------------------------------
                         required time                        102.170    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 95.956    

Slack (MET) :             95.956ns  (required time - arrival time)
  Source:                 irSpillTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.829ns (25.393%)  route 2.436ns (74.607%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.394     2.950    CLK_10M_BUFG
    SLICE_X60Y149        FDRE                                         r  irSpillTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.223     3.173 r  irSpillTime_reg[5]/Q
                         net (fo=3, routed)           1.102     4.275    irSpillTime_reg[5]
    SLICE_X59Y152        LUT6 (Prop_lut6_I5_O)        0.043     4.318 r  irTestSpill[1]_i_26/O
                         net (fo=1, routed)           0.000     4.318    irTestSpill[1]_i_26_n_0
    SLICE_X59Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.585 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.585    irTestSpill_reg[1]_i_12_n_0
    SLICE_X59Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.638 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.638    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.748 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.334     5.083    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.133     5.216 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.999     6.215    nolabel_line174_n_8
    SLICE_X60Y152        FDRE                                         r  irSpillTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X60Y152        FDRE                                         r  irSpillTime_reg[18]/C
                         clock pessimism              0.133   102.660    
                         clock uncertainty           -0.095   102.565    
    SLICE_X60Y152        FDRE (Setup_fdre_C_R)       -0.395   102.170    irSpillTime_reg[18]
  -------------------------------------------------------------------
                         required time                        102.170    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 95.956    

Slack (MET) :             95.956ns  (required time - arrival time)
  Source:                 irSpillTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.829ns (25.393%)  route 2.436ns (74.607%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.394     2.950    CLK_10M_BUFG
    SLICE_X60Y149        FDRE                                         r  irSpillTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.223     3.173 r  irSpillTime_reg[5]/Q
                         net (fo=3, routed)           1.102     4.275    irSpillTime_reg[5]
    SLICE_X59Y152        LUT6 (Prop_lut6_I5_O)        0.043     4.318 r  irTestSpill[1]_i_26/O
                         net (fo=1, routed)           0.000     4.318    irTestSpill[1]_i_26_n_0
    SLICE_X59Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.585 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.585    irTestSpill_reg[1]_i_12_n_0
    SLICE_X59Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.638 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.638    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.748 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.334     5.083    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.133     5.216 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.999     6.215    nolabel_line174_n_8
    SLICE_X60Y152        FDRE                                         r  irSpillTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X60Y152        FDRE                                         r  irSpillTime_reg[19]/C
                         clock pessimism              0.133   102.660    
                         clock uncertainty           -0.095   102.565    
    SLICE_X60Y152        FDRE (Setup_fdre_C_R)       -0.395   102.170    irSpillTime_reg[19]
  -------------------------------------------------------------------
                         required time                        102.170    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 95.956    

Slack (MET) :             96.000ns  (required time - arrival time)
  Source:                 irSpillTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.829ns (25.742%)  route 2.391ns (74.258%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.394     2.950    CLK_10M_BUFG
    SLICE_X60Y149        FDRE                                         r  irSpillTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.223     3.173 r  irSpillTime_reg[5]/Q
                         net (fo=3, routed)           1.102     4.275    irSpillTime_reg[5]
    SLICE_X59Y152        LUT6 (Prop_lut6_I5_O)        0.043     4.318 r  irTestSpill[1]_i_26/O
                         net (fo=1, routed)           0.000     4.318    irTestSpill[1]_i_26_n_0
    SLICE_X59Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.585 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.585    irTestSpill_reg[1]_i_12_n_0
    SLICE_X59Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.638 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.638    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.748 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.334     5.083    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.133     5.216 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.955     6.170    nolabel_line174_n_8
    SLICE_X60Y150        FDRE                                         r  irSpillTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X60Y150        FDRE                                         r  irSpillTime_reg[10]/C
                         clock pessimism              0.133   102.660    
                         clock uncertainty           -0.095   102.565    
    SLICE_X60Y150        FDRE (Setup_fdre_C_R)       -0.395   102.170    irSpillTime_reg[10]
  -------------------------------------------------------------------
                         required time                        102.170    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 96.000    

Slack (MET) :             96.000ns  (required time - arrival time)
  Source:                 irSpillTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.829ns (25.742%)  route 2.391ns (74.258%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.394     2.950    CLK_10M_BUFG
    SLICE_X60Y149        FDRE                                         r  irSpillTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.223     3.173 r  irSpillTime_reg[5]/Q
                         net (fo=3, routed)           1.102     4.275    irSpillTime_reg[5]
    SLICE_X59Y152        LUT6 (Prop_lut6_I5_O)        0.043     4.318 r  irTestSpill[1]_i_26/O
                         net (fo=1, routed)           0.000     4.318    irTestSpill[1]_i_26_n_0
    SLICE_X59Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.585 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.585    irTestSpill_reg[1]_i_12_n_0
    SLICE_X59Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.638 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.638    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X59Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.748 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.334     5.083    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.133     5.216 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.955     6.170    nolabel_line174_n_8
    SLICE_X60Y150        FDRE                                         r  irSpillTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X60Y150        FDRE                                         r  irSpillTime_reg[11]/C
                         clock pessimism              0.133   102.660    
                         clock uncertainty           -0.095   102.565    
    SLICE_X60Y150        FDRE (Setup_fdre_C_R)       -0.395   102.170    irSpillTime_reg[11]
  -------------------------------------------------------------------
                         required time                        102.170    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 96.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.308ns (73.637%)  route 0.110ns (26.363%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.213    CLK_10M_BUFG
    SLICE_X63Y149        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDRE (Prop_fdre_C_Q)         0.100     1.313 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.110     1.423    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X62Y151        LUT6 (Prop_lut6_I5_O)        0.028     1.451 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     1.451    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X62Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.557 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.557    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.584 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.584    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.631 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     1.631    irMrsyncTime0
    SLICE_X62Y153        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.741     1.428    CLK_10M_BUFG
    SLICE_X62Y153        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism             -0.077     1.351    
    SLICE_X62Y153        FDRE (Hold_fdre_C_D)         0.087     1.438    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 irSpillTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.279ns (68.733%)  route 0.127ns (31.267%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X60Y148        FDRE                                         r  irSpillTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  irSpillTime_reg[2]/Q
                         net (fo=3, routed)           0.126     1.440    irSpillTime_reg[2]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.553 r  irSpillTime_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.553    irSpillTime_reg[0]_i_2_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.578 r  irSpillTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.579    irSpillTime_reg[4]_i_1_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.620 r  irSpillTime_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.620    irSpillTime_reg[8]_i_1_n_7
    SLICE_X60Y150        FDRE                                         r  irSpillTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.743     1.430    CLK_10M_BUFG
    SLICE_X60Y150        FDRE                                         r  irSpillTime_reg[8]/C
                         clock pessimism             -0.077     1.353    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.071     1.424    irSpillTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.290ns (69.558%)  route 0.127ns (30.442%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X60Y148        FDRE                                         r  irSpillTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  irSpillTime_reg[2]/Q
                         net (fo=3, routed)           0.126     1.440    irSpillTime_reg[2]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.553 r  irSpillTime_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.553    irSpillTime_reg[0]_i_2_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.578 r  irSpillTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.579    irSpillTime_reg[4]_i_1_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.631 r  irSpillTime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.631    irSpillTime_reg[8]_i_1_n_5
    SLICE_X60Y150        FDRE                                         r  irSpillTime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.743     1.430    CLK_10M_BUFG
    SLICE_X60Y150        FDRE                                         r  irSpillTime_reg[10]/C
                         clock pessimism             -0.077     1.353    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.071     1.424    irSpillTime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.100     1.260 r  irMrsyncTime_reg[23]/Q
                         net (fo=2, routed)           0.101     1.361    irMrsyncTime_reg[23]
    SLICE_X63Y154        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.438 r  irMrsyncTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.438    irMrsyncTime_reg[20]_i_1_n_4
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.741     1.428    CLK_10M_BUFG
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[23]/C
                         clock pessimism             -0.268     1.160    
    SLICE_X63Y154        FDRE (Hold_fdre_C_D)         0.071     1.231    irMrsyncTime_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X63Y155        FDRE                                         r  irMrsyncTime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y155        FDRE (Prop_fdre_C_Q)         0.100     1.260 r  irMrsyncTime_reg[27]/Q
                         net (fo=2, routed)           0.101     1.361    irMrsyncTime_reg[27]
    SLICE_X63Y155        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.438 r  irMrsyncTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.438    irMrsyncTime_reg[24]_i_1_n_4
    SLICE_X63Y155        FDRE                                         r  irMrsyncTime_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.741     1.428    CLK_10M_BUFG
    SLICE_X63Y155        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism             -0.268     1.160    
    SLICE_X63Y155        FDRE (Hold_fdre_C_D)         0.071     1.231    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X63Y156        FDRE                                         r  irMrsyncTime_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y156        FDRE (Prop_fdre_C_Q)         0.100     1.260 r  irMrsyncTime_reg[31]/Q
                         net (fo=2, routed)           0.101     1.361    irMrsyncTime_reg[31]
    SLICE_X63Y156        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.438 r  irMrsyncTime_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.438    irMrsyncTime_reg[28]_i_1_n_4
    SLICE_X63Y156        FDRE                                         r  irMrsyncTime_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.741     1.428    CLK_10M_BUFG
    SLICE_X63Y156        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism             -0.268     1.160    
    SLICE_X63Y156        FDRE (Hold_fdre_C_D)         0.071     1.231    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.543     1.161    CLK_10M_BUFG
    SLICE_X63Y150        FDRE                                         r  irMrsyncTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.100     1.261 r  irMrsyncTime_reg[7]/Q
                         net (fo=2, routed)           0.101     1.362    irMrsyncTime_reg[7]
    SLICE_X63Y150        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.439 r  irMrsyncTime_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.439    irMrsyncTime_reg[4]_i_1_n_4
    SLICE_X63Y150        FDRE                                         r  irMrsyncTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X63Y150        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism             -0.268     1.161    
    SLICE_X63Y150        FDRE (Hold_fdre_C_D)         0.071     1.232    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.543     1.161    CLK_10M_BUFG
    SLICE_X63Y151        FDRE                                         r  irMrsyncTime_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y151        FDRE (Prop_fdre_C_Q)         0.100     1.261 r  irMrsyncTime_reg[11]/Q
                         net (fo=2, routed)           0.101     1.362    irMrsyncTime_reg[11]
    SLICE_X63Y151        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.439 r  irMrsyncTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.439    irMrsyncTime_reg[8]_i_1_n_4
    SLICE_X63Y151        FDRE                                         r  irMrsyncTime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X63Y151        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism             -0.268     1.161    
    SLICE_X63Y151        FDRE (Hold_fdre_C_D)         0.071     1.232    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.100     1.260 r  irMrsyncTime_reg[19]/Q
                         net (fo=2, routed)           0.101     1.361    irMrsyncTime_reg[19]
    SLICE_X63Y153        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.438 r  irMrsyncTime_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.438    irMrsyncTime_reg[16]_i_1_n_4
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.741     1.428    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[19]/C
                         clock pessimism             -0.268     1.160    
    SLICE_X63Y153        FDRE (Hold_fdre_C_D)         0.071     1.231    irMrsyncTime_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.177ns (63.166%)  route 0.103ns (36.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.543     1.161    CLK_10M_BUFG
    SLICE_X63Y152        FDRE                                         r  irMrsyncTime_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.100     1.261 r  irMrsyncTime_reg[15]/Q
                         net (fo=2, routed)           0.103     1.364    irMrsyncTime_reg[15]
    SLICE_X63Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.441 r  irMrsyncTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.441    irMrsyncTime_reg[12]_i_1_n_4
    SLICE_X63Y152        FDRE                                         r  irMrsyncTime_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X63Y152        FDRE                                         r  irMrsyncTime_reg[15]/C
                         clock pessimism             -0.268     1.161    
    SLICE_X63Y152        FDRE (Hold_fdre_C_D)         0.071     1.232    irMrsyncTime_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X66Y150   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X63Y149   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X63Y151   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X63Y151   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X63Y152   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X63Y152   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X63Y152   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X63Y152   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X66Y150   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X66Y150   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X63Y149   irMrsyncTime_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y153   irMrsyncTime_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y153   irMrsyncTime_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y153   irMrsyncTime_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y153   irMrsyncTime_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y149   irMrsyncTime_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y154   irMrsyncTime_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y154   irMrsyncTime_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y151   irMrsyncTime_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y151   irMrsyncTime_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y152   irMrsyncTime_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y152   irMrsyncTime_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y152   irMrsyncTime_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y152   irMrsyncTime_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y150   irMrsyncTime_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y150   irMrsyncTime_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y150   irMrsyncTime_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X63Y150   irMrsyncTime_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :         2233  Failing Endpoints,  Worst Slack       -2.520ns,  Total Violation     -962.457ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.520ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/ROMODE_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 0.266ns (3.526%)  route 7.278ns (96.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 f  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         7.278     8.883    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/regEOD0
    SLICE_X21Y125        LUT5 (Prop_lut5_I3_O)        0.043     8.926 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/ROMODE_i_1__218/O
                         net (fo=1, routed)           0.000     8.926    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/ROMODE_i_1__218_n_0
    SLICE_X21Y125        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/ROMODE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.320     6.320    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/CLK_200M
    SLICE_X21Y125        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/ROMODE_reg/C
                         clock pessimism              0.088     6.408    
                         clock uncertainty           -0.035     6.373    
    SLICE_X21Y125        FDRE (Setup_fdre_C_D)        0.034     6.407    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/ROMODE_reg
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 -2.520    

Slack (VIOLATED) :        -2.513ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/doRESET_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 0.266ns (3.526%)  route 7.278ns (96.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         7.278     8.883    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/regEOD0
    SLICE_X21Y130        LUT3 (Prop_lut3_I1_O)        0.043     8.926 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/doRESET_i_1__215/O
                         net (fo=1, routed)           0.000     8.926    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/doRESET_i_1__215_n_0
    SLICE_X21Y130        FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/doRESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.326     6.326    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/CLK_200M
    SLICE_X21Y130        FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/doRESET_reg/C
                         clock pessimism              0.088     6.414    
                         clock uncertainty           -0.035     6.379    
    SLICE_X21Y130        FDSE (Setup_fdse_C_D)        0.034     6.413    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[68].shift_cntr/doRESET_reg
  -------------------------------------------------------------------
                         required time                          6.413    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 -2.513    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/doRESET_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 0.266ns (3.566%)  route 7.194ns (96.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 6.323 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         7.194     8.799    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/regEOD0
    SLICE_X13Y127        LUT3 (Prop_lut3_I1_O)        0.043     8.842 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/doRESET_i_1__217/O
                         net (fo=1, routed)           0.000     8.842    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/doRESET_i_1__217_n_0
    SLICE_X13Y127        FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/doRESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.323     6.323    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/CLK_200M
    SLICE_X13Y127        FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/doRESET_reg/C
                         clock pessimism              0.088     6.411    
                         clock uncertainty           -0.035     6.376    
    SLICE_X13Y127        FDSE (Setup_fdse_C_D)        0.033     6.409    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/doRESET_reg
  -------------------------------------------------------------------
                         required time                          6.409    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.432ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/doRESET_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.266ns (3.566%)  route 7.193ns (96.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 6.323 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         7.193     8.798    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/regEOD0
    SLICE_X13Y127        LUT3 (Prop_lut3_I1_O)        0.043     8.841 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/doRESET_i_1__216/O
                         net (fo=1, routed)           0.000     8.841    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/doRESET_i_1__216_n_0
    SLICE_X13Y127        FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/doRESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.323     6.323    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/CLK_200M
    SLICE_X13Y127        FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/doRESET_reg/C
                         clock pessimism              0.088     6.411    
                         clock uncertainty           -0.035     6.376    
    SLICE_X13Y127        FDSE (Setup_fdse_C_D)        0.034     6.410    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/doRESET_reg
  -------------------------------------------------------------------
                         required time                          6.410    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 -2.432    

Slack (VIOLATED) :        -2.352ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/doRESET_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 0.266ns (3.591%)  route 7.140ns (96.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         7.140     8.745    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/regEOD0
    SLICE_X20Y125        LUT3 (Prop_lut3_I1_O)        0.043     8.788 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/doRESET_i_1__218/O
                         net (fo=1, routed)           0.000     8.788    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/doRESET_i_1__218_n_0
    SLICE_X20Y125        FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/doRESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.320     6.320    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/CLK_200M
    SLICE_X20Y125        FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/doRESET_reg/C
                         clock pessimism              0.088     6.408    
                         clock uncertainty           -0.035     6.373    
    SLICE_X20Y125        FDSE (Setup_fdse_C_D)        0.064     6.437    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/doRESET_reg
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 -2.352    

Slack (VIOLATED) :        -2.335ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/ROMODE_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 0.266ns (3.613%)  route 7.096ns (96.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 6.322 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 f  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         7.096     8.701    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/regEOD0
    SLICE_X15Y126        LUT5 (Prop_lut5_I3_O)        0.043     8.744 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/ROMODE_i_1__216/O
                         net (fo=1, routed)           0.000     8.744    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/ROMODE_i_1__216_n_0
    SLICE_X15Y126        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/ROMODE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.322     6.322    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/CLK_200M
    SLICE_X15Y126        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/ROMODE_reg/C
                         clock pessimism              0.088     6.410    
                         clock uncertainty           -0.035     6.375    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)        0.034     6.409    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/ROMODE_reg
  -------------------------------------------------------------------
                         required time                          6.409    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                 -2.335    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/ROMODE_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 0.266ns (3.677%)  route 6.969ns (96.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.271 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 f  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         6.969     8.574    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/regEOD0
    SLICE_X105Y120       LUT5 (Prop_lut5_I3_O)        0.043     8.617 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/ROMODE_i_1__171/O
                         net (fo=1, routed)           0.000     8.617    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/ROMODE_i_1__171_n_0
    SLICE_X105Y120       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/ROMODE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.271     6.271    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/CLK_200M
    SLICE_X105Y120       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/ROMODE_reg/C
                         clock pessimism              0.015     6.286    
                         clock uncertainty           -0.035     6.251    
    SLICE_X105Y120       FDRE (Setup_fdre_C_D)        0.034     6.285    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/ROMODE_reg
  -------------------------------------------------------------------
                         required time                          6.285    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                 -2.332    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/ROMODE_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.266ns (3.685%)  route 6.953ns (96.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 6.267 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 f  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         6.953     8.558    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/regEOD0
    SLICE_X100Y120       LUT5 (Prop_lut5_I3_O)        0.043     8.601 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/ROMODE_i_1__173/O
                         net (fo=1, routed)           0.000     8.601    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/ROMODE_i_1__173_n_0
    SLICE_X100Y120       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/ROMODE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.267     6.267    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/CLK_200M
    SLICE_X100Y120       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/ROMODE_reg/C
                         clock pessimism              0.015     6.282    
                         clock uncertainty           -0.035     6.247    
    SLICE_X100Y120       FDRE (Setup_fdre_C_D)        0.034     6.281    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/ROMODE_reg
  -------------------------------------------------------------------
                         required time                          6.281    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.294ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/ROMODE_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 0.266ns (3.618%)  route 7.086ns (96.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 6.323 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 f  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         7.086     8.691    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/regEOD0
    SLICE_X14Y127        LUT5 (Prop_lut5_I3_O)        0.043     8.734 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/ROMODE_i_1__217/O
                         net (fo=1, routed)           0.000     8.734    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/ROMODE_i_1__217_n_0
    SLICE_X14Y127        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/ROMODE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.323     6.323    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/CLK_200M
    SLICE_X14Y127        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/ROMODE_reg/C
                         clock pessimism              0.088     6.411    
                         clock uncertainty           -0.035     6.376    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.064     6.440    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/ROMODE_reg
  -------------------------------------------------------------------
                         required time                          6.440    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 -2.294    

Slack (VIOLATED) :        -2.234ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/doRESET_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.266ns (3.729%)  route 6.867ns (96.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.382     1.382    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X67Y131        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.223     1.605 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         6.867     8.472    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/regEOD0
    SLICE_X100Y119       LUT3 (Prop_lut3_I1_O)        0.043     8.515 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/doRESET_i_1__173/O
                         net (fo=1, routed)           0.000     8.515    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/doRESET_i_1__173_n_0
    SLICE_X100Y119       FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/doRESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.268     6.268    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/CLK_200M
    SLICE_X100Y119       FDSE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/doRESET_reg/C
                         clock pessimism              0.015     6.283    
                         clock uncertainty           -0.035     6.248    
    SLICE_X100Y119       FDSE (Setup_fdse_C_D)        0.034     6.282    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/doRESET_reg
  -------------------------------------------------------------------
                         required time                          6.282    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 -2.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/dlyCNTR3CLK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.876%)  route 0.149ns (62.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.592     0.592    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/CLK_200M
    SLICE_X51Y115        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/dlyCNTR3CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.091     0.683 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/dlyCNTR3CLK_reg[7]/Q
                         net (fo=1, routed)           0.149     0.832    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y23         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.836     0.836    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.205     0.631    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.147     0.778    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[36].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.100ns (19.999%)  route 0.400ns (80.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.680     0.680    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/CLK_200M
    SLICE_X48Y53         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.100     0.780 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[8]/Q
                         net (fo=1, routed)           0.400     1.180    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.989     0.989    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     0.941    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.124    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RSTCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RSTCNTR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.722%)  route 0.252ns (66.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.644     0.644    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/CLK_200M
    SLICE_X77Y50         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RSTCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y50         FDRE (Prop_fdre_C_Q)         0.100     0.744 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RSTCNTR_reg[0]/Q
                         net (fo=9, routed)           0.252     0.996    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RSTCNTR_reg[0]
    SLICE_X79Y49         LUT6 (Prop_lut6_I2_O)        0.028     1.024 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RSTCNTR[5]_i_1__104/O
                         net (fo=1, routed)           0.000     1.024    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/p_0_in__0[5]
    SLICE_X79Y49         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RSTCNTR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.955     0.955    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/CLK_200M
    SLICE_X79Y49         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RSTCNTR_reg[5]/C
                         clock pessimism             -0.048     0.907    
    SLICE_X79Y49         FDRE (Hold_fdre_C_D)         0.060     0.967    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RSTCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.651%)  route 0.189ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.695     0.695    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/CLK_200M
    SLICE_X133Y95        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y95        FDRE (Prop_fdre_C_Q)         0.100     0.795 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[4]/Q
                         net (fo=1, routed)           0.189     0.984    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X5Y19         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.967     0.967    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227     0.740    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.923    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.100ns (19.805%)  route 0.405ns (80.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.680     0.680    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/CLK_200M
    SLICE_X48Y53         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.100     0.780 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[10]/Q
                         net (fo=1, routed)           0.405     1.185    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.989     0.989    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     0.941    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.124    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/dlyCNTR3CLK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.451%)  route 0.190ns (65.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.644     0.644    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/CLK_200M
    SLICE_X51Y86         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/dlyCNTR3CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.100     0.744 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/dlyCNTR3CLK_reg[4]/Q
                         net (fo=1, routed)           0.190     0.934    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y17         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.915     0.915    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.225     0.690    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.873    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[48].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/dlyCNTR3CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.651%)  route 0.189ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.584     0.584    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/CLK_200M
    SLICE_X51Y126        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/dlyCNTR3CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.100     0.684 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/dlyCNTR3CLK_reg[6]/Q
                         net (fo=1, routed)           0.189     0.873    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.833     0.833    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.205     0.628    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.811    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[37].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.100ns (19.799%)  route 0.405ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.681     0.681    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/CLK_200M
    SLICE_X47Y52         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.100     0.781 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/dlyCNTR3CLK_reg[6]/Q
                         net (fo=1, routed)           0.405     1.186    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.989     0.989    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     0.941    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.124    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[20].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.446%)  route 0.208ns (67.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.684     0.684    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/CLK_200M
    SLICE_X137Y74        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y74        FDRE (Prop_fdre_C_Q)         0.100     0.784 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[2]/Q
                         net (fo=1, routed)           0.208     0.992    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X6Y14         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.953     0.953    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y14         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.745    
    RAMB36_X6Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.928    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line174/AT93C46_IIC/MEM_WAD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.263%)  route 0.192ns (65.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/AT93C46_IIC/CLK_IN
    SLICE_X9Y195         FDCE                                         r  nolabel_line174/AT93C46_IIC/MEM_WAD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         FDCE (Prop_fdce_C_Q)         0.100     0.691 r  nolabel_line174/AT93C46_IIC/MEM_WAD_reg[3]/Q
                         net (fo=1, routed)           0.192     0.883    nolabel_line174/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i_0[3]
    RAMB18_X0Y78         RAMB18E1                                     r  nolabel_line174/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.822     0.822    nolabel_line174/AT93C46_IIC/MIRROR_MEM/CLK_IN
    RAMB18_X0Y78         RAMB18E1                                     r  nolabel_line174/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/CLKBWRCLK
                         clock pessimism             -0.187     0.635    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.818    nolabel_line174/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line174/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y62    nolabel_line174/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y68    nolabel_line174/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y40    nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y40    nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y37    nolabel_line174/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y37    nolabel_line174/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y35    nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y35    nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y35    nolabel_line174/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y35    nolabel_line174/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y174   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y174   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y174   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y174   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y175   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y175   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y174   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y174   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y174   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y174   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y175   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y175   nolabel_line174/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.381ns (17.741%)  route 1.767ns (82.259%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y161         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDCE (Prop_fdce_C_Q)         0.204     6.152 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.457     6.609    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X4Y163         LUT2 (Prop_lut2_I0_O)        0.126     6.735 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.791     7.527    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X9Y163         LUT4 (Prop_lut4_I2_O)        0.051     7.578 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_708/O
                         net (fo=1, routed)           0.518     8.096    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_458
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.181    13.467    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.863    
                         clock uncertainty           -0.064    13.799    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.335    13.464    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.464    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.440ns (20.716%)  route 1.684ns (79.284%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.355     5.951    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.259     6.210 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.744     6.954    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y160         LUT4 (Prop_lut4_I3_O)        0.047     7.001 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.545     7.546    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X6Y161         LUT4 (Prop_lut4_I2_O)        0.134     7.680 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_700/O
                         net (fo=1, routed)           0.395     8.075    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_454
    RAMB18_X0Y67         RAMB18E1                                     r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.185    13.471    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y67         RAMB18E1                                     r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.867    
                         clock uncertainty           -0.064    13.803    
    RAMB18_X0Y67         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.475    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.995ns (45.983%)  route 1.169ns (54.017%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y150         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     6.156 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.963     7.119    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y148         LUT1 (Prop_lut1_I0_O)        0.126     7.245 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.205     7.450    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X0Y148         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.737 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.737    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.790 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.791    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.844 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.844    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.897 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.897    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.950 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.950    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.116 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.116    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[21]
    SLICE_X0Y153         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.419    13.927    
                         clock uncertainty           -0.064    13.863    
    SLICE_X0Y153         FDCE (Setup_fdce_C_D)        0.049    13.912    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.978ns (45.555%)  route 1.169ns (54.445%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y150         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     6.156 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.963     7.119    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y148         LUT1 (Prop_lut1_I0_O)        0.126     7.245 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.205     7.450    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X0Y148         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.737 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.737    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.790 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.791    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.844 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.844    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.897 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.897    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.950 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.950    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.099 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.099    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[23]
    SLICE_X0Y153         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.419    13.927    
                         clock uncertainty           -0.064    13.863    
    SLICE_X0Y153         FDCE (Setup_fdce_C_D)        0.049    13.912    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.405ns (21.814%)  route 1.452ns (78.186%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.892ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.296     5.892    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y162         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDCE (Prop_fdce_C_Q)         0.236     6.128 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           0.507     6.635    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X6Y162         LUT4 (Prop_lut4_I0_O)        0.126     6.761 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.498     7.259    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y163         LUT4 (Prop_lut4_I0_O)        0.043     7.302 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_706/O
                         net (fo=1, routed)           0.446     7.749    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_457
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.185    13.471    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.419    13.890    
                         clock uncertainty           -0.064    13.826    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.583    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.450ns (20.777%)  route 1.716ns (79.223%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.293     5.889    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y164         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDRE (Prop_fdre_C_Q)         0.259     6.148 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/Q
                         net (fo=4, routed)           0.758     6.906    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[1]
    SLICE_X3Y163         LUT2 (Prop_lut2_I1_O)        0.054     6.960 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1/O
                         net (fo=13, routed)          0.958     7.918    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[6]
    SLICE_X2Y161         LUT6 (Prop_lut6_I3_O)        0.137     8.055 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476211/O
                         net (fo=1, routed)           0.000     8.055    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[28]
    SLICE_X2Y161         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y161         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                         clock pessimism              0.396    13.900    
                         clock uncertainty           -0.064    13.836    
    SLICE_X2Y161         FDCE (Setup_fdce_C_D)        0.064    13.900    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.942ns (44.627%)  route 1.169ns (55.373%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y150         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     6.156 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.963     7.119    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y148         LUT1 (Prop_lut1_I0_O)        0.126     7.245 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.205     7.450    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X0Y148         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.737 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.737    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.790 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.791    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.844 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.844    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.897 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.897    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.063 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.063    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[17]
    SLICE_X0Y152         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/C
                         clock pessimism              0.419    13.927    
                         clock uncertainty           -0.064    13.863    
    SLICE_X0Y152         FDCE (Setup_fdce_C_D)        0.049    13.912    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.940ns (44.574%)  route 1.169ns (55.426%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y150         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     6.156 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.963     7.119    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y148         LUT1 (Prop_lut1_I0_O)        0.126     7.245 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.205     7.450    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X0Y148         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.737 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.737    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.790 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.791    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.844 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.844    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.897 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.897    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.950 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.950    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.061 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.061    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[20]
    SLICE_X0Y153         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/C
                         clock pessimism              0.419    13.927    
                         clock uncertainty           -0.064    13.863    
    SLICE_X0Y153         FDCE (Setup_fdce_C_D)        0.049    13.912    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.940ns (44.574%)  route 1.169ns (55.426%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y150         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     6.156 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.963     7.119    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y148         LUT1 (Prop_lut1_I0_O)        0.126     7.245 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.205     7.450    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X0Y148         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.737 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.737    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.790 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.791    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.844 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.844    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.897 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.897    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.950 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.950    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X0Y153         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.061 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.061    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[22]
    SLICE_X0Y153         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y153         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/C
                         clock pessimism              0.419    13.927    
                         clock uncertainty           -0.064    13.863    
    SLICE_X0Y153         FDCE (Setup_fdce_C_D)        0.049    13.912    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.925ns (44.177%)  route 1.169ns (55.823%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y150         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     6.156 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.963     7.119    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X1Y148         LUT1 (Prop_lut1_I0_O)        0.126     7.245 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.205     7.450    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X0Y148         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.737 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.737    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.790 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.791    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X0Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.844 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.844    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X0Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.897 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.897    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X0Y152         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.046 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.046    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[19]
    SLICE_X0Y152         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y152         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/C
                         clock pessimism              0.419    13.927    
                         clock uncertainty           -0.064    13.863    
    SLICE_X0Y152         FDCE (Setup_fdce_C_D)        0.049    13.912    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  5.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.621     2.609    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.100     2.709 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_3/Q
                         net (fo=1, routed)           0.055     2.764    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[3]
    SLICE_X3Y162         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.820     3.156    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                         clock pessimism             -0.547     2.609    
    SLICE_X3Y162         FDRE (Hold_fdre_C_D)         0.047     2.656    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orVal/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWe/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.622     2.610    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orVal/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.100     2.710 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orVal/Q
                         net (fo=12, routed)          0.062     2.772    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orVal
    SLICE_X1Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWe/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.822     3.158    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWe/C
                         clock pessimism             -0.548     2.610    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.047     2.657    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWe
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_22/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.620     2.608    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y163         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDCE (Prop_fdce_C_Q)         0.100     2.708 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14/Q
                         net (fo=2, routed)           0.090     2.798    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[14]
    SLICE_X2Y163         LUT4 (Prop_lut4_I1_O)        0.028     2.826 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476151/O
                         net (fo=1, routed)           0.000     2.826    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[22]
    SLICE_X2Y163         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_22/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.819     3.155    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_22/C
                         clock pessimism             -0.536     2.619    
    SLICE_X2Y163         FDCE (Hold_fdce_C_D)         0.087     2.706    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_22
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.385%)  route 0.102ns (50.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.621     2.609    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDCE (Prop_fdce_C_Q)         0.100     2.709 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_0/Q
                         net (fo=1, routed)           0.102     2.811    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen[0]
    SLICE_X3Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.823     3.159    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0/C
                         clock pessimism             -0.516     2.643    
    SLICE_X3Y159         FDRE (Hold_fdre_C_D)         0.044     2.687    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.315%)  route 0.107ns (51.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.621     2.609    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDCE (Prop_fdce_C_Q)         0.100     2.709 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_5/Q
                         net (fo=1, routed)           0.107     2.816    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen[5]
    SLICE_X2Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.823     3.159    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_5/C
                         clock pessimism             -0.516     2.643    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.042     2.685    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_5
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgOk/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.835%)  route 0.105ns (45.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.622     2.610    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y160         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDCE (Prop_fdce_C_Q)         0.100     2.710 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/Q
                         net (fo=2, routed)           0.105     2.815    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt[8]
    SLICE_X2Y160         LUT3 (Prop_lut3_I1_O)        0.028     2.843 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]_ipgCnt[8]_AND_45_o1/O
                         net (fo=1, routed)           0.000     2.843    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]_ipgCnt[8]_AND_45_o
    SLICE_X2Y160         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgOk/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.822     3.158    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y160         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgOk/C
                         clock pessimism             -0.534     2.624    
    SLICE_X2Y160         FDCE (Hold_fdce_C_D)         0.087     2.711    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgOk
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.411%)  route 0.053ns (23.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.622     2.610    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.107     2.717 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/Q
                         net (fo=1, routed)           0.053     2.770    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[0]
    SLICE_X6Y156         LUT3 (Prop_lut3_I1_O)        0.064     2.834 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT12/O
                         net (fo=1, routed)           0.000     2.834    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[0]
    SLICE_X6Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.823     3.159    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/C
                         clock pessimism             -0.549     2.610    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.087     2.697    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.411%)  route 0.053ns (23.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.590     2.578    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDRE (Prop_fdre_C_Q)         0.107     2.685 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/Q
                         net (fo=1, routed)           0.053     2.738    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[2]
    SLICE_X10Y159        LUT3 (Prop_lut3_I1_O)        0.064     2.802 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT41/O
                         net (fo=1, routed)           0.000     2.802    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[2]
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.791     3.127    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
                         clock pessimism             -0.549     2.578    
    SLICE_X10Y159        FDRE (Hold_fdre_C_D)         0.087     2.665    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.624     2.612    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.107     2.719 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/Q
                         net (fo=1, routed)           0.054     2.773    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[3]
    SLICE_X2Y156         LUT3 (Prop_lut3_I1_O)        0.064     2.837 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT51/O
                         net (fo=1, routed)           0.000     2.837    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[3]
    SLICE_X2Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.824     3.160    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/C
                         clock pessimism             -0.548     2.612    
    SLICE_X2Y156         FDRE (Hold_fdre_C_D)         0.087     2.699    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_31/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.233%)  route 0.112ns (46.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.620     2.608    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDCE (Prop_fdce_C_Q)         0.100     2.708 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_31/Q
                         net (fo=4, routed)           0.112     2.820    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[31]
    SLICE_X2Y163         LUT6 (Prop_lut6_I4_O)        0.028     2.848 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476241/O
                         net (fo=1, routed)           0.000     2.848    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[30]
    SLICE_X2Y163         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.037     1.037    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.819     3.155    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30/C
                         clock pessimism             -0.534     2.621    
    SLICE_X2Y163         FDCE (Hold_fdce_C_D)         0.087     2.708    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_30
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line174/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y67    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y66    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y68    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y67    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line174/GMIIBUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line174/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y161    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y161    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y169    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y169    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y162    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X3Y161    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y161    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y159   nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y159   nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y161    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y161    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y158    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y158    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y158    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y159    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y159    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y159    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X7Y158    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X7Y158    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_2
  To Clock:  PLL_CLKFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_3
  To Clock:  PLL_CLKFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line174/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  nolabel_line174/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 1.237ns (18.727%)  route 5.369ns (81.273%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           5.369    12.106    nolabel_line174/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.385    12.460    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.022    12.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.274ns (19.803%)  route 5.157ns (80.197%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           5.157    11.931    nolabel_line174/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X1Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.385    12.460    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X1Y133         FDRE (Setup_fdre_C_D)       -0.031    12.394    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.240ns (19.689%)  route 5.056ns (80.311%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           5.056    11.796    nolabel_line174/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.385    12.460    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.019    12.406    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 1.262ns (20.406%)  route 4.922ns (79.594%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           4.922    11.683    nolabel_line174/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X1Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.385    12.460    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X1Y133         FDRE (Setup_fdre_C_D)       -0.022    12.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.239ns (20.718%)  route 4.742ns (79.282%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.742    11.481    nolabel_line174/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.385    12.460    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.031    12.394    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.810ns (21.520%)  route 2.954ns (78.480%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 10.245 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           2.954     9.264    nolabel_line174/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X1Y139         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674    10.245    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    10.245    
                         clock uncertainty           -0.035    10.210    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.003    10.213    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.255ns (21.069%)  route 4.700ns (78.931%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 12.464 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.700    11.455    nolabel_line174/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X1Y139         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.389    12.464    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.464    
                         clock uncertainty           -0.035    12.429    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)       -0.022    12.407    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.807ns (21.627%)  route 2.924ns (78.373%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 10.242 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.307 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           2.924     9.230    nolabel_line174/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.671    10.242    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y133         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    10.242    
                         clock uncertainty           -0.035    10.207    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)        0.007    10.214    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.822ns (22.380%)  route 2.851ns (77.620%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 10.245 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           2.851     9.173    nolabel_line174/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X1Y139         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674    10.245    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.245    
                         clock uncertainty           -0.035    10.210    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.007    10.217    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.759ns (20.692%)  route 2.910ns (79.308%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 10.247 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           2.910     9.169    nolabel_line174/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.676    10.247    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.247    
                         clock uncertainty           -0.035    10.212    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)        0.006    10.218    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  1.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.146ns (50.186%)  route 0.145ns (49.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.675     2.246    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.118     2.364 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1/Q
                         net (fo=1, routed)           0.145     2.509    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode[1]
    SLICE_X6Y150         LUT6 (Prop_lut6_I3_O)        0.028     2.537 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_195_OUT<7>1/O
                         net (fo=1, routed)           0.000     2.537    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_195_OUT[7]
    SLICE_X6Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.824     2.634    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_7/C
                         clock pessimism             -0.247     2.387    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)         0.087     2.474    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_7
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.912%)  route 0.164ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.118     2.366 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_10/Q
                         net (fo=2, routed)           0.164     2.530    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[10]
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.059     2.447    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.118ns (41.020%)  route 0.170ns (58.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.118     2.366 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_1/Q
                         net (fo=2, routed)           0.170     2.536    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[1]
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.059     2.447    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.711%)  route 0.172ns (57.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y148         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/Q
                         net (fo=9, routed)           0.172     2.520    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk[2]
    SLICE_X3Y151         LUT3 (Prop_lut3_I0_O)        0.028     2.548 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/mux611/O
                         net (fo=1, routed)           0.000     2.548    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[15]_rxData[7]_mux_209_OUT[6]
    SLICE_X3Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_14/C
                         clock pessimism             -0.247     2.388    
    SLICE_X3Y151         FDRE (Hold_fdre_C_D)         0.061     2.449    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_14
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y148         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/Q
                         net (fo=9, routed)           0.174     2.522    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk[2]
    SLICE_X3Y151         LUT3 (Prop_lut3_I0_O)        0.028     2.550 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/mux711/O
                         net (fo=1, routed)           0.000     2.550    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[15]_rxData[7]_mux_209_OUT[7]
    SLICE_X3Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/C
                         clock pessimism             -0.247     2.388    
    SLICE_X3Y151         FDRE (Hold_fdre_C_D)         0.061     2.449    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.394%)  route 0.307ns (70.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.592     2.163    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.100     2.263 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet/Q
                         net (fo=5, routed)           0.307     2.571    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet
    SLICE_X9Y149         LUT6 (Prop_lut6_I0_O)        0.028     2.599 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet_muxSel[3]_OR_114_o1/O
                         net (fo=1, routed)           0.000     2.599    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet_muxSel[3]_OR_114_o
    SLICE_X9Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.865     2.675    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/C
                         clock pessimism             -0.247     2.428    
    SLICE_X9Y149         FDRE (Hold_fdre_C_D)         0.060     2.488    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orEof/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.146ns (33.682%)  route 0.287ns (66.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.623     2.194    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_fdre_C_Q)         0.118     2.312 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/Q
                         net (fo=4, routed)           0.287     2.600    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb
    SLICE_X8Y149         LUT6 (Prop_lut6_I0_O)        0.028     2.628 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof_macCntrlEnb_AND_136_o11/O
                         net (fo=1, routed)           0.000     2.628    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof_macCntrlEnb_AND_136_o
    SLICE_X8Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orEof/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.865     2.675    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orEof/C
                         clock pessimism             -0.247     2.428    
    SLICE_X8Y149         FDRE (Hold_fdre_C_D)         0.087     2.515    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orEof
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/rxSfd/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.023%)  route 0.203ns (66.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y145         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/rxSfd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDCE (Prop_fdce_C_Q)         0.100     2.345 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/rxSfd/Q
                         net (fo=58, routed)          0.203     2.548    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/rxSfd
    SLICE_X3Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd/C
                         clock pessimism             -0.247     2.388    
    SLICE_X3Y152         FDRE (Hold_fdre_C_D)         0.047     2.435    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.675     2.246    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     2.346 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/Q
                         net (fo=1, routed)           0.094     2.440    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType[1]
    SLICE_X6Y149         LUT6 (Prop_lut6_I0_O)        0.028     2.468 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_180_OUT<1>1/O
                         net (fo=1, routed)           0.000     2.468    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_180_OUT[1]
    SLICE_X6Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.896     2.706    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1/C
                         clock pessimism             -0.446     2.260    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.087     2.347    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/typeCode_1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/SetPauseTime/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.648%)  route 0.319ns (71.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.623     2.194    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_fdre_C_Q)         0.100     2.294 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_0/Q
                         net (fo=6, routed)           0.319     2.613    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[0]
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.028     2.641 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb_payNblCunt[0]_AND_126_o21/O
                         net (fo=1, routed)           0.000     2.641    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb_payNblCunt[0]_AND_126_o
    SLICE_X7Y149         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/SetPauseTime/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.896     2.706    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y149         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/SetPauseTime/C
                         clock pessimism             -0.247     2.459    
    SLICE_X7Y149         FDCE (Hold_fdce_C_D)         0.060     2.519    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/SetPauseTime
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y32   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X6Y146   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X6Y146   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X6Y146   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X7Y147   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X8Y152   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X8Y152   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y146   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y146   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y146   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X11Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X11Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y150   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y150   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y150   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y146   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y146   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y146   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y147   nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X13Y143  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line174/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :            4  Failing Endpoints,  Worst Slack       -0.012ns,  Total Violation       -0.050ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.829ns  (logic 0.701ns (12.027%)  route 5.128ns (87.973%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.563   102.050    nolabel_line174_n_9
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[16]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y153        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[16]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.050    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.829ns  (logic 0.701ns (12.027%)  route 5.128ns (87.973%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.563   102.050    nolabel_line174_n_9
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[17]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y153        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[17]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.050    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.829ns  (logic 0.701ns (12.027%)  route 5.128ns (87.973%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.563   102.050    nolabel_line174_n_9
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[18]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y153        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[18]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.050    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.829ns  (logic 0.701ns (12.027%)  route 5.128ns (87.973%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.563   102.050    nolabel_line174_n_9
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y153        FDRE                                         r  irMrsyncTime_reg[19]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y153        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[19]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.050    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.716ns  (logic 0.701ns (12.265%)  route 5.015ns (87.735%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.449   101.937    nolabel_line174_n_9
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y154        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -101.937    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.716ns  (logic 0.701ns (12.265%)  route 5.015ns (87.735%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.449   101.937    nolabel_line174_n_9
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[21]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y154        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[21]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -101.937    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.716ns  (logic 0.701ns (12.265%)  route 5.015ns (87.735%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.449   101.937    nolabel_line174_n_9
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[22]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y154        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[22]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -101.937    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.716ns  (logic 0.701ns (12.265%)  route 5.015ns (87.735%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.449   101.937    nolabel_line174_n_9
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y154        FDRE                                         r  irMrsyncTime_reg[23]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y154        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[23]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -101.937    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.701ns  (logic 0.701ns (12.297%)  route 5.000ns (87.703%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.435   101.922    nolabel_line174_n_9
    SLICE_X63Y151        FDRE                                         r  irMrsyncTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y151        FDRE                                         r  irMrsyncTime_reg[10]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y151        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[10]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -101.922    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.701ns  (logic 0.701ns (12.297%)  route 5.000ns (87.703%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X65Y153        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.206    99.650    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.043    99.693 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.693    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    99.876 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.876    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.124   100.000 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.359    nolabel_line174/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.128   100.487 r  nolabel_line174/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.435   101.922    nolabel_line174_n_9
    SLICE_X63Y151        FDRE                                         r  irMrsyncTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X63Y151        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X63Y151        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -101.922    
  -------------------------------------------------------------------
                         slack                                  0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.458ns (21.694%)  route 1.653ns (78.306%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.091     1.091    LOC_REG/CLK_200M
    SLICE_X58Y153        FDCE                                         r  LOC_REG/x20_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y153        FDCE (Prop_fdce_C_Q)         0.206     1.297 r  LOC_REG/x20_Reg_reg[6]/Q
                         net (fo=4, routed)           1.145     2.442    LOC_REG/p_0_in[30]
    SLICE_X59Y151        LUT3 (Prop_lut3_I0_O)        0.036     2.478 r  LOC_REG/irTestSpill[1]_i_9/O
                         net (fo=1, routed)           0.000     2.478    LOC_REG/irTestSpill[1]_i_9_n_0
    SLICE_X59Y151        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.111     2.589 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.509     3.097    LOC_REG/irTestSpill1
    SLICE_X66Y150        LUT4 (Prop_lut4_I2_O)        0.105     3.202 r  LOC_REG/irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     3.202    LOC_REG_n_5
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     2.777    
                         clock uncertainty            0.185     2.962    
    SLICE_X66Y150        FDRE (Hold_fdre_C_D)         0.188     3.150    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.465ns (21.953%)  route 1.653ns (78.047%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.091     1.091    LOC_REG/CLK_200M
    SLICE_X58Y153        FDCE                                         r  LOC_REG/x20_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y153        FDCE (Prop_fdce_C_Q)         0.206     1.297 r  LOC_REG/x20_Reg_reg[6]/Q
                         net (fo=4, routed)           1.145     2.442    LOC_REG/p_0_in[30]
    SLICE_X59Y151        LUT3 (Prop_lut3_I0_O)        0.036     2.478 r  LOC_REG/irTestSpill[1]_i_9/O
                         net (fo=1, routed)           0.000     2.478    LOC_REG/irTestSpill[1]_i_9_n_0
    SLICE_X59Y151        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.111     2.589 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.509     3.097    LOC_REG/irTestSpill1
    SLICE_X66Y150        LUT5 (Prop_lut5_I2_O)        0.112     3.209 r  LOC_REG/irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     3.209    LOC_REG_n_3
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     2.777    
                         clock uncertainty            0.185     2.962    
    SLICE_X66Y150        FDRE (Hold_fdre_C_D)         0.192     3.154    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 LOC_REG/x2A_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.308ns (21.117%)  route 1.151ns (78.883%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.543     0.543    LOC_REG/CLK_200M
    SLICE_X64Y152        FDCE                                         r  LOC_REG/x2A_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y152        FDCE (Prop_fdce_C_Q)         0.091     0.634 r  LOC_REG/x2A_Reg_reg[6]/Q
                         net (fo=2, routed)           1.151     1.785    LOC_REG/TEST_MRSYNC_FRQ_0[14]
    SLICE_X62Y152        LUT6 (Prop_lut6_I0_O)        0.064     1.849 r  LOC_REG/irTestMrsync_i_10/O
                         net (fo=1, routed)           0.000     1.849    LOC_REG/irTestMrsync_i_10_n_0
    SLICE_X62Y152        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.955 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.955    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     2.002 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     2.002    irMrsyncTime0
    SLICE_X62Y153        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.741     1.428    CLK_10M_BUFG
    SLICE_X62Y153        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.185     1.613    
    SLICE_X62Y153        FDRE (Hold_fdre_C_D)         0.087     1.700    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.394ns (25.835%)  route 1.131ns (74.165%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.543     0.543    LOC_REG/CLK_200M
    SLICE_X57Y153        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y153        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.329     0.972    LOC_REG/x24_Reg[2]
    SLICE_X58Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.000 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.000    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X58Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.079 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.079    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X58Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.106 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.187     1.293    LOC_REG/irSpillTime1[31]
    SLICE_X59Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.321 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.321    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.382 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.169     1.551    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.071     1.622 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.446     2.068    nolabel_line174_n_8
    SLICE_X60Y154        FDRE                                         r  irSpillTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X60Y154        FDRE                                         r  irSpillTime_reg[24]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.185     1.614    
    SLICE_X60Y154        FDRE (Hold_fdre_C_R)        -0.054     1.560    irSpillTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.394ns (25.835%)  route 1.131ns (74.165%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.543     0.543    LOC_REG/CLK_200M
    SLICE_X57Y153        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y153        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.329     0.972    LOC_REG/x24_Reg[2]
    SLICE_X58Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.000 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.000    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X58Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.079 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.079    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X58Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.106 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.187     1.293    LOC_REG/irSpillTime1[31]
    SLICE_X59Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.321 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.321    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.382 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.169     1.551    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.071     1.622 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.446     2.068    nolabel_line174_n_8
    SLICE_X60Y154        FDRE                                         r  irSpillTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X60Y154        FDRE                                         r  irSpillTime_reg[25]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.185     1.614    
    SLICE_X60Y154        FDRE (Hold_fdre_C_R)        -0.054     1.560    irSpillTime_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.394ns (25.835%)  route 1.131ns (74.165%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.543     0.543    LOC_REG/CLK_200M
    SLICE_X57Y153        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y153        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.329     0.972    LOC_REG/x24_Reg[2]
    SLICE_X58Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.000 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.000    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X58Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.079 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.079    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X58Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.106 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.187     1.293    LOC_REG/irSpillTime1[31]
    SLICE_X59Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.321 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.321    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.382 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.169     1.551    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.071     1.622 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.446     2.068    nolabel_line174_n_8
    SLICE_X60Y154        FDRE                                         r  irSpillTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X60Y154        FDRE                                         r  irSpillTime_reg[26]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.185     1.614    
    SLICE_X60Y154        FDRE (Hold_fdre_C_R)        -0.054     1.560    irSpillTime_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.394ns (25.835%)  route 1.131ns (74.165%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.543     0.543    LOC_REG/CLK_200M
    SLICE_X57Y153        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y153        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.329     0.972    LOC_REG/x24_Reg[2]
    SLICE_X58Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.000 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.000    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X58Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.079 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.079    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X58Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.106 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.187     1.293    LOC_REG/irSpillTime1[31]
    SLICE_X59Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.321 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.321    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.382 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.169     1.551    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.071     1.622 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.446     2.068    nolabel_line174_n_8
    SLICE_X60Y154        FDRE                                         r  irSpillTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X60Y154        FDRE                                         r  irSpillTime_reg[27]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.185     1.614    
    SLICE_X60Y154        FDRE (Hold_fdre_C_R)        -0.054     1.560    irSpillTime_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.394ns (25.807%)  route 1.133ns (74.193%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.543     0.543    LOC_REG/CLK_200M
    SLICE_X57Y153        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y153        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.329     0.972    LOC_REG/x24_Reg[2]
    SLICE_X58Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.000 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.000    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X58Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.079 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.079    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X58Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.106 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.187     1.293    LOC_REG/irSpillTime1[31]
    SLICE_X59Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.321 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.321    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.382 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.169     1.551    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.071     1.622 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.447     2.070    nolabel_line174_n_8
    SLICE_X60Y153        FDRE                                         r  irSpillTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X60Y153        FDRE                                         r  irSpillTime_reg[20]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.185     1.614    
    SLICE_X60Y153        FDRE (Hold_fdre_C_R)        -0.054     1.560    irSpillTime_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.394ns (25.807%)  route 1.133ns (74.193%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.543     0.543    LOC_REG/CLK_200M
    SLICE_X57Y153        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y153        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.329     0.972    LOC_REG/x24_Reg[2]
    SLICE_X58Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.000 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.000    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X58Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.079 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.079    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X58Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.106 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.187     1.293    LOC_REG/irSpillTime1[31]
    SLICE_X59Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.321 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.321    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.382 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.169     1.551    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.071     1.622 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.447     2.070    nolabel_line174_n_8
    SLICE_X60Y153        FDRE                                         r  irSpillTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X60Y153        FDRE                                         r  irSpillTime_reg[21]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.185     1.614    
    SLICE_X60Y153        FDRE (Hold_fdre_C_R)        -0.054     1.560    irSpillTime_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.394ns (25.807%)  route 1.133ns (74.193%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.543     0.543    LOC_REG/CLK_200M
    SLICE_X57Y153        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y153        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.329     0.972    LOC_REG/x24_Reg[2]
    SLICE_X58Y154        LUT2 (Prop_lut2_I1_O)        0.028     1.000 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.000    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X58Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.079 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.079    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X58Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.106 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.187     1.293    LOC_REG/irSpillTime1[31]
    SLICE_X59Y154        LUT4 (Prop_lut4_I0_O)        0.028     1.321 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.321    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X59Y154        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.382 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.169     1.551    nolabel_line174/SiTCP/CO[0]
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.071     1.622 r  nolabel_line174/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.447     2.070    nolabel_line174_n_8
    SLICE_X60Y153        FDRE                                         r  irSpillTime_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X60Y153        FDRE                                         r  irSpillTime_reg[22]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.185     1.614    
    SLICE_X60Y153        FDRE (Hold_fdre_C_R)        -0.054     1.560    irSpillTime_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.510    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.284    11.284    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.618ns  (logic 1.259ns (48.092%)  route 1.359ns (51.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.359     2.618    nolabel_line174/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X0Y187         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.218    11.218    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.218    
                         clock uncertainty           -0.025    11.193    
    SLICE_X0Y187         FDRE (Setup_fdre_C_D)       -0.022    11.171    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.171    
                         arrival time                          -2.618    
  -------------------------------------------------------------------
                         slack                                  8.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.283ns  (logic 0.649ns (50.586%)  route 0.634ns (49.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.634     1.283    nolabel_line174/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X0Y187         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.820     0.820    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.025     0.845    
    SLICE_X0Y187         FDRE (Hold_fdre_C_D)         0.040     0.885    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.853     0.853    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            9  Failing Endpoints,  Worst Slack       -0.016ns,  Total Violation       -0.110ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.359ns (10.997%)  route 2.906ns (89.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 6.491 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.446     6.042    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.491     6.491    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     6.491    
                         clock uncertainty           -0.185     6.306    
    SLICE_X126Y72        FDRE (Setup_fdre_C_R)       -0.281     6.025    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.359ns (10.997%)  route 2.906ns (89.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 6.491 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.446     6.042    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.491     6.491    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[6]/C
                         clock pessimism              0.000     6.491    
                         clock uncertainty           -0.185     6.306    
    SLICE_X126Y72        FDRE (Setup_fdre_C_R)       -0.281     6.025    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.359ns (10.997%)  route 2.906ns (89.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 6.491 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.446     6.042    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.491     6.491    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[7]/C
                         clock pessimism              0.000     6.491    
                         clock uncertainty           -0.185     6.306    
    SLICE_X126Y72        FDRE (Setup_fdre_C_R)       -0.281     6.025    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.359ns (10.997%)  route 2.906ns (89.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 6.491 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.446     6.042    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.491     6.491    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[8]/C
                         clock pessimism              0.000     6.491    
                         clock uncertainty           -0.185     6.306    
    SLICE_X126Y72        FDRE (Setup_fdre_C_R)       -0.281     6.025    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[8]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.359ns (10.997%)  route 2.906ns (89.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 6.491 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.446     6.042    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.491     6.491    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X126Y72        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[9]/C
                         clock pessimism              0.000     6.491    
                         clock uncertainty           -0.185     6.306    
    SLICE_X126Y72        FDRE (Setup_fdre_C_R)       -0.281     6.025    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.359ns (11.245%)  route 2.834ns (88.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 6.451 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.374     5.970    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X111Y60        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.451     6.451    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/CLK_200M
    SLICE_X111Y60        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[1]/C
                         clock pessimism              0.000     6.451    
                         clock uncertainty           -0.185     6.266    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.304     5.962    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                          5.962    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.359ns (11.245%)  route 2.834ns (88.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 6.451 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.374     5.970    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X111Y60        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.451     6.451    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/CLK_200M
    SLICE_X111Y60        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[2]/C
                         clock pessimism              0.000     6.451    
                         clock uncertainty           -0.185     6.266    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.304     5.962    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                          5.962    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.359ns (11.245%)  route 2.834ns (88.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 6.451 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.374     5.970    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X111Y60        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.451     6.451    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/CLK_200M
    SLICE_X111Y60        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[3]/C
                         clock pessimism              0.000     6.451    
                         clock uncertainty           -0.185     6.266    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.304     5.962    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[3]
  -------------------------------------------------------------------
                         required time                          5.962    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.359ns (11.245%)  route 2.834ns (88.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 6.451 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.374     5.970    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X111Y60        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.451     6.451    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/CLK_200M
    SLICE_X111Y60        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[4]/C
                         clock pessimism              0.000     6.451    
                         clock uncertainty           -0.185     6.266    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.304     5.962    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                          5.962    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.359ns (11.203%)  route 2.846ns (88.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 6.453 - 5.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.236     3.013 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.460     3.473    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.123     3.596 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.386     5.982    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X110Y56        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.453     6.453    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/CLK_200M
    SLICE_X110Y56        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     6.453    
                         clock uncertainty           -0.185     6.268    
    SLICE_X110Y56        FDRE (Setup_fdre_C_R)       -0.281     5.987    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/RELCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.171ns (26.995%)  route 0.462ns (73.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.218     1.793    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X65Y148        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/RELCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.814     0.814    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/CLK_200M
    SLICE_X65Y148        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/RELCNTR_reg[5]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X65Y148        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/RELCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.171ns (26.995%)  route 0.462ns (73.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.218     1.793    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X65Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/CLK_200M
    SLICE_X65Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X65Y148        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.171ns (25.884%)  route 0.490ns (74.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.245     1.821    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X66Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X66Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[5]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X66Y148        FDRE (Hold_fdre_C_R)         0.006     1.005    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[23].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.171ns (26.550%)  route 0.473ns (73.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.229     1.804    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[23].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X69Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[23].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[23].shift_cntr/CLK_200M
    SLICE_X69Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[23].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X69Y148        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[23].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.171ns (26.550%)  route 0.473ns (73.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.229     1.804    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X69Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/CLK_200M
    SLICE_X69Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X69Y148        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.171ns (25.884%)  route 0.490ns (74.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.245     1.821    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X67Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.814     0.814    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/CLK_200M
    SLICE_X67Y148        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[5]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X67Y148        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.171ns (27.916%)  route 0.442ns (72.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.197     1.773    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X65Y150        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.742     0.742    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X65Y150        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X65Y150        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.171ns (27.916%)  route 0.442ns (72.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.197     1.773    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X65Y150        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.742     0.742    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/CLK_200M
    SLICE_X65Y150        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[5]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X65Y150        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[22].shift_cntr/RELCNTR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.171ns (27.821%)  route 0.444ns (72.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.199     1.775    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[22].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X64Y150        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[22].shift_cntr/RELCNTR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.742     0.742    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[22].shift_cntr/CLK_200M
    SLICE_X64Y150        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[22].shift_cntr/RELCNTR_reg[0]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X64Y150        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[22].shift_cntr/RELCNTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/RELCNTR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.171ns (27.821%)  route 0.444ns (72.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.542     1.160    CLK_10M_BUFG
    SLICE_X66Y150        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_fdre_C_Q)         0.107     1.267 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.245     1.512    LOC_REG/TEST_PSPILL
    SLICE_X65Y150        LUT6 (Prop_lut6_I0_O)        0.064     1.576 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.199     1.775    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X64Y150        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/RELCNTR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.742     0.742    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/CLK_200M
    SLICE_X64Y150        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/RELCNTR_reg[0]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X64Y150        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/RELCNTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.862    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -4.289ns,  Total Violation      -12.832ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 26.220 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns = ( 29.950 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959    25.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.354    29.950    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y158         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_fdce_C_Q)         0.204    30.154 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.110    30.264    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X1Y158         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.220    26.220    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X1Y158         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.220    
                         clock uncertainty           -0.154    26.066    
    SLICE_X1Y158         FDCE (Setup_fdce_C_D)       -0.091    25.975    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.975    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 -4.289    

Slack (VIOLATED) :        -4.275ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 26.220 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns = ( 29.950 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959    25.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.354    29.950    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.204    30.154 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.109    30.263    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.220    26.220    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X2Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.220    
                         clock uncertainty           -0.154    26.066    
    SLICE_X2Y159         FDCE (Setup_fdce_C_D)       -0.078    25.988    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.988    
                         arrival time                         -30.263    
  -------------------------------------------------------------------
                         slack                                 -4.275    

Slack (VIOLATED) :        -4.268ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 26.220 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns = ( 29.950 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959    25.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.354    29.950    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.204    30.154 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.110    30.264    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X2Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.220    26.220    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X2Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.220    
                         clock uncertainty           -0.154    26.066    
    SLICE_X2Y159         FDCE (Setup_fdce_C_D)       -0.070    25.996    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.996    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 -4.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.623     2.611    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y158         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_fdce_C_Q)         0.091     2.702 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.054     2.756    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X1Y158         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X1Y158         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X1Y158         FDCE (Hold_fdce_C_D)         0.011     0.988    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.623     2.611    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.091     2.702 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.054     2.756    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X2Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X2Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X2Y159         FDCE (Hold_fdce_C_D)         0.006     0.983    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.767     0.767    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         0.623     2.611    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.091     2.702 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.053     2.755    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X2Y159         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X2Y159         FDCE (Hold_fdce_C_D)         0.002     0.979    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.776    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           12  Failing Endpoints,  Worst Slack       -2.938ns,  Total Violation      -34.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.938ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.276%)  route 0.110ns (31.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y146         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDCE (Prop_fdce_C_Q)         0.236    29.080 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.110    29.190    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391    26.391    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X7Y146         FDRE (Setup_fdre_C_D)       -0.104    26.252    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.252    
                         arrival time                         -29.190    
  -------------------------------------------------------------------
                         slack                                 -2.938    

Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y146         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDCE (Prop_fdce_C_Q)         0.236    29.080 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.109    29.189    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391    26.391    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X7Y146         FDRE (Setup_fdre_C_D)       -0.091    26.265    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.265    
                         arrival time                         -29.189    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.391%)  route 0.109ns (31.609%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y146         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDCE (Prop_fdce_C_Q)         0.236    29.080 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.109    29.189    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391    26.391    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X7Y146         FDRE (Setup_fdre_C_D)       -0.088    26.268    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.268    
                         arrival time                         -29.189    
  -------------------------------------------------------------------
                         slack                                 -2.922    

Slack (VIOLATED) :        -2.919ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.452ns  (logic 0.259ns (57.341%)  route 0.193ns (42.659%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 26.335 - 25.000 ) 
    Source Clock Delay      (SCD):    4.788ns = ( 28.788 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.471    28.788    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y142        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.259    29.047 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.193    29.240    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.335    26.335    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.335    
                         clock uncertainty           -0.035    26.300    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.021    26.321    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         26.321    
                         arrival time                         -29.240    
  -------------------------------------------------------------------
                         slack                                 -2.919    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 26.336 - 25.000 ) 
    Source Clock Delay      (SCD):    4.788ns = ( 28.788 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.471    28.788    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.223    29.011 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.194    29.205    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.336    26.336    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.336    
                         clock uncertainty           -0.035    26.301    
    SLICE_X13Y144        FDRE (Setup_fdre_C_D)       -0.010    26.291    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.291    
                         arrival time                         -29.205    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.912ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.447ns  (logic 0.259ns (57.983%)  route 0.188ns (42.017%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 26.335 - 25.000 ) 
    Source Clock Delay      (SCD):    4.788ns = ( 28.788 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.471    28.788    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y142        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.259    29.047 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.188    29.235    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.335    26.335    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.335    
                         clock uncertainty           -0.035    26.300    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.023    26.323    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.323    
                         arrival time                         -29.235    
  -------------------------------------------------------------------
                         slack                                 -2.912    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.752%)  route 0.192ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 26.336 - 25.000 ) 
    Source Clock Delay      (SCD):    4.788ns = ( 28.788 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.471    28.788    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.223    29.011 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.192    29.203    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.336    26.336    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.336    
                         clock uncertainty           -0.035    26.301    
    SLICE_X13Y144        FDRE (Setup_fdre_C_D)       -0.008    26.293    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -29.203    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.902ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.406ns  (logic 0.223ns (54.969%)  route 0.183ns (45.031%))
  Logic Levels:           0  
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 26.336 - 25.000 ) 
    Source Clock Delay      (SCD):    4.788ns = ( 28.788 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.471    28.788    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.223    29.011 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.183    29.194    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.336    26.336    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.336    
                         clock uncertainty           -0.035    26.301    
    SLICE_X13Y144        FDRE (Setup_fdre_C_D)       -0.009    26.292    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         26.292    
                         arrival time                         -29.194    
  -------------------------------------------------------------------
                         slack                                 -2.902    

Slack (VIOLATED) :        -2.902ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.406ns  (logic 0.223ns (54.969%)  route 0.183ns (45.031%))
  Logic Levels:           0  
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 26.336 - 25.000 ) 
    Source Clock Delay      (SCD):    4.788ns = ( 28.788 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.471    28.788    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.223    29.011 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.183    29.194    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.336    26.336    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.336    
                         clock uncertainty           -0.035    26.301    
    SLICE_X13Y144        FDRE (Setup_fdre_C_D)       -0.009    26.292    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.292    
                         arrival time                         -29.194    
  -------------------------------------------------------------------
                         slack                                 -2.902    

Slack (VIOLATED) :        -2.880ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 26.335 - 25.000 ) 
    Source Clock Delay      (SCD):    4.788ns = ( 28.788 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.471    28.788    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.204    28.992 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.109    29.101    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.335    26.335    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.335    
                         clock uncertainty           -0.035    26.300    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)       -0.078    26.222    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.222    
                         arrival time                         -29.101    
  -------------------------------------------------------------------
                         slack                                 -2.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.643     2.214    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.091     2.305 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.054     2.359    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.863     0.863    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.898    
    SLICE_X12Y143        FDRE (Hold_fdre_C_D)         0.009     0.907    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.675     2.246    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.091     2.337 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.054     2.391    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X6Y147         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.896     0.896    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X6Y147         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X6Y147         FDRE (Hold_fdre_C_D)         0.007     0.938    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.643     2.214    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.091     2.305 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.053     2.358    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.863     0.863    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.898    
    SLICE_X12Y143        FDRE (Hold_fdre_C_D)         0.002     0.900    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y146         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDCE (Prop_fdce_C_Q)         0.107     2.352 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.053     2.405    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.895     0.895    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X7Y146         FDRE (Hold_fdre_C_D)         0.011     0.941    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y146         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDCE (Prop_fdce_C_Q)         0.107     2.352 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.053     2.405    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.895     0.895    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y146         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X7Y146         FDRE (Hold_fdre_C_D)         0.011     0.941    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.643     2.214    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.100     2.314 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.096     2.410    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.863     0.863    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.898    
    SLICE_X13Y144        FDRE (Hold_fdre_C_D)         0.047     0.945    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.643     2.214    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.100     2.314 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.096     2.410    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.863     0.863    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.898    
    SLICE_X13Y144        FDRE (Hold_fdre_C_D)         0.047     0.945    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.222%)  route 0.096ns (44.778%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.642     2.213    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y142        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.118     2.331 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.096     2.427    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.863     0.863    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.898    
    SLICE_X12Y143        FDRE (Hold_fdre_C_D)         0.059     0.957    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.710%)  route 0.098ns (45.290%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.642     2.213    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y142        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.118     2.331 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.098     2.429    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.863     0.863    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y143        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.898    
    SLICE_X12Y143        FDRE (Hold_fdre_C_D)         0.059     0.957    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.169%)  route 0.092ns (47.831%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.643     2.214    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y143        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.100     2.314 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.092     2.406    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.863     0.863    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X13Y144        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.898    
    SLICE_X13Y144        FDRE (Hold_fdre_C_D)         0.033     0.931    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  1.475    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           23  Failing Endpoints,  Worst Slack       -2.514ns,  Total Violation      -51.894ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.514ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.430ns  (logic 0.204ns (2.746%)  route 7.226ns (97.254%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 21.451 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.298    16.298    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.204    16.502 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           7.226    23.728    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.165    21.451    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    21.451    
                         clock uncertainty           -0.154    21.297    
    SLICE_X10Y159        FDRE (Setup_fdre_C_D)       -0.083    21.214    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         21.214    
                         arrival time                         -23.728    
  -------------------------------------------------------------------
                         slack                                 -2.514    

Slack (VIOLATED) :        -2.469ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.385ns  (logic 0.204ns (2.763%)  route 7.181ns (97.237%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    1.353ns = ( 16.353 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.353    16.353    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         FDRE (Prop_fdre_C_Q)         0.204    16.557 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           7.181    23.738    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X2Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.220    21.506    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.154    21.352    
    SLICE_X2Y158         FDRE (Setup_fdre_C_D)       -0.083    21.269    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                         -23.738    
  -------------------------------------------------------------------
                         slack                                 -2.469    

Slack (VIOLATED) :        -2.449ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.402ns  (logic 0.204ns (2.756%)  route 7.198ns (97.244%))
  Logic Levels:           0  
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 21.505 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.298    16.298    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.204    16.502 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           7.198    23.700    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X7Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.219    21.505    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.154    21.351    
    SLICE_X7Y158         FDRE (Setup_fdre_C_D)       -0.100    21.251    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         21.251    
                         arrival time                         -23.700    
  -------------------------------------------------------------------
                         slack                                 -2.449    

Slack (VIOLATED) :        -2.411ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.394ns  (logic 0.223ns (3.016%)  route 7.171ns (96.984%))
  Logic Levels:           0  
  Clock Path Skew:        4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 21.503 - 16.000 ) 
    Source Clock Delay      (SCD):    1.353ns = ( 16.353 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.353    16.353    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         FDRE (Prop_fdre_C_Q)         0.223    16.576 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           7.171    23.747    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X5Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.217    21.503    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.154    21.349    
    SLICE_X5Y161         FDRE (Setup_fdre_C_D)       -0.013    21.336    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                         -23.747    
  -------------------------------------------------------------------
                         slack                                 -2.411    

Slack (VIOLATED) :        -2.404ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.381ns  (logic 0.223ns (3.021%)  route 7.158ns (96.979%))
  Logic Levels:           0  
  Clock Path Skew:        4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 21.448 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.298    16.298    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.223    16.521 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           7.158    23.679    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X9Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.162    21.448    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    21.448    
                         clock uncertainty           -0.154    21.294    
    SLICE_X9Y161         FDRE (Setup_fdre_C_D)       -0.019    21.275    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.275    
                         arrival time                         -23.679    
  -------------------------------------------------------------------
                         slack                                 -2.404    

Slack (VIOLATED) :        -2.396ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.381ns  (logic 0.223ns (3.021%)  route 7.158ns (96.979%))
  Logic Levels:           0  
  Clock Path Skew:        4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 21.448 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.298    16.298    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.223    16.521 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           7.158    23.679    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X9Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.162    21.448    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000    21.448    
                         clock uncertainty           -0.154    21.294    
    SLICE_X9Y161         FDRE (Setup_fdre_C_D)       -0.010    21.284    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         21.284    
                         arrival time                         -23.679    
  -------------------------------------------------------------------
                         slack                                 -2.396    

Slack (VIOLATED) :        -2.378ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.301ns  (logic 0.204ns (2.794%)  route 7.097ns (97.206%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 21.451 - 16.000 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 16.297 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.297    16.297    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y160         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.204    16.501 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           7.097    23.598    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.165    21.451    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    21.451    
                         clock uncertainty           -0.154    21.297    
    SLICE_X10Y159        FDRE (Setup_fdre_C_D)       -0.077    21.220    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         21.220    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                 -2.378    

Slack (VIOLATED) :        -2.369ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.275ns  (logic 0.204ns (2.804%)  route 7.071ns (97.196%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 16.351 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.351    16.351    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_fdre_C_Q)         0.204    16.555 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           7.071    23.626    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X1Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.218    21.504    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X1Y161         FDRE (Setup_fdre_C_D)       -0.093    21.257    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         21.257    
                         arrival time                         -23.626    
  -------------------------------------------------------------------
                         slack                                 -2.369    

Slack (VIOLATED) :        -2.357ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.367ns  (logic 0.223ns (3.027%)  route 7.144ns (96.973%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 21.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 16.354 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.354    16.354    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_fdre_C_Q)         0.223    16.577 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           7.144    23.721    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X2Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.221    21.507    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.154    21.353    
    SLICE_X2Y156         FDRE (Setup_fdre_C_D)        0.011    21.364    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         21.364    
                         arrival time                         -23.721    
  -------------------------------------------------------------------
                         slack                                 -2.357    

Slack (VIOLATED) :        -2.347ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.355ns  (logic 0.223ns (3.032%)  route 7.132ns (96.968%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 16.354 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.354    16.354    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_fdre_C_Q)         0.223    16.577 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           7.132    23.709    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X6Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796    17.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.220    21.506    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.154    21.352    
    SLICE_X6Y156         FDRE (Setup_fdre_C_D)        0.011    21.363    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         21.363    
                         arrival time                         -23.709    
  -------------------------------------------------------------------
                         slack                                 -2.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 0.214ns (3.969%)  route 5.177ns (96.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.220     1.220    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDRE (Prop_fdre_C_Q)         0.178     1.398 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           5.177     6.575    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X3Y159         LUT2 (Prop_lut2_I0_O)        0.036     6.611 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     6.611    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X3Y159         FDRE (Hold_fdre_C_D)         0.153     6.257    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -6.257    
                         arrival time                           6.611    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.162ns (2.858%)  route 5.505ns (97.142%))
  Logic Levels:           0  
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.947ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.219     1.219    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         FDRE (Prop_fdre_C_Q)         0.162     1.381 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.505     6.886    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X5Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.351     5.947    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     5.947    
                         clock uncertainty            0.154     6.101    
    SLICE_X5Y161         FDRE (Hold_fdre_C_D)         0.044     6.145    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -6.145    
                         arrival time                           6.886    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 0.162ns (2.803%)  route 5.618ns (97.197%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.220     1.220    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_fdre_C_Q)         0.162     1.382 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           5.618     7.000    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X6Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.071     6.175    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -6.175    
                         arrival time                           7.000    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 0.162ns (2.801%)  route 5.621ns (97.199%))
  Logic Levels:           0  
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.164     1.164    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.162     1.326 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.621     6.947    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X9Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.296     5.892    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y161         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     5.892    
                         clock uncertainty            0.154     6.046    
    SLICE_X9Y161         FDRE (Hold_fdre_C_D)         0.044     6.090    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -6.090    
                         arrival time                           6.947    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.178ns (3.010%)  route 5.736ns (96.990%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.164     1.164    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.178     1.342 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.736     7.078    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.298     5.894    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     5.894    
                         clock uncertainty            0.154     6.048    
    SLICE_X10Y159        FDRE (Hold_fdre_C_D)         0.132     6.180    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -6.180    
                         arrival time                           7.078    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.162ns (2.791%)  route 5.643ns (97.209%))
  Logic Levels:           0  
  Clock Path Skew:        4.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.219     1.219    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         FDRE (Prop_fdre_C_Q)         0.162     1.381 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.643     7.024    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.298     5.894    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y159        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     5.894    
                         clock uncertainty            0.154     6.048    
    SLICE_X10Y159        FDRE (Hold_fdre_C_D)         0.071     6.119    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -6.119    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.162ns (2.735%)  route 5.762ns (97.265%))
  Logic Levels:           0  
  Clock Path Skew:        4.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.219     1.219    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y159         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         FDRE (Prop_fdre_C_Q)         0.162     1.381 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.762     7.143    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X2Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.071     6.175    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -6.175    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 0.189ns (3.166%)  route 5.781ns (96.834%))
  Logic Levels:           0  
  Clock Path Skew:        4.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.165     1.165    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X8Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156         FDRE (Prop_fdre_C_Q)         0.189     1.354 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.781     7.135    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X6Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.061     6.165    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -6.165    
                         arrival time                           7.135    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.162ns (2.736%)  route 5.759ns (97.264%))
  Logic Levels:           0  
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.220     1.220    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_fdre_C_Q)         0.162     1.382 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.759     7.141    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X7Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X7Y158         FDRE (Hold_fdre_C_D)         0.046     6.149    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -6.149    
                         arrival time                           7.141    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.178ns (2.970%)  route 5.816ns (97.030%))
  Logic Levels:           0  
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.220     1.220    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X7Y156         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_fdre_C_Q)         0.178     1.398 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           5.816     7.214    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X7Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y158         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X7Y158         FDRE (Hold_fdre_C_D)         0.105     6.208    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -6.208    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  1.006    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.894ns (25.932%)  route 2.553ns (74.068%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.849 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.849    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.902 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.902    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.955 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.955    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.121 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.121    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X1Y153         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y153         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.841ns (24.776%)  route 2.553ns (75.224%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.849 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.849    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.902 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.902    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.068 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.068    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y152         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.732%)  route 2.553ns (75.268%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.849 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.849    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.902 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.902    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.955 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.955    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.066 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.066    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X1Y153         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y153         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y153         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.824ns (24.397%)  route 2.553ns (75.603%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.849 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.849    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.902 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.902    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.051 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.051    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y152         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.788ns (23.583%)  route 2.553ns (76.417%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.849 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.849    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.015 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.015    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y151         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.786ns (23.537%)  route 2.553ns (76.463%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.849 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.849    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.902 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.902    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.013 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.013    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y152         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.786ns (23.537%)  route 2.553ns (76.463%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.849 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.849    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.902 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.902    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.013 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.013    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y152         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.771ns (23.192%)  route 2.553ns (76.808%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.849 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.849    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.998 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.998    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y151         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.735ns (22.351%)  route 2.553ns (77.649%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.962 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.962    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X1Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y150         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.733ns (22.304%)  route 2.553ns (77.696%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.259     4.932 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.553     7.485    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.043     7.528 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.528    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.795 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.796    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.849 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.849    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.960 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.960    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.796     9.796    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.222    13.508    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X1Y151         FDRE (Setup_fdre_C_D)        0.049    13.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  5.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.335ns (15.233%)  route 1.864ns (84.767%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.124ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.206     4.503 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.864     6.367    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y149         LUT2 (Prop_lut2_I1_O)        0.036     6.403 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     6.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.496 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.496    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[0]
    SLICE_X1Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.528     6.124    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
                         clock pessimism              0.000     6.124    
                         clock uncertainty            0.154     6.278    
    SLICE_X1Y149         FDRE (Hold_fdre_C_D)         0.165     6.443    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0
  -------------------------------------------------------------------
                         required time                         -6.443    
                         arrival time                           6.496    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.329ns (16.012%)  route 1.726ns (83.988%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           1.726     6.229    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X1Y151         LUT3 (Prop_lut3_I1_O)        0.036     6.265 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     6.265    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X1Y151         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.352 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.352    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.352    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.371ns (18.044%)  route 1.685ns (81.956%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.189     4.486 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           1.685     6.171    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y150         LUT3 (Prop_lut3_I1_O)        0.100     6.271 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.271    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X1Y150         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.353 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.353    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X1Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.353    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.375ns (18.225%)  route 1.683ns (81.775%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.189     4.486 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.683     6.169    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X1Y151         LUT3 (Prop_lut3_I2_O)        0.104     6.273 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     6.273    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X1Y151         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.355 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.355    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.355    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.381ns (18.472%)  route 1.682ns (81.528%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.189     4.486 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.682     6.168    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X1Y151         LUT3 (Prop_lut3_I1_O)        0.104     6.272 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     6.272    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X1Y151         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.360 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.360    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.360    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.382ns (18.489%)  route 1.684ns (81.511%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.189     4.486 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           1.684     6.170    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X1Y150         LUT3 (Prop_lut3_I2_O)        0.100     6.270 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.270    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X1Y150         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.363 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.363    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X1Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.363    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.330ns (14.598%)  route 1.931ns (85.402%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.124ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           1.931     6.434    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I1_O)        0.036     6.470 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     6.470    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.558 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.558    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X1Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.528     6.124    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     6.124    
                         clock uncertainty            0.154     6.278    
    SLICE_X1Y149         FDRE (Hold_fdre_C_D)         0.165     6.443    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -6.443    
                         arrival time                           6.558    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.406ns (17.884%)  route 1.864ns (82.116%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.124ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.206     4.503 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.864     6.367    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y149         LUT2 (Prop_lut2_I1_O)        0.036     6.403 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     6.403    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.164     6.567 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.567    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X1Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.528     6.124    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y149         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     6.124    
                         clock uncertainty            0.154     6.278    
    SLICE_X1Y149         FDRE (Hold_fdre_C_D)         0.165     6.443    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -6.443    
                         arrival time                           6.567    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.330ns (15.580%)  route 1.788ns (84.420%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           1.788     6.291    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X1Y152         LUT3 (Prop_lut3_I2_O)        0.036     6.327 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     6.327    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X1Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.415 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.415    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y152         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.383ns (18.075%)  route 1.736ns (81.925%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDRE (Prop_fdre_C_Q)         0.189     4.486 f  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.736     6.222    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X1Y151         LUT3 (Prop_lut3_I1_O)        0.101     6.323 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     6.323    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X1Y151         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.416 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.416    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.959     1.959    nolabel_line174/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line174/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line174/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line174/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line174/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y151         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line174/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.416    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.343ns,  Total Violation      -18.264ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.320ns  (logic 0.266ns (4.209%)  route 6.054ns (95.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 20.227 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 16.281 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.281    16.281    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y175         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDCE (Prop_fdce_C_Q)         0.223    16.504 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           6.054    22.558    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X10Y174        LUT6 (Prop_lut6_I3_O)        0.043    22.601 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.601    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.152    20.227    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X10Y174        FDRE (Setup_fdre_C_D)        0.066    20.258    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -22.601    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.304ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.284    16.284    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X11Y172        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y172        FDCE (Prop_fdce_C_Q)         0.223    16.507 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           6.011    22.518    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X12Y174        LUT6 (Prop_lut6_I5_O)        0.043    22.561 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.561    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X12Y174        FDRE (Setup_fdre_C_D)        0.066    20.257    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.257    
                         arrival time                         -22.561    
  -------------------------------------------------------------------
                         slack                                 -2.304    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.210ns  (logic 0.266ns (4.284%)  route 5.944ns (95.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.284    16.284    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X11Y172        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y172        FDCE (Prop_fdce_C_Q)         0.223    16.507 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           5.944    22.451    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X12Y174        LUT6 (Prop_lut6_I5_O)        0.043    22.494 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.494    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X12Y174        FDRE (Setup_fdre_C_D)        0.064    20.255    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.255    
                         arrival time                         -22.494    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.192ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.168ns  (logic 0.327ns (5.302%)  route 5.841ns (94.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 16.281 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.281    16.281    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X11Y174        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDCE (Prop_fdce_C_Q)         0.204    16.485 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           5.841    22.326    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X12Y174        LUT6 (Prop_lut6_I5_O)        0.123    22.449 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.449    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X12Y174        FDRE (Setup_fdre_C_D)        0.066    20.257    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.257    
                         arrival time                         -22.449    
  -------------------------------------------------------------------
                         slack                                 -2.192    

Slack (VIOLATED) :        -2.180ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.156ns  (logic 0.266ns (4.321%)  route 5.890ns (95.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 20.227 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 16.281 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.281    16.281    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X13Y174        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y174        FDCE (Prop_fdce_C_Q)         0.223    16.504 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           5.890    22.394    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X10Y174        LUT6 (Prop_lut6_I2_O)        0.043    22.437 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    22.437    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.152    20.227    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X10Y174        FDRE (Setup_fdre_C_D)        0.065    20.257    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.257    
                         arrival time                         -22.437    
  -------------------------------------------------------------------
                         slack                                 -2.180    

Slack (VIOLATED) :        -2.135ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.109ns  (logic 0.302ns (4.943%)  route 5.807ns (95.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 20.227 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 16.281 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.281    16.281    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y175        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDCE (Prop_fdce_C_Q)         0.259    16.540 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           5.807    22.347    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X10Y174        LUT6 (Prop_lut6_I4_O)        0.043    22.390 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.390    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.152    20.227    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X10Y174        FDRE (Setup_fdre_C_D)        0.064    20.256    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.256    
                         arrival time                         -22.390    
  -------------------------------------------------------------------
                         slack                                 -2.135    

Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.086ns  (logic 0.266ns (4.371%)  route 5.820ns (95.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.284    16.284    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X11Y172        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y172        FDCE (Prop_fdce_C_Q)         0.223    16.507 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/Q
                         net (fo=4, routed)           5.820    22.327    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[12]
    SLICE_X12Y174        LUT6 (Prop_lut6_I5_O)        0.043    22.370 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.370    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X12Y174        FDRE (Setup_fdre_C_D)        0.065    20.256    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.256    
                         arrival time                         -22.370    
  -------------------------------------------------------------------
                         slack                                 -2.114    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.711ns  (logic 0.266ns (4.658%)  route 5.445ns (95.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 20.227 - 16.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 16.282 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.282    16.282    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X11Y173        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDCE (Prop_fdce_C_Q)         0.223    16.505 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           5.445    21.950    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X10Y174        LUT6 (Prop_lut6_I2_O)        0.043    21.993 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    21.993    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.152    20.227    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X10Y174        FDRE (Setup_fdre_C_D)        0.066    20.258    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -21.993    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.920ns  (logic 0.259ns (5.264%)  route 4.661ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.297ns = ( 16.297 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.297    16.297    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y160        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDCE (Prop_fdce_C_Q)         0.259    16.556 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           4.661    21.217    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X9Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166    20.241    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)       -0.010    20.196    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -21.217    
  -------------------------------------------------------------------
                         slack                                 -1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.214ns (5.355%)  route 3.782ns (94.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.152     1.152    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X13Y173        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y173        FDPE (Prop_fdpe_C_Q)         0.178     1.330 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           3.782     5.112    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X12Y174        LUT6 (Prop_lut6_I3_O)        0.036     5.148 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.148    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.281     4.598    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.598    
                         clock uncertainty            0.035     4.634    
    SLICE_X12Y174        FDRE (Hold_fdre_C_D)         0.189     4.823    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.214ns (5.304%)  route 3.821ns (94.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.153     1.153    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X11Y173        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDPE (Prop_fdpe_C_Q)         0.178     1.331 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           3.821     5.152    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X12Y174        LUT6 (Prop_lut6_I2_O)        0.036     5.188 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.188    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.281     4.598    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.598    
                         clock uncertainty            0.035     4.634    
    SLICE_X12Y174        FDRE (Hold_fdre_C_D)         0.189     4.823    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           5.188    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.214ns (5.284%)  route 3.836ns (94.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.151     1.151    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X15Y174        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDCE (Prop_fdce_C_Q)         0.178     1.329 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           3.836     5.165    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X12Y174        LUT6 (Prop_lut6_I4_O)        0.036     5.201 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.201    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.281     4.598    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.598    
                         clock uncertainty            0.035     4.634    
    SLICE_X12Y174        FDRE (Hold_fdre_C_D)         0.188     4.822    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           5.201    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.264ns (6.502%)  route 3.797ns (93.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.151     1.151    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X15Y174        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDPE (Prop_fdpe_C_Q)         0.162     1.313 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           3.797     5.110    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X12Y174        LUT6 (Prop_lut6_I4_O)        0.102     5.212 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.212    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.281     4.598    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.598    
                         clock uncertainty            0.035     4.634    
    SLICE_X12Y174        FDRE (Hold_fdre_C_D)         0.189     4.823    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           5.212    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.214ns (5.134%)  route 3.954ns (94.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.151     1.151    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y175         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDCE (Prop_fdce_C_Q)         0.178     1.329 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/Q
                         net (fo=4, routed)           3.954     5.283    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[17]
    SLICE_X10Y174        LUT6 (Prop_lut6_I3_O)        0.036     5.319 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.319    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.281     4.598    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.598    
                         clock uncertainty            0.035     4.634    
    SLICE_X10Y174        FDRE (Hold_fdre_C_D)         0.188     4.822    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           5.319    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.262ns (6.249%)  route 3.931ns (93.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.153     1.153    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X11Y173        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDCE (Prop_fdce_C_Q)         0.162     1.315 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           3.931     5.246    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X10Y174        LUT6 (Prop_lut6_I2_O)        0.100     5.346 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.346    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.281     4.598    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.598    
                         clock uncertainty            0.035     4.634    
    SLICE_X10Y174        FDRE (Hold_fdre_C_D)         0.189     4.823    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           5.346    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.214ns (4.987%)  route 4.077ns (95.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.151     1.151    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X9Y174         FDPE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y174         FDPE (Prop_fdpe_C_Q)         0.178     1.329 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/Q
                         net (fo=4, routed)           4.077     5.406    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[19]
    SLICE_X10Y174        LUT6 (Prop_lut6_I3_O)        0.036     5.442 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.442    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.281     4.598    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.598    
                         clock uncertainty            0.035     4.634    
    SLICE_X10Y174        FDRE (Hold_fdre_C_D)         0.189     4.823    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           5.442    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.206ns (4.885%)  route 4.011ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        3.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.163     1.163    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y160        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDCE (Prop_fdce_C_Q)         0.206     1.369 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           4.011     5.380    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X9Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.300     4.617    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y152         FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     4.617    
                         clock uncertainty            0.035     4.653    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.105     4.758    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           5.380    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.128ns (4.603%)  route 2.653ns (95.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.578     0.578    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X15Y174        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDCE (Prop_fdce_C_Q)         0.100     0.678 r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           2.653     3.331    nolabel_line174/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X10Y174        LUT6 (Prop_lut6_I4_O)        0.028     3.359 r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     3.359    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.776     2.586    nolabel_line174/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y174        FDRE                                         r  nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.586    
                         clock uncertainty            0.035     2.622    
    SLICE_X10Y174        FDRE (Hold_fdre_C_D)         0.087     2.709    nolabel_line174/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.650    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.266ns (6.171%)  route 4.045ns (93.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.785     5.702    nolabel_line174/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y198         FDCE                                         f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221     6.221    nolabel_line174/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y198         FDCE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[1]/C
                         clock pessimism              0.013     6.234    
                         clock uncertainty           -0.035     6.199    
    SLICE_X5Y198         FDCE (Recov_fdce_C_CLR)     -0.212     5.987    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[1]
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.266ns (6.171%)  route 4.045ns (93.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.785     5.702    nolabel_line174/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y198         FDCE                                         f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221     6.221    nolabel_line174/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y198         FDCE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[4]/C
                         clock pessimism              0.013     6.234    
                         clock uncertainty           -0.035     6.199    
    SLICE_X5Y198         FDCE (Recov_fdce_C_CLR)     -0.212     5.987    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[4]
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.266ns (6.171%)  route 4.045ns (93.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.785     5.702    nolabel_line174/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y198         FDCE                                         f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221     6.221    nolabel_line174/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y198         FDCE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[5]/C
                         clock pessimism              0.013     6.234    
                         clock uncertainty           -0.035     6.199    
    SLICE_X5Y198         FDCE (Recov_fdce_C_CLR)     -0.212     5.987    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[5]
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.266ns (6.171%)  route 4.045ns (93.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.785     5.702    nolabel_line174/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y198         FDCE                                         f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221     6.221    nolabel_line174/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y198         FDCE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[6]/C
                         clock pessimism              0.013     6.234    
                         clock uncertainty           -0.035     6.199    
    SLICE_X5Y198         FDCE (Recov_fdce_C_CLR)     -0.212     5.987    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[6]
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.266ns (6.199%)  route 4.025ns (93.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.766     5.682    nolabel_line174/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y199         FDCE                                         f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221     6.221    nolabel_line174/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y199         FDCE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[0]/C
                         clock pessimism              0.013     6.234    
                         clock uncertainty           -0.035     6.199    
    SLICE_X5Y199         FDCE (Recov_fdce_C_CLR)     -0.212     5.987    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[0]
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.266ns (6.199%)  route 4.025ns (93.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.766     5.682    nolabel_line174/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y199         FDCE                                         f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221     6.221    nolabel_line174/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y199         FDCE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[1]/C
                         clock pessimism              0.013     6.234    
                         clock uncertainty           -0.035     6.199    
    SLICE_X5Y199         FDCE (Recov_fdce_C_CLR)     -0.212     5.987    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[1]
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.266ns (6.199%)  route 4.025ns (93.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.766     5.682    nolabel_line174/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y199         FDCE                                         f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221     6.221    nolabel_line174/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y199         FDCE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[6]/C
                         clock pessimism              0.013     6.234    
                         clock uncertainty           -0.035     6.199    
    SLICE_X5Y199         FDCE (Recov_fdce_C_CLR)     -0.212     5.987    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[6]
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_DAD_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.266ns (6.199%)  route 4.025ns (93.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.766     5.682    nolabel_line174/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y199         FDCE                                         f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_DAD_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.221     6.221    nolabel_line174/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y199         FDCE                                         r  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_DAD_reg[4]/C
                         clock pessimism              0.013     6.234    
                         clock uncertainty           -0.035     6.199    
    SLICE_X5Y199         FDCE (Recov_fdce_C_CLR)     -0.212     5.987    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_DAD_reg[4]
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/EROM_WDT_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.266ns (6.303%)  route 3.954ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 6.167 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.695     5.611    nolabel_line174/AT93C46_IIC/SYS_RST
    SLICE_X11Y198        FDCE                                         f  nolabel_line174/AT93C46_IIC/EROM_WDT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.167     6.167    nolabel_line174/AT93C46_IIC/CLK_IN
    SLICE_X11Y198        FDCE                                         r  nolabel_line174/AT93C46_IIC/EROM_WDT_reg[1]/C
                         clock pessimism              0.013     6.180    
                         clock uncertainty           -0.035     6.145    
    SLICE_X11Y198        FDCE (Recov_fdce_C_CLR)     -0.212     5.933    nolabel_line174/AT93C46_IIC/EROM_WDT_reg[1]
  -------------------------------------------------------------------
                         required time                          5.933    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 nolabel_line174/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/AT93C46_IIC/OUT_SFT_reg[5]/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.266ns (6.298%)  route 3.958ns (93.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.391     1.391    nolabel_line174/CLK_200M
    SLICE_X77Y149        FDCE                                         r  nolabel_line174/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDCE (Prop_fdce_C_Q)         0.223     1.614 r  nolabel_line174/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.259     4.873    nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X9Y190         LUT1 (Prop_lut1_I0_O)        0.043     4.916 f  nolabel_line174/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.698     5.615    nolabel_line174/AT93C46_IIC/SYS_RST
    SLICE_X12Y197        FDPE                                         f  nolabel_line174/AT93C46_IIC/OUT_SFT_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       1.166     6.166    nolabel_line174/AT93C46_IIC/CLK_IN
    SLICE_X12Y197        FDPE                                         r  nolabel_line174/AT93C46_IIC/OUT_SFT_reg[5]/C
                         clock pessimism              0.013     6.179    
                         clock uncertainty           -0.035     6.144    
    SLICE_X12Y197        FDPE (Recov_fdpe_C_PRE)     -0.187     5.957    nolabel_line174/AT93C46_IIC/OUT_SFT_reg[5]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.116%)  route 0.141ns (56.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.141     0.839    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y160        FDCE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.789     0.789    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y160        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                         clock pessimism             -0.168     0.621    
    SLICE_X12Y160        FDCE (Remov_fdce_C_CLR)     -0.086     0.535    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.116%)  route 0.141ns (56.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.141     0.839    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y160        FDCE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.789     0.789    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y160        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4/C
                         clock pessimism             -0.168     0.621    
    SLICE_X12Y160        FDCE (Remov_fdce_C_CLR)     -0.086     0.535    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_7/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.116%)  route 0.141ns (56.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.141     0.839    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y160        FDCE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.789     0.789    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X12Y160        FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_7/C
                         clock pessimism             -0.168     0.621    
    SLICE_X12Y160        FDCE (Remov_fdce_C_CLR)     -0.086     0.535    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_7
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_28/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.107ns (36.802%)  route 0.184ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.184     0.882    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X5Y156         FDCE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_28/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X5Y156         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_28/C
                         clock pessimism             -0.168     0.655    
    SLICE_X5Y156         FDCE (Remov_fdce_C_CLR)     -0.105     0.550    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_28
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_12/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.107ns (36.802%)  route 0.184ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.184     0.882    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X5Y156         FDPE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X5Y156         FDPE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_12/C
                         clock pessimism             -0.168     0.655    
    SLICE_X5Y156         FDPE (Remov_fdpe_C_PRE)     -0.108     0.547    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_12
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_20/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.107ns (36.802%)  route 0.184ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.184     0.882    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X5Y156         FDPE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_20/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X5Y156         FDPE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_20/C
                         clock pessimism             -0.168     0.655    
    SLICE_X5Y156         FDPE (Remov_fdpe_C_PRE)     -0.108     0.547    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_20
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.107ns (31.337%)  route 0.234ns (68.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.234     0.932    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X5Y155         FDCE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X5Y155         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/C
                         clock pessimism             -0.168     0.655    
    SLICE_X5Y155         FDCE (Remov_fdce_C_CLR)     -0.105     0.550    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_8/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.107ns (31.337%)  route 0.234ns (68.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.234     0.932    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X5Y155         FDCE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X5Y155         FDCE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_8/C
                         clock pessimism             -0.168     0.655    
    SLICE_X5Y155         FDCE (Remov_fdce_C_CLR)     -0.105     0.550    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_8
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_11/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.107ns (31.337%)  route 0.234ns (68.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.234     0.932    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X5Y155         FDPE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_11/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X5Y155         FDPE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_11/C
                         clock pessimism             -0.168     0.655    
    SLICE_X5Y155         FDPE (Remov_fdpe_C_PRE)     -0.108     0.547    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_11
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.107ns (31.146%)  route 0.237ns (68.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.591     0.591    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X10Y156        FDPE                                         r  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDPE (Prop_fdpe_C_Q)         0.107     0.698 f  nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.237     0.935    nolabel_line174/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X4Y155         FDPE                                         f  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line174/BUFG0/O
                         net (fo=27349, routed)       0.823     0.823    nolabel_line174/SiTCP/SiTCP/CLK
    SLICE_X4Y155         FDPE                                         r  nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/C
                         clock pessimism             -0.168     0.655    
    SLICE_X4Y155         FDPE (Remov_fdpe_C_PRE)     -0.108     0.547    nolabel_line174/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.388    





