

================================================================
== Vitis HLS Report for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'
================================================================
* Date:           Sun Nov  3 13:42:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.162 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   400004|   400004|  4.000 ms|  4.000 ms|  400004|  400004|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_76_1_VITIS_LOOP_77_2  |   400002|   400002|         4|          1|          1|  400000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    201|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|     131|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     131|    319|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_9ns_10ns_10ns_19_4_1_U354  |mac_muladd_9ns_10ns_10ns_19_4_1  |  i0 * i1 + i2|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_150_p2              |         +|   0|  0|  26|          19|           1|
    |add_ln76_fu_162_p2                |         +|   0|  0|  14|           9|           1|
    |add_ln77_fu_230_p2                |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_144_p2               |      icmp|   0|  0|  26|          19|          18|
    |icmp_ln77_fu_168_p2               |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln79_fu_213_p2               |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_198_p2                     |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state5_pp0_stage0_iter4  |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_224_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln76_1_fu_182_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln76_fu_174_p3             |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |rev_fu_203_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_fu_218_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 201|         139|         113|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |B_d1                     |  14|          3|    8|         24|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |connect_6_blk_n          |   9|          2|    1|          2|
    |connect_7_blk_n          |   9|          2|    1|          2|
    |i_14_fu_74               |   9|          2|    9|         18|
    |indvar_flatten_fu_78     |   9|          2|   19|         38|
    |j_fu_70                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  86|         19|   51|        110|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |i_14_fu_74                         |   9|   0|    9|          0|
    |indvar_flatten_fu_78               |  19|   0|   19|          0|
    |j_fu_70                            |  10|   0|   10|          0|
    |or_ln79_reg_317                    |   1|   0|    1|          0|
    |select_ln76_reg_307                |  10|   0|   10|          0|
    |select_ln76_reg_307_pp0_iter2_reg  |  10|   0|   10|          0|
    |or_ln79_reg_317                    |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 131|  32|   68|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|connect_6_dout            |   in|   32|     ap_fifo|                                                    connect_6|       pointer|
|connect_6_num_data_valid  |   in|    7|     ap_fifo|                                                    connect_6|       pointer|
|connect_6_fifo_cap        |   in|    7|     ap_fifo|                                                    connect_6|       pointer|
|connect_6_empty_n         |   in|    1|     ap_fifo|                                                    connect_6|       pointer|
|connect_6_read            |  out|    1|     ap_fifo|                                                    connect_6|       pointer|
|connect_7_din             |  out|   32|     ap_fifo|                                                    connect_7|       pointer|
|connect_7_num_data_valid  |   in|    7|     ap_fifo|                                                    connect_7|       pointer|
|connect_7_fifo_cap        |   in|    7|     ap_fifo|                                                    connect_7|       pointer|
|connect_7_full_n          |   in|    1|     ap_fifo|                                                    connect_7|       pointer|
|connect_7_write           |  out|    1|     ap_fifo|                                                    connect_7|       pointer|
|valIn_a_41                |   in|   32|     ap_none|                                                   valIn_a_41|        scalar|
|mul_ln73_1                |   in|   32|     ap_none|                                                   mul_ln73_1|        scalar|
|B_address1                |  out|   19|   ap_memory|                                                            B|         array|
|B_ce1                     |  out|    1|   ap_memory|                                                            B|         array|
|B_we1                     |  out|    1|   ap_memory|                                                            B|         array|
|B_d1                      |  out|    8|   ap_memory|                                                            B|         array|
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./../hw_library/fully_connected.h:77]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1" [./../hw_library/fully_connected.h:76]   --->   Operation 8 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_ln73_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln73_1" [./../hw_library/fully_connected.h:18]   --->   Operation 13 'read' 'mul_ln73_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%valIn_a_41_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %valIn_a_41" [./../hw_library/fully_connected.h:18]   --->   Operation 14 'read' 'valIn_a_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 0, i9 %i_14" [./../hw_library/fully_connected.h:76]   --->   Operation 16 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln77 = store i10 0, i10 %j" [./../hw_library/fully_connected.h:77]   --->   Operation 17 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [./../hw_library/fully_connected.h:76]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.16ns)   --->   "%icmp_ln76 = icmp_eq  i19 %indvar_flatten_load, i19 400000" [./../hw_library/fully_connected.h:76]   --->   Operation 20 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.16ns)   --->   "%add_ln76_1 = add i19 %indvar_flatten_load, i19 1" [./../hw_library/fully_connected.h:76]   --->   Operation 21 'add' 'add_ln76_1' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc40, void %if.end161.loopexit.exitStub" [./../hw_library/fully_connected.h:76]   --->   Operation 22 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [./../hw_library/fully_connected.h:77]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_14_load = load i9 %i_14" [./../hw_library/fully_connected.h:76]   --->   Operation 24 'load' 'i_14_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln76 = add i9 %i_14_load, i9 1" [./../hw_library/fully_connected.h:76]   --->   Operation 25 'add' 'add_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln77 = icmp_eq  i10 %j_load, i10 800" [./../hw_library/fully_connected.h:77]   --->   Operation 26 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.68ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i10 0, i10 %j_load" [./../hw_library/fully_connected.h:76]   --->   Operation 27 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i9 %add_ln76, i9 %i_14_load" [./../hw_library/fully_connected.h:76]   --->   Operation 28 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i9 %select_ln76_1" [./../hw_library/fully_connected.h:81]   --->   Operation 29 'zext' 'zext_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (1.05ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i19 %zext_ln81, i19 800" [./../hw_library/fully_connected.h:81]   --->   Operation 30 'mul' 'mul_ln81' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i9 %select_ln76_1" [./../hw_library/fully_connected.h:76]   --->   Operation 31 'zext' 'zext_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %zext_ln76, i32 %valIn_a_41_read" [./../hw_library/fully_connected.h:76]   --->   Operation 32 'icmp' 'ult' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%rev = xor i1 %ult, i1 1" [./../hw_library/fully_connected.h:76]   --->   Operation 33 'xor' 'rev' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %select_ln76" [./../hw_library/fully_connected.h:77]   --->   Operation 34 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.55ns)   --->   "%icmp_ln79 = icmp_ult  i32 %zext_ln77, i32 %mul_ln73_1_read" [./../hw_library/fully_connected.h:79]   --->   Operation 35 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln79, i1 1" [./../hw_library/fully_connected.h:79]   --->   Operation 36 'xor' 'xor_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln79 = or i1 %xor_ln79, i1 %rev" [./../hw_library/fully_connected.h:79]   --->   Operation 37 'or' 'or_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %or_ln79, void %if.then30, void %if.else" [./../hw_library/fully_connected.h:79]   --->   Operation 38 'br' 'br_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln77 = add i10 %select_ln76, i10 1" [./../hw_library/fully_connected.h:77]   --->   Operation 39 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln76 = store i19 %add_ln76_1, i19 %indvar_flatten" [./../hw_library/fully_connected.h:76]   --->   Operation 40 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 %select_ln76_1, i9 %i_14" [./../hw_library/fully_connected.h:76]   --->   Operation 41 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln77 = store i10 %add_ln77, i10 %j" [./../hw_library/fully_connected.h:77]   --->   Operation 42 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body27" [./../hw_library/fully_connected.h:77]   --->   Operation 43 'br' 'br_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 44 [2/3] (1.05ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i19 %zext_ln81, i19 800" [./../hw_library/fully_connected.h:81]   --->   Operation 44 'mul' 'mul_ln81' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i19 %zext_ln81, i19 800" [./../hw_library/fully_connected.h:81]   --->   Operation 45 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i10 %select_ln76" [./../hw_library/fully_connected.h:81]   --->   Operation 46 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln81 = add i19 %mul_ln81, i19 %zext_ln81_1" [./../hw_library/fully_connected.h:81]   --->   Operation 47 'add' 'add_ln81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_1_VITIS_LOOP_77_2_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400000, i64 400000, i64 400000"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln81 = add i19 %mul_ln81, i19 %zext_ln81_1" [./../hw_library/fully_connected.h:81]   --->   Operation 50 'add' 'add_ln81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i19 %add_ln81" [./../hw_library/fully_connected.h:81]   --->   Operation 51 'zext' 'zext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i8 %B, i64 0, i64 %zext_ln81_2" [./../hw_library/fully_connected.h:81]   --->   Operation 52 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fully_connected.h:78]   --->   Operation 53 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:80]   --->   Operation 54 'read' 'valIn_a' <Predicate = (!or_ln79)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i32 %valIn_a" [./../hw_library/fully_connected.h:81]   --->   Operation 55 'trunc' 'trunc_ln81' <Predicate = (!or_ln79)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln81 = store i8 %trunc_ln81, i19 %B_addr" [./../hw_library/fully_connected.h:81]   --->   Operation 56 'store' 'store_ln81' <Predicate = (!or_ln79)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400000> <RAM>
ST_5 : Operation 57 [1/1] (3.58ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a" [./../hw_library/fully_connected.h:83]   --->   Operation 57 'write' 'write_ln83' <Predicate = (!or_ln79)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc" [./../hw_library/fully_connected.h:84]   --->   Operation 58 'br' 'br_ln84' <Predicate = (!or_ln79)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln85 = store i8 0, i19 %B_addr" [./../hw_library/fully_connected.h:85]   --->   Operation 59 'store' 'store_ln85' <Predicate = (or_ln79)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400000> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 60 'br' 'br_ln0' <Predicate = (or_ln79)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ valIn_a_41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln73_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011000]
i_14                  (alloca           ) [ 011000]
indvar_flatten        (alloca           ) [ 011000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
mul_ln73_1_read       (read             ) [ 011000]
valIn_a_41_read       (read             ) [ 011000]
store_ln0             (store            ) [ 000000]
store_ln76            (store            ) [ 000000]
store_ln77            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
icmp_ln76             (icmp             ) [ 011110]
add_ln76_1            (add              ) [ 000000]
br_ln76               (br               ) [ 000000]
j_load                (load             ) [ 000000]
i_14_load             (load             ) [ 000000]
add_ln76              (add              ) [ 000000]
icmp_ln77             (icmp             ) [ 000000]
select_ln76           (select           ) [ 010110]
select_ln76_1         (select           ) [ 000000]
zext_ln81             (zext             ) [ 010110]
zext_ln76             (zext             ) [ 000000]
ult                   (icmp             ) [ 000000]
rev                   (xor              ) [ 000000]
zext_ln77             (zext             ) [ 000000]
icmp_ln79             (icmp             ) [ 000000]
xor_ln79              (xor              ) [ 000000]
or_ln79               (or               ) [ 010111]
br_ln79               (br               ) [ 000000]
add_ln77              (add              ) [ 000000]
store_ln76            (store            ) [ 000000]
store_ln76            (store            ) [ 000000]
store_ln77            (store            ) [ 000000]
br_ln77               (br               ) [ 000000]
mul_ln81              (mul              ) [ 010001]
zext_ln81_1           (zext             ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln81              (add              ) [ 000000]
zext_ln81_2           (zext             ) [ 000000]
B_addr                (getelementptr    ) [ 000000]
specpipeline_ln78     (specpipeline     ) [ 000000]
valIn_a               (read             ) [ 000000]
trunc_ln81            (trunc            ) [ 000000]
store_ln81            (store            ) [ 000000]
write_ln83            (write            ) [ 000000]
br_ln84               (br               ) [ 000000]
store_ln85            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="valIn_a_41">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valIn_a_41"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln73_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_76_1_VITIS_LOOP_77_2_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_14_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mul_ln73_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln73_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="valIn_a_41_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a_41_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="valIn_a_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln83_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="B_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="19" slack="0"/>
<pin id="112" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="19" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="19" slack="0"/>
<pin id="121" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="123" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/5 store_ln85/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="19" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln76_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln77_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="19" slack="1"/>
<pin id="143" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln76_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="19" slack="0"/>
<pin id="146" dir="0" index="1" bw="19" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln76_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="19" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="1"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_14_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="1"/>
<pin id="161" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln76_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln77_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln76_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="0" index="2" bw="10" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln76_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln81_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln76_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ult_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="rev_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln77_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln79_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln79_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="or_ln79_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln77_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln76_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="19" slack="0"/>
<pin id="238" dir="0" index="1" bw="19" slack="1"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln76_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="1"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln77_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="10" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln81_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="2"/>
<pin id="253" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln81_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="19" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_2/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln81_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/5 "/>
</bind>
</comp>

<comp id="263" class="1007" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="10" slack="0"/>
<pin id="266" dir="0" index="2" bw="10" slack="0"/>
<pin id="267" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81/2 add_ln81/4 "/>
</bind>
</comp>

<comp id="272" class="1005" name="j_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_14_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="286" class="1005" name="indvar_flatten_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="19" slack="0"/>
<pin id="288" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="293" class="1005" name="mul_ln73_1_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln73_1_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="valIn_a_41_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valIn_a_41_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln76_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="307" class="1005" name="select_ln76_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="2"/>
<pin id="309" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="312" class="1005" name="zext_ln81_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="19" slack="1"/>
<pin id="314" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81 "/>
</bind>
</comp>

<comp id="317" class="1005" name="or_ln79_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="3"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln79 "/>
</bind>
</comp>

<comp id="321" class="1005" name="zext_ln81_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="19" slack="1"/>
<pin id="323" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="66" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="94" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="108" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="156" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="156" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="168" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="162" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="159" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="182" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="174" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="203" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="174" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="150" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="182" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="230" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="261"><net_src comp="94" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="268"><net_src comp="190" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="251" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="263" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="275"><net_src comp="70" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="282"><net_src comp="74" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="289"><net_src comp="78" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="296"><net_src comp="82" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="301"><net_src comp="88" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="306"><net_src comp="144" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="174" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="315"><net_src comp="190" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="320"><net_src comp="224" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="251" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="263" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_6 | {}
	Port: connect_7 | {5 }
	Port: B | {5 }
 - Input state : 
	Port: FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 : connect_6 | {5 }
	Port: FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 : connect_7 | {}
	Port: FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 : valIn_a_41 | {1 }
	Port: FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 : mul_ln73_1 | {1 }
	Port: FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 : B | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln76 : 1
		store_ln77 : 1
	State 2
		icmp_ln76 : 1
		add_ln76_1 : 1
		br_ln76 : 2
		add_ln76 : 1
		icmp_ln77 : 1
		select_ln76 : 2
		select_ln76_1 : 2
		zext_ln81 : 3
		mul_ln81 : 4
		zext_ln76 : 3
		ult : 4
		rev : 5
		zext_ln77 : 3
		icmp_ln79 : 4
		xor_ln79 : 5
		or_ln79 : 5
		br_ln79 : 5
		add_ln77 : 3
		store_ln76 : 2
		store_ln76 : 3
		store_ln77 : 4
	State 3
	State 4
		add_ln81 : 1
	State 5
		zext_ln81_2 : 1
		B_addr : 2
		store_ln81 : 3
		store_ln85 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln76_fu_144      |    0    |    0    |    26   |
|   icmp   |      icmp_ln77_fu_168      |    0    |    0    |    13   |
|          |         ult_fu_198         |    0    |    0    |    39   |
|          |      icmp_ln79_fu_213      |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln76_1_fu_150     |    0    |    0    |    26   |
|    add   |       add_ln76_fu_162      |    0    |    0    |    14   |
|          |       add_ln77_fu_230      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln76_fu_174     |    0    |    0    |    10   |
|          |    select_ln76_1_fu_182    |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|    xor   |         rev_fu_203         |    0    |    0    |    2    |
|          |       xor_ln79_fu_218      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln79_fu_224       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_263         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | mul_ln73_1_read_read_fu_82 |    0    |    0    |    0    |
|   read   | valIn_a_41_read_read_fu_88 |    0    |    0    |    0    |
|          |     valIn_a_read_fu_94     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   write_ln83_write_fu_100  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln81_fu_190      |    0    |    0    |    0    |
|          |      zext_ln76_fu_194      |    0    |    0    |    0    |
|   zext   |      zext_ln77_fu_209      |    0    |    0    |    0    |
|          |     zext_ln81_1_fu_251     |    0    |    0    |    0    |
|          |     zext_ln81_2_fu_254     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln81_fu_258     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   195   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_14_reg_279     |    9   |
|   icmp_ln76_reg_303   |    1   |
| indvar_flatten_reg_286|   19   |
|       j_reg_272       |   10   |
|mul_ln73_1_read_reg_293|   32   |
|    or_ln79_reg_317    |    1   |
|  select_ln76_reg_307  |   10   |
|valIn_a_41_read_reg_298|   32   |
|  zext_ln81_1_reg_321  |   19   |
|   zext_ln81_reg_312   |   19   |
+-----------------------+--------+
|         Total         |   152  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p4  |   2  |  19  |   38   ||    9    |
|     grp_fu_263    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_263    |  p1  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   195  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   152  |   222  |
+-----------+--------+--------+--------+--------+
