; generated by Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave -o.\objects\arm_biquad_cascade_df1_init_q15.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\arm_biquad_cascade_df1_init_q15.d --cpu=Cortex-M4.fp --apcs=interwork -O3 --diag_suppress=9931 -I..\..\SRC\CMSIS_DSP_4_5\inc -IC:\Users\emh203\Documents\GitHub\ESC-M4\CM4_TEST\COMMON\LIB\KEIL\RTE\_CMSIS_DSP_4_5_O3 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.0\Device\ARM\ARMCM4\Include -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=522 -DARMCM4_FP -D__FPU_PRESENT=1 -DARM_MATH_CM4 -D__CC_ARM --omf_browse=.\objects\arm_biquad_cascade_df1_init_q15.crf ..\..\SRC\CMSIS_DSP_4_5\src\FilteringFunctions\arm_biquad_cascade_df1_init_q15.c]
                          THUMB

                          AREA ||i.arm_biquad_cascade_df1_init_q15||, CODE, READONLY, ALIGN=1

                  arm_biquad_cascade_df1_init_q15 PROC
;;;85     
;;;86     void arm_biquad_cascade_df1_init_q15(
000000  b570              PUSH     {r4-r6,lr}
;;;87       arm_biquad_casd_df1_inst_q15 * S,
;;;88       uint8_t numStages,
;;;89       q15_t * pCoeffs,
;;;90       q15_t * pState,
;;;91       int8_t postShift)
;;;92     {
000002  4604              MOV      r4,r0
;;;93       /* Assign filter stages */
;;;94       S->numStages = numStages;
000004  9804              LDR      r0,[sp,#0x10]
000006  7021              STRB     r1,[r4,#0]
;;;95     
;;;96       /* Assign postShift to be applied to the output */
;;;97       S->postShift = postShift;
000008  7320              STRB     r0,[r4,#0xc]
00000a  461d              MOV      r5,r3                 ;92
;;;98     
;;;99       /* Assign coefficient pointer */
;;;100      S->pCoeffs = pCoeffs;
;;;101    
;;;102      /* Clear state buffer and size is always 4 * numStages */
;;;103      memset(pState, 0, (4u * (uint32_t) numStages) * sizeof(q15_t));
00000c  00c9              LSLS     r1,r1,#3
00000e  4618              MOV      r0,r3
000010  60a2              STR      r2,[r4,#8]
000012  f7fffffe          BL       __aeabi_memclr
;;;104    
;;;105      /* Assign state pointer */
;;;106      S->pState = pState;
000016  6065              STR      r5,[r4,#4]
;;;107    }
000018  bd70              POP      {r4-r6,pc}
;;;108    
                          ENDP


;*** Start embedded assembler ***

#line 1 "..\\..\\SRC\\CMSIS_DSP_4_5\\src\\FilteringFunctions\\arm_biquad_cascade_df1_init_q15.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___33_arm_biquad_cascade_df1_init_q15_c_b7c146e2____REV16|
#line 129 "..\\..\\SRC\\CMSIS_DSP_4_5\\inc\\core_cmInstr.h"
|__asm___33_arm_biquad_cascade_df1_init_q15_c_b7c146e2____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___33_arm_biquad_cascade_df1_init_q15_c_b7c146e2____REVSH|
#line 144
|__asm___33_arm_biquad_cascade_df1_init_q15_c_b7c146e2____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___33_arm_biquad_cascade_df1_init_q15_c_b7c146e2____RRX|
#line 300
|__asm___33_arm_biquad_cascade_df1_init_q15_c_b7c146e2____RRX| PROC
#line 301

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
