QuestaSim-64 vlog 2023.2 Compiler 2023.04 Apr 11 2023
Start time: 14:54:27 on Oct 15,2025
vlog -sv "+acc" -timescale 1ns/1ns -work work /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../pkg/types.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/regfile.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/Forward.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/memstage.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/decode.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/fetch.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/execute.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/writeback.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/Load_hazard_stall.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/ir.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/cmp.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/alu.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/cpu.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/freeze.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/rvfimon.v /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/monitor.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/top_tb.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/ordinary_dual_port.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/mem_itf.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/magic_dual_port.sv /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/mon_itf.sv "+incdir+../hvl" "+incdir+../pkg" -l run/top_tb_compile.log 
-- Compiling package pcmux
-- Compiling package marmux
-- Compiling package cmpmux
-- Compiling package alumux
-- Compiling package regfilemux
-- Compiling package forward_bmux
-- Compiling package forward_amux
-- Compiling package rv32i_types
-- Importing package pcmux
-- Importing package marmux
-- Importing package cmpmux
-- Importing package alumux
-- Importing package regfilemux
-- Importing package forward_amux
-- Importing package forward_bmux
-- Compiling module regfile
-- Importing package rv32i_types
-- Compiling module forward
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/Forward.sv(7): (vlog-13314) Defaulting port 'id_ex' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/Forward.sv(8): (vlog-13314) Defaulting port 'ex_mem' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/Forward.sv(9): (vlog-13314) Defaulting port 'mem_wb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module memory
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/memstage.sv(4): (vlog-13314) Defaulting port 'ex_mem' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/memstage.sv(6): (vlog-13314) Defaulting port 'mem_wb_now' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module decode
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/decode.sv(16): (vlog-13314) Defaulting port 'if_id' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module fetch
-- Compiling module execute
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/execute.sv(6): (vlog-13314) Defaulting port 'id_ex' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module writeback
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/pipeline/writeback.sv(6): (vlog-13314) Defaulting port 'mem_wb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module stall
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/Load_hazard_stall.sv(4): (vlog-13314) Defaulting port 'id_ex' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/Load_hazard_stall.sv(5): (vlog-13314) Defaulting port 'ex_mem' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module ir
-- Compiling module cmp
-- Compiling module alu
-- Compiling module cpu
-- Compiling module freeze
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hdl/freeze.sv(6): (vlog-13314) Defaulting port 'mem_wb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module riscv_formal_monitor_rv32imc
-- Compiling module riscv_formal_monitor_rv32imc_rob
-- Compiling module riscv_formal_monitor_rv32imc_isa_spec
-- Compiling module riscv_formal_monitor_rv32imc_insn_add
-- Compiling module riscv_formal_monitor_rv32imc_insn_addi
-- Compiling module riscv_formal_monitor_rv32imc_insn_and
-- Compiling module riscv_formal_monitor_rv32imc_insn_andi
-- Compiling module riscv_formal_monitor_rv32imc_insn_auipc
-- Compiling module riscv_formal_monitor_rv32imc_insn_beq
-- Compiling module riscv_formal_monitor_rv32imc_insn_bge
-- Compiling module riscv_formal_monitor_rv32imc_insn_bgeu
-- Compiling module riscv_formal_monitor_rv32imc_insn_blt
-- Compiling module riscv_formal_monitor_rv32imc_insn_bltu
-- Compiling module riscv_formal_monitor_rv32imc_insn_bne
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_add
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi16sp
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi4spn
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_and
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_andi
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_beqz
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_bnez
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_j
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_jal
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_jalr
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_jr
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_li
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_lui
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_lw
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_mv
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_or
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_slli
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_srai
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_srli
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_sub
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_sw
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_swsp
-- Compiling module riscv_formal_monitor_rv32imc_insn_c_xor
-- Compiling module riscv_formal_monitor_rv32imc_insn_div
-- Compiling module riscv_formal_monitor_rv32imc_insn_divu
-- Compiling module riscv_formal_monitor_rv32imc_insn_jal
-- Compiling module riscv_formal_monitor_rv32imc_insn_jalr
-- Compiling module riscv_formal_monitor_rv32imc_insn_lb
-- Compiling module riscv_formal_monitor_rv32imc_insn_lbu
-- Compiling module riscv_formal_monitor_rv32imc_insn_lh
-- Compiling module riscv_formal_monitor_rv32imc_insn_lhu
-- Compiling module riscv_formal_monitor_rv32imc_insn_lui
-- Compiling module riscv_formal_monitor_rv32imc_insn_lw
-- Compiling module riscv_formal_monitor_rv32imc_insn_mul
-- Compiling module riscv_formal_monitor_rv32imc_insn_mulh
-- Compiling module riscv_formal_monitor_rv32imc_insn_mulhsu
-- Compiling module riscv_formal_monitor_rv32imc_insn_mulhu
-- Compiling module riscv_formal_monitor_rv32imc_insn_or
-- Compiling module riscv_formal_monitor_rv32imc_insn_ori
-- Compiling module riscv_formal_monitor_rv32imc_insn_rem
-- Compiling module riscv_formal_monitor_rv32imc_insn_remu
-- Compiling module riscv_formal_monitor_rv32imc_insn_sb
-- Compiling module riscv_formal_monitor_rv32imc_insn_sh
-- Compiling module riscv_formal_monitor_rv32imc_insn_sll
-- Compiling module riscv_formal_monitor_rv32imc_insn_slli
-- Compiling module riscv_formal_monitor_rv32imc_insn_slt
-- Compiling module riscv_formal_monitor_rv32imc_insn_slti
-- Compiling module riscv_formal_monitor_rv32imc_insn_sltiu
-- Compiling module riscv_formal_monitor_rv32imc_insn_sltu
-- Compiling module riscv_formal_monitor_rv32imc_insn_sra
-- Compiling module riscv_formal_monitor_rv32imc_insn_srai
-- Compiling module riscv_formal_monitor_rv32imc_insn_srl
-- Compiling module riscv_formal_monitor_rv32imc_insn_srli
-- Compiling module riscv_formal_monitor_rv32imc_insn_sub
-- Compiling module riscv_formal_monitor_rv32imc_insn_sw
-- Compiling module riscv_formal_monitor_rv32imc_insn_xor
-- Compiling module riscv_formal_monitor_rv32imc_insn_xori
-- Compiling module random_tb
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(79): (vlog-13185) Unexpected constant with_expr in bin 'OTHER_INSTS' of Cross funct7_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(82): (vlog-13185) Unexpected constant with_expr in bin 'reg_funct7' of Cross funct7_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(85): (vlog-13185) Unexpected constant with_expr in bin 'reg_funct7_2' of Cross funct7_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(88): (vlog-13185) Unexpected constant with_expr in bin 'ignorevariant' of Cross funct7_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(34): (vlog-13185) Unexpected constant with_expr in bin 'JAL_FUNCT3' of Cross funct3_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(38): (vlog-13185) Unexpected constant with_expr in bin 'AUIPIC_FUNCT3' of Cross funct3_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(39): (vlog-13185) Unexpected constant with_expr in bin 'LUI_FUNCT3' of Cross funct3_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(49): (vlog-13185) Unexpected constant with_expr in bin 'BR_FUNCT3' of Cross funct3_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(55): (vlog-13185) Unexpected constant with_expr in bin 'LOAD_FUNCT3' of Cross funct3_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(59): (vlog-13185) Unexpected constant with_expr in bin 'STORE_FUNCT3' of Cross funct3_cross.
** Warning: ** while parsing file included at /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(9)
** while parsing file included at ../hvl/randinst.svh(166)
** at ../hvl/instr_cg.svh(63): (vlog-13185) Unexpected constant with_expr in bin 'JALR_FUNT3' of Cross funct3_cross.
** Warning: ../hvl/instr_cg.svh(28): (vlog-2727) One of implicit coverpoints at line '28' is a duplicate of the explicitly declared coverpoint 'all_funct3' at line '16'. The coverage score may be skewed as a result.
** Warning: ../hvl/instr_cg.svh(28): (vlog-2727) One of implicit coverpoints at line '28' is a duplicate of the explicitly declared coverpoint 'all_opcodes' at line '5'. The coverage score may be skewed as a result.
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(18): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(36): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/random_tb.sv(47): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
-- Compiling module monitor
-- Compiling module top_tb
-- Compiling module ordinary_dual_port
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/ordinary_dual_port.sv(91): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/ordinary_dual_port.sv(131): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: /nfs-share/tl152/ELEC411/RISC-V-OoO-Project/mp_pipeline/sim/../hvl/ordinary_dual_port.sv(153): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
-- Compiling interface mem_itf
-- Compiling module magic_dual_port
-- Compiling interface mon_itf

Top level modules:
	ir
	top_tb
	ordinary_dual_port
	magic_dual_port
End time: 14:54:27 on Oct 15,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 30
