This is the implementation of an Arithmetic Logic Unit in Verilog. 
