

================================================================
== Vitis HLS Report for 'uz_FOC_sample'
================================================================
* Date:           Thu May 19 19:39:09 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FOC_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.455 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      184| 1.060 us | 1.840 us |  107|  185|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_uz_FOC_SpaceVector_Limitation_q_1_fu_269  |uz_FOC_SpaceVector_Limitation_q_1  |       30|       69| 0.300 us | 0.690 us |   30|   69|   none  |
        |grp_uz_FOC_SpaceVector_Limitation_d_1_fu_293  |uz_FOC_SpaceVector_Limitation_d_1  |       30|       69| 0.300 us | 0.690 us |   30|   69|   none  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1263|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       30|    82|   11764|   17240|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     754|    -|
|Register         |        -|     -|    2522|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       30|    82|   14286|   19257|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     3|       2|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Din_s_axi_U                                   |Din_s_axi                           |        0|   0|  1236|  2344|    0|
    |Dout_m_axi_U                                  |Dout_m_axi                          |        2|   0|   512|   580|    0|
    |control_s_axi_U                               |control_s_axi                       |        0|   0|   170|   296|    0|
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U64        |faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U70               |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U71               |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U72               |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U73               |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U74               |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U75               |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U66             |fmul_32ns_32ns_32_3_max_dsp_1       |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U67             |fmul_32ns_32ns_32_3_max_dsp_1       |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U68             |fmul_32ns_32ns_32_3_max_dsp_1       |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U69             |fmul_32ns_32ns_32_3_max_dsp_1       |        0|   3|   128|   135|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U65            |fsub_32ns_32ns_32_4_full_dsp_1      |        0|   2|   227|   214|    0|
    |grp_uz_FOC_SpaceVector_Limitation_d_1_fu_293  |uz_FOC_SpaceVector_Limitation_d_1   |       14|  33|  4424|  6514|    0|
    |grp_uz_FOC_SpaceVector_Limitation_q_1_fu_269  |uz_FOC_SpaceVector_Limitation_q_1   |       14|  33|  4456|  6538|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                         |                                    |       30|  82| 11764| 17240|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |and_ln23_1_fu_1002_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln23_2_fu_962_p2          |    and   |   0|  0|   2|           1|           1|
    |and_ln23_3_fu_1006_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln23_4_fu_1010_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln23_5_fu_1307_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln23_6_fu_1357_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln23_7_fu_1317_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln23_8_fu_1361_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln23_9_fu_1365_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln23_fu_952_p2            |    and   |   0|  0|   2|           1|           1|
    |and_ln25_1_fu_1323_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln25_fu_968_p2            |    and   |   0|  0|   2|           1|           1|
    |and_ln31_1_fu_1224_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln31_2_fu_1230_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln31_4_fu_1561_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln31_5_fu_1579_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln31_6_fu_1585_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln31_fu_1206_p2           |    and   |   0|  0|   2|           1|           1|
    |and_ln35_1_fu_1090_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln35_2_fu_1104_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln35_3_fu_1132_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln35_4_fu_1414_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln35_5_fu_1445_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln35_6_fu_1459_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln35_7_fu_1487_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln35_fu_1059_p2           |    and   |   0|  0|   2|           1|           1|
    |and_ln35_fu_1084_p2           |    and   |   0|  0|   2|           1|           1|
    |and_ln35_fu_1126_p2           |    and   |   0|  0|   2|           1|           1|
    |and_ln35_fu_1439_p2           |    and   |   0|  0|   2|           1|           1|
    |and_ln35_fu_1481_p2           |    and   |   0|  0|   2|           1|           1|
    |and_ln49_1_fu_1339_p2         |    and   |   0|  0|   2|           1|           1|
    |and_ln49_fu_984_p2            |    and   |   0|  0|   2|           1|           1|
    |output_12_fu_1591_p2          |    and   |   0|  0|   2|           1|           1|
    |output_9_fu_1236_p2           |    and   |   0|  0|   2|           1|           1|
    |icmp_ln23_10_fu_652_p2        |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln23_11_fu_658_p2        |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln23_1_fu_936_p2         |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln23_2_fu_512_p2         |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln23_3_fu_518_p2         |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln23_4_fu_544_p2         |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln23_5_fu_550_p2         |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln23_6_fu_1285_p2        |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln23_7_fu_1291_p2        |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln23_8_fu_620_p2         |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln23_9_fu_626_p2         |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln23_fu_930_p2           |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln31_1_fu_1188_p2        |   icmp   |   0|  0|   8|           1|           1|
    |icmp_ln31_2_fu_1194_p2        |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln31_3_fu_1200_p2        |   icmp   |   0|  0|   8|           1|           1|
    |icmp_ln31_4_fu_1537_p2        |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln31_5_fu_1543_p2        |   icmp   |   0|  0|   8|           1|           1|
    |icmp_ln31_6_fu_1549_p2        |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln31_7_fu_1555_p2        |   icmp   |   0|  0|   8|           1|           1|
    |icmp_ln31_fu_1182_p2          |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln35_1_fu_1047_p2        |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln35_2_fu_839_p2         |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln35_3_fu_845_p2         |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln35_4_fu_1396_p2        |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln35_5_fu_1402_p2        |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln35_6_fu_879_p2         |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln35_7_fu_885_p2         |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln35_fu_1041_p2          |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln53_fu_688_p2           |   icmp   |   0|  0|  20|          32|           1|
    |clamping_active_1_fu_1597_p2  |    or    |   0|  0|   2|           1|           1|
    |clamping_active_fu_1242_p2    |    or    |   0|  0|   2|           1|           1|
    |or_ln23_1_fu_948_p2           |    or    |   0|  0|   2|           1|           1|
    |or_ln23_2_fu_958_p2           |    or    |   0|  0|   2|           1|           1|
    |or_ln23_3_fu_1297_p2          |    or    |   0|  0|   2|           1|           1|
    |or_ln23_4_fu_1303_p2          |    or    |   0|  0|   2|           1|           1|
    |or_ln23_5_fu_1313_p2          |    or    |   0|  0|   2|           1|           1|
    |or_ln23_fu_942_p2             |    or    |   0|  0|   2|           1|           1|
    |or_ln31_1_fu_1220_p2          |    or    |   0|  0|   2|           1|           1|
    |or_ln31_2_fu_1571_p2          |    or    |   0|  0|   2|           1|           1|
    |or_ln31_3_fu_1575_p2          |    or    |   0|  0|   2|           1|           1|
    |or_ln31_fu_1216_p2            |    or    |   0|  0|   2|           1|           1|
    |or_ln35_1_fu_851_p2           |    or    |   0|  0|   2|           1|           1|
    |or_ln35_2_fu_1408_p2          |    or    |   0|  0|   2|           1|           1|
    |or_ln35_3_fu_891_p2           |    or    |   0|  0|   2|           1|           1|
    |or_ln35_fu_1053_p2            |    or    |   0|  0|   2|           1|           1|
    |decouple_voltage_4_fu_901_p3  |  select  |   0|  0|  32|           1|          32|
    |decouple_voltage_fu_809_p3    |  select  |   0|  0|  32|           1|          32|
    |old_I_sum_1_fu_1255_p3        |  select  |   0|  0|  32|           1|           1|
    |output_10_fu_996_p3           |  select  |   0|  0|  32|           1|          32|
    |output_11_fu_1371_p3          |  select  |   0|  0|  32|           1|           1|
    |output_13_fu_1351_p3          |  select  |   0|  0|  32|           1|          32|
    |output_6_fu_1344_p3           |  select  |   0|  0|  32|           1|          32|
    |output_8_fu_1016_p3           |  select  |   0|  0|  32|           1|           1|
    |output_fu_989_p3              |  select  |   0|  0|  32|           1|          32|
    |select_ln25_1_fu_1332_p3      |  select  |   0|  0|  32|           1|          32|
    |select_ln25_fu_977_p3         |  select  |   0|  0|  32|           1|          32|
    |select_ln35_2_fu_1108_p3      |  select  |   0|  0|  32|           1|          32|
    |select_ln35_4_fu_1419_p3      |  select  |   0|  0|  32|           1|          32|
    |select_ln35_6_fu_1463_p3      |  select  |   0|  0|  32|           1|          32|
    |select_ln35_fu_1064_p3        |  select  |   0|  0|  32|           1|          32|
    |select_ln47_2_fu_1602_p3      |  select  |   0|  0|  32|           1|           1|
    |select_ln47_fu_1247_p3        |  select  |   0|  0|  32|           1|           1|
    |select_ln56_fu_1629_p3        |  select  |   0|  0|  32|           1|           1|
    |sign_1_fu_1137_p3             |  select  |   0|  0|  32|           1|          32|
    |sign_2_fu_1450_p3             |  select  |   0|  0|  32|           1|          32|
    |sign_3_fu_1492_p3             |  select  |   0|  0|  32|           1|          32|
    |sign_fu_1095_p3               |  select  |   0|  0|  32|           1|          32|
    |xor_ln25_fu_714_p2            |    xor   |   0|  0|  33|          32|          33|
    |xor_ln31_1_fu_1565_p2         |    xor   |   0|  0|   2|           2|           1|
    |xor_ln31_fu_1210_p2           |    xor   |   0|  0|   2|           2|           1|
    |xor_ln35_fu_1072_p2           |    xor   |   0|  0|   2|           1|           2|
    |xor_ln35_fu_1078_p2           |    xor   |   0|  0|   2|           1|           2|
    |xor_ln35_fu_1116_p2           |    xor   |   0|  0|   2|           1|           2|
    |xor_ln35_fu_1121_p2           |    xor   |   0|  0|   2|           1|           2|
    |xor_ln35_fu_1427_p2           |    xor   |   0|  0|   2|           1|           2|
    |xor_ln35_fu_1433_p2           |    xor   |   0|  0|   2|           1|           2|
    |xor_ln35_fu_1471_p2           |    xor   |   0|  0|   2|           1|           2|
    |xor_ln35_fu_1476_p2           |    xor   |   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0|1263|         494|         662|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |Dout_AWADDR        |   15|          3|   64|        192|
    |Dout_WDATA         |   15|          3|   32|         96|
    |Dout_blk_n_AW      |    9|          2|    1|          2|
    |Dout_blk_n_B       |    9|          2|    1|          2|
    |Dout_blk_n_W       |    9|          2|    1|          2|
    |ap_NS_fsm          |  209|         48|    1|         48|
    |grp_fu_317_opcode  |   15|          3|    2|          6|
    |grp_fu_317_p0      |   47|         10|   32|        320|
    |grp_fu_317_p1      |   50|         11|   32|        352|
    |grp_fu_325_p0      |   21|          4|   32|        128|
    |grp_fu_325_p1      |   27|          5|   32|        160|
    |grp_fu_329_p0      |   21|          4|   32|        128|
    |grp_fu_329_p1      |   21|          4|   32|        128|
    |grp_fu_333_p0      |   15|          3|   32|         96|
    |grp_fu_333_p1      |   15|          3|   32|         96|
    |grp_fu_341_opcode  |   27|          5|    5|         25|
    |grp_fu_341_p0      |   41|          8|   32|        256|
    |grp_fu_341_p1      |   47|         10|   32|        320|
    |grp_fu_346_opcode  |   15|          3|    5|         15|
    |grp_fu_346_p0      |   33|          6|   32|        192|
    |grp_fu_346_p1      |   21|          4|   32|        128|
    |grp_fu_351_p0      |   21|          4|   32|        128|
    |grp_fu_356_opcode  |   15|          3|    5|         15|
    |grp_fu_356_p0      |   21|          4|   32|        128|
    |self_o             |   15|          3|  288|        864|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  754|        157|  853|       3827|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                           |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |Dout_addr_1_reg_1819                                       |   64|   0|   64|          0|
    |Dout_addr_reg_1813                                         |   64|   0|   64|          0|
    |I_sum                                                      |   32|   0|   32|          0|
    |P_sum_1_reg_1894                                           |   32|   0|   32|          0|
    |V_dc_volts_read_reg_1654                                   |   32|   0|   32|          0|
    |and_ln23_2_reg_1985                                        |    1|   0|    1|          0|
    |and_ln23_5_reg_2092                                        |    1|   0|    1|          0|
    |and_ln23_7_reg_2098                                        |    1|   0|    1|          0|
    |and_ln23_reg_1979                                          |    1|   0|    1|          0|
    |and_ln25_1_reg_2104                                        |    1|   0|    1|          0|
    |and_ln25_reg_1991                                          |    1|   0|    1|          0|
    |ap_CS_fsm                                                  |   47|   0|   47|          0|
    |bitcast_ln46_1_reg_1997                                    |   32|   0|   32|          0|
    |bitcast_ln46_2_reg_2084                                    |   32|   0|   32|          0|
    |bitcast_ln46_3_reg_2110                                    |   32|   0|   32|          0|
    |bitcast_ln46_reg_1971                                      |   32|   0|   32|          0|
    |decouple_voltage_4_reg_1966                                |   32|   0|   32|          0|
    |decouple_voltage_reg_1899                                  |   32|   0|   32|          0|
    |empty_49_reg_1670                                          |   32|   0|   32|          0|
    |empty_reg_1660                                             |   32|   0|   32|          0|
    |error_1_reg_1863                                           |   32|   0|   32|          0|
    |fcmp_ln35_reg_1936                                         |    1|   0|    1|          0|
    |fcmp_ln35_reg_1941                                         |    1|   0|    1|          0|
    |fcmp_ln35_reg_1951                                         |    1|   0|    1|          0|
    |fcmp_ln35_reg_1956                                         |    1|   0|    1|          0|
    |grp_uz_FOC_SpaceVector_Limitation_d_1_fu_293_ap_start_reg  |    1|   0|    1|          0|
    |grp_uz_FOC_SpaceVector_Limitation_q_1_fu_269_ap_start_reg  |    1|   0|    1|          0|
    |i_actual_Ampere_q_reg_1841                                 |   32|   0|   32|          0|
    |icmp_ln23_10_reg_1772                                      |    1|   0|    1|          0|
    |icmp_ln23_11_reg_1777                                      |    1|   0|    1|          0|
    |icmp_ln23_2_reg_1717                                       |    1|   0|    1|          0|
    |icmp_ln23_3_reg_1722                                       |    1|   0|    1|          0|
    |icmp_ln23_4_reg_1727                                       |    1|   0|    1|          0|
    |icmp_ln23_5_reg_1732                                       |    1|   0|    1|          0|
    |icmp_ln23_8_reg_1762                                       |    1|   0|    1|          0|
    |icmp_ln23_9_reg_1767                                       |    1|   0|    1|          0|
    |icmp_ln31_1_reg_2059                                       |    1|   0|    1|          0|
    |icmp_ln31_2_reg_2064                                       |    1|   0|    1|          0|
    |icmp_ln31_3_reg_2069                                       |    1|   0|    1|          0|
    |icmp_ln31_4_reg_2167                                       |    1|   0|    1|          0|
    |icmp_ln31_5_reg_2172                                       |    1|   0|    1|          0|
    |icmp_ln31_6_reg_2177                                       |    1|   0|    1|          0|
    |icmp_ln31_7_reg_2182                                       |    1|   0|    1|          0|
    |icmp_ln31_reg_2054                                         |    1|   0|    1|          0|
    |icmp_ln53_reg_1792                                         |    1|   0|    1|          0|
    |mul7_i1_reg_1961                                           |   32|   0|   32|          0|
    |old_I_sum_1_reg_2079                                       |   32|   0|   32|          0|
    |omega_el_rad_per_sec_read_reg_1646                         |   32|   0|   32|          0|
    |or_ln35_1_reg_1909                                         |    1|   0|    1|          0|
    |or_ln35_2_reg_2145                                         |    1|   0|    1|          0|
    |or_ln35_3_reg_1920                                         |    1|   0|    1|          0|
    |or_ln35_reg_2032                                           |    1|   0|    1|          0|
    |output_10_reg_2008                                         |   32|   0|   32|          0|
    |output_11_reg_2136                                         |   32|   0|   32|          0|
    |output_13_reg_2121                                         |   32|   0|   32|          0|
    |output_8_reg_2023                                          |   32|   0|   32|          0|
    |p_cast1_reg_1675                                           |   32|   0|   32|          0|
    |p_cast_reg_1665                                            |   32|   0|   32|          0|
    |reg_371                                                    |   32|   0|   32|          0|
    |reg_379                                                    |   32|   0|   32|          0|
    |reg_385                                                    |   32|   0|   32|          0|
    |reg_397                                                    |   32|   0|   32|          0|
    |reg_405                                                    |   32|   0|   32|          0|
    |select_ln47_2_reg_2187                                     |   32|   0|   32|          0|
    |select_ln47_reg_2074                                       |   32|   0|   32|          0|
    |self_read_reg_1680                                         |  288|   0|  288|          0|
    |self_ret9_reg_2197                                         |  288|   0|  288|          0|
    |self_ret_reg_2208                                          |  288|   0|  288|          0|
    |tmp_11_reg_1931                                            |    1|   0|    1|          0|
    |tmp_13_reg_2049                                            |    1|   0|    1|          0|
    |tmp_1_reg_2203                                             |   32|   0|   32|          0|
    |tmp_20_reg_2126                                            |    1|   0|    1|          0|
    |tmp_22_reg_2131                                            |    1|   0|    1|          0|
    |tmp_28_reg_1946                                            |    1|   0|    1|          0|
    |tmp_30_reg_2162                                            |    1|   0|    1|          0|
    |tmp_35_reg_1685                                            |    1|   0|    1|          0|
    |tmp_36_reg_1691                                            |    1|   0|    1|          0|
    |tmp_4_reg_2013                                             |    1|   0|    1|          0|
    |tmp_7_reg_2018                                             |    1|   0|    1|          0|
    |tmp_reg_2192                                               |   32|   0|   32|          0|
    |trunc_ln20_1_reg_1803                                      |   32|   0|   32|          0|
    |trunc_ln20_2_reg_1787                                      |   32|   0|   32|          0|
    |trunc_ln2_reg_1707                                         |   32|   0|   32|          0|
    |trunc_ln43_1_reg_1742                                      |   32|   0|   32|          0|
    |trunc_ln44_1_reg_1747                                      |   32|   0|   32|          0|
    |trunc_ln44_reg_1702                                        |   32|   0|   32|          0|
    |trunc_ln46_1_reg_1712                                      |   32|   0|   32|          0|
    |trunc_ln46_2_reg_1752                                      |   32|   0|   32|          0|
    |trunc_ln46_3_reg_1757                                      |   32|   0|   32|          0|
    |trunc_ln51_1_reg_1782                                      |   32|   0|   32|          0|
    |trunc_ln5_reg_1737                                         |   32|   0|   32|          0|
    |trunc_ln6_reg_1798                                         |   32|   0|   32|          0|
    |trunc_ln_reg_1697                                          |   32|   0|   32|          0|
    |xor_ln25_reg_1808                                          |   32|   0|   32|          0|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                      | 2522|   0| 2522|          0|
    +-----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_Din_AWVALID      |  in |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_AWREADY      | out |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_AWADDR       |  in |    8|    s_axi   |      Din      |    scalar    |
|s_axi_Din_WVALID       |  in |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_WREADY       | out |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_WDATA        |  in |   32|    s_axi   |      Din      |    scalar    |
|s_axi_Din_WSTRB        |  in |    4|    s_axi   |      Din      |    scalar    |
|s_axi_Din_ARVALID      |  in |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_ARREADY      | out |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_ARADDR       |  in |    8|    s_axi   |      Din      |    scalar    |
|s_axi_Din_RVALID       | out |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_RREADY       |  in |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_RDATA        | out |   32|    s_axi   |      Din      |    scalar    |
|s_axi_Din_RRESP        | out |    2|    s_axi   |      Din      |    scalar    |
|s_axi_Din_BVALID       | out |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_BREADY       |  in |    1|    s_axi   |      Din      |    scalar    |
|s_axi_Din_BRESP        | out |    2|    s_axi   |      Din      |    scalar    |
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control    |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control    |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control    |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control    |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control    |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control    |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control    |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | uz_FOC_sample | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | uz_FOC_sample | return value |
|interrupt              | out |    1| ap_ctrl_hs | uz_FOC_sample | return value |
|m_axi_Dout_AWVALID     | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWREADY     |  in |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWADDR      | out |   64|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWID        | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWLEN       | out |    8|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWSIZE      | out |    3|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWBURST     | out |    2|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWLOCK      | out |    2|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWCACHE     | out |    4|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWPROT      | out |    3|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWQOS       | out |    4|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWREGION    | out |    4|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_AWUSER      | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_WVALID      | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_WREADY      |  in |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_WDATA       | out |   32|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_WSTRB       | out |    4|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_WLAST       | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_WID         | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_WUSER       | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARVALID     | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARREADY     |  in |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARADDR      | out |   64|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARID        | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARLEN       | out |    8|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARSIZE      | out |    3|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARBURST     | out |    2|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARLOCK      | out |    2|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARCACHE     | out |    4|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARPROT      | out |    3|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARQOS       | out |    4|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARREGION    | out |    4|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_ARUSER      | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_RVALID      |  in |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_RREADY      | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_RDATA       |  in |   32|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_RLAST       |  in |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_RID         |  in |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_RUSER       |  in |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_RRESP       |  in |    2|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_BVALID      |  in |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_BREADY      | out |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_BRESP       |  in |    2|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_BID         |  in |    1|    m_axi   |      Dout     |    pointer   |
|m_axi_Dout_BUSER       |  in |    1|    m_axi   |      Dout     |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%output_volts_q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_q"   --->   Operation 48 'read' 'output_volts_q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%output_volts_d_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_d"   --->   Operation 49 'read' 'output_volts_d_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%omega_el_rad_per_sec_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %omega_el_rad_per_sec"   --->   Operation 50 'read' 'omega_el_rad_per_sec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%V_dc_volts_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %V_dc_volts"   --->   Operation 51 'read' 'V_dc_volts_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%i_actual_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_actual_Ampere"   --->   Operation 52 'read' 'i_actual_Ampere_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%i_reference_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_reference_Ampere"   --->   Operation 53 'read' 'i_reference_Ampere_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty = trunc i96 %i_reference_Ampere_read"   --->   Operation 54 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_reference_Ampere_read, i32, i32"   --->   Operation 55 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_49 = trunc i96 %i_actual_Ampere_read"   --->   Operation 56 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_actual_Ampere_read, i32, i32"   --->   Operation 57 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%self_read = read i288 @_ssdm_op_Read.s_axilite.i288P, i288 %self" [foc/uz_FOC.c:45]   --->   Operation 58 'read' 'self_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i288.i32, i288 %self_read, i32" [foc/uz_FOC.c:45]   --->   Operation 59 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i288.i32, i288 %self_read, i32" [foc/uz_FOC.c:45]   --->   Operation 60 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%Controller_iq_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_iq" [foc/uz_FOC.c:45]   --->   Operation 61 'read' 'Controller_iq_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i160 %Controller_iq_read" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 63 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_piController.c:46->foc/uz_FOC.c:45]   --->   Operation 64 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_piController.c:46->foc/uz_FOC.c:45]   --->   Operation 65 'partselect' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 66 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 67 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.84ns)   --->   "%icmp_ln23_2 = icmp_ne  i8 %tmp_3, i8" [foc/uz_signals.c:23]   --->   Operation 68 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.05ns)   --->   "%icmp_ln23_3 = icmp_eq  i23 %trunc_ln23_1, i23" [foc/uz_signals.c:23]   --->   Operation 69 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 70 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 71 'partselect' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.84ns)   --->   "%icmp_ln23_4 = icmp_ne  i8 %tmp_6, i8" [foc/uz_signals.c:23]   --->   Operation 72 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.05ns)   --->   "%icmp_ln23_5 = icmp_eq  i23 %trunc_ln23_3, i23" [foc/uz_signals.c:23]   --->   Operation 73 'icmp' 'icmp_ln23_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 74 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%Controller_id_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_id" [foc/uz_FOC.c:46]   --->   Operation 75 'read' 'Controller_id_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 76 'partselect' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i160 %Controller_id_read" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 77 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_piController.c:46->foc/uz_FOC.c:46]   --->   Operation 78 'partselect' 'trunc_ln46_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln46_3 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_piController.c:46->foc/uz_FOC.c:46]   --->   Operation 79 'partselect' 'trunc_ln46_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 80 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 81 'partselect' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.84ns)   --->   "%icmp_ln23_8 = icmp_ne  i8 %tmp_19, i8" [foc/uz_signals.c:23]   --->   Operation 82 'icmp' 'icmp_ln23_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.05ns)   --->   "%icmp_ln23_9 = icmp_eq  i23 %trunc_ln23_5, i23" [foc/uz_signals.c:23]   --->   Operation 83 'icmp' 'icmp_ln23_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 84 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 85 'partselect' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.84ns)   --->   "%icmp_ln23_10 = icmp_ne  i8 %tmp_21, i8" [foc/uz_signals.c:23]   --->   Operation 86 'icmp' 'icmp_ln23_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.05ns)   --->   "%icmp_ln23_11 = icmp_eq  i23 %trunc_ln23_7, i23" [foc/uz_signals.c:23]   --->   Operation 87 'icmp' 'icmp_ln23_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 88 'partselect' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%decoupling_select = trunc i288 %self_read" [foc/uz_FOC.c:35]   --->   Operation 89 'trunc' 'decoupling_select' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 90 'partselect' 'trunc_ln20_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.99ns)   --->   "%icmp_ln53 = icmp_eq  i32 %decoupling_select, i32" [foc/uz_FOC.c:53]   --->   Operation 91 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 92 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 93 'partselect' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.35ns)   --->   "%xor_ln25 = xor i32 %p_cast1, i32" [foc/uz_linear_decoupling.c:25]   --->   Operation 94 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_d_read, i32, i32" [foc/uz_FOC.c:38]   --->   Operation 95 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln7" [foc/uz_FOC.c:38]   --->   Operation 96 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%Dout_addr = getelementptr i32 %Dout, i64 %sext_ln38" [foc/uz_FOC.c:38]   --->   Operation 97 'getelementptr' 'Dout_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_q_read, i32, i32" [foc/uz_FOC.c:39]   --->   Operation 98 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln8" [foc/uz_FOC.c:39]   --->   Operation 99 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%Dout_addr_1 = getelementptr i32 %Dout, i64 %sext_ln39" [foc/uz_FOC.c:39]   --->   Operation 100 'getelementptr' 'Dout_addr_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%i_reference_Ampere_d = bitcast i32 %empty"   --->   Operation 101 'bitcast' 'i_reference_Ampere_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%i_reference_Ampere_q = bitcast i32 %p_cast"   --->   Operation 102 'bitcast' 'i_reference_Ampere_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%i_actual_Ampere_d = bitcast i32 %empty_49"   --->   Operation 103 'bitcast' 'i_actual_Ampere_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%i_actual_Ampere_q = bitcast i32 %p_cast1"   --->   Operation 104 'bitcast' 'i_actual_Ampere_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [4/4] (6.83ns)   --->   "%error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_piController.c:41->foc/uz_FOC.c:45]   --->   Operation 105 'fsub' 'error' <Predicate = true> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [4/4] (6.43ns)   --->   "%error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_piController.c:41->foc/uz_FOC.c:46]   --->   Operation 106 'fsub' 'error_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%config = bitcast i32 %trunc_ln6" [foc/uz_linear_decoupling.c:20]   --->   Operation 107 'bitcast' 'config' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%config_1 = bitcast i32 %trunc_ln20_1" [foc/uz_linear_decoupling.c:20]   --->   Operation 108 'bitcast' 'config_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %xor_ln25" [foc/uz_linear_decoupling.c:25]   --->   Operation 109 'bitcast' 'bitcast_ln25' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 110 [3/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 110 'fmul' 'mul1_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [3/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 111 'fmul' 'mul4_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (7.30ns)   --->   "%Dout_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %Dout_addr, i32" [foc/uz_FOC.c:38]   --->   Operation 112 'writereq' 'Dout_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 113 [3/4] (6.43ns)   --->   "%error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_piController.c:41->foc/uz_FOC.c:45]   --->   Operation 113 'fsub' 'error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [3/4] (6.43ns)   --->   "%error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_piController.c:41->foc/uz_FOC.c:46]   --->   Operation 114 'fsub' 'error_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [2/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 115 'fmul' 'mul1_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [2/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 116 'fmul' 'mul4_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (7.30ns)   --->   "%Dout_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %Dout_addr_1, i32, i1 %Dout_addr_req" [foc/uz_FOC.c:39]   --->   Operation 117 'writereq' 'Dout_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 118 [2/4] (6.43ns)   --->   "%error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_piController.c:41->foc/uz_FOC.c:45]   --->   Operation 118 'fsub' 'error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [2/4] (6.43ns)   --->   "%error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_piController.c:41->foc/uz_FOC.c:46]   --->   Operation 119 'fsub' 'error_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 120 'fmul' 'mul1_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 121 'fmul' 'mul4_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 122 [1/4] (6.43ns)   --->   "%error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_piController.c:41->foc/uz_FOC.c:45]   --->   Operation 122 'fsub' 'error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/4] (6.43ns)   --->   "%error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_piController.c:41->foc/uz_FOC.c:46]   --->   Operation 123 'fsub' 'error_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%config_2 = bitcast i32 %trunc_ln20_2" [foc/uz_linear_decoupling.c:20]   --->   Operation 124 'bitcast' 'config_2' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 125 [3/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 125 'fmul' 'u_dq_vor_Volts' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [4/4] (6.83ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 126 'fadd' 'add_i_i' <Predicate = (icmp_ln53)> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %trunc_ln" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 127 'bitcast' 'bitcast_ln43' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_6 : Operation 128 [3/3] (7.01ns)   --->   "%preIntegrator = fmul i32 %error, i32 %bitcast_ln43" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 128 'fmul' 'preIntegrator' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %trunc_ln44" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 129 'bitcast' 'bitcast_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [3/3] (7.01ns)   --->   "%P_sum = fmul i32 %error, i32 %bitcast_ln44" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 130 'fmul' 'P_sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast i32 %trunc_ln43_1" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 131 'bitcast' 'bitcast_ln43_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_6 : Operation 132 [3/3] (7.01ns)   --->   "%preIntegrator_1 = fmul i32 %error_1, i32 %bitcast_ln43_1" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 132 'fmul' 'preIntegrator_1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast i32 %trunc_ln44_1" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 133 'bitcast' 'bitcast_ln44_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [3/3] (7.01ns)   --->   "%P_sum_1 = fmul i32 %error_1, i32 %bitcast_ln44_1" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 134 'fmul' 'P_sum_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [2/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 135 'fmul' 'u_dq_vor_Volts' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [3/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 136 'fadd' 'add_i_i' <Predicate = (icmp_ln53)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 137 [2/3] (7.01ns)   --->   "%preIntegrator = fmul i32 %error, i32 %bitcast_ln43" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 137 'fmul' 'preIntegrator' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [2/3] (7.01ns)   --->   "%P_sum = fmul i32 %error, i32 %bitcast_ln44" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 138 'fmul' 'P_sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [2/3] (7.01ns)   --->   "%preIntegrator_1 = fmul i32 %error_1, i32 %bitcast_ln43_1" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 139 'fmul' 'preIntegrator_1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [2/3] (7.01ns)   --->   "%P_sum_1 = fmul i32 %error_1, i32 %bitcast_ln44_1" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 140 'fmul' 'P_sum_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 141 'fmul' 'u_dq_vor_Volts' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [2/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 142 'fadd' 'add_i_i' <Predicate = (icmp_ln53)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 143 [1/3] (7.01ns)   --->   "%preIntegrator = fmul i32 %error, i32 %bitcast_ln43" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 143 'fmul' 'preIntegrator' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/3] (7.01ns)   --->   "%P_sum = fmul i32 %error, i32 %bitcast_ln44" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 144 'fmul' 'P_sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/3] (7.01ns)   --->   "%preIntegrator_1 = fmul i32 %error_1, i32 %bitcast_ln43_1" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 145 'fmul' 'preIntegrator_1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/3] (7.01ns)   --->   "%P_sum_1 = fmul i32 %error_1, i32 %bitcast_ln44_1" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 146 'fmul' 'P_sum_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 147 'fadd' 'add_i_i' <Predicate = (icmp_ln53)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.44ns)   --->   "%decouple_voltage = select i1 %icmp_ln53, i32 %u_dq_vor_Volts, i32" [foc/uz_FOC.c:53]   --->   Operation 148 'select' 'decouple_voltage' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%old_I_sum = load i32 %I_sum" [foc/uz_piController.c:42->foc/uz_FOC.c:45]   --->   Operation 149 'load' 'old_I_sum' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [4/4] (6.83ns)   --->   "%output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum" [foc/uz_piController.c:45->foc/uz_FOC.c:45]   --->   Operation 150 'fadd' 'output_before_saturation' <Predicate = true> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %preIntegrator" [foc/uz_signals.c:35]   --->   Operation 151 'bitcast' 'bitcast_ln35_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32, i32" [foc/uz_signals.c:35]   --->   Operation 152 'partselect' 'tmp_10' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1" [foc/uz_signals.c:35]   --->   Operation 153 'trunc' 'trunc_ln35_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.84ns)   --->   "%icmp_ln35_2 = icmp_ne  i8 %tmp_10, i8" [foc/uz_signals.c:35]   --->   Operation 154 'icmp' 'icmp_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (1.05ns)   --->   "%icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23" [foc/uz_signals.c:35]   --->   Operation 155 'icmp' 'icmp_ln35_3' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.28ns)   --->   "%or_ln35_1 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2" [foc/uz_signals.c:35]   --->   Operation 156 'or' 'or_ln35_1' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 157 'fcmp' 'tmp_11' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 158 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 159 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %trunc_ln5" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 160 'bitcast' 'bitcast_ln51' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 161 [3/3] (7.01ns)   --->   "%mul7_i = fmul i32 %preIntegrator, i32 %bitcast_ln51" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 161 'fmul' 'mul7_i' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %preIntegrator_1" [foc/uz_signals.c:35]   --->   Operation 162 'bitcast' 'bitcast_ln35_3' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32, i32" [foc/uz_signals.c:35]   --->   Operation 163 'partselect' 'tmp_27' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [foc/uz_signals.c:35]   --->   Operation 164 'trunc' 'trunc_ln35_3' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.84ns)   --->   "%icmp_ln35_6 = icmp_ne  i8 %tmp_27, i8" [foc/uz_signals.c:35]   --->   Operation 165 'icmp' 'icmp_ln35_6' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (1.05ns)   --->   "%icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23" [foc/uz_signals.c:35]   --->   Operation 166 'icmp' 'icmp_ln35_7' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.28ns)   --->   "%or_ln35_3 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6" [foc/uz_signals.c:35]   --->   Operation 167 'or' 'or_ln35_3' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [2/2] (2.78ns)   --->   "%tmp_28 = fcmp_olt  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 168 'fcmp' 'tmp_28' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 169 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 170 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %trunc_ln51_1" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 171 'bitcast' 'bitcast_ln51_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 172 [3/3] (7.01ns)   --->   "%mul7_i1 = fmul i32 %preIntegrator_1, i32 %bitcast_ln51_1" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 172 'fmul' 'mul7_i1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [3/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 173 'fmul' 'u_dq_vor_Volts_2' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 174 [3/4] (6.43ns)   --->   "%output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum" [foc/uz_piController.c:45->foc/uz_FOC.c:45]   --->   Operation 174 'fadd' 'output_before_saturation' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 175 'fcmp' 'tmp_11' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 176 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 177 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [2/3] (7.01ns)   --->   "%mul7_i = fmul i32 %preIntegrator, i32 %bitcast_ln51" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 178 'fmul' 'mul7_i' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/2] (2.78ns)   --->   "%tmp_28 = fcmp_olt  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 179 'fcmp' 'tmp_28' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 180 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 181 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [2/3] (7.01ns)   --->   "%mul7_i1 = fmul i32 %preIntegrator_1, i32 %bitcast_ln51_1" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 182 'fmul' 'mul7_i1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [2/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 183 'fmul' 'u_dq_vor_Volts_2' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 184 [2/4] (6.43ns)   --->   "%output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum" [foc/uz_piController.c:45->foc/uz_FOC.c:45]   --->   Operation 184 'fadd' 'output_before_saturation' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/3] (7.01ns)   --->   "%mul7_i = fmul i32 %preIntegrator, i32 %bitcast_ln51" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 185 'fmul' 'mul7_i' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/3] (7.01ns)   --->   "%mul7_i1 = fmul i32 %preIntegrator_1, i32 %bitcast_ln51_1" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 186 'fmul' 'mul7_i1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 187 'fmul' 'u_dq_vor_Volts_2' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 188 [1/4] (6.43ns)   --->   "%output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum" [foc/uz_piController.c:45->foc/uz_FOC.c:45]   --->   Operation 188 'fadd' 'output_before_saturation' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.44ns)   --->   "%decouple_voltage_4 = select i1 %icmp_ln53, i32 %u_dq_vor_Volts_2, i32" [foc/uz_FOC.c:53]   --->   Operation 189 'select' 'decouple_voltage_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %trunc_ln2" [foc/uz_piController.c:46->foc/uz_FOC.c:45]   --->   Operation 190 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %output_before_saturation" [foc/uz_signals.c:23]   --->   Operation 191 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23, i32, i32" [foc/uz_signals.c:23]   --->   Operation 192 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bitcast_ln23" [foc/uz_signals.c:23]   --->   Operation 193 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.84ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp_2, i8" [foc/uz_signals.c:23]   --->   Operation 194 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (1.05ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23" [foc/uz_signals.c:23]   --->   Operation 195 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.28ns)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [foc/uz_signals.c:23]   --->   Operation 196 'or' 'or_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%or_ln23_1 = or i1 %icmp_ln23_3, i1 %icmp_ln23_2" [foc/uz_signals.c:23]   --->   Operation 197 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %or_ln23, i1 %or_ln23_1" [foc/uz_signals.c:23]   --->   Operation 198 'and' 'and_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_2)   --->   "%or_ln23_2 = or i1 %icmp_ln23_5, i1 %icmp_ln23_4" [foc/uz_signals.c:23]   --->   Operation 199 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_2 = and i1 %or_ln23, i1 %or_ln23_2" [foc/uz_signals.c:23]   --->   Operation 200 'and' 'and_ln23_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %output_before_saturation, i32 %bitcast_ln46" [foc/uz_signals.c:25]   --->   Operation 201 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.06>
ST_14 : Operation 202 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %output_before_saturation, i32 %bitcast_ln46" [foc/uz_signals.c:25]   --->   Operation 202 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.28ns)   --->   "%and_ln25 = and i1 %and_ln23_2, i1 %tmp_s" [foc/uz_signals.c:25]   --->   Operation 203 'and' 'and_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.27>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %trunc_ln46_1" [foc/uz_piController.c:46->foc/uz_FOC.c:45]   --->   Operation 204 'bitcast' 'bitcast_ln46_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.44ns)   --->   "%select_ln25 = select i1 %and_ln25, i32 %bitcast_ln46, i32 %bitcast_ln46_1" [foc/uz_signals.c:25]   --->   Operation 205 'select' 'select_ln25' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 206 [4/4] (6.83ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 206 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_35)> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %output_before_saturation, i32 %bitcast_ln46_1" [foc/uz_signals.c:49]   --->   Operation 207 'fcmp' 'tmp_17' <Predicate = (!and_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 208 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_oge  i32 %output_before_saturation, i32 %bitcast_ln46_1" [foc/uz_signals.c:23]   --->   Operation 208 'fcmp' 'tmp_4' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_ole  i32 %output_before_saturation, i32 %bitcast_ln46" [foc/uz_signals.c:23]   --->   Operation 209 'fcmp' 'tmp_7' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [3/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 210 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %output_before_saturation, i32 %bitcast_ln46_1" [foc/uz_signals.c:49]   --->   Operation 211 'fcmp' 'tmp_17' <Predicate = (!and_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%and_ln49 = and i1 %and_ln23, i1 %tmp_17" [foc/uz_signals.c:49]   --->   Operation 212 'and' 'and_ln49' <Predicate = (!and_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%output = select i1 %and_ln49, i32 %bitcast_ln46_1, i32 %output_before_saturation" [foc/uz_signals.c:51]   --->   Operation 213 'select' 'output' <Predicate = (!and_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_10 = select i1 %and_ln25, i32 %bitcast_ln46, i32 %output" [foc/uz_signals.c:47]   --->   Operation 214 'select' 'output_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.83>
ST_17 : Operation 215 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_oge  i32 %output_before_saturation, i32 %bitcast_ln46_1" [foc/uz_signals.c:23]   --->   Operation 215 'fcmp' 'tmp_4' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_ole  i32 %output_before_saturation, i32 %bitcast_ln46" [foc/uz_signals.c:23]   --->   Operation 216 'fcmp' 'tmp_7' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [2/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 217 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [4/4] (6.83ns)   --->   "%u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4" [foc/uz_FOC.c:37]   --->   Operation 218 'fadd' 'u_pre_limit_Volts_q_1' <Predicate = true> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_1 = and i1 %and_ln23, i1 %tmp_4" [foc/uz_signals.c:23]   --->   Operation 219 'and' 'and_ln23_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_3 = and i1 %and_ln23_2, i1 %tmp_7" [foc/uz_signals.c:23]   --->   Operation 220 'and' 'and_ln23_3' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_4 = and i1 %and_ln23_1, i1 %and_ln23_3" [foc/uz_signals.c:23]   --->   Operation 221 'and' 'and_ln23_4' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 222 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_8 = select i1 %and_ln23_4, i32, i32 %output_0_i_i_i" [foc/uz_signals.c:23]   --->   Operation 223 'select' 'output_8' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 224 [3/4] (6.43ns)   --->   "%u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4" [foc/uz_FOC.c:37]   --->   Operation 224 'fadd' 'u_pre_limit_Volts_q_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %output_8" [foc/uz_signals.c:35]   --->   Operation 225 'bitcast' 'bitcast_ln35' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 226 'partselect' 'tmp_5' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [foc/uz_signals.c:35]   --->   Operation 227 'trunc' 'trunc_ln35' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_5, i8" [foc/uz_signals.c:35]   --->   Operation 228 'icmp' 'icmp_ln35' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (1.05ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23" [foc/uz_signals.c:35]   --->   Operation 229 'icmp' 'icmp_ln35_1' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 230 [1/1] (0.28ns)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [foc/uz_signals.c:35]   --->   Operation 230 'or' 'or_ln35' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 231 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 231 'fcmp' 'tmp_8' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 232 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 233 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 233 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 234 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_oeq  i32 %output_8, i32" [foc/uz_piController.c:31]   --->   Operation 234 'fcmp' 'tmp_13' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [2/4] (6.43ns)   --->   "%u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4" [foc/uz_FOC.c:37]   --->   Operation 235 'fadd' 'u_pre_limit_Volts_q_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 236 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 236 'fcmp' 'tmp_8' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_8" [foc/uz_signals.c:35]   --->   Operation 237 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%select_ln35 = select i1 %and_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 238 'select' 'select_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 239 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 239 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 240 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 241 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 242 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 243 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35_1 = and i1 %or_ln35, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 244 'and' 'and_ln35_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign = select i1 %and_ln35_1, i32 %select_ln35, i32" [foc/uz_signals.c:35]   --->   Operation 245 'select' 'sign' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35_2 = and i1 %or_ln35_1, i1 %tmp_11" [foc/uz_signals.c:35]   --->   Operation 246 'and' 'and_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%select_ln35_2 = select i1 %and_ln35_2, i32, i32" [foc/uz_signals.c:35]   --->   Operation 247 'select' 'select_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 248 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 249 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 250 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35_3 = and i1 %or_ln35_1, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 251 'and' 'and_ln35_3' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_1 = select i1 %and_ln35_3, i32 %select_ln35_2, i32" [foc/uz_signals.c:35]   --->   Operation 252 'select' 'sign_1' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 253 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_oeq  i32 %output_8, i32" [foc/uz_piController.c:31]   --->   Operation 253 'fcmp' 'tmp_13' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %sign" [foc/uz_piController.c:31]   --->   Operation 254 'bitcast' 'bitcast_ln31' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31, i32, i32" [foc/uz_piController.c:31]   --->   Operation 255 'partselect' 'tmp_14' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %bitcast_ln31" [foc/uz_piController.c:31]   --->   Operation 256 'trunc' 'trunc_ln31' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 257 'bitcast' 'bitcast_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_1, i32, i32" [foc/uz_piController.c:31]   --->   Operation 258 'partselect' 'tmp_15' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = trunc i32 %bitcast_ln31_1" [foc/uz_piController.c:31]   --->   Operation 259 'trunc' 'trunc_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.84ns)   --->   "%icmp_ln31 = icmp_ne  i8 %tmp_14, i8" [foc/uz_piController.c:31]   --->   Operation 260 'icmp' 'icmp_ln31' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 261 [1/1] (1.05ns)   --->   "%icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23" [foc/uz_piController.c:31]   --->   Operation 261 'icmp' 'icmp_ln31_1' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.84ns)   --->   "%icmp_ln31_2 = icmp_ne  i8 %tmp_15, i8" [foc/uz_piController.c:31]   --->   Operation 262 'icmp' 'icmp_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (1.05ns)   --->   "%icmp_ln31_3 = icmp_eq  i23 %trunc_ln31_1, i23" [foc/uz_piController.c:31]   --->   Operation 263 'icmp' 'icmp_ln31_3' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [2/2] (2.78ns)   --->   "%tmp_16 = fcmp_oeq  i32 %sign, i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 264 'fcmp' 'tmp_16' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/4] (6.43ns)   --->   "%u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4" [foc/uz_FOC.c:37]   --->   Operation 265 'fadd' 'u_pre_limit_Volts_q_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.51>
ST_21 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%and_ln31 = and i1 %or_ln35, i1 %tmp_13" [foc/uz_piController.c:31]   --->   Operation 266 'and' 'and_ln31' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%xor_ln31 = xor i1 %and_ln31, i1" [foc/uz_piController.c:31]   --->   Operation 267 'xor' 'xor_ln31' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31" [foc/uz_piController.c:31]   --->   Operation 268 'or' 'or_ln31' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%or_ln31_1 = or i1 %icmp_ln31_3, i1 %icmp_ln31_2" [foc/uz_piController.c:31]   --->   Operation 269 'or' 'or_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%and_ln31_1 = and i1 %or_ln31, i1 %or_ln31_1" [foc/uz_piController.c:31]   --->   Operation 270 'and' 'and_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 271 [1/2] (2.78ns)   --->   "%tmp_16 = fcmp_oeq  i32 %sign, i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 271 'fcmp' 'tmp_16' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 272 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln31_2 = and i1 %and_ln31_1, i1 %tmp_16" [foc/uz_piController.c:31]   --->   Operation 272 'and' 'and_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%output_9 = and i1 %and_ln31_2, i1 %xor_ln31" [foc/uz_piController.c:31]   --->   Operation 273 'and' 'output_9' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%clamping_active = or i1 %output_9, i1 %tmp_36" [foc/uz_piController.c:47->foc/uz_FOC.c:45]   --->   Operation 274 'or' 'clamping_active' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 275 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln47 = select i1 %clamping_active, i32, i32 %mul7_i" [foc/uz_piController.c:47->foc/uz_FOC.c:45]   --->   Operation 275 'select' 'select_ln47' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.83>
ST_22 : Operation 276 [4/4] (6.83ns)   --->   "%storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47" [foc/uz_piController.c:49->foc/uz_FOC.c:45]   --->   Operation 276 'fadd' 'storemerge_i' <Predicate = (!tmp_35)> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 277 [3/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47" [foc/uz_piController.c:49->foc/uz_FOC.c:45]   --->   Operation 277 'fadd' 'storemerge_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 278 [2/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47" [foc/uz_piController.c:49->foc/uz_FOC.c:45]   --->   Operation 278 'fadd' 'storemerge_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 279 [1/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47" [foc/uz_piController.c:49->foc/uz_FOC.c:45]   --->   Operation 279 'fadd' 'storemerge_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.27>
ST_26 : Operation 280 [1/1] (0.44ns)   --->   "%old_I_sum_1 = select i1 %tmp_35, i32, i32 %storemerge_i" [foc/uz_piController.c:56->foc/uz_FOC.c:45]   --->   Operation 280 'select' 'old_I_sum_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 281 [4/4] (6.83ns)   --->   "%output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1" [foc/uz_piController.c:45->foc/uz_FOC.c:46]   --->   Operation 281 'fadd' 'output_before_saturation_1' <Predicate = true> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 282 [3/4] (6.43ns)   --->   "%output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1" [foc/uz_piController.c:45->foc/uz_FOC.c:46]   --->   Operation 282 'fadd' 'output_before_saturation_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 283 [2/4] (6.43ns)   --->   "%output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1" [foc/uz_piController.c:45->foc/uz_FOC.c:46]   --->   Operation 283 'fadd' 'output_before_saturation_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 284 [1/4] (6.43ns)   --->   "%output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1" [foc/uz_piController.c:45->foc/uz_FOC.c:46]   --->   Operation 284 'fadd' 'output_before_saturation_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.78>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln46_2 = bitcast i32 %trunc_ln46_2" [foc/uz_piController.c:46->foc/uz_FOC.c:46]   --->   Operation 285 'bitcast' 'bitcast_ln46_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i32 %output_before_saturation_1" [foc/uz_signals.c:23]   --->   Operation 286 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23_1, i32, i32" [foc/uz_signals.c:23]   --->   Operation 287 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i32 %bitcast_ln23_1" [foc/uz_signals.c:23]   --->   Operation 288 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 289 [1/1] (0.84ns)   --->   "%icmp_ln23_6 = icmp_ne  i8 %tmp_18, i8" [foc/uz_signals.c:23]   --->   Operation 289 'icmp' 'icmp_ln23_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 290 [1/1] (1.05ns)   --->   "%icmp_ln23_7 = icmp_eq  i23 %trunc_ln23_2, i23" [foc/uz_signals.c:23]   --->   Operation 290 'icmp' 'icmp_ln23_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 291 [1/1] (0.28ns)   --->   "%or_ln23_3 = or i1 %icmp_ln23_7, i1 %icmp_ln23_6" [foc/uz_signals.c:23]   --->   Operation 291 'or' 'or_ln23_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%or_ln23_4 = or i1 %icmp_ln23_9, i1 %icmp_ln23_8" [foc/uz_signals.c:23]   --->   Operation 292 'or' 'or_ln23_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 293 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_5 = and i1 %or_ln23_3, i1 %or_ln23_4" [foc/uz_signals.c:23]   --->   Operation 293 'and' 'and_ln23_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%or_ln23_5 = or i1 %icmp_ln23_11, i1 %icmp_ln23_10" [foc/uz_signals.c:23]   --->   Operation 294 'or' 'or_ln23_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 295 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_7 = and i1 %or_ln23_3, i1 %or_ln23_5" [foc/uz_signals.c:23]   --->   Operation 295 'and' 'and_ln23_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 296 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %output_before_saturation_1, i32 %bitcast_ln46_2" [foc/uz_signals.c:25]   --->   Operation 296 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.06>
ST_31 : Operation 297 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %output_before_saturation_1, i32 %bitcast_ln46_2" [foc/uz_signals.c:25]   --->   Operation 297 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 298 [1/1] (0.28ns)   --->   "%and_ln25_1 = and i1 %and_ln23_7, i1 %tmp_23" [foc/uz_signals.c:25]   --->   Operation 298 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.27>
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln46_3 = bitcast i32 %trunc_ln46_3" [foc/uz_piController.c:46->foc/uz_FOC.c:46]   --->   Operation 299 'bitcast' 'bitcast_ln46_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 300 [1/1] (0.44ns)   --->   "%select_ln25_1 = select i1 %and_ln25_1, i32 %bitcast_ln46_2, i32 %bitcast_ln46_3" [foc/uz_signals.c:25]   --->   Operation 300 'select' 'select_ln25_1' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 301 [4/4] (6.83ns)   --->   "%output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 301 'fsub' 'output_0_i_i_i1' <Predicate = (!tmp_35)> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 302 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_olt  i32 %output_before_saturation_1, i32 %bitcast_ln46_3" [foc/uz_signals.c:49]   --->   Operation 302 'fcmp' 'tmp_34' <Predicate = (!and_ln25_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 303 [2/2] (2.78ns)   --->   "%tmp_20 = fcmp_oge  i32 %output_before_saturation_1, i32 %bitcast_ln46_3" [foc/uz_signals.c:23]   --->   Operation 303 'fcmp' 'tmp_20' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 304 [2/2] (2.78ns)   --->   "%tmp_22 = fcmp_ole  i32 %output_before_saturation_1, i32 %bitcast_ln46_2" [foc/uz_signals.c:23]   --->   Operation 304 'fcmp' 'tmp_22' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 305 [3/4] (6.43ns)   --->   "%output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 305 'fsub' 'output_0_i_i_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 306 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_olt  i32 %output_before_saturation_1, i32 %bitcast_ln46_3" [foc/uz_signals.c:49]   --->   Operation 306 'fcmp' 'tmp_34' <Predicate = (!and_ln25_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node output_13)   --->   "%and_ln49_1 = and i1 %and_ln23_5, i1 %tmp_34" [foc/uz_signals.c:49]   --->   Operation 307 'and' 'and_ln49_1' <Predicate = (!and_ln25_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node output_13)   --->   "%output_6 = select i1 %and_ln49_1, i32 %bitcast_ln46_3, i32 %output_before_saturation_1" [foc/uz_signals.c:51]   --->   Operation 308 'select' 'output_6' <Predicate = (!and_ln25_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 309 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_13 = select i1 %and_ln25_1, i32 %bitcast_ln46_2, i32 %output_6" [foc/uz_signals.c:47]   --->   Operation 309 'select' 'output_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.83>
ST_34 : Operation 310 [1/2] (2.78ns)   --->   "%tmp_20 = fcmp_oge  i32 %output_before_saturation_1, i32 %bitcast_ln46_3" [foc/uz_signals.c:23]   --->   Operation 310 'fcmp' 'tmp_20' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 311 [1/2] (2.78ns)   --->   "%tmp_22 = fcmp_ole  i32 %output_before_saturation_1, i32 %bitcast_ln46_2" [foc/uz_signals.c:23]   --->   Operation 311 'fcmp' 'tmp_22' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 312 [2/4] (6.43ns)   --->   "%output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 312 'fsub' 'output_0_i_i_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 313 [4/4] (6.83ns)   --->   "%u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage" [foc/uz_FOC.c:36]   --->   Operation 313 'fadd' 'u_pre_limit_Volts_d_1' <Predicate = true> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.88>
ST_35 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node output_11)   --->   "%and_ln23_6 = and i1 %and_ln23_5, i1 %tmp_20" [foc/uz_signals.c:23]   --->   Operation 314 'and' 'and_ln23_6' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node output_11)   --->   "%and_ln23_8 = and i1 %and_ln23_7, i1 %tmp_22" [foc/uz_signals.c:23]   --->   Operation 315 'and' 'and_ln23_8' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node output_11)   --->   "%and_ln23_9 = and i1 %and_ln23_6, i1 %and_ln23_8" [foc/uz_signals.c:23]   --->   Operation 316 'and' 'and_ln23_9' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 317 [1/4] (6.43ns)   --->   "%output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 317 'fsub' 'output_0_i_i_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 318 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_11 = select i1 %and_ln23_9, i32, i32 %output_0_i_i_i1" [foc/uz_signals.c:23]   --->   Operation 318 'select' 'output_11' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 319 [3/4] (6.43ns)   --->   "%u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage" [foc/uz_FOC.c:36]   --->   Operation 319 'fadd' 'u_pre_limit_Volts_d_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %output_11" [foc/uz_signals.c:35]   --->   Operation 320 'bitcast' 'bitcast_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_36 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32, i32" [foc/uz_signals.c:35]   --->   Operation 321 'partselect' 'tmp_24' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_36 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_2" [foc/uz_signals.c:35]   --->   Operation 322 'trunc' 'trunc_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_36 : Operation 323 [1/1] (0.84ns)   --->   "%icmp_ln35_4 = icmp_ne  i8 %tmp_24, i8" [foc/uz_signals.c:35]   --->   Operation 323 'icmp' 'icmp_ln35_4' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 324 [1/1] (1.05ns)   --->   "%icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23" [foc/uz_signals.c:35]   --->   Operation 324 'icmp' 'icmp_ln35_5' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 325 [1/1] (0.28ns)   --->   "%or_ln35_2 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4" [foc/uz_signals.c:35]   --->   Operation 325 'or' 'or_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 326 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 326 'fcmp' 'tmp_25' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 327 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 327 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 328 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 328 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 329 [2/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %output_11, i32" [foc/uz_piController.c:31]   --->   Operation 329 'fcmp' 'tmp_30' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 330 [2/4] (6.43ns)   --->   "%u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage" [foc/uz_FOC.c:36]   --->   Operation 330 'fadd' 'u_pre_limit_Volts_d_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 331 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 331 'fcmp' 'tmp_25' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35_4 = and i1 %or_ln35_2, i1 %tmp_25" [foc/uz_signals.c:35]   --->   Operation 332 'and' 'and_ln35_4' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%select_ln35_4 = select i1 %and_ln35_4, i32, i32" [foc/uz_signals.c:35]   --->   Operation 333 'select' 'select_ln35_4' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 334 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 334 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 335 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 335 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 336 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 337 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 338 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35_5 = and i1 %or_ln35_2, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 339 'and' 'and_ln35_5' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 340 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_2 = select i1 %and_ln35_5, i32 %select_ln35_4, i32" [foc/uz_signals.c:35]   --->   Operation 340 'select' 'sign_2' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35_6 = and i1 %or_ln35_3, i1 %tmp_28" [foc/uz_signals.c:35]   --->   Operation 341 'and' 'and_ln35_6' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%select_ln35_6 = select i1 %and_ln35_6, i32, i32" [foc/uz_signals.c:35]   --->   Operation 342 'select' 'select_ln35_6' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 343 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 344 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 345 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35_7 = and i1 %or_ln35_3, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 346 'and' 'and_ln35_7' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 347 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_3 = select i1 %and_ln35_7, i32 %select_ln35_6, i32" [foc/uz_signals.c:35]   --->   Operation 347 'select' 'sign_3' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 348 [1/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %output_11, i32" [foc/uz_piController.c:31]   --->   Operation 348 'fcmp' 'tmp_30' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %sign_2" [foc/uz_piController.c:31]   --->   Operation 349 'bitcast' 'bitcast_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_2, i32, i32" [foc/uz_piController.c:31]   --->   Operation 350 'partselect' 'tmp_31' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = trunc i32 %bitcast_ln31_2" [foc/uz_piController.c:31]   --->   Operation 351 'trunc' 'trunc_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln31_3 = bitcast i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 352 'bitcast' 'bitcast_ln31_3' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_3, i32, i32" [foc/uz_piController.c:31]   --->   Operation 353 'partselect' 'tmp_32' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln31_3 = trunc i32 %bitcast_ln31_3" [foc/uz_piController.c:31]   --->   Operation 354 'trunc' 'trunc_ln31_3' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 355 [1/1] (0.84ns)   --->   "%icmp_ln31_4 = icmp_ne  i8 %tmp_31, i8" [foc/uz_piController.c:31]   --->   Operation 355 'icmp' 'icmp_ln31_4' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 356 [1/1] (1.05ns)   --->   "%icmp_ln31_5 = icmp_eq  i23 %trunc_ln31_2, i23" [foc/uz_piController.c:31]   --->   Operation 356 'icmp' 'icmp_ln31_5' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 357 [1/1] (0.84ns)   --->   "%icmp_ln31_6 = icmp_ne  i8 %tmp_32, i8" [foc/uz_piController.c:31]   --->   Operation 357 'icmp' 'icmp_ln31_6' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 358 [1/1] (1.05ns)   --->   "%icmp_ln31_7 = icmp_eq  i23 %trunc_ln31_3, i23" [foc/uz_piController.c:31]   --->   Operation 358 'icmp' 'icmp_ln31_7' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 359 [2/2] (2.78ns)   --->   "%tmp_33 = fcmp_oeq  i32 %sign_2, i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 359 'fcmp' 'tmp_33' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 360 [1/4] (6.43ns)   --->   "%u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage" [foc/uz_FOC.c:36]   --->   Operation 360 'fadd' 'u_pre_limit_Volts_d_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.05>
ST_38 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%and_ln31_4 = and i1 %or_ln35_2, i1 %tmp_30" [foc/uz_piController.c:31]   --->   Operation 361 'and' 'and_ln31_4' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%xor_ln31_1 = xor i1 %and_ln31_4, i1" [foc/uz_piController.c:31]   --->   Operation 362 'xor' 'xor_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%or_ln31_2 = or i1 %icmp_ln31_5, i1 %icmp_ln31_4" [foc/uz_piController.c:31]   --->   Operation 363 'or' 'or_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%or_ln31_3 = or i1 %icmp_ln31_7, i1 %icmp_ln31_6" [foc/uz_piController.c:31]   --->   Operation 364 'or' 'or_ln31_3' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%and_ln31_5 = and i1 %or_ln31_2, i1 %or_ln31_3" [foc/uz_piController.c:31]   --->   Operation 365 'and' 'and_ln31_5' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 366 [1/2] (2.78ns)   --->   "%tmp_33 = fcmp_oeq  i32 %sign_2, i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 366 'fcmp' 'tmp_33' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 367 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln31_6 = and i1 %and_ln31_5, i1 %tmp_33" [foc/uz_piController.c:31]   --->   Operation 367 'and' 'and_ln31_6' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%output_12 = and i1 %and_ln31_6, i1 %xor_ln31_1" [foc/uz_piController.c:31]   --->   Operation 368 'and' 'output_12' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%clamping_active_1 = or i1 %output_12, i1 %tmp_36" [foc/uz_piController.c:47->foc/uz_FOC.c:46]   --->   Operation 369 'or' 'clamping_active_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 370 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln47_2 = select i1 %clamping_active_1, i32, i32 %mul7_i1" [foc/uz_piController.c:47->foc/uz_FOC.c:46]   --->   Operation 370 'select' 'select_ln47_2' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 371 [2/2] (7.05ns)   --->   "%call_ret1 = call i320 @uz_FOC_SpaceVector_Limitation_d.1, i288 %self_read, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:38]   --->   Operation 371 'call' 'call_ret1' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 6.83>
ST_39 : Operation 372 [4/4] (6.83ns)   --->   "%storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 372 'fadd' 'storemerge_i1' <Predicate = (!tmp_35)> <Delay = 6.83> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 373 [1/2] (0.69ns)   --->   "%call_ret1 = call i320 @uz_FOC_SpaceVector_Limitation_d.1, i288 %self_read, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:38]   --->   Operation 373 'call' 'call_ret1' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 374 [1/1] (0.00ns)   --->   "%tmp = extractvalue i320 %call_ret1" [foc/uz_FOC.c:38]   --->   Operation 374 'extractvalue' 'tmp' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 375 [1/1] (0.00ns)   --->   "%self_ret9 = extractvalue i320 %call_ret1" [foc/uz_FOC.c:38]   --->   Operation 375 'extractvalue' 'self_ret9' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 376 [3/4] (6.43ns)   --->   "%storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 376 'fadd' 'storemerge_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 377 [1/1] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.s_axilite.i288P, i288 %self, i288 %self_ret9, i288 %self_read" [foc/uz_FOC.c:38]   --->   Operation 377 'write' 'write_ln38' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %tmp" [foc/uz_FOC.c:38]   --->   Operation 378 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 379 [1/1] (7.30ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.m_axi.i32P, i64 %Dout_addr, i32 %bitcast_ln38, i4, i1 %Dout_addr_req" [foc/uz_FOC.c:38]   --->   Operation 379 'write' 'write_ln38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 380 [2/2] (7.05ns)   --->   "%call_ret = call i320 @uz_FOC_SpaceVector_Limitation_q.1, i288 %self_ret9, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:39]   --->   Operation 380 'call' 'call_ret' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 381 [2/4] (6.43ns)   --->   "%storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 381 'fadd' 'storemerge_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 382 [5/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 382 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 383 [1/2] (0.69ns)   --->   "%call_ret = call i320 @uz_FOC_SpaceVector_Limitation_q.1, i288 %self_ret9, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:39]   --->   Operation 383 'call' 'call_ret' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue i320 %call_ret" [foc/uz_FOC.c:39]   --->   Operation 384 'extractvalue' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 385 [1/1] (0.00ns)   --->   "%self_ret = extractvalue i320 %call_ret" [foc/uz_FOC.c:39]   --->   Operation 385 'extractvalue' 'self_ret' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 386 [1/4] (6.43ns)   --->   "%storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 386 'fadd' 'storemerge_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 387 [1/1] (0.44ns)   --->   "%select_ln56 = select i1 %tmp_35, i32, i32 %storemerge_i1" [foc/uz_piController.c:56->foc/uz_FOC.c:46]   --->   Operation 387 'select' 'select_ln56' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln49 = store i32 %select_ln56, i32 %I_sum, i32 %old_I_sum" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 388 'store' 'store_ln49' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 389 [4/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 389 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 390 [1/1] (1.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.s_axilite.i288P, i288 %self, i288 %self_ret, void %write_ln38" [foc/uz_FOC.c:39]   --->   Operation 390 'write' 'write_ln39' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_42 : Operation 391 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %tmp_1" [foc/uz_FOC.c:39]   --->   Operation 391 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 392 [1/1] (7.30ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.m_axi.i32P, i64 %Dout_addr_1, i32 %bitcast_ln39, i4, i1 %Dout_addr_1_req, void %write_ln38" [foc/uz_FOC.c:39]   --->   Operation 392 'write' 'write_ln39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 393 [3/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 393 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 394 [5/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 394 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 395 [2/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 395 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 396 [4/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 396 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 397 [1/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 397 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 398 [3/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 398 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 399 [2/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 399 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 400 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 400 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 401 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Dout, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 401 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 402 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Dout"   --->   Operation 402 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %self, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_3, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 404 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %self"   --->   Operation 404 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 405 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_id"   --->   Operation 405 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_id, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_5, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 407 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_iq"   --->   Operation 407 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 408 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_iq, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_6, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 408 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 409 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_reference_Ampere"   --->   Operation 409 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 410 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_7, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 410 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 411 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 411 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 412 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_actual_Ampere"   --->   Operation 412 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_8, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 414 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 414 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 415 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_dc_volts"   --->   Operation 415 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 416 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_9, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 416 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 418 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %omega_el_rad_per_sec"   --->   Operation 418 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_10, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 420 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 420 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_5, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 422 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 422 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_13, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 423 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 424 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 424 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 425 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 425 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 426 [1/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 426 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 427 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [foc/uz_FOC.c:41]   --->   Operation 427 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ self]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Controller_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Controller_iq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_reference_Ampere]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_actual_Ampere]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_dc_volts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ omega_el_rad_per_sec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_volts_d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_volts_q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_volts_q_read        (read         ) [ 000000000000000000000000000000000000000000000000]
output_volts_d_read        (read         ) [ 000000000000000000000000000000000000000000000000]
omega_el_rad_per_sec_read  (read         ) [ 001111111111111111111111111111111111111111000000]
V_dc_volts_read            (read         ) [ 001111111111111111111111111111111111111111000000]
i_actual_Ampere_read       (read         ) [ 000000000000000000000000000000000000000000000000]
i_reference_Ampere_read    (read         ) [ 000000000000000000000000000000000000000000000000]
empty                      (trunc        ) [ 001000000000000000000000000000000000000000000000]
p_cast                     (partselect   ) [ 001000000000000000000000000000000000000000000000]
empty_49                   (trunc        ) [ 001000000000000000000000000000000000000000000000]
p_cast1                    (partselect   ) [ 001000000000000000000000000000000000000000000000]
self_read                  (read         ) [ 001111111111111111111111111111111111111100000000]
tmp_35                     (bitselect    ) [ 001111111111111111111111111111111111111111100000]
tmp_36                     (bitselect    ) [ 001111111111111111111111111111111111111000000000]
Controller_iq_read         (read         ) [ 000000000000000000000000000000000000000000000000]
trunc_ln                   (partselect   ) [ 001111100000000000000000000000000000000000000000]
trunc_ln44                 (trunc        ) [ 001111100000000000000000000000000000000000000000]
trunc_ln2                  (partselect   ) [ 001111111111110000000000000000000000000000000000]
trunc_ln46_1               (partselect   ) [ 001111111111111100000000000000000000000000000000]
tmp_3                      (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln23_1               (partselect   ) [ 000000000000000000000000000000000000000000000000]
icmp_ln23_2                (icmp         ) [ 001111111111110000000000000000000000000000000000]
icmp_ln23_3                (icmp         ) [ 001111111111110000000000000000000000000000000000]
tmp_6                      (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln23_3               (partselect   ) [ 000000000000000000000000000000000000000000000000]
icmp_ln23_4                (icmp         ) [ 001111111111110000000000000000000000000000000000]
icmp_ln23_5                (icmp         ) [ 001111111111110000000000000000000000000000000000]
trunc_ln5                  (partselect   ) [ 001111111100000000000000000000000000000000000000]
Controller_id_read         (read         ) [ 000000000000000000000000000000000000000000000000]
trunc_ln43_1               (partselect   ) [ 001111100000000000000000000000000000000000000000]
trunc_ln44_1               (trunc        ) [ 001111100000000000000000000000000000000000000000]
trunc_ln46_2               (partselect   ) [ 001111111111111111111111111111100000000000000000]
trunc_ln46_3               (partselect   ) [ 001111111111111111111111111111111000000000000000]
tmp_19                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln23_5               (partselect   ) [ 000000000000000000000000000000000000000000000000]
icmp_ln23_8                (icmp         ) [ 001111111111111111111111111111100000000000000000]
icmp_ln23_9                (icmp         ) [ 001111111111111111111111111111100000000000000000]
tmp_21                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln23_7               (partselect   ) [ 000000000000000000000000000000000000000000000000]
icmp_ln23_10               (icmp         ) [ 001111111111111111111111111111100000000000000000]
icmp_ln23_11               (icmp         ) [ 001111111111111111111111111111100000000000000000]
trunc_ln51_1               (partselect   ) [ 001111111100000000000000000000000000000000000000]
decoupling_select          (trunc        ) [ 000000000000000000000000000000000000000000000000]
trunc_ln20_2               (partselect   ) [ 001111000000000000000000000000000000000000000000]
icmp_ln53                  (icmp         ) [ 001111111111100000000000000000000000000000000000]
trunc_ln6                  (partselect   ) [ 001000000000000000000000000000000000000000000000]
trunc_ln20_1               (partselect   ) [ 001000000000000000000000000000000000000000000000]
xor_ln25                   (xor          ) [ 001000000000000000000000000000000000000000000000]
trunc_ln7                  (partselect   ) [ 000000000000000000000000000000000000000000000000]
sext_ln38                  (sext         ) [ 000000000000000000000000000000000000000000000000]
Dout_addr                  (getelementptr) [ 001111111111111111111111111111111111111111111100]
trunc_ln8                  (partselect   ) [ 000000000000000000000000000000000000000000000000]
sext_ln39                  (sext         ) [ 000000000000000000000000000000000000000000000000]
Dout_addr_1                (getelementptr) [ 001111111111111111111111111111111111111111111111]
i_reference_Ampere_d       (bitcast      ) [ 000111000000000000000000000000000000000000000000]
i_reference_Ampere_q       (bitcast      ) [ 000111000000000000000000000000000000000000000000]
i_actual_Ampere_d          (bitcast      ) [ 000111000000000000000000000000000000000000000000]
i_actual_Ampere_q          (bitcast      ) [ 000111111111111111111111111111111111111111000000]
config                     (bitcast      ) [ 000110000000000000000000000000000000000000000000]
config_1                   (bitcast      ) [ 000110000000000000000000000000000000000000000000]
bitcast_ln25               (bitcast      ) [ 000110000000000000000000000000000000000000000000]
Dout_addr_req              (writereq     ) [ 000000000000000000000000000000000000000000000000]
Dout_addr_1_req            (writereq     ) [ 000000000000000000000000000000000000000000000000]
mul1_i_i                   (fmul         ) [ 000001110000000000000000000000000000000000000000]
mul4_i_i                   (fmul         ) [ 000001111000000000000000000000000000000000000000]
error                      (fsub         ) [ 000000111000000000000000000000000000000000000000]
error_1                    (fsub         ) [ 000000111000000000000000000000000000000000000000]
config_2                   (bitcast      ) [ 000000111000000000000000000000000000000000000000]
bitcast_ln43               (bitcast      ) [ 000000011000000000000000000000000000000000000000]
bitcast_ln44               (bitcast      ) [ 000000011000000000000000000000000000000000000000]
bitcast_ln43_1             (bitcast      ) [ 000000011000000000000000000000000000000000000000]
bitcast_ln44_1             (bitcast      ) [ 000000011000000000000000000000000000000000000000]
u_dq_vor_Volts             (fmul         ) [ 000000001000000000000000000000000000000000000000]
preIntegrator              (fmul         ) [ 000000000111000000000000000000000000000000000000]
P_sum                      (fmul         ) [ 000000000111100000000000000000000000000000000000]
preIntegrator_1            (fmul         ) [ 000000000111000000000000000000000000000000000000]
P_sum_1                    (fmul         ) [ 000000000111111111111111111111000000000000000000]
add_i_i                    (fadd         ) [ 000000000111000000000000000000000000000000000000]
decouple_voltage           (select       ) [ 000000000111111111111111111111111111110000000000]
old_I_sum                  (load         ) [ 000000000011111111111111110000000000000000000000]
bitcast_ln35_1             (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_10                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln35_1               (trunc        ) [ 000000000000000000000000000000000000000000000000]
icmp_ln35_2                (icmp         ) [ 000000000000000000000000000000000000000000000000]
icmp_ln35_3                (icmp         ) [ 000000000000000000000000000000000000000000000000]
or_ln35_1                  (or           ) [ 000000000011111111111000000000000000000000000000]
bitcast_ln51               (bitcast      ) [ 000000000011000000000000000000000000000000000000]
bitcast_ln35_3             (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_27                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln35_3               (trunc        ) [ 000000000000000000000000000000000000000000000000]
icmp_ln35_6                (icmp         ) [ 000000000000000000000000000000000000000000000000]
icmp_ln35_7                (icmp         ) [ 000000000000000000000000000000000000000000000000]
or_ln35_3                  (or           ) [ 000000000011111111111111111111111111110000000000]
bitcast_ln51_1             (bitcast      ) [ 000000000011000000000000000000000000000000000000]
tmp_11                     (fcmp         ) [ 000000000001111111111000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000001111111111000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000001111111111000000000000000000000000000]
tmp_28                     (fcmp         ) [ 000000000001111111111111111111111111110000000000]
fcmp_ln35                  (fcmp         ) [ 000000000001111111111111111111111111110000000000]
fcmp_ln35                  (fcmp         ) [ 000000000001111111111111111111111111110000000000]
mul7_i                     (fmul         ) [ 000000000000111111111100000000000000000000000000]
mul7_i1                    (fmul         ) [ 000000000000111111111111111111111111111000000000]
u_dq_vor_Volts_2           (fmul         ) [ 000000000000100000000000000000000000000000000000]
output_before_saturation   (fadd         ) [ 000000000000011111100000000000000000000000000000]
decouple_voltage_4         (select       ) [ 000000000000011111111000000000000000000000000000]
bitcast_ln46               (bitcast      ) [ 000000000000001111000000000000000000000000000000]
bitcast_ln23               (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_2                      (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln23                 (trunc        ) [ 000000000000000000000000000000000000000000000000]
icmp_ln23                  (icmp         ) [ 000000000000000000000000000000000000000000000000]
icmp_ln23_1                (icmp         ) [ 000000000000000000000000000000000000000000000000]
or_ln23                    (or           ) [ 000000000000000000000000000000000000000000000000]
or_ln23_1                  (or           ) [ 000000000000000000000000000000000000000000000000]
and_ln23                   (and          ) [ 000000000000001111100000000000000000000000000000]
or_ln23_2                  (or           ) [ 000000000000000000000000000000000000000000000000]
and_ln23_2                 (and          ) [ 000000000000001111100000000000000000000000000000]
tmp_s                      (fcmp         ) [ 000000000000000000000000000000000000000000000000]
and_ln25                   (and          ) [ 000000000000000110000000000000000000000000000000]
bitcast_ln46_1             (bitcast      ) [ 000000000000000011000000000000000000000000000000]
select_ln25                (select       ) [ 000000000000000011100000000000000000000000000000]
tmp_17                     (fcmp         ) [ 000000000000000000000000000000000000000000000000]
and_ln49                   (and          ) [ 000000000000000000000000000000000000000000000000]
output                     (select       ) [ 000000000000000000000000000000000000000000000000]
output_10                  (select       ) [ 000000000000000001111000000000000000000000000000]
tmp_4                      (fcmp         ) [ 000000000000000000100000000000000000000000000000]
tmp_7                      (fcmp         ) [ 000000000000000000100000000000000000000000000000]
and_ln23_1                 (and          ) [ 000000000000000000000000000000000000000000000000]
and_ln23_3                 (and          ) [ 000000000000000000000000000000000000000000000000]
and_ln23_4                 (and          ) [ 000000000000000000000000000000000000000000000000]
output_0_i_i_i             (fsub         ) [ 000000000000000000000000000000000000000000000000]
output_8                   (select       ) [ 000000000000000000011000000000000000000000000000]
bitcast_ln35               (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_5                      (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln35                 (trunc        ) [ 000000000000000000000000000000000000000000000000]
icmp_ln35                  (icmp         ) [ 000000000000000000000000000000000000000000000000]
icmp_ln35_1                (icmp         ) [ 000000000000000000000000000000000000000000000000]
or_ln35                    (or           ) [ 000000000000000000001100000000000000000000000000]
tmp_8                      (fcmp         ) [ 000000000000000000000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000000000000000000000]
select_ln35                (select       ) [ 000000000000000000000000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000000000000000000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000000000000000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000000000000000000000]
and_ln35_1                 (and          ) [ 000000000000000000000000000000000000000000000000]
sign                       (select       ) [ 000000000000000000000100000000000000000000000000]
and_ln35_2                 (and          ) [ 000000000000000000000000000000000000000000000000]
select_ln35_2              (select       ) [ 000000000000000000000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000000000000000000000]
and_ln35_3                 (and          ) [ 000000000000000000000000000000000000000000000000]
sign_1                     (select       ) [ 000000000000000000000100000000000000000000000000]
tmp_13                     (fcmp         ) [ 000000000000000000000100000000000000000000000000]
bitcast_ln31               (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_14                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln31                 (trunc        ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln31_1             (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_15                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln31_1               (trunc        ) [ 000000000000000000000000000000000000000000000000]
icmp_ln31                  (icmp         ) [ 000000000000000000000100000000000000000000000000]
icmp_ln31_1                (icmp         ) [ 000000000000000000000100000000000000000000000000]
icmp_ln31_2                (icmp         ) [ 000000000000000000000100000000000000000000000000]
icmp_ln31_3                (icmp         ) [ 000000000000000000000100000000000000000000000000]
u_pre_limit_Volts_q_1      (fadd         ) [ 000000000000000000000111111111111111111111000000]
and_ln31                   (and          ) [ 000000000000000000000000000000000000000000000000]
xor_ln31                   (xor          ) [ 000000000000000000000000000000000000000000000000]
or_ln31                    (or           ) [ 000000000000000000000000000000000000000000000000]
or_ln31_1                  (or           ) [ 000000000000000000000000000000000000000000000000]
and_ln31_1                 (and          ) [ 000000000000000000000000000000000000000000000000]
tmp_16                     (fcmp         ) [ 000000000000000000000000000000000000000000000000]
and_ln31_2                 (and          ) [ 000000000000000000000000000000000000000000000000]
output_9                   (and          ) [ 000000000000000000000000000000000000000000000000]
clamping_active            (or           ) [ 000000000000000000000000000000000000000000000000]
select_ln47                (select       ) [ 000000000000000000000011110000000000000000000000]
storemerge_i               (fadd         ) [ 000000000000000000000000001000000000000000000000]
old_I_sum_1                (select       ) [ 000000000000000000000000000111111111111111100000]
output_before_saturation_1 (fadd         ) [ 000000000000000000000000000000111111000000000000]
bitcast_ln46_2             (bitcast      ) [ 000000000000000000000000000000011110000000000000]
bitcast_ln23_1             (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_18                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln23_2               (trunc        ) [ 000000000000000000000000000000000000000000000000]
icmp_ln23_6                (icmp         ) [ 000000000000000000000000000000000000000000000000]
icmp_ln23_7                (icmp         ) [ 000000000000000000000000000000000000000000000000]
or_ln23_3                  (or           ) [ 000000000000000000000000000000000000000000000000]
or_ln23_4                  (or           ) [ 000000000000000000000000000000000000000000000000]
and_ln23_5                 (and          ) [ 000000000000000000000000000000011111000000000000]
or_ln23_5                  (or           ) [ 000000000000000000000000000000000000000000000000]
and_ln23_7                 (and          ) [ 000000000000000000000000000000011111000000000000]
tmp_23                     (fcmp         ) [ 000000000000000000000000000000000000000000000000]
and_ln25_1                 (and          ) [ 000000000000000000000000000000001100000000000000]
bitcast_ln46_3             (bitcast      ) [ 000000000000000000000000000000000110000000000000]
select_ln25_1              (select       ) [ 000000000000000000000000000000000111000000000000]
tmp_34                     (fcmp         ) [ 000000000000000000000000000000000000000000000000]
and_ln49_1                 (and          ) [ 000000000000000000000000000000000000000000000000]
output_6                   (select       ) [ 000000000000000000000000000000000000000000000000]
output_13                  (select       ) [ 000000000000000000000000000000000011110000000000]
tmp_20                     (fcmp         ) [ 000000000000000000000000000000000001000000000000]
tmp_22                     (fcmp         ) [ 000000000000000000000000000000000001000000000000]
and_ln23_6                 (and          ) [ 000000000000000000000000000000000000000000000000]
and_ln23_8                 (and          ) [ 000000000000000000000000000000000000000000000000]
and_ln23_9                 (and          ) [ 000000000000000000000000000000000000000000000000]
output_0_i_i_i1            (fsub         ) [ 000000000000000000000000000000000000000000000000]
output_11                  (select       ) [ 000000000000000000000000000000000000110000000000]
bitcast_ln35_2             (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_24                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln35_2               (trunc        ) [ 000000000000000000000000000000000000000000000000]
icmp_ln35_4                (icmp         ) [ 000000000000000000000000000000000000000000000000]
icmp_ln35_5                (icmp         ) [ 000000000000000000000000000000000000000000000000]
or_ln35_2                  (or           ) [ 000000000000000000000000000000000000011000000000]
tmp_25                     (fcmp         ) [ 000000000000000000000000000000000000000000000000]
and_ln35_4                 (and          ) [ 000000000000000000000000000000000000000000000000]
select_ln35_4              (select       ) [ 000000000000000000000000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000000000000000000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000000000000000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000000000000000000000]
and_ln35_5                 (and          ) [ 000000000000000000000000000000000000000000000000]
sign_2                     (select       ) [ 000000000000000000000000000000000000001000000000]
and_ln35_6                 (and          ) [ 000000000000000000000000000000000000000000000000]
select_ln35_6              (select       ) [ 000000000000000000000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000000000000000000000]
and_ln35_7                 (and          ) [ 000000000000000000000000000000000000000000000000]
sign_3                     (select       ) [ 000000000000000000000000000000000000001000000000]
tmp_30                     (fcmp         ) [ 000000000000000000000000000000000000001000000000]
bitcast_ln31_2             (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_31                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln31_2               (trunc        ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln31_3             (bitcast      ) [ 000000000000000000000000000000000000000000000000]
tmp_32                     (partselect   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln31_3               (trunc        ) [ 000000000000000000000000000000000000000000000000]
icmp_ln31_4                (icmp         ) [ 000000000000000000000000000000000000001000000000]
icmp_ln31_5                (icmp         ) [ 000000000000000000000000000000000000001000000000]
icmp_ln31_6                (icmp         ) [ 000000000000000000000000000000000000001000000000]
icmp_ln31_7                (icmp         ) [ 000000000000000000000000000000000000001000000000]
u_pre_limit_Volts_d_1      (fadd         ) [ 000000000000000000000000000000000000001111000000]
and_ln31_4                 (and          ) [ 000000000000000000000000000000000000000000000000]
xor_ln31_1                 (xor          ) [ 000000000000000000000000000000000000000000000000]
or_ln31_2                  (or           ) [ 000000000000000000000000000000000000000000000000]
or_ln31_3                  (or           ) [ 000000000000000000000000000000000000000000000000]
and_ln31_5                 (and          ) [ 000000000000000000000000000000000000000000000000]
tmp_33                     (fcmp         ) [ 000000000000000000000000000000000000000000000000]
and_ln31_6                 (and          ) [ 000000000000000000000000000000000000000000000000]
output_12                  (and          ) [ 000000000000000000000000000000000000000000000000]
clamping_active_1          (or           ) [ 000000000000000000000000000000000000000000000000]
select_ln47_2              (select       ) [ 000000000000000000000000000000000000000111100000]
call_ret1                  (call         ) [ 000000000000000000000000000000000000000000000000]
tmp                        (extractvalue ) [ 000000000000000000000000000000000000000010000000]
self_ret9                  (extractvalue ) [ 000000000000000000000000000000000000000011000000]
write_ln38                 (write        ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln38               (bitcast      ) [ 000000000000000000000000000000000000000000000000]
write_ln38                 (write        ) [ 000000000000000000000000000000000000000000000000]
call_ret                   (call         ) [ 000000000000000000000000000000000000000000000000]
tmp_1                      (extractvalue ) [ 000000000000000000000000000000000000000000100000]
self_ret                   (extractvalue ) [ 000000000000000000000000000000000000000000100000]
storemerge_i1              (fadd         ) [ 000000000000000000000000000000000000000000000000]
select_ln56                (select       ) [ 000000000000000000000000000000000000000000000000]
store_ln49                 (store        ) [ 000000000000000000000000000000000000000000000000]
write_ln39                 (write        ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln39               (bitcast      ) [ 000000000000000000000000000000000000000000000000]
write_ln39                 (write        ) [ 000000000000000000000000000000000000000000000000]
Dout_addr_resp             (writeresp    ) [ 000000000000000000000000000000000000000000000000]
spectopmodule_ln0          (spectopmodule) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000000000000000000000]
Dout_addr_1_resp           (writeresp    ) [ 000000000000000000000000000000000000000000000000]
ret_ln41                   (ret          ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Dout">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dout"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="self">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="self"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Controller_id">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Controller_id"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Controller_iq">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Controller_iq"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_reference_Ampere">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_reference_Ampere"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_actual_Ampere">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_actual_Ampere"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="V_dc_volts">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_dc_volts"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="omega_el_rad_per_sec">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="omega_el_rad_per_sec"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_volts_d">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_volts_d"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_volts_q">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_volts_q"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="I_sum">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_sum"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i96"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i288P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i288.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i160P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uz_FOC_SpaceVector_Limitation_d.1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i288P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uz_FOC_SpaceVector_Limitation_q.1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="output_volts_q_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_volts_q_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="output_volts_d_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_volts_d_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="omega_el_rad_per_sec_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="omega_el_rad_per_sec_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="V_dc_volts_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_dc_volts_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_actual_Ampere_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="96" slack="0"/>
<pin id="202" dir="0" index="1" bw="96" slack="0"/>
<pin id="203" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_actual_Ampere_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_reference_Ampere_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="96" slack="0"/>
<pin id="208" dir="0" index="1" bw="96" slack="0"/>
<pin id="209" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_reference_Ampere_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="self_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="288" slack="0"/>
<pin id="214" dir="0" index="1" bw="288" slack="0"/>
<pin id="215" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="self_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="Controller_iq_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="160" slack="0"/>
<pin id="220" dir="0" index="1" bw="160" slack="0"/>
<pin id="221" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Controller_iq_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Controller_id_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="160" slack="0"/>
<pin id="226" dir="0" index="1" bw="160" slack="0"/>
<pin id="227" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Controller_id_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_writeresp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="Dout_addr_req/2 Dout_addr_resp/41 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_writeresp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="Dout_addr_1_req/3 Dout_addr_1_resp/43 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="288" slack="0"/>
<pin id="247" dir="0" index="2" bw="288" slack="1"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/40 write_ln39/42 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln38_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="39"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="0" index="3" bw="1" slack="0"/>
<pin id="256" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/40 "/>
</bind>
</comp>

<comp id="260" class="1004" name="write_ln39_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="41"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="0" index="3" bw="1" slack="0"/>
<pin id="265" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/42 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_uz_FOC_SpaceVector_Limitation_q_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="320" slack="0"/>
<pin id="271" dir="0" index="1" bw="288" slack="1"/>
<pin id="272" dir="0" index="2" bw="32" slack="3"/>
<pin id="273" dir="0" index="3" bw="32" slack="20"/>
<pin id="274" dir="0" index="4" bw="32" slack="39"/>
<pin id="275" dir="0" index="5" bw="32" slack="39"/>
<pin id="276" dir="0" index="6" bw="32" slack="38"/>
<pin id="277" dir="0" index="7" bw="6" slack="0"/>
<pin id="278" dir="0" index="8" bw="56" slack="0"/>
<pin id="279" dir="0" index="9" bw="52" slack="0"/>
<pin id="280" dir="0" index="10" bw="49" slack="0"/>
<pin id="281" dir="0" index="11" bw="44" slack="0"/>
<pin id="282" dir="0" index="12" bw="27" slack="0"/>
<pin id="283" dir="0" index="13" bw="8" slack="0"/>
<pin id="284" dir="1" index="14" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/40 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_uz_FOC_SpaceVector_Limitation_d_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="320" slack="0"/>
<pin id="295" dir="0" index="1" bw="288" slack="37"/>
<pin id="296" dir="0" index="2" bw="32" slack="1"/>
<pin id="297" dir="0" index="3" bw="32" slack="18"/>
<pin id="298" dir="0" index="4" bw="32" slack="37"/>
<pin id="299" dir="0" index="5" bw="32" slack="37"/>
<pin id="300" dir="0" index="6" bw="32" slack="36"/>
<pin id="301" dir="0" index="7" bw="6" slack="0"/>
<pin id="302" dir="0" index="8" bw="56" slack="0"/>
<pin id="303" dir="0" index="9" bw="52" slack="0"/>
<pin id="304" dir="0" index="10" bw="49" slack="0"/>
<pin id="305" dir="0" index="11" bw="44" slack="0"/>
<pin id="306" dir="0" index="12" bw="27" slack="0"/>
<pin id="307" dir="0" index="13" bw="8" slack="0"/>
<pin id="308" dir="1" index="14" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/38 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="error/2 add_i_i/5 output_before_saturation/9 output_0_i_i_i/15 u_pre_limit_Volts_q_1/17 storemerge_i/22 output_before_saturation_1/26 output_0_i_i_i1/32 u_pre_limit_Volts_d_1/34 storemerge_i1/39 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="error_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_i_i/2 u_dq_vor_Volts/5 preIntegrator/6 mul7_i/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4_i_i/2 P_sum/6 mul7_i1/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="preIntegrator_1/6 u_dq_vor_Volts_2/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="P_sum_1/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/9 tmp_s/13 tmp_17/15 tmp_4/16 tmp_8/19 tmp_16/20 tmp_23/30 tmp_34/32 tmp_20/33 tmp_25/36 tmp_33/37 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="fcmp_ln35/9 tmp_7/16 fcmp_ln35/19 tmp_22/33 fcmp_ln35/36 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="fcmp_ln35/9 fcmp_ln35/19 fcmp_ln35/36 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_28/9 tmp_13/19 tmp_30/36 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="fcmp_ln35/9 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="fcmp_ln35/9 "/>
</bind>
</comp>

<comp id="371" class="1005" name="reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i_i u_dq_vor_Volts preIntegrator mul7_i "/>
</bind>
</comp>

<comp id="379" class="1005" name="reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4_i_i P_sum "/>
</bind>
</comp>

<comp id="385" class="1005" name="reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="error add_i_i output_before_saturation u_pre_limit_Volts_q_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="preIntegrator_1 u_dq_vor_Volts_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i output_before_saturation_1 u_pre_limit_Volts_d_1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="empty_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="96" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="96" slack="0"/>
<pin id="421" dir="0" index="2" bw="7" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="empty_49_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="96" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_cast1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="96" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_35_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="288" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_36_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="288" slack="0"/>
<pin id="453" dir="0" index="2" bw="7" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="160" slack="0"/>
<pin id="461" dir="0" index="2" bw="7" slack="0"/>
<pin id="462" dir="0" index="3" bw="7" slack="0"/>
<pin id="463" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln44_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="160" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="160" slack="0"/>
<pin id="475" dir="0" index="2" bw="8" slack="0"/>
<pin id="476" dir="0" index="3" bw="8" slack="0"/>
<pin id="477" dir="1" index="4" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln46_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="160" slack="0"/>
<pin id="485" dir="0" index="2" bw="9" slack="0"/>
<pin id="486" dir="0" index="3" bw="9" slack="0"/>
<pin id="487" dir="1" index="4" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_1/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="160" slack="0"/>
<pin id="495" dir="0" index="2" bw="9" slack="0"/>
<pin id="496" dir="0" index="3" bw="9" slack="0"/>
<pin id="497" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln23_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="23" slack="0"/>
<pin id="504" dir="0" index="1" bw="160" slack="0"/>
<pin id="505" dir="0" index="2" bw="9" slack="0"/>
<pin id="506" dir="0" index="3" bw="9" slack="0"/>
<pin id="507" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln23_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_2/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln23_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="23" slack="0"/>
<pin id="520" dir="0" index="1" bw="23" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_3/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="160" slack="0"/>
<pin id="527" dir="0" index="2" bw="8" slack="0"/>
<pin id="528" dir="0" index="3" bw="8" slack="0"/>
<pin id="529" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln23_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="23" slack="0"/>
<pin id="536" dir="0" index="1" bw="160" slack="0"/>
<pin id="537" dir="0" index="2" bw="8" slack="0"/>
<pin id="538" dir="0" index="3" bw="8" slack="0"/>
<pin id="539" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_3/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln23_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_4/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln23_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="23" slack="0"/>
<pin id="552" dir="0" index="1" bw="23" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_5/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln5_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="160" slack="0"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="0" index="3" bw="8" slack="0"/>
<pin id="561" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln43_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="160" slack="0"/>
<pin id="569" dir="0" index="2" bw="7" slack="0"/>
<pin id="570" dir="0" index="3" bw="7" slack="0"/>
<pin id="571" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln43_1/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="trunc_ln44_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="160" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_1/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln46_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="160" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="0" index="3" bw="8" slack="0"/>
<pin id="585" dir="1" index="4" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_2/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln46_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="160" slack="0"/>
<pin id="593" dir="0" index="2" bw="9" slack="0"/>
<pin id="594" dir="0" index="3" bw="9" slack="0"/>
<pin id="595" dir="1" index="4" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_3/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_19_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="160" slack="0"/>
<pin id="603" dir="0" index="2" bw="9" slack="0"/>
<pin id="604" dir="0" index="3" bw="9" slack="0"/>
<pin id="605" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln23_5_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="23" slack="0"/>
<pin id="612" dir="0" index="1" bw="160" slack="0"/>
<pin id="613" dir="0" index="2" bw="9" slack="0"/>
<pin id="614" dir="0" index="3" bw="9" slack="0"/>
<pin id="615" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_5/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln23_8_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_8/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln23_9_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="23" slack="0"/>
<pin id="628" dir="0" index="1" bw="23" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_9/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_21_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="160" slack="0"/>
<pin id="635" dir="0" index="2" bw="8" slack="0"/>
<pin id="636" dir="0" index="3" bw="8" slack="0"/>
<pin id="637" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln23_7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="23" slack="0"/>
<pin id="644" dir="0" index="1" bw="160" slack="0"/>
<pin id="645" dir="0" index="2" bw="8" slack="0"/>
<pin id="646" dir="0" index="3" bw="8" slack="0"/>
<pin id="647" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_7/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln23_10_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_10/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln23_11_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="23" slack="0"/>
<pin id="660" dir="0" index="1" bw="23" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_11/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="trunc_ln51_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="160" slack="0"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="0" index="3" bw="8" slack="0"/>
<pin id="669" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_1/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="decoupling_select_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="288" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="decoupling_select/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln20_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="288" slack="0"/>
<pin id="681" dir="0" index="2" bw="9" slack="0"/>
<pin id="682" dir="0" index="3" bw="9" slack="0"/>
<pin id="683" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20_2/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln53_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln6_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="288" slack="0"/>
<pin id="697" dir="0" index="2" bw="8" slack="0"/>
<pin id="698" dir="0" index="3" bw="8" slack="0"/>
<pin id="699" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln20_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="288" slack="0"/>
<pin id="707" dir="0" index="2" bw="9" slack="0"/>
<pin id="708" dir="0" index="3" bw="9" slack="0"/>
<pin id="709" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20_1/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="xor_ln25_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln7_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="62" slack="0"/>
<pin id="722" dir="0" index="1" bw="64" slack="0"/>
<pin id="723" dir="0" index="2" bw="3" slack="0"/>
<pin id="724" dir="0" index="3" bw="7" slack="0"/>
<pin id="725" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sext_ln38_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="62" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="Dout_addr_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="0"/>
<pin id="736" dir="0" index="1" bw="64" slack="0"/>
<pin id="737" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dout_addr/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="trunc_ln8_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="62" slack="0"/>
<pin id="742" dir="0" index="1" bw="64" slack="0"/>
<pin id="743" dir="0" index="2" bw="3" slack="0"/>
<pin id="744" dir="0" index="3" bw="7" slack="0"/>
<pin id="745" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln39_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="62" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="Dout_addr_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="0"/>
<pin id="756" dir="0" index="1" bw="64" slack="0"/>
<pin id="757" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dout_addr_1/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="i_reference_Ampere_d_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="i_reference_Ampere_d/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="i_reference_Ampere_q_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="i_reference_Ampere_q/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="i_actual_Ampere_d_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="i_actual_Ampere_d/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="i_actual_Ampere_q_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="i_actual_Ampere_q/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="config_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="config/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="config_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="config_1/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="bitcast_ln25_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="config_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="4"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="config_2/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="bitcast_ln43_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="5"/>
<pin id="795" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="bitcast_ln44_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="5"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="bitcast_ln43_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="5"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_1/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="bitcast_ln44_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="5"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44_1/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="decouple_voltage_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="7"/>
<pin id="811" dir="0" index="1" bw="32" slack="1"/>
<pin id="812" dir="0" index="2" bw="32" slack="0"/>
<pin id="813" dir="1" index="3" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="decouple_voltage/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="old_I_sum_load_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old_I_sum/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="bitcast_ln35_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_1/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_10_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="0" index="3" bw="6" slack="0"/>
<pin id="830" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln35_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/9 "/>
</bind>
</comp>

<comp id="839" class="1004" name="icmp_ln35_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_2/9 "/>
</bind>
</comp>

<comp id="845" class="1004" name="icmp_ln35_3_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="23" slack="0"/>
<pin id="847" dir="0" index="1" bw="23" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_3/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="or_ln35_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_1/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="bitcast_ln51_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="8"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="bitcast_ln35_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_3/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_27_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="6" slack="0"/>
<pin id="869" dir="0" index="3" bw="6" slack="0"/>
<pin id="870" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln35_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_3/9 "/>
</bind>
</comp>

<comp id="879" class="1004" name="icmp_ln35_6_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_6/9 "/>
</bind>
</comp>

<comp id="885" class="1004" name="icmp_ln35_7_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="23" slack="0"/>
<pin id="887" dir="0" index="1" bw="23" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_7/9 "/>
</bind>
</comp>

<comp id="891" class="1004" name="or_ln35_3_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_3/9 "/>
</bind>
</comp>

<comp id="897" class="1004" name="bitcast_ln51_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="8"/>
<pin id="899" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_1/9 "/>
</bind>
</comp>

<comp id="901" class="1004" name="decouple_voltage_4_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="11"/>
<pin id="903" dir="0" index="1" bw="32" slack="1"/>
<pin id="904" dir="0" index="2" bw="32" slack="0"/>
<pin id="905" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="decouple_voltage_4/12 "/>
</bind>
</comp>

<comp id="908" class="1004" name="bitcast_ln46_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="12"/>
<pin id="910" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/13 "/>
</bind>
</comp>

<comp id="912" class="1004" name="bitcast_ln23_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/13 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="0"/>
<pin id="919" dir="0" index="2" bw="6" slack="0"/>
<pin id="920" dir="0" index="3" bw="6" slack="0"/>
<pin id="921" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="926" class="1004" name="trunc_ln23_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/13 "/>
</bind>
</comp>

<comp id="930" class="1004" name="icmp_ln23_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/13 "/>
</bind>
</comp>

<comp id="936" class="1004" name="icmp_ln23_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="23" slack="0"/>
<pin id="938" dir="0" index="1" bw="23" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/13 "/>
</bind>
</comp>

<comp id="942" class="1004" name="or_ln23_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/13 "/>
</bind>
</comp>

<comp id="948" class="1004" name="or_ln23_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="12"/>
<pin id="950" dir="0" index="1" bw="1" slack="12"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_1/13 "/>
</bind>
</comp>

<comp id="952" class="1004" name="and_ln23_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/13 "/>
</bind>
</comp>

<comp id="958" class="1004" name="or_ln23_2_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="12"/>
<pin id="960" dir="0" index="1" bw="1" slack="12"/>
<pin id="961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_2/13 "/>
</bind>
</comp>

<comp id="962" class="1004" name="and_ln23_2_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_2/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="and_ln25_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/14 "/>
</bind>
</comp>

<comp id="973" class="1004" name="bitcast_ln46_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="14"/>
<pin id="975" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46_1/15 "/>
</bind>
</comp>

<comp id="977" class="1004" name="select_ln25_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="0" index="1" bw="32" slack="2"/>
<pin id="980" dir="0" index="2" bw="32" slack="0"/>
<pin id="981" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/15 "/>
</bind>
</comp>

<comp id="984" class="1004" name="and_ln49_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="3"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/16 "/>
</bind>
</comp>

<comp id="989" class="1004" name="output_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="1"/>
<pin id="992" dir="0" index="2" bw="32" slack="4"/>
<pin id="993" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output/16 "/>
</bind>
</comp>

<comp id="996" class="1004" name="output_10_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="2"/>
<pin id="998" dir="0" index="1" bw="32" slack="3"/>
<pin id="999" dir="0" index="2" bw="32" slack="0"/>
<pin id="1000" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_10/16 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="and_ln23_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="5"/>
<pin id="1004" dir="0" index="1" bw="1" slack="1"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_1/18 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="and_ln23_3_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="5"/>
<pin id="1008" dir="0" index="1" bw="1" slack="1"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_3/18 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="and_ln23_4_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_4/18 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="output_8_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="32" slack="0"/>
<pin id="1019" dir="0" index="2" bw="32" slack="0"/>
<pin id="1020" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_8/18 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="bitcast_ln35_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/19 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_5_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="0" index="2" bw="6" slack="0"/>
<pin id="1031" dir="0" index="3" bw="6" slack="0"/>
<pin id="1032" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/19 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="trunc_ln35_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="0"/>
<pin id="1039" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/19 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="icmp_ln35_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/19 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="icmp_ln35_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="23" slack="0"/>
<pin id="1049" dir="0" index="1" bw="23" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/19 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="or_ln35_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/19 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="and_ln35_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="1"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/20 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="select_ln35_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="0" index="2" bw="32" slack="0"/>
<pin id="1068" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/20 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="xor_ln35_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="xor_ln35_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="and_ln35_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/20 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="and_ln35_1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="1"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/20 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="sign_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="32" slack="0"/>
<pin id="1098" dir="0" index="2" bw="32" slack="0"/>
<pin id="1099" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign/20 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="and_ln35_2_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="11"/>
<pin id="1106" dir="0" index="1" bw="1" slack="10"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_2/20 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="select_ln35_2_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="32" slack="0"/>
<pin id="1111" dir="0" index="2" bw="32" slack="0"/>
<pin id="1112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/20 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="xor_ln35_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="10"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="xor_ln35_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="10"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="and_ln35_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/20 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="and_ln35_3_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="11"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_3/20 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="sign_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="32" slack="0"/>
<pin id="1140" dir="0" index="2" bw="32" slack="0"/>
<pin id="1141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign_1/20 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="bitcast_ln31_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="0"/>
<pin id="1148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/20 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_14_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="0" index="2" bw="6" slack="0"/>
<pin id="1154" dir="0" index="3" bw="6" slack="0"/>
<pin id="1155" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/20 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="trunc_ln31_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="0"/>
<pin id="1162" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/20 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="bitcast_ln31_1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="0"/>
<pin id="1166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_1/20 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_15_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="0"/>
<pin id="1170" dir="0" index="1" bw="32" slack="0"/>
<pin id="1171" dir="0" index="2" bw="6" slack="0"/>
<pin id="1172" dir="0" index="3" bw="6" slack="0"/>
<pin id="1173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/20 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="trunc_ln31_1_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="0"/>
<pin id="1180" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_1/20 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="icmp_ln31_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="0"/>
<pin id="1184" dir="0" index="1" bw="8" slack="0"/>
<pin id="1185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/20 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="icmp_ln31_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="23" slack="0"/>
<pin id="1190" dir="0" index="1" bw="23" slack="0"/>
<pin id="1191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/20 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="icmp_ln31_2_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="0"/>
<pin id="1196" dir="0" index="1" bw="8" slack="0"/>
<pin id="1197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_2/20 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="icmp_ln31_3_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="23" slack="0"/>
<pin id="1202" dir="0" index="1" bw="23" slack="0"/>
<pin id="1203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_3/20 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="and_ln31_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="2"/>
<pin id="1208" dir="0" index="1" bw="1" slack="1"/>
<pin id="1209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/21 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="xor_ln31_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="0"/>
<pin id="1212" dir="0" index="1" bw="1" slack="0"/>
<pin id="1213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/21 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="or_ln31_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="1"/>
<pin id="1218" dir="0" index="1" bw="1" slack="1"/>
<pin id="1219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/21 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="or_ln31_1_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="1"/>
<pin id="1222" dir="0" index="1" bw="1" slack="1"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_1/21 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="and_ln31_1_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_1/21 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="and_ln31_2_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="0"/>
<pin id="1232" dir="0" index="1" bw="1" slack="0"/>
<pin id="1233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_2/21 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="output_9_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="0"/>
<pin id="1238" dir="0" index="1" bw="1" slack="0"/>
<pin id="1239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="output_9/21 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="clamping_active_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="0"/>
<pin id="1244" dir="0" index="1" bw="1" slack="20"/>
<pin id="1245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="clamping_active/21 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="select_ln47_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="32" slack="0"/>
<pin id="1250" dir="0" index="2" bw="32" slack="10"/>
<pin id="1251" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/21 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="old_I_sum_1_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="25"/>
<pin id="1257" dir="0" index="1" bw="32" slack="0"/>
<pin id="1258" dir="0" index="2" bw="32" slack="1"/>
<pin id="1259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="old_I_sum_1/26 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="bitcast_ln46_2_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="29"/>
<pin id="1265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46_2/30 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="bitcast_ln23_1_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="1"/>
<pin id="1269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_1/30 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="tmp_18_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="8" slack="0"/>
<pin id="1273" dir="0" index="1" bw="32" slack="0"/>
<pin id="1274" dir="0" index="2" bw="6" slack="0"/>
<pin id="1275" dir="0" index="3" bw="6" slack="0"/>
<pin id="1276" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/30 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="trunc_ln23_2_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="0"/>
<pin id="1283" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_2/30 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="icmp_ln23_6_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="0"/>
<pin id="1287" dir="0" index="1" bw="8" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_6/30 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="icmp_ln23_7_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="23" slack="0"/>
<pin id="1293" dir="0" index="1" bw="23" slack="0"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_7/30 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="or_ln23_3_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_3/30 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="or_ln23_4_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="29"/>
<pin id="1305" dir="0" index="1" bw="1" slack="29"/>
<pin id="1306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_4/30 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="and_ln23_5_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_5/30 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="or_ln23_5_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="29"/>
<pin id="1315" dir="0" index="1" bw="1" slack="29"/>
<pin id="1316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_5/30 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="and_ln23_7_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="0"/>
<pin id="1319" dir="0" index="1" bw="1" slack="0"/>
<pin id="1320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_7/30 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="and_ln25_1_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="0" index="1" bw="1" slack="0"/>
<pin id="1326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/31 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="bitcast_ln46_3_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="31"/>
<pin id="1330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46_3/32 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="select_ln25_1_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="1"/>
<pin id="1334" dir="0" index="1" bw="32" slack="2"/>
<pin id="1335" dir="0" index="2" bw="32" slack="0"/>
<pin id="1336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/32 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="and_ln49_1_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="3"/>
<pin id="1341" dir="0" index="1" bw="1" slack="0"/>
<pin id="1342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49_1/33 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="output_6_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="0"/>
<pin id="1346" dir="0" index="1" bw="32" slack="1"/>
<pin id="1347" dir="0" index="2" bw="32" slack="4"/>
<pin id="1348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_6/33 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="output_13_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="2"/>
<pin id="1353" dir="0" index="1" bw="32" slack="3"/>
<pin id="1354" dir="0" index="2" bw="32" slack="0"/>
<pin id="1355" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_13/33 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="and_ln23_6_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="5"/>
<pin id="1359" dir="0" index="1" bw="1" slack="1"/>
<pin id="1360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_6/35 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="and_ln23_8_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="5"/>
<pin id="1363" dir="0" index="1" bw="1" slack="1"/>
<pin id="1364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_8/35 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="and_ln23_9_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="0"/>
<pin id="1367" dir="0" index="1" bw="1" slack="0"/>
<pin id="1368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_9/35 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="output_11_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="0"/>
<pin id="1373" dir="0" index="1" bw="32" slack="0"/>
<pin id="1374" dir="0" index="2" bw="32" slack="0"/>
<pin id="1375" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_11/35 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="bitcast_ln35_2_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="1"/>
<pin id="1381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_2/36 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="tmp_24_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="8" slack="0"/>
<pin id="1384" dir="0" index="1" bw="32" slack="0"/>
<pin id="1385" dir="0" index="2" bw="6" slack="0"/>
<pin id="1386" dir="0" index="3" bw="6" slack="0"/>
<pin id="1387" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/36 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="trunc_ln35_2_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="0"/>
<pin id="1394" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_2/36 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="icmp_ln35_4_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="0"/>
<pin id="1398" dir="0" index="1" bw="8" slack="0"/>
<pin id="1399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_4/36 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="icmp_ln35_5_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="23" slack="0"/>
<pin id="1404" dir="0" index="1" bw="23" slack="0"/>
<pin id="1405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_5/36 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="or_ln35_2_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="0"/>
<pin id="1410" dir="0" index="1" bw="1" slack="0"/>
<pin id="1411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_2/36 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="and_ln35_4_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="1"/>
<pin id="1416" dir="0" index="1" bw="1" slack="0"/>
<pin id="1417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_4/37 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="select_ln35_4_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="0"/>
<pin id="1421" dir="0" index="1" bw="32" slack="0"/>
<pin id="1422" dir="0" index="2" bw="32" slack="0"/>
<pin id="1423" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/37 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="xor_ln35_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="0"/>
<pin id="1429" dir="0" index="1" bw="1" slack="0"/>
<pin id="1430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/37 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="xor_ln35_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="0"/>
<pin id="1435" dir="0" index="1" bw="1" slack="0"/>
<pin id="1436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/37 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="and_ln35_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="0"/>
<pin id="1441" dir="0" index="1" bw="1" slack="0"/>
<pin id="1442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/37 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="and_ln35_5_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="1"/>
<pin id="1447" dir="0" index="1" bw="1" slack="0"/>
<pin id="1448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_5/37 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="sign_2_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="0"/>
<pin id="1452" dir="0" index="1" bw="32" slack="0"/>
<pin id="1453" dir="0" index="2" bw="32" slack="0"/>
<pin id="1454" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign_2/37 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="and_ln35_6_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="28"/>
<pin id="1461" dir="0" index="1" bw="1" slack="27"/>
<pin id="1462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_6/37 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="select_ln35_6_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="0"/>
<pin id="1465" dir="0" index="1" bw="32" slack="0"/>
<pin id="1466" dir="0" index="2" bw="32" slack="0"/>
<pin id="1467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/37 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="xor_ln35_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="27"/>
<pin id="1473" dir="0" index="1" bw="1" slack="0"/>
<pin id="1474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/37 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="xor_ln35_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="27"/>
<pin id="1478" dir="0" index="1" bw="1" slack="0"/>
<pin id="1479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/37 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="and_ln35_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="0"/>
<pin id="1483" dir="0" index="1" bw="1" slack="0"/>
<pin id="1484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/37 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="and_ln35_7_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="28"/>
<pin id="1489" dir="0" index="1" bw="1" slack="0"/>
<pin id="1490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_7/37 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="sign_3_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="0"/>
<pin id="1494" dir="0" index="1" bw="32" slack="0"/>
<pin id="1495" dir="0" index="2" bw="32" slack="0"/>
<pin id="1496" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign_3/37 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="bitcast_ln31_2_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="0"/>
<pin id="1503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_2/37 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="tmp_31_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="8" slack="0"/>
<pin id="1507" dir="0" index="1" bw="32" slack="0"/>
<pin id="1508" dir="0" index="2" bw="6" slack="0"/>
<pin id="1509" dir="0" index="3" bw="6" slack="0"/>
<pin id="1510" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/37 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="trunc_ln31_2_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="32" slack="0"/>
<pin id="1517" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_2/37 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="bitcast_ln31_3_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="0"/>
<pin id="1521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_3/37 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="tmp_32_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="8" slack="0"/>
<pin id="1525" dir="0" index="1" bw="32" slack="0"/>
<pin id="1526" dir="0" index="2" bw="6" slack="0"/>
<pin id="1527" dir="0" index="3" bw="6" slack="0"/>
<pin id="1528" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/37 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="trunc_ln31_3_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="32" slack="0"/>
<pin id="1535" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_3/37 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="icmp_ln31_4_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="0"/>
<pin id="1539" dir="0" index="1" bw="8" slack="0"/>
<pin id="1540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_4/37 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="icmp_ln31_5_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="23" slack="0"/>
<pin id="1545" dir="0" index="1" bw="23" slack="0"/>
<pin id="1546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_5/37 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="icmp_ln31_6_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="8" slack="0"/>
<pin id="1551" dir="0" index="1" bw="8" slack="0"/>
<pin id="1552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_6/37 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="icmp_ln31_7_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="23" slack="0"/>
<pin id="1557" dir="0" index="1" bw="23" slack="0"/>
<pin id="1558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_7/37 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="and_ln31_4_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="1" slack="2"/>
<pin id="1563" dir="0" index="1" bw="1" slack="1"/>
<pin id="1564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_4/38 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="xor_ln31_1_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="0"/>
<pin id="1567" dir="0" index="1" bw="1" slack="0"/>
<pin id="1568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31_1/38 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="or_ln31_2_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="1"/>
<pin id="1573" dir="0" index="1" bw="1" slack="1"/>
<pin id="1574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_2/38 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="or_ln31_3_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="1"/>
<pin id="1577" dir="0" index="1" bw="1" slack="1"/>
<pin id="1578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_3/38 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="and_ln31_5_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="0"/>
<pin id="1581" dir="0" index="1" bw="1" slack="0"/>
<pin id="1582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_5/38 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="and_ln31_6_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="1" slack="0"/>
<pin id="1587" dir="0" index="1" bw="1" slack="0"/>
<pin id="1588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_6/38 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="output_12_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="0"/>
<pin id="1593" dir="0" index="1" bw="1" slack="0"/>
<pin id="1594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="output_12/38 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="clamping_active_1_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="0"/>
<pin id="1599" dir="0" index="1" bw="1" slack="37"/>
<pin id="1600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="clamping_active_1/38 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="select_ln47_2_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="0"/>
<pin id="1604" dir="0" index="1" bw="32" slack="0"/>
<pin id="1605" dir="0" index="2" bw="32" slack="27"/>
<pin id="1606" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_2/38 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="tmp_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="320" slack="0"/>
<pin id="1611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp/39 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="self_ret9_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="320" slack="0"/>
<pin id="1615" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="self_ret9/39 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="bitcast_ln38_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="1"/>
<pin id="1619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/40 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="tmp_1_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="320" slack="0"/>
<pin id="1623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_1/41 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="self_ret_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="320" slack="0"/>
<pin id="1627" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="self_ret/41 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="select_ln56_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="1" slack="41"/>
<pin id="1631" dir="0" index="1" bw="32" slack="0"/>
<pin id="1632" dir="0" index="2" bw="32" slack="0"/>
<pin id="1633" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/42 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="store_ln49_store_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="32" slack="0"/>
<pin id="1638" dir="0" index="1" bw="32" slack="0"/>
<pin id="1639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/42 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="bitcast_ln39_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="32" slack="1"/>
<pin id="1644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/42 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="omega_el_rad_per_sec_read_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="4"/>
<pin id="1648" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="omega_el_rad_per_sec_read "/>
</bind>
</comp>

<comp id="1654" class="1005" name="V_dc_volts_read_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="32" slack="37"/>
<pin id="1656" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="V_dc_volts_read "/>
</bind>
</comp>

<comp id="1660" class="1005" name="empty_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="32" slack="1"/>
<pin id="1662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1665" class="1005" name="p_cast_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="1"/>
<pin id="1667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1670" class="1005" name="empty_49_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="1"/>
<pin id="1672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="p_cast1_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="1"/>
<pin id="1677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="self_read_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="288" slack="37"/>
<pin id="1682" dir="1" index="1" bw="288" slack="37"/>
</pin_list>
<bind>
<opset="self_read "/>
</bind>
</comp>

<comp id="1685" class="1005" name="tmp_35_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="1" slack="5"/>
<pin id="1687" dir="1" index="1" bw="1" slack="25"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="tmp_36_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="1" slack="20"/>
<pin id="1693" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="trunc_ln_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="5"/>
<pin id="1699" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1702" class="1005" name="trunc_ln44_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="32" slack="5"/>
<pin id="1704" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="trunc_ln2_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="32" slack="12"/>
<pin id="1709" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="trunc_ln46_1_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="32" slack="14"/>
<pin id="1714" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="icmp_ln23_2_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="1" slack="12"/>
<pin id="1719" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_2 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="icmp_ln23_3_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="1" slack="12"/>
<pin id="1724" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_3 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="icmp_ln23_4_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="12"/>
<pin id="1729" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_4 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="icmp_ln23_5_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="12"/>
<pin id="1734" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_5 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="trunc_ln5_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="8"/>
<pin id="1739" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="trunc_ln43_1_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="32" slack="5"/>
<pin id="1744" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln43_1 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="trunc_ln44_1_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="32" slack="5"/>
<pin id="1749" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln44_1 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="trunc_ln46_2_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="32" slack="29"/>
<pin id="1754" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="trunc_ln46_2 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="trunc_ln46_3_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="31"/>
<pin id="1759" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="trunc_ln46_3 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="icmp_ln23_8_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="1" slack="29"/>
<pin id="1764" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="icmp_ln23_8 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="icmp_ln23_9_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="1" slack="29"/>
<pin id="1769" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="icmp_ln23_9 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="icmp_ln23_10_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="29"/>
<pin id="1774" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="icmp_ln23_10 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="icmp_ln23_11_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="1" slack="29"/>
<pin id="1779" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="icmp_ln23_11 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="trunc_ln51_1_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="8"/>
<pin id="1784" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln51_1 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="trunc_ln20_2_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="32" slack="4"/>
<pin id="1789" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln20_2 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="icmp_ln53_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="1" slack="1"/>
<pin id="1794" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="trunc_ln6_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="32" slack="1"/>
<pin id="1800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="trunc_ln20_1_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="32" slack="1"/>
<pin id="1805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20_1 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="xor_ln25_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="1"/>
<pin id="1810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="Dout_addr_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="32" slack="1"/>
<pin id="1815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Dout_addr "/>
</bind>
</comp>

<comp id="1819" class="1005" name="Dout_addr_1_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="32" slack="2"/>
<pin id="1821" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Dout_addr_1 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="i_reference_Ampere_d_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="32" slack="1"/>
<pin id="1827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_reference_Ampere_d "/>
</bind>
</comp>

<comp id="1830" class="1005" name="i_reference_Ampere_q_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="32" slack="1"/>
<pin id="1832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_reference_Ampere_q "/>
</bind>
</comp>

<comp id="1835" class="1005" name="i_actual_Ampere_d_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="32" slack="1"/>
<pin id="1837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_actual_Ampere_d "/>
</bind>
</comp>

<comp id="1841" class="1005" name="i_actual_Ampere_q_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="32" slack="1"/>
<pin id="1843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_actual_Ampere_q "/>
</bind>
</comp>

<comp id="1848" class="1005" name="config_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="32" slack="1"/>
<pin id="1850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="config "/>
</bind>
</comp>

<comp id="1853" class="1005" name="config_1_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="1"/>
<pin id="1855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="config_1 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="bitcast_ln25_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="32" slack="1"/>
<pin id="1860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="error_1_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="32" slack="1"/>
<pin id="1865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="error_1 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="config_2_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="32" slack="1"/>
<pin id="1871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="config_2 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="bitcast_ln43_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="32" slack="1"/>
<pin id="1876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln43 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="bitcast_ln44_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="32" slack="1"/>
<pin id="1881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln44 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="bitcast_ln43_1_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="32" slack="1"/>
<pin id="1886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln43_1 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="bitcast_ln44_1_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="32" slack="1"/>
<pin id="1891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln44_1 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="P_sum_1_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="32" slack="18"/>
<pin id="1896" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="P_sum_1 "/>
</bind>
</comp>

<comp id="1899" class="1005" name="decouple_voltage_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="32" slack="26"/>
<pin id="1901" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="decouple_voltage "/>
</bind>
</comp>

<comp id="1904" class="1005" name="old_I_sum_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="32" slack="1"/>
<pin id="1906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="old_I_sum "/>
</bind>
</comp>

<comp id="1909" class="1005" name="or_ln35_1_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="11"/>
<pin id="1911" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln35_1 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="bitcast_ln51_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="32" slack="1"/>
<pin id="1917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="or_ln35_3_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="1" slack="28"/>
<pin id="1922" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="or_ln35_3 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="bitcast_ln51_1_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="32" slack="1"/>
<pin id="1928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51_1 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="tmp_11_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="1" slack="10"/>
<pin id="1933" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1936" class="1005" name="fcmp_ln35_reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="1" slack="10"/>
<pin id="1938" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="fcmp_ln35 "/>
</bind>
</comp>

<comp id="1941" class="1005" name="fcmp_ln35_reg_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="1" slack="10"/>
<pin id="1943" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="fcmp_ln35 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="tmp_28_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="1" slack="27"/>
<pin id="1948" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1951" class="1005" name="fcmp_ln35_reg_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="1" slack="27"/>
<pin id="1953" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="fcmp_ln35 "/>
</bind>
</comp>

<comp id="1956" class="1005" name="fcmp_ln35_reg_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="1" slack="27"/>
<pin id="1958" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="fcmp_ln35 "/>
</bind>
</comp>

<comp id="1961" class="1005" name="mul7_i1_reg_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="32" slack="27"/>
<pin id="1963" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="mul7_i1 "/>
</bind>
</comp>

<comp id="1966" class="1005" name="decouple_voltage_4_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="32" slack="5"/>
<pin id="1968" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="decouple_voltage_4 "/>
</bind>
</comp>

<comp id="1971" class="1005" name="bitcast_ln46_reg_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="32" slack="1"/>
<pin id="1973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46 "/>
</bind>
</comp>

<comp id="1979" class="1005" name="and_ln23_reg_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="1" slack="3"/>
<pin id="1981" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln23 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="and_ln23_2_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="1"/>
<pin id="1987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln23_2 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="and_ln25_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="1" slack="1"/>
<pin id="1993" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln25 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="bitcast_ln46_1_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="32" slack="1"/>
<pin id="1999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46_1 "/>
</bind>
</comp>

<comp id="2003" class="1005" name="select_ln25_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="32" slack="1"/>
<pin id="2005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="2008" class="1005" name="output_10_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="32" slack="1"/>
<pin id="2010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_10 "/>
</bind>
</comp>

<comp id="2013" class="1005" name="tmp_4_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="1" slack="1"/>
<pin id="2015" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="tmp_7_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="1" slack="1"/>
<pin id="2020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2023" class="1005" name="output_8_reg_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="32" slack="1"/>
<pin id="2025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_8 "/>
</bind>
</comp>

<comp id="2032" class="1005" name="or_ln35_reg_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="1" slack="1"/>
<pin id="2034" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln35 "/>
</bind>
</comp>

<comp id="2039" class="1005" name="sign_reg_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="32" slack="1"/>
<pin id="2041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sign "/>
</bind>
</comp>

<comp id="2044" class="1005" name="sign_1_reg_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="32" slack="1"/>
<pin id="2046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sign_1 "/>
</bind>
</comp>

<comp id="2049" class="1005" name="tmp_13_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="1" slack="1"/>
<pin id="2051" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2054" class="1005" name="icmp_ln31_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="1" slack="1"/>
<pin id="2056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="icmp_ln31_1_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="1" slack="1"/>
<pin id="2061" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_1 "/>
</bind>
</comp>

<comp id="2064" class="1005" name="icmp_ln31_2_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="1" slack="1"/>
<pin id="2066" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_2 "/>
</bind>
</comp>

<comp id="2069" class="1005" name="icmp_ln31_3_reg_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="1" slack="1"/>
<pin id="2071" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_3 "/>
</bind>
</comp>

<comp id="2074" class="1005" name="select_ln47_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="32" slack="1"/>
<pin id="2076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln47 "/>
</bind>
</comp>

<comp id="2079" class="1005" name="old_I_sum_1_reg_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="32" slack="1"/>
<pin id="2081" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="old_I_sum_1 "/>
</bind>
</comp>

<comp id="2084" class="1005" name="bitcast_ln46_2_reg_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="32" slack="1"/>
<pin id="2086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46_2 "/>
</bind>
</comp>

<comp id="2092" class="1005" name="and_ln23_5_reg_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="1" slack="3"/>
<pin id="2094" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln23_5 "/>
</bind>
</comp>

<comp id="2098" class="1005" name="and_ln23_7_reg_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="1" slack="1"/>
<pin id="2100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln23_7 "/>
</bind>
</comp>

<comp id="2104" class="1005" name="and_ln25_1_reg_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="1" slack="1"/>
<pin id="2106" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln25_1 "/>
</bind>
</comp>

<comp id="2110" class="1005" name="bitcast_ln46_3_reg_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="32" slack="1"/>
<pin id="2112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46_3 "/>
</bind>
</comp>

<comp id="2116" class="1005" name="select_ln25_1_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="32" slack="1"/>
<pin id="2118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="2121" class="1005" name="output_13_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="32" slack="1"/>
<pin id="2123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_13 "/>
</bind>
</comp>

<comp id="2126" class="1005" name="tmp_20_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="1" slack="1"/>
<pin id="2128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="2131" class="1005" name="tmp_22_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="1" slack="1"/>
<pin id="2133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="2136" class="1005" name="output_11_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="32" slack="1"/>
<pin id="2138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_11 "/>
</bind>
</comp>

<comp id="2145" class="1005" name="or_ln35_2_reg_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="1" slack="1"/>
<pin id="2147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln35_2 "/>
</bind>
</comp>

<comp id="2152" class="1005" name="sign_2_reg_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="32" slack="1"/>
<pin id="2154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sign_2 "/>
</bind>
</comp>

<comp id="2157" class="1005" name="sign_3_reg_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="32" slack="1"/>
<pin id="2159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sign_3 "/>
</bind>
</comp>

<comp id="2162" class="1005" name="tmp_30_reg_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="1" slack="1"/>
<pin id="2164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="2167" class="1005" name="icmp_ln31_4_reg_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="1" slack="1"/>
<pin id="2169" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_4 "/>
</bind>
</comp>

<comp id="2172" class="1005" name="icmp_ln31_5_reg_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="1" slack="1"/>
<pin id="2174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_5 "/>
</bind>
</comp>

<comp id="2177" class="1005" name="icmp_ln31_6_reg_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="1" slack="1"/>
<pin id="2179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_6 "/>
</bind>
</comp>

<comp id="2182" class="1005" name="icmp_ln31_7_reg_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="1" slack="1"/>
<pin id="2184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_7 "/>
</bind>
</comp>

<comp id="2187" class="1005" name="select_ln47_2_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="32" slack="1"/>
<pin id="2189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln47_2 "/>
</bind>
</comp>

<comp id="2192" class="1005" name="tmp_reg_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="32" slack="1"/>
<pin id="2194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2197" class="1005" name="self_ret9_reg_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="288" slack="1"/>
<pin id="2199" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="self_ret9 "/>
</bind>
</comp>

<comp id="2203" class="1005" name="tmp_1_reg_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="32" slack="1"/>
<pin id="2205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2208" class="1005" name="self_ret_reg_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="288" slack="1"/>
<pin id="2210" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="self_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="180"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="104" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="96" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="104" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="96" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="122" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="124" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="126" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="259"><net_src comp="130" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="266"><net_src comp="124" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="126" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="268"><net_src comp="130" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="285"><net_src comp="128" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="269" pin=7"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="269" pin=8"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="269" pin=9"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="269" pin=10"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="269" pin=11"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="269" pin=12"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="269" pin=13"/></net>

<net id="309"><net_src comp="120" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="293" pin=7"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="293" pin=8"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="293" pin=9"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="293" pin=10"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="293" pin=11"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="293" pin=12"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="293" pin=13"/></net>

<net id="345"><net_src comp="106" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="106" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="106" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="106" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="106" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="106" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="325" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="382"><net_src comp="329" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="388"><net_src comp="317" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="396"><net_src comp="385" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="400"><net_src comp="333" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="408"><net_src comp="317" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="417"><net_src comp="206" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="206" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="200" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="200" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="44" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="212" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="212" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="218" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="46" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="218" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="218" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="218" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="62" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="498"><net_src comp="66" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="218" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="508"><net_src comp="72" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="218" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="62" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="74" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="516"><net_src comp="492" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="76" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="502" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="78" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="66" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="218" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="82" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="540"><net_src comp="72" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="218" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="58" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="84" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="548"><net_src comp="524" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="76" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="534" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="78" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="56" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="218" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="88" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="572"><net_src comp="56" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="224" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="44" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="46" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="579"><net_src comp="224" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="586"><net_src comp="56" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="224" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="58" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="60" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="596"><net_src comp="56" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="224" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="62" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="64" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="606"><net_src comp="66" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="224" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="68" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="70" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="616"><net_src comp="72" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="224" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="62" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="74" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="624"><net_src comp="600" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="76" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="610" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="78" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="638"><net_src comp="66" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="224" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="80" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="82" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="648"><net_src comp="72" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="224" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="58" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="84" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="656"><net_src comp="632" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="76" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="642" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="78" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="56" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="224" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="86" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="88" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="677"><net_src comp="212" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="90" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="212" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="92" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="94" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="692"><net_src comp="674" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="96" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="700"><net_src comp="90" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="212" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="58" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="60" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="710"><net_src comp="90" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="212" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="62" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="64" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="718"><net_src comp="432" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="98" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="726"><net_src comp="100" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="182" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="102" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="46" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="733"><net_src comp="720" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="0" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="730" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="746"><net_src comp="100" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="176" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="102" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="46" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="753"><net_src comp="740" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="0" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="750" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="760" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="767"><net_src comp="764" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="771"><net_src comp="768" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="776"><net_src comp="773" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="780"><net_src comp="777" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="788"><net_src comp="785" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="792"><net_src comp="789" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="796"><net_src comp="793" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="800"><net_src comp="797" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="804"><net_src comp="801" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="808"><net_src comp="805" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="814"><net_src comp="371" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="106" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="819"><net_src comp="20" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="824"><net_src comp="371" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="831"><net_src comp="108" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="821" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="110" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="112" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="838"><net_src comp="821" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="825" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="76" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="835" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="78" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="839" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="864"><net_src comp="397" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="871"><net_src comp="108" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="861" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="110" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="112" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="878"><net_src comp="861" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="865" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="76" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="875" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="78" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="885" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="879" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="897" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="906"><net_src comp="397" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="907"><net_src comp="106" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="911"><net_src comp="908" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="915"><net_src comp="385" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="922"><net_src comp="108" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="912" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="110" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="112" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="929"><net_src comp="912" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="916" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="76" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="926" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="78" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="930" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="956"><net_src comp="942" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="948" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="966"><net_src comp="942" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="958" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="341" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="976"><net_src comp="973" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="982"><net_src comp="973" pin="1"/><net_sink comp="977" pin=2"/></net>

<net id="983"><net_src comp="977" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="988"><net_src comp="341" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="984" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="385" pin="1"/><net_sink comp="989" pin=2"/></net>

<net id="1001"><net_src comp="989" pin="3"/><net_sink comp="996" pin=2"/></net>

<net id="1014"><net_src comp="1002" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1006" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="106" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="317" pin="2"/><net_sink comp="1016" pin=2"/></net>

<net id="1033"><net_src comp="108" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="1024" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1035"><net_src comp="110" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1036"><net_src comp="112" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1040"><net_src comp="1024" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="1027" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="76" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1037" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="78" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1041" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="341" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1059" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="114" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1071"><net_src comp="116" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1076"><net_src comp="346" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="118" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="351" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="118" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1072" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1090" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="1064" pin="3"/><net_sink comp="1095" pin=1"/></net>

<net id="1102"><net_src comp="106" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1103"><net_src comp="1095" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="1113"><net_src comp="1104" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="114" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="116" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1120"><net_src comp="118" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1125"><net_src comp="118" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="1116" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1121" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="1132" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="1108" pin="3"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="106" pin="0"/><net_sink comp="1137" pin=2"/></net>

<net id="1145"><net_src comp="1137" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="1149"><net_src comp="1095" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1156"><net_src comp="108" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1158"><net_src comp="110" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1159"><net_src comp="112" pin="0"/><net_sink comp="1150" pin=3"/></net>

<net id="1163"><net_src comp="1146" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="1137" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1174"><net_src comp="108" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1175"><net_src comp="1164" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1176"><net_src comp="110" pin="0"/><net_sink comp="1168" pin=2"/></net>

<net id="1177"><net_src comp="112" pin="0"/><net_sink comp="1168" pin=3"/></net>

<net id="1181"><net_src comp="1164" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1186"><net_src comp="1150" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="76" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="1160" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="78" pin="0"/><net_sink comp="1188" pin=1"/></net>

<net id="1198"><net_src comp="1168" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="76" pin="0"/><net_sink comp="1194" pin=1"/></net>

<net id="1204"><net_src comp="1178" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="78" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1214"><net_src comp="1206" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="118" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1228"><net_src comp="1216" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1220" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="341" pin="2"/><net_sink comp="1230" pin=1"/></net>

<net id="1240"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1210" pin="2"/><net_sink comp="1236" pin=1"/></net>

<net id="1246"><net_src comp="1236" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1252"><net_src comp="1242" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="106" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="371" pin="1"/><net_sink comp="1247" pin=2"/></net>

<net id="1260"><net_src comp="106" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1261"><net_src comp="405" pin="1"/><net_sink comp="1255" pin=2"/></net>

<net id="1262"><net_src comp="1255" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="1266"><net_src comp="1263" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1270"><net_src comp="405" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1277"><net_src comp="108" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1278"><net_src comp="1267" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1279"><net_src comp="110" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1280"><net_src comp="112" pin="0"/><net_sink comp="1271" pin=3"/></net>

<net id="1284"><net_src comp="1267" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1289"><net_src comp="1271" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="76" pin="0"/><net_sink comp="1285" pin=1"/></net>

<net id="1295"><net_src comp="1281" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="78" pin="0"/><net_sink comp="1291" pin=1"/></net>

<net id="1301"><net_src comp="1291" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="1285" pin="2"/><net_sink comp="1297" pin=1"/></net>

<net id="1311"><net_src comp="1297" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1303" pin="2"/><net_sink comp="1307" pin=1"/></net>

<net id="1321"><net_src comp="1297" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="1313" pin="2"/><net_sink comp="1317" pin=1"/></net>

<net id="1327"><net_src comp="341" pin="2"/><net_sink comp="1323" pin=1"/></net>

<net id="1331"><net_src comp="1328" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1337"><net_src comp="1328" pin="1"/><net_sink comp="1332" pin=2"/></net>

<net id="1338"><net_src comp="1332" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="1343"><net_src comp="341" pin="2"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="1339" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1350"><net_src comp="405" pin="1"/><net_sink comp="1344" pin=2"/></net>

<net id="1356"><net_src comp="1344" pin="3"/><net_sink comp="1351" pin=2"/></net>

<net id="1369"><net_src comp="1357" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1361" pin="2"/><net_sink comp="1365" pin=1"/></net>

<net id="1376"><net_src comp="1365" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1377"><net_src comp="106" pin="0"/><net_sink comp="1371" pin=1"/></net>

<net id="1378"><net_src comp="317" pin="2"/><net_sink comp="1371" pin=2"/></net>

<net id="1388"><net_src comp="108" pin="0"/><net_sink comp="1382" pin=0"/></net>

<net id="1389"><net_src comp="1379" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1390"><net_src comp="110" pin="0"/><net_sink comp="1382" pin=2"/></net>

<net id="1391"><net_src comp="112" pin="0"/><net_sink comp="1382" pin=3"/></net>

<net id="1395"><net_src comp="1379" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1400"><net_src comp="1382" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="76" pin="0"/><net_sink comp="1396" pin=1"/></net>

<net id="1406"><net_src comp="1392" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1407"><net_src comp="78" pin="0"/><net_sink comp="1402" pin=1"/></net>

<net id="1412"><net_src comp="1402" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1413"><net_src comp="1396" pin="2"/><net_sink comp="1408" pin=1"/></net>

<net id="1418"><net_src comp="341" pin="2"/><net_sink comp="1414" pin=1"/></net>

<net id="1424"><net_src comp="1414" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1425"><net_src comp="114" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1426"><net_src comp="116" pin="0"/><net_sink comp="1419" pin=2"/></net>

<net id="1431"><net_src comp="346" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1432"><net_src comp="118" pin="0"/><net_sink comp="1427" pin=1"/></net>

<net id="1437"><net_src comp="351" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1438"><net_src comp="118" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1443"><net_src comp="1427" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1444"><net_src comp="1433" pin="2"/><net_sink comp="1439" pin=1"/></net>

<net id="1449"><net_src comp="1439" pin="2"/><net_sink comp="1445" pin=1"/></net>

<net id="1455"><net_src comp="1445" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1456"><net_src comp="1419" pin="3"/><net_sink comp="1450" pin=1"/></net>

<net id="1457"><net_src comp="106" pin="0"/><net_sink comp="1450" pin=2"/></net>

<net id="1458"><net_src comp="1450" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="1468"><net_src comp="1459" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1469"><net_src comp="114" pin="0"/><net_sink comp="1463" pin=1"/></net>

<net id="1470"><net_src comp="116" pin="0"/><net_sink comp="1463" pin=2"/></net>

<net id="1475"><net_src comp="118" pin="0"/><net_sink comp="1471" pin=1"/></net>

<net id="1480"><net_src comp="118" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1485"><net_src comp="1471" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1476" pin="2"/><net_sink comp="1481" pin=1"/></net>

<net id="1491"><net_src comp="1481" pin="2"/><net_sink comp="1487" pin=1"/></net>

<net id="1497"><net_src comp="1487" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1498"><net_src comp="1463" pin="3"/><net_sink comp="1492" pin=1"/></net>

<net id="1499"><net_src comp="106" pin="0"/><net_sink comp="1492" pin=2"/></net>

<net id="1500"><net_src comp="1492" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="1504"><net_src comp="1450" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1511"><net_src comp="108" pin="0"/><net_sink comp="1505" pin=0"/></net>

<net id="1512"><net_src comp="1501" pin="1"/><net_sink comp="1505" pin=1"/></net>

<net id="1513"><net_src comp="110" pin="0"/><net_sink comp="1505" pin=2"/></net>

<net id="1514"><net_src comp="112" pin="0"/><net_sink comp="1505" pin=3"/></net>

<net id="1518"><net_src comp="1501" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1522"><net_src comp="1492" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1529"><net_src comp="108" pin="0"/><net_sink comp="1523" pin=0"/></net>

<net id="1530"><net_src comp="1519" pin="1"/><net_sink comp="1523" pin=1"/></net>

<net id="1531"><net_src comp="110" pin="0"/><net_sink comp="1523" pin=2"/></net>

<net id="1532"><net_src comp="112" pin="0"/><net_sink comp="1523" pin=3"/></net>

<net id="1536"><net_src comp="1519" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1541"><net_src comp="1505" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1542"><net_src comp="76" pin="0"/><net_sink comp="1537" pin=1"/></net>

<net id="1547"><net_src comp="1515" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1548"><net_src comp="78" pin="0"/><net_sink comp="1543" pin=1"/></net>

<net id="1553"><net_src comp="1523" pin="4"/><net_sink comp="1549" pin=0"/></net>

<net id="1554"><net_src comp="76" pin="0"/><net_sink comp="1549" pin=1"/></net>

<net id="1559"><net_src comp="1533" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1560"><net_src comp="78" pin="0"/><net_sink comp="1555" pin=1"/></net>

<net id="1569"><net_src comp="1561" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1570"><net_src comp="118" pin="0"/><net_sink comp="1565" pin=1"/></net>

<net id="1583"><net_src comp="1571" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1584"><net_src comp="1575" pin="2"/><net_sink comp="1579" pin=1"/></net>

<net id="1589"><net_src comp="1579" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1590"><net_src comp="341" pin="2"/><net_sink comp="1585" pin=1"/></net>

<net id="1595"><net_src comp="1585" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1596"><net_src comp="1565" pin="2"/><net_sink comp="1591" pin=1"/></net>

<net id="1601"><net_src comp="1591" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1607"><net_src comp="1597" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1608"><net_src comp="106" pin="0"/><net_sink comp="1602" pin=1"/></net>

<net id="1612"><net_src comp="293" pin="14"/><net_sink comp="1609" pin=0"/></net>

<net id="1616"><net_src comp="293" pin="14"/><net_sink comp="1613" pin=0"/></net>

<net id="1620"><net_src comp="1617" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1624"><net_src comp="269" pin="14"/><net_sink comp="1621" pin=0"/></net>

<net id="1628"><net_src comp="269" pin="14"/><net_sink comp="1625" pin=0"/></net>

<net id="1634"><net_src comp="106" pin="0"/><net_sink comp="1629" pin=1"/></net>

<net id="1635"><net_src comp="317" pin="2"/><net_sink comp="1629" pin=2"/></net>

<net id="1640"><net_src comp="1629" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1641"><net_src comp="20" pin="0"/><net_sink comp="1636" pin=1"/></net>

<net id="1645"><net_src comp="1642" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1649"><net_src comp="188" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1651"><net_src comp="1646" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1652"><net_src comp="1646" pin="1"/><net_sink comp="293" pin=5"/></net>

<net id="1653"><net_src comp="1646" pin="1"/><net_sink comp="269" pin=5"/></net>

<net id="1657"><net_src comp="194" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="1663"><net_src comp="414" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1668"><net_src comp="418" pin="4"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1673"><net_src comp="428" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1678"><net_src comp="432" pin="4"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1683"><net_src comp="212" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1688"><net_src comp="442" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1694"><net_src comp="450" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1696"><net_src comp="1691" pin="1"/><net_sink comp="1597" pin=1"/></net>

<net id="1700"><net_src comp="458" pin="4"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1705"><net_src comp="468" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1710"><net_src comp="472" pin="4"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1715"><net_src comp="482" pin="4"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1720"><net_src comp="512" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1725"><net_src comp="518" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1730"><net_src comp="544" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1735"><net_src comp="550" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1740"><net_src comp="556" pin="4"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1745"><net_src comp="566" pin="4"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1750"><net_src comp="576" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1755"><net_src comp="580" pin="4"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1760"><net_src comp="590" pin="4"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1765"><net_src comp="620" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1770"><net_src comp="626" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1775"><net_src comp="652" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1780"><net_src comp="658" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1785"><net_src comp="664" pin="4"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1790"><net_src comp="678" pin="4"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1795"><net_src comp="688" pin="2"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1797"><net_src comp="1792" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1801"><net_src comp="694" pin="4"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1806"><net_src comp="704" pin="4"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1811"><net_src comp="714" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1816"><net_src comp="734" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1818"><net_src comp="1813" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1822"><net_src comp="754" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1824"><net_src comp="1819" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1828"><net_src comp="760" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1833"><net_src comp="764" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1838"><net_src comp="768" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1840"><net_src comp="1835" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1844"><net_src comp="773" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1846"><net_src comp="1841" pin="1"/><net_sink comp="293" pin=6"/></net>

<net id="1847"><net_src comp="1841" pin="1"/><net_sink comp="269" pin=6"/></net>

<net id="1851"><net_src comp="777" pin="1"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1856"><net_src comp="781" pin="1"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1861"><net_src comp="785" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1866"><net_src comp="321" pin="2"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1868"><net_src comp="1863" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1872"><net_src comp="789" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1877"><net_src comp="793" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1882"><net_src comp="797" pin="1"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1887"><net_src comp="801" pin="1"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1892"><net_src comp="805" pin="1"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1897"><net_src comp="337" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1902"><net_src comp="809" pin="3"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1907"><net_src comp="816" pin="1"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1912"><net_src comp="851" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1914"><net_src comp="1909" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1918"><net_src comp="857" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1923"><net_src comp="891" pin="2"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1925"><net_src comp="1920" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1929"><net_src comp="897" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1934"><net_src comp="341" pin="2"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1939"><net_src comp="346" pin="2"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1944"><net_src comp="351" pin="2"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1949"><net_src comp="356" pin="2"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="1954"><net_src comp="361" pin="2"/><net_sink comp="1951" pin=0"/></net>

<net id="1955"><net_src comp="1951" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1959"><net_src comp="366" pin="2"/><net_sink comp="1956" pin=0"/></net>

<net id="1960"><net_src comp="1956" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1964"><net_src comp="329" pin="2"/><net_sink comp="1961" pin=0"/></net>

<net id="1965"><net_src comp="1961" pin="1"/><net_sink comp="1602" pin=2"/></net>

<net id="1969"><net_src comp="901" pin="3"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1974"><net_src comp="908" pin="1"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1976"><net_src comp="1971" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1977"><net_src comp="1971" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1978"><net_src comp="1971" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1982"><net_src comp="952" pin="2"/><net_sink comp="1979" pin=0"/></net>

<net id="1983"><net_src comp="1979" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1984"><net_src comp="1979" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1988"><net_src comp="962" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1990"><net_src comp="1985" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1994"><net_src comp="968" pin="2"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1996"><net_src comp="1991" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="2000"><net_src comp="973" pin="1"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="2002"><net_src comp="1997" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="2006"><net_src comp="977" pin="3"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="2011"><net_src comp="996" pin="3"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="2016"><net_src comp="341" pin="2"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="2021"><net_src comp="346" pin="2"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="2026"><net_src comp="1016" pin="3"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="2028"><net_src comp="2023" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="2029"><net_src comp="2023" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="2030"><net_src comp="2023" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="2031"><net_src comp="2023" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="2035"><net_src comp="1053" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2036"><net_src comp="2032" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="2037"><net_src comp="2032" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="2038"><net_src comp="2032" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="2042"><net_src comp="1095" pin="3"/><net_sink comp="2039" pin=0"/></net>

<net id="2043"><net_src comp="2039" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="2047"><net_src comp="1137" pin="3"/><net_sink comp="2044" pin=0"/></net>

<net id="2048"><net_src comp="2044" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="2052"><net_src comp="356" pin="2"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="2057"><net_src comp="1182" pin="2"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="2062"><net_src comp="1188" pin="2"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="2067"><net_src comp="1194" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="2072"><net_src comp="1200" pin="2"/><net_sink comp="2069" pin=0"/></net>

<net id="2073"><net_src comp="2069" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="2077"><net_src comp="1247" pin="3"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="2082"><net_src comp="1255" pin="3"/><net_sink comp="2079" pin=0"/></net>

<net id="2083"><net_src comp="2079" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="2087"><net_src comp="1263" pin="1"/><net_sink comp="2084" pin=0"/></net>

<net id="2088"><net_src comp="2084" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="2089"><net_src comp="2084" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="2090"><net_src comp="2084" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="2091"><net_src comp="2084" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="2095"><net_src comp="1307" pin="2"/><net_sink comp="2092" pin=0"/></net>

<net id="2096"><net_src comp="2092" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="2097"><net_src comp="2092" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="2101"><net_src comp="1317" pin="2"/><net_sink comp="2098" pin=0"/></net>

<net id="2102"><net_src comp="2098" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="2103"><net_src comp="2098" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="2107"><net_src comp="1323" pin="2"/><net_sink comp="2104" pin=0"/></net>

<net id="2108"><net_src comp="2104" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="2109"><net_src comp="2104" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="2113"><net_src comp="1328" pin="1"/><net_sink comp="2110" pin=0"/></net>

<net id="2114"><net_src comp="2110" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="2115"><net_src comp="2110" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="2119"><net_src comp="1332" pin="3"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="2124"><net_src comp="1351" pin="3"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="2129"><net_src comp="341" pin="2"/><net_sink comp="2126" pin=0"/></net>

<net id="2130"><net_src comp="2126" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="2134"><net_src comp="346" pin="2"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="2139"><net_src comp="1371" pin="3"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="2141"><net_src comp="2136" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="2142"><net_src comp="2136" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="2143"><net_src comp="2136" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="2144"><net_src comp="2136" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="2148"><net_src comp="1408" pin="2"/><net_sink comp="2145" pin=0"/></net>

<net id="2149"><net_src comp="2145" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="2150"><net_src comp="2145" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="2151"><net_src comp="2145" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="2155"><net_src comp="1450" pin="3"/><net_sink comp="2152" pin=0"/></net>

<net id="2156"><net_src comp="2152" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="2160"><net_src comp="1492" pin="3"/><net_sink comp="2157" pin=0"/></net>

<net id="2161"><net_src comp="2157" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="2165"><net_src comp="356" pin="2"/><net_sink comp="2162" pin=0"/></net>

<net id="2166"><net_src comp="2162" pin="1"/><net_sink comp="1561" pin=1"/></net>

<net id="2170"><net_src comp="1537" pin="2"/><net_sink comp="2167" pin=0"/></net>

<net id="2171"><net_src comp="2167" pin="1"/><net_sink comp="1571" pin=1"/></net>

<net id="2175"><net_src comp="1543" pin="2"/><net_sink comp="2172" pin=0"/></net>

<net id="2176"><net_src comp="2172" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="2180"><net_src comp="1549" pin="2"/><net_sink comp="2177" pin=0"/></net>

<net id="2181"><net_src comp="2177" pin="1"/><net_sink comp="1575" pin=1"/></net>

<net id="2185"><net_src comp="1555" pin="2"/><net_sink comp="2182" pin=0"/></net>

<net id="2186"><net_src comp="2182" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="2190"><net_src comp="1602" pin="3"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="2195"><net_src comp="1609" pin="1"/><net_sink comp="2192" pin=0"/></net>

<net id="2196"><net_src comp="2192" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="2200"><net_src comp="1613" pin="1"/><net_sink comp="2197" pin=0"/></net>

<net id="2201"><net_src comp="2197" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="2202"><net_src comp="2197" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="2206"><net_src comp="1621" pin="1"/><net_sink comp="2203" pin=0"/></net>

<net id="2207"><net_src comp="2203" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="2211"><net_src comp="1625" pin="1"/><net_sink comp="2208" pin=0"/></net>

<net id="2212"><net_src comp="2208" pin="1"/><net_sink comp="244" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Dout | {2 3 40 41 42 43 44 45 46 47 }
	Port: self | {40 42 }
	Port: I_sum | {42 }
 - Input state : 
	Port: uz_FOC_sample : self | {1 }
	Port: uz_FOC_sample : Controller_id | {1 }
	Port: uz_FOC_sample : Controller_iq | {1 }
	Port: uz_FOC_sample : i_reference_Ampere | {1 }
	Port: uz_FOC_sample : i_actual_Ampere | {1 }
	Port: uz_FOC_sample : V_dc_volts | {1 }
	Port: uz_FOC_sample : omega_el_rad_per_sec | {1 }
	Port: uz_FOC_sample : output_volts_d | {1 }
	Port: uz_FOC_sample : output_volts_q | {1 }
	Port: uz_FOC_sample : I_sum | {9 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {38 39 40 41 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V | {38 39 40 41 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {38 39 40 41 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {38 39 40 41 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {38 39 40 41 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {38 39 40 41 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {38 39 40 41 }
  - Chain level:
	State 1
		icmp_ln23_2 : 1
		icmp_ln23_3 : 1
		icmp_ln23_4 : 1
		icmp_ln23_5 : 1
		icmp_ln23_8 : 1
		icmp_ln23_9 : 1
		icmp_ln23_10 : 1
		icmp_ln23_11 : 1
		icmp_ln53 : 1
		xor_ln25 : 1
		sext_ln38 : 1
		Dout_addr : 2
		sext_ln39 : 1
		Dout_addr_1 : 2
	State 2
		error : 1
		error_1 : 1
		mul1_i_i : 1
		mul4_i_i : 1
	State 3
	State 4
	State 5
		add_i_i : 1
	State 6
		preIntegrator : 1
		P_sum : 1
		preIntegrator_1 : 1
		P_sum_1 : 1
	State 7
	State 8
	State 9
		output_before_saturation : 1
		tmp_10 : 1
		trunc_ln35_1 : 1
		icmp_ln35_2 : 2
		icmp_ln35_3 : 2
		or_ln35_1 : 3
		mul7_i : 1
		tmp_27 : 1
		trunc_ln35_3 : 1
		icmp_ln35_6 : 2
		icmp_ln35_7 : 2
		or_ln35_3 : 3
		mul7_i1 : 1
	State 10
	State 11
	State 12
	State 13
		tmp_2 : 1
		trunc_ln23 : 1
		icmp_ln23 : 2
		icmp_ln23_1 : 2
		or_ln23 : 3
		and_ln23 : 3
		and_ln23_2 : 3
		tmp_s : 1
	State 14
		and_ln25 : 1
	State 15
		select_ln25 : 1
		output_0_i_i_i : 2
		tmp_17 : 1
	State 16
		and_ln49 : 1
		output : 1
		output_10 : 2
	State 17
	State 18
	State 19
		tmp_5 : 1
		trunc_ln35 : 1
		icmp_ln35 : 2
		icmp_ln35_1 : 2
		or_ln35 : 3
	State 20
		and_ln35 : 1
		select_ln35 : 1
		xor_ln35 : 1
		xor_ln35 : 1
		and_ln35 : 1
		and_ln35_1 : 1
		sign : 1
		bitcast_ln31 : 2
		tmp_14 : 3
		trunc_ln31 : 3
		bitcast_ln31_1 : 1
		tmp_15 : 2
		trunc_ln31_1 : 2
		icmp_ln31 : 4
		icmp_ln31_1 : 4
		icmp_ln31_2 : 3
		icmp_ln31_3 : 3
		tmp_16 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		output_before_saturation_1 : 1
	State 27
	State 28
	State 29
	State 30
		tmp_18 : 1
		trunc_ln23_2 : 1
		icmp_ln23_6 : 2
		icmp_ln23_7 : 2
		or_ln23_3 : 3
		and_ln23_5 : 3
		and_ln23_7 : 3
		tmp_23 : 1
	State 31
		and_ln25_1 : 1
	State 32
		select_ln25_1 : 1
		output_0_i_i_i1 : 2
		tmp_34 : 1
	State 33
		and_ln49_1 : 1
		output_6 : 1
		output_13 : 2
	State 34
	State 35
	State 36
		tmp_24 : 1
		trunc_ln35_2 : 1
		icmp_ln35_4 : 2
		icmp_ln35_5 : 2
		or_ln35_2 : 3
	State 37
		and_ln35_4 : 1
		select_ln35_4 : 1
		xor_ln35 : 1
		xor_ln35 : 1
		and_ln35 : 1
		and_ln35_5 : 1
		sign_2 : 1
		bitcast_ln31_2 : 2
		tmp_31 : 3
		trunc_ln31_2 : 3
		bitcast_ln31_3 : 1
		tmp_32 : 2
		trunc_ln31_3 : 2
		icmp_ln31_4 : 4
		icmp_ln31_5 : 4
		icmp_ln31_6 : 3
		icmp_ln31_7 : 3
		tmp_33 : 2
	State 38
	State 39
		tmp : 1
		self_ret9 : 1
	State 40
		write_ln38 : 1
	State 41
		tmp_1 : 1
		self_ret : 1
	State 42
		select_ln56 : 1
		store_ln49 : 2
		write_ln39 : 1
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_uz_FOC_SpaceVector_Limitation_q_1_fu_269 |    33   | 27.3711 |   3522  |   5075  |
|          | grp_uz_FOC_SpaceVector_Limitation_d_1_fu_293 |    33   | 26.0779 |   3490  |   5063  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_325                  |    3    |    0    |   128   |   135   |
|   fmul   |                  grp_fu_329                  |    3    |    0    |   128   |   135   |
|          |                  grp_fu_333                  |    3    |    0    |   128   |   135   |
|          |                  grp_fu_337                  |    3    |    0    |   128   |   135   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_317                  |    2    |    0    |   227   |   214   |
|          |                  grp_fu_321                  |    2    |    0    |   227   |   214   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |            decouple_voltage_fu_809           |    0    |    0    |    0    |    32   |
|          |           decouple_voltage_4_fu_901          |    0    |    0    |    0    |    32   |
|          |              select_ln25_fu_977              |    0    |    0    |    0    |    32   |
|          |                 output_fu_989                |    0    |    0    |    0    |    32   |
|          |               output_10_fu_996               |    0    |    0    |    0    |    32   |
|          |               output_8_fu_1016               |    0    |    0    |    0    |    32   |
|          |              select_ln35_fu_1064             |    0    |    0    |    0    |    32   |
|          |                 sign_fu_1095                 |    0    |    0    |    0    |    32   |
|          |             select_ln35_2_fu_1108            |    0    |    0    |    0    |    32   |
|          |                sign_1_fu_1137                |    0    |    0    |    0    |    32   |
|  select  |              select_ln47_fu_1247             |    0    |    0    |    0    |    32   |
|          |              old_I_sum_1_fu_1255             |    0    |    0    |    0    |    32   |
|          |             select_ln25_1_fu_1332            |    0    |    0    |    0    |    32   |
|          |               output_6_fu_1344               |    0    |    0    |    0    |    32   |
|          |               output_13_fu_1351              |    0    |    0    |    0    |    32   |
|          |               output_11_fu_1371              |    0    |    0    |    0    |    32   |
|          |             select_ln35_4_fu_1419            |    0    |    0    |    0    |    32   |
|          |                sign_2_fu_1450                |    0    |    0    |    0    |    32   |
|          |             select_ln35_6_fu_1463            |    0    |    0    |    0    |    32   |
|          |                sign_3_fu_1492                |    0    |    0    |    0    |    32   |
|          |             select_ln47_2_fu_1602            |    0    |    0    |    0    |    32   |
|          |              select_ln56_fu_1629             |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln23_2_fu_512              |    0    |    0    |    0    |    11   |
|          |              icmp_ln23_3_fu_518              |    0    |    0    |    0    |    20   |
|          |              icmp_ln23_4_fu_544              |    0    |    0    |    0    |    11   |
|          |              icmp_ln23_5_fu_550              |    0    |    0    |    0    |    20   |
|          |              icmp_ln23_8_fu_620              |    0    |    0    |    0    |    11   |
|          |              icmp_ln23_9_fu_626              |    0    |    0    |    0    |    20   |
|          |              icmp_ln23_10_fu_652             |    0    |    0    |    0    |    11   |
|          |              icmp_ln23_11_fu_658             |    0    |    0    |    0    |    20   |
|          |               icmp_ln53_fu_688               |    0    |    0    |    0    |    20   |
|          |              icmp_ln35_2_fu_839              |    0    |    0    |    0    |    11   |
|          |              icmp_ln35_3_fu_845              |    0    |    0    |    0    |    20   |
|          |              icmp_ln35_6_fu_879              |    0    |    0    |    0    |    11   |
|          |              icmp_ln35_7_fu_885              |    0    |    0    |    0    |    20   |
|          |               icmp_ln23_fu_930               |    0    |    0    |    0    |    11   |
|   icmp   |              icmp_ln23_1_fu_936              |    0    |    0    |    0    |    20   |
|          |               icmp_ln35_fu_1041              |    0    |    0    |    0    |    11   |
|          |              icmp_ln35_1_fu_1047             |    0    |    0    |    0    |    20   |
|          |               icmp_ln31_fu_1182              |    0    |    0    |    0    |    11   |
|          |              icmp_ln31_1_fu_1188             |    0    |    0    |    0    |    20   |
|          |              icmp_ln31_2_fu_1194             |    0    |    0    |    0    |    11   |
|          |              icmp_ln31_3_fu_1200             |    0    |    0    |    0    |    20   |
|          |              icmp_ln23_6_fu_1285             |    0    |    0    |    0    |    11   |
|          |              icmp_ln23_7_fu_1291             |    0    |    0    |    0    |    20   |
|          |              icmp_ln35_4_fu_1396             |    0    |    0    |    0    |    11   |
|          |              icmp_ln35_5_fu_1402             |    0    |    0    |    0    |    20   |
|          |              icmp_ln31_4_fu_1537             |    0    |    0    |    0    |    11   |
|          |              icmp_ln31_5_fu_1543             |    0    |    0    |    0    |    20   |
|          |              icmp_ln31_6_fu_1549             |    0    |    0    |    0    |    11   |
|          |              icmp_ln31_7_fu_1555             |    0    |    0    |    0    |    20   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                and_ln23_fu_952               |    0    |    0    |    0    |    2    |
|          |               and_ln23_2_fu_962              |    0    |    0    |    0    |    2    |
|          |                and_ln25_fu_968               |    0    |    0    |    0    |    2    |
|          |                and_ln49_fu_984               |    0    |    0    |    0    |    2    |
|          |              and_ln23_1_fu_1002              |    0    |    0    |    0    |    2    |
|          |              and_ln23_3_fu_1006              |    0    |    0    |    0    |    2    |
|          |              and_ln23_4_fu_1010              |    0    |    0    |    0    |    2    |
|          |               and_ln35_fu_1059               |    0    |    0    |    0    |    2    |
|          |               and_ln35_fu_1084               |    0    |    0    |    0    |    2    |
|          |              and_ln35_1_fu_1090              |    0    |    0    |    0    |    2    |
|          |              and_ln35_2_fu_1104              |    0    |    0    |    0    |    2    |
|          |               and_ln35_fu_1126               |    0    |    0    |    0    |    2    |
|          |              and_ln35_3_fu_1132              |    0    |    0    |    0    |    2    |
|          |               and_ln31_fu_1206               |    0    |    0    |    0    |    2    |
|          |              and_ln31_1_fu_1224              |    0    |    0    |    0    |    2    |
|          |              and_ln31_2_fu_1230              |    0    |    0    |    0    |    2    |
|    and   |               output_9_fu_1236               |    0    |    0    |    0    |    2    |
|          |              and_ln23_5_fu_1307              |    0    |    0    |    0    |    2    |
|          |              and_ln23_7_fu_1317              |    0    |    0    |    0    |    2    |
|          |              and_ln25_1_fu_1323              |    0    |    0    |    0    |    2    |
|          |              and_ln49_1_fu_1339              |    0    |    0    |    0    |    2    |
|          |              and_ln23_6_fu_1357              |    0    |    0    |    0    |    2    |
|          |              and_ln23_8_fu_1361              |    0    |    0    |    0    |    2    |
|          |              and_ln23_9_fu_1365              |    0    |    0    |    0    |    2    |
|          |              and_ln35_4_fu_1414              |    0    |    0    |    0    |    2    |
|          |               and_ln35_fu_1439               |    0    |    0    |    0    |    2    |
|          |              and_ln35_5_fu_1445              |    0    |    0    |    0    |    2    |
|          |              and_ln35_6_fu_1459              |    0    |    0    |    0    |    2    |
|          |               and_ln35_fu_1481               |    0    |    0    |    0    |    2    |
|          |              and_ln35_7_fu_1487              |    0    |    0    |    0    |    2    |
|          |              and_ln31_4_fu_1561              |    0    |    0    |    0    |    2    |
|          |              and_ln31_5_fu_1579              |    0    |    0    |    0    |    2    |
|          |              and_ln31_6_fu_1585              |    0    |    0    |    0    |    2    |
|          |               output_12_fu_1591              |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                xor_ln25_fu_714               |    0    |    0    |    0    |    32   |
|          |               xor_ln35_fu_1072               |    0    |    0    |    0    |    2    |
|          |               xor_ln35_fu_1078               |    0    |    0    |    0    |    2    |
|          |               xor_ln35_fu_1116               |    0    |    0    |    0    |    2    |
|          |               xor_ln35_fu_1121               |    0    |    0    |    0    |    2    |
|    xor   |               xor_ln31_fu_1210               |    0    |    0    |    0    |    2    |
|          |               xor_ln35_fu_1427               |    0    |    0    |    0    |    2    |
|          |               xor_ln35_fu_1433               |    0    |    0    |    0    |    2    |
|          |               xor_ln35_fu_1471               |    0    |    0    |    0    |    2    |
|          |               xor_ln35_fu_1476               |    0    |    0    |    0    |    2    |
|          |              xor_ln31_1_fu_1565              |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               or_ln35_1_fu_851               |    0    |    0    |    0    |    2    |
|          |               or_ln35_3_fu_891               |    0    |    0    |    0    |    2    |
|          |                or_ln23_fu_942                |    0    |    0    |    0    |    2    |
|          |               or_ln23_1_fu_948               |    0    |    0    |    0    |    2    |
|          |               or_ln23_2_fu_958               |    0    |    0    |    0    |    2    |
|          |                or_ln35_fu_1053               |    0    |    0    |    0    |    2    |
|          |                or_ln31_fu_1216               |    0    |    0    |    0    |    2    |
|    or    |               or_ln31_1_fu_1220              |    0    |    0    |    0    |    2    |
|          |            clamping_active_fu_1242           |    0    |    0    |    0    |    2    |
|          |               or_ln23_3_fu_1297              |    0    |    0    |    0    |    2    |
|          |               or_ln23_4_fu_1303              |    0    |    0    |    0    |    2    |
|          |               or_ln23_5_fu_1313              |    0    |    0    |    0    |    2    |
|          |               or_ln35_2_fu_1408              |    0    |    0    |    0    |    2    |
|          |               or_ln31_2_fu_1571              |    0    |    0    |    0    |    2    |
|          |               or_ln31_3_fu_1575              |    0    |    0    |    0    |    2    |
|          |           clamping_active_1_fu_1597          |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |        output_volts_q_read_read_fu_176       |    0    |    0    |    0    |    0    |
|          |        output_volts_d_read_read_fu_182       |    0    |    0    |    0    |    0    |
|          |     omega_el_rad_per_sec_read_read_fu_188    |    0    |    0    |    0    |    0    |
|          |          V_dc_volts_read_read_fu_194         |    0    |    0    |    0    |    0    |
|   read   |       i_actual_Ampere_read_read_fu_200       |    0    |    0    |    0    |    0    |
|          |      i_reference_Ampere_read_read_fu_206     |    0    |    0    |    0    |    0    |
|          |             self_read_read_fu_212            |    0    |    0    |    0    |    0    |
|          |        Controller_iq_read_read_fu_218        |    0    |    0    |    0    |    0    |
|          |        Controller_id_read_read_fu_224        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_230             |    0    |    0    |    0    |    0    |
|          |             grp_writeresp_fu_237             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               grp_write_fu_244               |    0    |    0    |    0    |    0    |
|   write  |            write_ln38_write_fu_251           |    0    |    0    |    0    |    0    |
|          |            write_ln39_write_fu_260           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_341                  |    0    |    0    |    0    |    0    |
|          |                  grp_fu_346                  |    0    |    0    |    0    |    0    |
|   fcmp   |                  grp_fu_351                  |    0    |    0    |    0    |    0    |
|          |                  grp_fu_356                  |    0    |    0    |    0    |    0    |
|          |                  grp_fu_361                  |    0    |    0    |    0    |    0    |
|          |                  grp_fu_366                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 empty_fu_414                 |    0    |    0    |    0    |    0    |
|          |                empty_49_fu_428               |    0    |    0    |    0    |    0    |
|          |               trunc_ln44_fu_468              |    0    |    0    |    0    |    0    |
|          |              trunc_ln44_1_fu_576             |    0    |    0    |    0    |    0    |
|          |           decoupling_select_fu_674           |    0    |    0    |    0    |    0    |
|          |              trunc_ln35_1_fu_835             |    0    |    0    |    0    |    0    |
|          |              trunc_ln35_3_fu_875             |    0    |    0    |    0    |    0    |
|   trunc  |               trunc_ln23_fu_926              |    0    |    0    |    0    |    0    |
|          |              trunc_ln35_fu_1037              |    0    |    0    |    0    |    0    |
|          |              trunc_ln31_fu_1160              |    0    |    0    |    0    |    0    |
|          |             trunc_ln31_1_fu_1178             |    0    |    0    |    0    |    0    |
|          |             trunc_ln23_2_fu_1281             |    0    |    0    |    0    |    0    |
|          |             trunc_ln35_2_fu_1392             |    0    |    0    |    0    |    0    |
|          |             trunc_ln31_2_fu_1515             |    0    |    0    |    0    |    0    |
|          |             trunc_ln31_3_fu_1533             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 p_cast_fu_418                |    0    |    0    |    0    |    0    |
|          |                p_cast1_fu_432                |    0    |    0    |    0    |    0    |
|          |                trunc_ln_fu_458               |    0    |    0    |    0    |    0    |
|          |               trunc_ln2_fu_472               |    0    |    0    |    0    |    0    |
|          |              trunc_ln46_1_fu_482             |    0    |    0    |    0    |    0    |
|          |                 tmp_3_fu_492                 |    0    |    0    |    0    |    0    |
|          |              trunc_ln23_1_fu_502             |    0    |    0    |    0    |    0    |
|          |                 tmp_6_fu_524                 |    0    |    0    |    0    |    0    |
|          |              trunc_ln23_3_fu_534             |    0    |    0    |    0    |    0    |
|          |               trunc_ln5_fu_556               |    0    |    0    |    0    |    0    |
|          |              trunc_ln43_1_fu_566             |    0    |    0    |    0    |    0    |
|          |              trunc_ln46_2_fu_580             |    0    |    0    |    0    |    0    |
|          |              trunc_ln46_3_fu_590             |    0    |    0    |    0    |    0    |
|          |                 tmp_19_fu_600                |    0    |    0    |    0    |    0    |
|          |              trunc_ln23_5_fu_610             |    0    |    0    |    0    |    0    |
|          |                 tmp_21_fu_632                |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln23_7_fu_642             |    0    |    0    |    0    |    0    |
|          |              trunc_ln51_1_fu_664             |    0    |    0    |    0    |    0    |
|          |              trunc_ln20_2_fu_678             |    0    |    0    |    0    |    0    |
|          |               trunc_ln6_fu_694               |    0    |    0    |    0    |    0    |
|          |              trunc_ln20_1_fu_704             |    0    |    0    |    0    |    0    |
|          |               trunc_ln7_fu_720               |    0    |    0    |    0    |    0    |
|          |               trunc_ln8_fu_740               |    0    |    0    |    0    |    0    |
|          |                 tmp_10_fu_825                |    0    |    0    |    0    |    0    |
|          |                 tmp_27_fu_865                |    0    |    0    |    0    |    0    |
|          |                 tmp_2_fu_916                 |    0    |    0    |    0    |    0    |
|          |                 tmp_5_fu_1027                |    0    |    0    |    0    |    0    |
|          |                tmp_14_fu_1150                |    0    |    0    |    0    |    0    |
|          |                tmp_15_fu_1168                |    0    |    0    |    0    |    0    |
|          |                tmp_18_fu_1271                |    0    |    0    |    0    |    0    |
|          |                tmp_24_fu_1382                |    0    |    0    |    0    |    0    |
|          |                tmp_31_fu_1505                |    0    |    0    |    0    |    0    |
|          |                tmp_32_fu_1523                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| bitselect|                 tmp_35_fu_442                |    0    |    0    |    0    |    0    |
|          |                 tmp_36_fu_450                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln38_fu_730               |    0    |    0    |    0    |    0    |
|          |               sext_ln39_fu_750               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_1609                 |    0    |    0    |    0    |    0    |
|extractvalue|               self_ret9_fu_1613              |    0    |    0    |    0    |    0    |
|          |                 tmp_1_fu_1621                |    0    |    0    |    0    |    0    |
|          |               self_ret_fu_1625               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    82   |  53.449 |   7978  |  12416  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------------------------------------------------------------------------------------------+--------+--------+--------+
|                                                                                                          |  BRAM  |   FF   |   LUT  |
+----------------------------------------------------------------------------------------------------------+--------+--------+--------+
|pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V|    2   |    0   |    0   |
|                  pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V                 |    0   |    6   |    6   |
|   pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V   |    2   |    0   |    0   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V   |    0   |   52   |   13   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V   |    2   |    0   |    0   |
|       pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V       |    1   |    0   |    0   |
|        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V        |    0   |    8   |    4   |
+----------------------------------------------------------------------------------------------------------+--------+--------+--------+
|                                                   Total                                                  |    7   |   66   |   23   |
+----------------------------------------------------------------------------------------------------------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       Dout_addr_1_reg_1819       |   32   |
|        Dout_addr_reg_1813        |   32   |
|         P_sum_1_reg_1894         |   32   |
|     V_dc_volts_read_reg_1654     |   32   |
|        and_ln23_2_reg_1985       |    1   |
|        and_ln23_5_reg_2092       |    1   |
|        and_ln23_7_reg_2098       |    1   |
|         and_ln23_reg_1979        |    1   |
|        and_ln25_1_reg_2104       |    1   |
|         and_ln25_reg_1991        |    1   |
|       bitcast_ln25_reg_1858      |   32   |
|      bitcast_ln43_1_reg_1884     |   32   |
|       bitcast_ln43_reg_1874      |   32   |
|      bitcast_ln44_1_reg_1889     |   32   |
|       bitcast_ln44_reg_1879      |   32   |
|      bitcast_ln46_1_reg_1997     |   32   |
|      bitcast_ln46_2_reg_2084     |   32   |
|      bitcast_ln46_3_reg_2110     |   32   |
|       bitcast_ln46_reg_1971      |   32   |
|      bitcast_ln51_1_reg_1926     |   32   |
|       bitcast_ln51_reg_1915      |   32   |
|         config_1_reg_1853        |   32   |
|         config_2_reg_1869        |   32   |
|          config_reg_1848         |   32   |
|    decouple_voltage_4_reg_1966   |   32   |
|     decouple_voltage_reg_1899    |   32   |
|         empty_49_reg_1670        |   32   |
|          empty_reg_1660          |   32   |
|         error_1_reg_1863         |   32   |
|        fcmp_ln35_reg_1936        |    1   |
|        fcmp_ln35_reg_1941        |    1   |
|        fcmp_ln35_reg_1951        |    1   |
|        fcmp_ln35_reg_1956        |    1   |
|    i_actual_Ampere_d_reg_1835    |   32   |
|    i_actual_Ampere_q_reg_1841    |   32   |
|   i_reference_Ampere_d_reg_1825  |   32   |
|   i_reference_Ampere_q_reg_1830  |   32   |
|       icmp_ln23_10_reg_1772      |    1   |
|       icmp_ln23_11_reg_1777      |    1   |
|       icmp_ln23_2_reg_1717       |    1   |
|       icmp_ln23_3_reg_1722       |    1   |
|       icmp_ln23_4_reg_1727       |    1   |
|       icmp_ln23_5_reg_1732       |    1   |
|       icmp_ln23_8_reg_1762       |    1   |
|       icmp_ln23_9_reg_1767       |    1   |
|       icmp_ln31_1_reg_2059       |    1   |
|       icmp_ln31_2_reg_2064       |    1   |
|       icmp_ln31_3_reg_2069       |    1   |
|       icmp_ln31_4_reg_2167       |    1   |
|       icmp_ln31_5_reg_2172       |    1   |
|       icmp_ln31_6_reg_2177       |    1   |
|       icmp_ln31_7_reg_2182       |    1   |
|        icmp_ln31_reg_2054        |    1   |
|        icmp_ln53_reg_1792        |    1   |
|         mul7_i1_reg_1961         |   32   |
|       old_I_sum_1_reg_2079       |   32   |
|        old_I_sum_reg_1904        |   32   |
|omega_el_rad_per_sec_read_reg_1646|   32   |
|        or_ln35_1_reg_1909        |    1   |
|        or_ln35_2_reg_2145        |    1   |
|        or_ln35_3_reg_1920        |    1   |
|         or_ln35_reg_2032         |    1   |
|        output_10_reg_2008        |   32   |
|        output_11_reg_2136        |   32   |
|        output_13_reg_2121        |   32   |
|         output_8_reg_2023        |   32   |
|         p_cast1_reg_1675         |   32   |
|          p_cast_reg_1665         |   32   |
|              reg_371             |   32   |
|              reg_379             |   32   |
|              reg_385             |   32   |
|              reg_397             |   32   |
|              reg_405             |   32   |
|      select_ln25_1_reg_2116      |   32   |
|       select_ln25_reg_2003       |   32   |
|      select_ln47_2_reg_2187      |   32   |
|       select_ln47_reg_2074       |   32   |
|        self_read_reg_1680        |   288  |
|        self_ret9_reg_2197        |   288  |
|         self_ret_reg_2208        |   288  |
|          sign_1_reg_2044         |   32   |
|          sign_2_reg_2152         |   32   |
|          sign_3_reg_2157         |   32   |
|           sign_reg_2039          |   32   |
|          tmp_11_reg_1931         |    1   |
|          tmp_13_reg_2049         |    1   |
|          tmp_1_reg_2203          |   32   |
|          tmp_20_reg_2126         |    1   |
|          tmp_22_reg_2131         |    1   |
|          tmp_28_reg_1946         |    1   |
|          tmp_30_reg_2162         |    1   |
|          tmp_35_reg_1685         |    1   |
|          tmp_36_reg_1691         |    1   |
|          tmp_4_reg_2013          |    1   |
|          tmp_7_reg_2018          |    1   |
|           tmp_reg_2192           |   32   |
|       trunc_ln20_1_reg_1803      |   32   |
|       trunc_ln20_2_reg_1787      |   32   |
|        trunc_ln2_reg_1707        |   32   |
|       trunc_ln43_1_reg_1742      |   32   |
|       trunc_ln44_1_reg_1747      |   32   |
|        trunc_ln44_reg_1702       |   32   |
|       trunc_ln46_1_reg_1712      |   32   |
|       trunc_ln46_2_reg_1752      |   32   |
|       trunc_ln46_3_reg_1757      |   32   |
|       trunc_ln51_1_reg_1782      |   32   |
|        trunc_ln5_reg_1737        |   32   |
|        trunc_ln6_reg_1798        |   32   |
|         trunc_ln_reg_1697        |   32   |
|         xor_ln25_reg_1808        |   32   |
+----------------------------------+--------+
|               Total              |  3017  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_230 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_237 |  p0  |   2  |   1  |    2   |
|   grp_write_fu_244   |  p2  |   2  |  288 |   576  ||    9    |
|      grp_fu_317      |  p0  |  11  |  32  |   352  ||    50   |
|      grp_fu_317      |  p1  |  14  |  32  |   448  ||    59   |
|      grp_fu_321      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_321      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_325      |  p0  |   4  |  32  |   128  ||    21   |
|      grp_fu_325      |  p1  |   7  |  32  |   224  ||    38   |
|      grp_fu_329      |  p0  |   4  |  32  |   128  ||    21   |
|      grp_fu_329      |  p1  |   6  |  32  |   192  ||    33   |
|      grp_fu_333      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_333      |  p1  |   3  |  32  |   96   ||    15   |
|      grp_fu_337      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_341      |  p0  |   9  |  32  |   288  ||    44   |
|      grp_fu_341      |  p1  |  13  |  32  |   416  ||    56   |
|      grp_fu_346      |  p0  |   5  |  32  |   160  ||    27   |
|      grp_fu_346      |  p1  |   3  |  32  |   96   ||    15   |
|      grp_fu_351      |  p0  |   3  |  32  |   96   ||    15   |
|      grp_fu_356      |  p0  |   3  |  32  |   96   ||    15   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  3556  || 14.7146 ||   454   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   82   |   53   |  7978  |  12416 |
|   Memory  |    7   |    -   |    -   |   66   |   23   |
|Multiplexer|    -   |    -   |   14   |    -   |   454  |
|  Register |    -   |    -   |    -   |  3017  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   82   |   68   |  11061 |  12893 |
+-----------+--------+--------+--------+--------+--------+
