/*
 * RISC-V emulation for qemu: main translation routines.
 *
 * Copyright (c) 2016-2017 Sagar Karandikar, sagark@eecs.berkeley.edu
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2 or later, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "qemu/osdep.h"
#include "qemu/log.h"
#include "cpu.h"
#include "tcg/tcg-op.h"
#include "exec/helper-proto.h"
#include "exec/helper-gen.h"
#include "exec/target_page.h"
#include "exec/translator.h"
#include "exec/translation-block.h"
#include "exec/log.h"
#include "exec/log_instr.h"
#include "semihosting/semihost.h"

#include "internals.h"

#define HELPER_H "helper.h"
#include "exec/helper-info.c.inc"
#undef  HELPER_H

#include "tcg/tcg-cpu.h"

/* global register indices */
#ifdef TARGET_CHERI
#include "cheri-lazy-capregs.h"
static TCGv _cpu_cursors_do_not_access_directly[32];
static TCGv cpu_pc;  // Note: this is PCC.cursor
#else
static TCGv cpu_gpr[32], cpu_gprh[32], cpu_pc;
#endif
#ifdef CONFIG_RVFI_DII
TCGv_i32 cpu_rvfi_available_fields;
#endif
static TCGv cpu_vl, cpu_vstart;
static TCGv_i64 cpu_fpr[32]; /* assume F and D extensions */
static TCGv_cap_checked_ptr load_res;
static TCGv load_val;

/*
 * If an operation is being performed on less than TARGET_LONG_BITS,
 * it may require the inputs to be sign- or zero-extended; which will
 * depend on the exact operation being performed.
 */
typedef enum {
    EXT_NONE,
    EXT_SIGN,
    EXT_ZERO,
} DisasExtend;

typedef struct DisasContext {
    DisasContextBase base;
    target_ulong cur_insn_len;
    target_ulong pc_save;
    target_ulong pc_succ_insn;
    target_ulong priv_ver;
    RISCVMXL misa_mxl_max;
    RISCVMXL xl;
    RISCVMXL address_xl;
    uint32_t misa_ext;
    uint32_t opcode;
    RISCVExtStatus mstatus_fs;
    RISCVExtStatus mstatus_vs;
    uint32_t mem_idx;
    uint32_t priv;
    /*
     * Remember the rounding mode encoded in the previous fp instruction,
     * which we have already installed into env->fp_status.  Or -1 for
     * no previous fp instruction.  Note that we exit the TB when writing
     * to any system register, which includes CSR_FRM, so we do not have
     * to reset this known value.
     */
    int frm;
    RISCVMXL ol;
    bool virt_inst_excp;
    bool virt_enabled;
    const RISCVCPUConfig *cfg_ptr;
#ifdef TARGET_CHERI
    bool capmode;
    bool hybrid;
    bool cre;
#ifdef TARGET_CHERI_RISCV_V9
    bool cheri_v9_semantics;
#endif
#endif
    /* vector extension */
    bool vill;
    /*
     * Encode LMUL to lmul as follows:
     *     LMUL    vlmul    lmul
     *      1       000       0
     *      2       001       1
     *      4       010       2
     *      8       011       3
     *      -       100       -
     *     1/8      101      -3
     *     1/4      110      -2
     *     1/2      111      -1
     */
    int8_t lmul;
    uint8_t sew;
    uint8_t vta;
    uint8_t vma;
    bool cfg_vta_all_1s;
    bool vstart_eq_zero;
    bool vl_eq_vlmax;
    CPUState *cs;
    TCGv zero;
    /* actual address width */
    uint8_t addr_xl;
    bool addr_signed;
    /* Ztso */
    bool ztso;
    /* Use icount trigger for native debug */
    bool itrigger;
    /* FRM is known to contain a valid value. */
    bool frm_valid;
    bool insn_start_updated;
    const GPtrArray *decoders;
    /* zicfilp extension. fcfi_enabled, lp expected or not */
    bool fcfi_enabled;
    bool fcfi_lp_expected;
    /* zicfiss extension, if shadow stack was enabled during TB gen */
    bool bcfi_enabled;
} DisasContext;

static inline void gen_check_branch_target_dynamic(DisasContext *ctx, TCGv addr);

#ifdef CONFIG_DEBUG_TCG
#define gen_mark_pc_updated() tcg_gen_movi_tl(_pc_is_current, 1)
#else
#define gen_mark_pc_updated() ((void)0)
#endif

static inline bool has_ext(DisasContext *ctx, uint32_t ext)
{
    return ctx->misa_ext & ext;
}

#ifdef TARGET_RISCV32
#define get_xl(ctx)    MXL_RV32
#elif defined(CONFIG_USER_ONLY)
#define get_xl(ctx)    MXL_RV64
#else
#define get_xl(ctx)    ((ctx)->xl)
#endif

#ifdef TARGET_RISCV32
#define get_address_xl(ctx)    MXL_RV32
#elif defined(CONFIG_USER_ONLY)
#define get_address_xl(ctx)    MXL_RV64
#else
#define get_address_xl(ctx)    ((ctx)->address_xl)
#endif

#define mxl_memop(ctx) ((get_xl(ctx) + 1) | MO_TE)

/* The word size for this machine mode. */
static inline int __attribute__((unused)) get_xlen(DisasContext *ctx)
{
    return 16 << get_xl(ctx);
}

/* The operation length, as opposed to the xlen. */
#ifdef TARGET_RISCV32
#define get_ol(ctx)    MXL_RV32
#else
#define get_ol(ctx)    ((ctx)->ol)
#endif

static inline int get_olen(DisasContext *ctx)
{
    return 16 << get_ol(ctx);
}

/* The maximum register length */
#ifdef TARGET_RISCV32
#define get_xl_max(ctx)    MXL_RV32
#else
#define get_xl_max(ctx)    ((ctx)->misa_mxl_max)
#endif

/*
 * RISC-V requires NaN-boxing of narrower width floating point values.
 * This applies when a 32-bit value is assigned to a 64-bit FP register.
 * For consistency and simplicity, we nanbox results even when the RVD
 * extension is not present.
 */
static void gen_nanbox_s(TCGv_i64 out, TCGv_i64 in)
{
    tcg_gen_ori_i64(out, in, MAKE_64BIT_MASK(32, 32));
}

static void gen_nanbox_h(TCGv_i64 out, TCGv_i64 in)
{
    tcg_gen_ori_i64(out, in, MAKE_64BIT_MASK(16, 48));
}

/*
 * A narrow n-bit operation, where n < FLEN, checks that input operands
 * are correctly Nan-boxed, i.e., all upper FLEN - n bits are 1.
 * If so, the least-significant bits of the input are used, otherwise the
 * input value is treated as an n-bit canonical NaN (v2.2 section 9.2).
 *
 * Here, the result is always nan-boxed, even the canonical nan.
 */
static void gen_check_nanbox_h(TCGv_i64 out, TCGv_i64 in)
{
    TCGv_i64 t_max = tcg_constant_i64(0xffffffffffff0000ull);
    TCGv_i64 t_nan = tcg_constant_i64(0xffffffffffff7e00ull);

    tcg_gen_movcond_i64(TCG_COND_GEU, out, in, t_max, in, t_nan);
}

static void gen_check_nanbox_s(TCGv_i64 out, TCGv_i64 in)
{
    TCGv_i64 t_max = tcg_constant_i64(0xffffffff00000000ull);
    TCGv_i64 t_nan = tcg_constant_i64(0xffffffff7fc00000ull);

    tcg_gen_movcond_i64(TCG_COND_GEU, out, in, t_max, in, t_nan);
}

static void decode_save_opc(DisasContext *ctx, target_ulong excp_uw2)
{
    assert(!ctx->insn_start_updated);
    ctx->insn_start_updated = true;
    tcg_set_insn_start_param(ctx->base.insn_start, 1, ctx->opcode);
    tcg_set_insn_start_param(ctx->base.insn_start, 2, excp_uw2);
}

static void gen_pc_plus_diff(TCGv target, DisasContext *ctx,
                             target_long diff)
{
    target_ulong dest = ctx->base.pc_next + diff;

    assert(ctx->pc_save != -1);
    if (tb_cflags(ctx->base.tb) & CF_PCREL) {
        tcg_gen_addi_tl(target, cpu_pc, dest - ctx->pc_save);
        if (get_xl(ctx) == MXL_RV32) {
            tcg_gen_ext32s_tl(target, target);
        }
    } else {
        if (get_xl(ctx) == MXL_RV32) {
            dest = (int32_t)dest;
        }
        tcg_gen_movi_tl(target, dest);
    }

}

static void gen_update_pc(DisasContext *ctx, target_long diff)
{
    gen_pc_plus_diff(cpu_pc, ctx, diff);
    gen_mark_pc_updated();
    ctx->pc_save = ctx->base.pc_next + diff;
}

static void gen_set_pc(DisasContext *ctx, TCGv dest)
{
    tcg_gen_mov_tl(cpu_pc, dest);
}

static void gen_set_pc_imm(DisasContext *ctx, target_ulong dest)
{
    gen_update_pc(ctx, dest - ctx->base.pc_next);
}

static void generate_exception(DisasContext *ctx, RISCVException excp)
{
    gen_update_pc(ctx, 0);
    gen_helper_raise_exception(tcg_env, tcg_constant_i32(excp));
    ctx->base.is_jmp = DISAS_NORETURN;
}

static void gen_exception_illegal(DisasContext *ctx)
{
    tcg_gen_st_i32(tcg_constant_i32(ctx->opcode), tcg_env,
                   offsetof(CPURISCVState, bins));
    if (ctx->virt_inst_excp) {
        generate_exception(ctx, RISCV_EXCP_VIRT_INSTRUCTION_FAULT);
    } else {
        generate_exception(ctx, RISCV_EXCP_ILLEGAL_INST);
    }
}

static void gen_exception_inst_addr_mis(DisasContext *ctx, TCGv target)
{
    tcg_gen_st_tl(target, tcg_env, offsetof(CPURISCVState, badaddr));
    generate_exception(ctx, RISCV_EXCP_INST_ADDR_MIS);
}

static void gen_check_branch_target(DisasContext *ctx, target_ulong dest);

static void lookup_and_goto_ptr(DisasContext *ctx)
{
#ifndef CONFIG_USER_ONLY
    if (ctx->itrigger) {
        gen_helper_itrigger_match(tcg_env);
    }
#endif
    tcg_gen_lookup_and_goto_ptr();
}

static void exit_tb(DisasContext *ctx)
{
#ifndef CONFIG_USER_ONLY
    if (ctx->itrigger) {
        gen_helper_itrigger_match(tcg_env);
    }
#endif
    tcg_gen_exit_tb(NULL, 0);
}

static void gen_goto_tb(DisasContext *ctx, int n, target_long diff,
                        bool bounds_check)
{
    target_ulong dest = ctx->base.pc_next + diff;
    if (bounds_check) {
#ifdef TARGET_CHERI
        if (tb_cflags(ctx->base.tb) & CF_PCREL) {
            TCGv target_pc = tcg_temp_new();
            gen_pc_plus_diff(target_pc, ctx, diff);
            gen_check_branch_target_dynamic(ctx, target_pc);
        } else {
            gen_check_branch_target(ctx, dest);
        }
#else
        if (tb_cflags(ctx->base.tb) & CF_PCREL) {
            TCGv target_pc = tcg_temp_new();
            gen_pc_plus_diff(target_pc, ctx, diff);
            gen_check_branch_target_dynamic(ctx, target_pc);
        } else {
            gen_check_branch_target(ctx, dest);
        }
#endif
    }

     /*
      * Under itrigger, instruction executes one by one like singlestep,
      * direct block chain benefits will be small.
      */
    if (translator_use_goto_tb(&ctx->base, dest) && !ctx->itrigger) {
        /*
         * For pcrel, the pc must always be up-to-date on entry to
         * the linked TB, so that it can use simple additions for all
         * further adjustments.  For !pcrel, the linked TB is compiled
         * to know its full virtual address, so we can delay the
         * update to pc to the unlinked path.  A long chain of links
         * can thus avoid many updates to the PC.
         */
        if (tb_cflags(ctx->base.tb) & CF_PCREL) {
            gen_update_pc(ctx, diff);
            tcg_gen_goto_tb(n);
        } else {
            gen_update_pc(ctx, diff);
            tcg_gen_goto_tb(n);
        }
        tcg_gen_exit_tb(ctx->base.tb, n);
    } else {
        gen_update_pc(ctx, diff);
        lookup_and_goto_ptr(ctx);
    }
}

/*
 * Wrappers for getting reg values.
 *
 * The $zero register does not have cpu_gpr[0] allocated -- we supply the
 * constant zero as a source, and an uninitialized sink as destination.
 *
 * Further, we may provide an extension for word operations.
 */
static TCGv get_gpr(DisasContext *ctx, int reg_num, DisasExtend ext)
{
    TCGv t;
#ifdef TARGET_CHERI
    TCGv *cpu_gpr_cursors = _cpu_cursors_do_not_access_directly;
#else
    TCGv *cpu_gpr_cursors = cpu_gpr;
#endif

    if (reg_num == 0) {
        return ctx->zero;
    }

    switch (get_ol(ctx)) {
    case MXL_RV32:
        switch (ext) {
        case EXT_NONE:
            break;
        case EXT_SIGN:
            t = tcg_temp_new();
            tcg_gen_ext32s_tl(t, cpu_gpr_cursors[reg_num]);
            return t;
        case EXT_ZERO:
            t = tcg_temp_new();
            tcg_gen_ext32u_tl(t, cpu_gpr_cursors[reg_num]);
            return t;
        default:
            g_assert_not_reached();
        }
        break;
    case MXL_RV64:
    case MXL_RV128:
        break;
    default:
        g_assert_not_reached();
    }
    return cpu_gpr_cursors[reg_num];
}

static void gen_get_gpr(DisasContext *ctx, TCGv t, int reg_num)
{
    tcg_gen_mov_tl(t, get_gpr(ctx, reg_num, EXT_NONE));
}

#ifndef TARGET_CHERI
static TCGv get_gprh(DisasContext *ctx, int reg_num)
{
    assert(get_xl(ctx) == MXL_RV128);
    if (reg_num == 0) {
        return ctx->zero;
    }
    return cpu_gprh[reg_num];
}
#endif

static TCGv dest_gpr(DisasContext *ctx, int reg_num)
{
    if (reg_num == 0 || get_olen(ctx) < TARGET_LONG_BITS) {
        return tcg_temp_new();
    }
#ifdef TARGET_CHERI
    return _cpu_cursors_do_not_access_directly[reg_num];
#else
    return cpu_gpr[reg_num];
#endif
}

#ifndef TARGET_CHERI
static TCGv dest_gprh(DisasContext *ctx, int reg_num)
{
    if (reg_num == 0) {
        return tcg_temp_new();
    }
    return cpu_gprh[reg_num];
}
#endif

#include "cheri-translate-utils.h"

static void _gen_set_gpr(DisasContext *ctx, int reg_num, TCGv t,
                        bool clear_pesbt)
{
    if (reg_num != 0) {
#ifdef TARGET_CHERI
        TCGv *dest_gpr = _cpu_cursors_do_not_access_directly;
        if (clear_pesbt) {
            // Reset the register type to int.
            gen_lazy_cap_set_int(ctx, reg_num);
        }
#else
        TCGv *dest_gpr = cpu_gpr;
#endif
        switch (get_ol(ctx)) {
        case MXL_RV32:
            tcg_gen_ext32s_tl(dest_gpr[reg_num], t);
            break;
        case MXL_RV64:
        case MXL_RV128:
            tcg_gen_mov_tl(dest_gpr[reg_num], t);
            break;
        default:
            g_assert_not_reached();
        }
#ifndef TARGET_CHERI
        if (get_xl_max(ctx) == MXL_RV128) {
            tcg_gen_sari_tl(cpu_gprh[reg_num], cpu_gpr[reg_num], 63);
        }
#endif
        gen_rvfi_dii_set_field_const_i8(INTEGER, rd_addr, reg_num);
        gen_rvfi_dii_set_field_zext_tl(INTEGER, rd_wdata, t);
#ifdef CONFIG_TCG_LOG_INSTR
        // Log GPR writes here
        if (qemu_ctx_logging_enabled(ctx)) {
            gen_helper_riscv_log_gpr_write(tcg_env, tcg_constant_i32(reg_num),
                                           t);
        }
#endif
    }
}

static void gen_set_gpri(DisasContext *ctx, int reg_num, target_long imm)
{
    if (reg_num != 0) {
#ifdef TARGET_CHERI
        TCGv *dest_gpr = _cpu_cursors_do_not_access_directly;
        /* Reset the register type to int. */
        gen_lazy_cap_set_int(ctx, reg_num);
#else
        TCGv *dest_gpr = cpu_gpr;
#endif
        switch (get_ol(ctx)) {
        case MXL_RV32:
            tcg_gen_movi_tl(dest_gpr[reg_num], (int32_t)imm);
            break;
        case MXL_RV64:
        case MXL_RV128:
            tcg_gen_movi_tl(dest_gpr[reg_num], imm);
            break;
        default:
            g_assert_not_reached();
        }
#ifndef TARGET_CHERI
        if (get_xl_max(ctx) == MXL_RV128) {
            tcg_gen_movi_tl(cpu_gprh[reg_num], -(imm < 0));
        }
#endif
    }
}

#define gen_set_gpr(ctx, reg_num_dst, t) _gen_set_gpr(ctx, reg_num_dst, t, true)
#define gen_set_gpr_const(ctx, reg_num_dst, t) gen_set_gpri(ctx, reg_num_dst, t)

#ifndef TARGET_CHERI
static void gen_set_gpr128(DisasContext *ctx, int reg_num, TCGv rl, TCGv rh)
{
    assert(get_ol(ctx) == MXL_RV128);
    if (reg_num != 0) {
        tcg_gen_mov_tl(cpu_gpr[reg_num], rl);
        tcg_gen_mov_tl(cpu_gprh[reg_num], rh);
    }
}
#endif

#ifdef CONFIG_TCG_LOG_INSTR
static inline void gen_riscv_log_instr(DisasContext *ctx, uint32_t opcode,
                                       int width)
{
    if (qemu_ctx_logging_enabled(ctx)) {
        TCGv tpc = tcg_constant_tl(ctx->base.pc_next);
        TCGv_i32 topc = tcg_constant_i32(opcode);
        TCGv_i32 twidth = tcg_constant_i32(width);
        // TODO(am2419): bswap opcode if target byte-order != host byte-order
        gen_helper_riscv_log_instr(tcg_env, tpc, topc, twidth);
    }
}

#else /* ! CONFIG_TCG_LOG_INSTR */
#define gen_riscv_log_instr(ctx, opcode, width) ((void)0)
#endif /* ! CONFIG_TCG_LOG_INSTR */

#define gen_riscv_log_instr16(ctx, opcode)              \
    gen_riscv_log_instr(ctx, opcode, sizeof(uint16_t))
#define gen_riscv_log_instr32(ctx, opcode)              \
    gen_riscv_log_instr(ctx, opcode, sizeof(uint32_t))


void cheri_tcg_save_pc(DisasContextBase *db)
{
    DisasContext *ctx = container_of(db, DisasContext, base);
    gen_set_pc_imm(ctx, db->pc_next);
}
// We have to call gen_set_pc_imm() before setting DISAS_NORETURN (see
// generate_exception())
void cheri_tcg_prepare_for_unconditional_exception(DisasContextBase *db)
{
    cheri_tcg_save_pc(db);
    db->is_jmp = DISAS_NORETURN;
}

static TCGv_i64 get_fpr_hs(DisasContext *ctx, int reg_num)
{
    if (!ctx->cfg_ptr->ext_zfinx) {
        return cpu_fpr[reg_num];
    }

    if (reg_num == 0) {
        return tcg_constant_i64(0);
    }
    switch (get_xl(ctx)) {
    case MXL_RV32:
#ifdef TARGET_RISCV32
    {
        TCGv_i64 t = tcg_temp_new_i64();
        tcg_gen_ext_i32_i64(t, get_gpr(ctx, reg_num, EXT_NONE));
        return t;
    }
#else
    /* fall through */
    case MXL_RV64:
        return get_gpr(ctx, reg_num, EXT_NONE);
#endif
    default:
        g_assert_not_reached();
    }
}

static TCGv_i64 get_fpr_d(DisasContext *ctx, int reg_num)
{
    if (!ctx->cfg_ptr->ext_zfinx) {
        return cpu_fpr[reg_num];
    }

    if (reg_num == 0) {
        return tcg_constant_i64(0);
    }
    switch (get_xl(ctx)) {
    case MXL_RV32:
    {
        TCGv_i64 t = tcg_temp_new_i64();
        tcg_gen_concat_tl_i64(t, get_gpr(ctx, reg_num, EXT_NONE),
                         get_gpr(ctx, reg_num + 1, EXT_NONE));
        return t;
    }
#ifdef TARGET_RISCV64
    case MXL_RV64:
        return get_gpr(ctx, reg_num, EXT_NONE);
#endif
    default:
        g_assert_not_reached();
    }
}

static TCGv_i64 dest_fpr(DisasContext *ctx, int reg_num)
{
    if (!ctx->cfg_ptr->ext_zfinx) {
        return cpu_fpr[reg_num];
    }

    if (reg_num == 0) {
        return tcg_temp_new_i64();
    }

    switch (get_xl(ctx)) {
    case MXL_RV32:
        return tcg_temp_new_i64();
#ifdef TARGET_RISCV64
    case MXL_RV64:
        return dest_gpr(ctx, reg_num);
#endif
    default:
        g_assert_not_reached();
    }
}

/* assume it is nanboxing (for normal) or sign-extended (for zfinx) */
static void gen_set_fpr_hs(DisasContext *ctx, int reg_num, TCGv_i64 t)
{
    if (!ctx->cfg_ptr->ext_zfinx) {
        tcg_gen_mov_i64(cpu_fpr[reg_num], t);
        return;
    }
    if (reg_num != 0) {
        switch (get_xl(ctx)) {
        case MXL_RV32:
#ifdef TARGET_RISCV32
            tcg_gen_extrl_i64_i32(dest_gpr(ctx, reg_num), t);
            break;
#else
        /* fall through */
        case MXL_RV64:
            tcg_gen_mov_i64(dest_gpr(ctx, reg_num), t);
            break;
#endif
        default:
            g_assert_not_reached();
        }
    }
}

static void gen_set_fpr_d(DisasContext *ctx, int reg_num, TCGv_i64 t)
{
    if (!ctx->cfg_ptr->ext_zfinx) {
        tcg_gen_mov_i64(cpu_fpr[reg_num], t);
        return;
    }

    if (reg_num != 0) {
        switch (get_xl(ctx)) {
        case MXL_RV32:
#ifdef TARGET_RISCV32

            tcg_gen_extr_i64_i32(dest_gpr(ctx, reg_num), dest_gpr(ctx, reg_num + 1), t);
            break;
#else
            tcg_gen_ext32s_i64(dest_gpr(ctx, reg_num), t);
            tcg_gen_sari_i64(dest_gpr(ctx, reg_num + 1), t, 32);
            break;
        case MXL_RV64:
            tcg_gen_mov_i64(dest_gpr(ctx, reg_num), t);
            break;
#endif
        default:
            g_assert_not_reached();
        }
    }
}

#ifndef CONFIG_USER_ONLY
/*
 * Direct calls
 * - jal x1;
 * - jal x5;
 * - c.jal.
 * - cm.jalt.
 *
 * Direct jumps
 * - jal x0;
 * - c.j;
 * - cm.jt.
 *
 * Other direct jumps
 * - jal rd where rd != x1 and rd != x5 and rd != x0;
 */
static void gen_ctr_jal(DisasContext *ctx, int rd, target_ulong imm)
{
    TCGv dest = tcg_temp_new();
    TCGv src = tcg_temp_new();
    TCGv type;

    /*
     * If rd is x1 or x5 link registers, treat this as direct call otherwise
     * its a direct jump.
     */
    if (rd == 1 || rd == 5) {
        type = tcg_constant_tl(CTRDATA_TYPE_DIRECT_CALL);
    } else if (rd == 0) {
        type = tcg_constant_tl(CTRDATA_TYPE_DIRECT_JUMP);
    } else {
        type = tcg_constant_tl(CTRDATA_TYPE_OTHER_DIRECT_JUMP);
    }

    gen_pc_plus_diff(dest, ctx, imm);
    gen_pc_plus_diff(src, ctx, 0);
    gen_helper_ctr_add_entry(tcg_env, src, dest, type);
}

static void gen_ctr_jalr(DisasContext *ctx, int rd, int rs1, TCGv dest)
{
    TCGv src = tcg_temp_new();
    TCGv type;

    if ((rd == 1 && rs1 != 5) || (rd == 5 && rs1 != 1)) {
        type = tcg_constant_tl(CTRDATA_TYPE_INDIRECT_CALL);
    } else if (rd == 0 && rs1 != 1 && rs1 != 5) {
        type = tcg_constant_tl(CTRDATA_TYPE_INDIRECT_JUMP);
    } else if ((rs1 == 1 || rs1 == 5) && (rd != 1 && rd != 5)) {
        type = tcg_constant_tl(CTRDATA_TYPE_RETURN);
    } else if ((rs1 == 1 && rd == 5) || (rs1 == 5 && rd == 1)) {
        type = tcg_constant_tl(CTRDATA_TYPE_CO_ROUTINE_SWAP);
    } else {
        type = tcg_constant_tl(CTRDATA_TYPE_OTHER_INDIRECT_JUMP);
    }

    gen_pc_plus_diff(src, ctx, 0);
    gen_helper_ctr_add_entry(tcg_env, src, dest, type);
}
#endif

static void gen_jal(DisasContext *ctx, int rd, target_ulong imm)
{
    TCGv succ_pc = dest_gpr(ctx, rd);

    /* check misaligned: */
    TCGv target_pc = NULL;
#ifdef TARGET_CHERI
    if (tb_cflags(ctx->base.tb) & CF_PCREL) {
        target_pc = tcg_temp_new();
        gen_pc_plus_diff(target_pc, ctx, imm);
        gen_check_branch_target_dynamic(ctx, target_pc);
    } else {
        gen_check_branch_target(ctx, ctx->base.pc_next + imm);
    }
#endif
    if (!riscv_cpu_allow_16bit_insn(ctx->cfg_ptr,
                                    ctx->priv_ver,
                                    ctx->misa_ext)) {
        if ((imm & 0x3) != 0) {
            if (!target_pc) {
                target_pc = tcg_temp_new();
                gen_pc_plus_diff(target_pc, ctx, imm);
            }
            gen_exception_inst_addr_mis(ctx, target_pc);
            return;
        }
    }
#ifndef CONFIG_USER_ONLY
    if (ctx->cfg_ptr->ext_smctr || ctx->cfg_ptr->ext_ssctr) {
        gen_ctr_jal(ctx, rd, imm);
    }
#endif

    /* For CHERI ISAv8 the result is an offset relative to PCC.base */
    if (pcc_reloc(ctx) != 0) {
        gen_set_gpr_const(ctx, rd, ctx->pc_succ_insn - pcc_reloc(ctx));
    } else if (tb_cflags(ctx->base.tb) & CF_PCREL) {
        gen_pc_plus_diff(succ_pc, ctx, ctx->cur_insn_len);
        gen_set_gpr(ctx, rd, succ_pc);
    } else {
        gen_set_gpr_const(ctx, rd, ctx->pc_succ_insn);
    }

    gen_goto_tb(ctx, 0, imm, /*bounds_check=*/true); /* must use this for safety */
    ctx->base.is_jmp = DISAS_NORETURN;
}

static void gen_jalr(DisasContext *ctx, int rd, int rs1, target_ulong imm)
{
    /* no chaining with JALR */
    TCGLabel *misaligned = NULL;
    // Note: We need to use tcg_temp_new() for t0 since
    // gen_check_branch_target_dynamic() inserts branches.
    TCGv t0 = tcg_temp_new();

    gen_get_gpr(ctx, t0, rs1);
    /* For CHERI ISAv8 the destination is an offset relative to PCC.base. */
    tcg_gen_addi_tl(t0, t0, imm + pcc_reloc(ctx));
    tcg_gen_andi_tl(t0, t0, (target_ulong)-2);
    gen_check_branch_target_dynamic(ctx, t0);

    /* For CHERI ISAv8 the result is an offset relative to PCC.base */
    if (pcc_reloc(ctx) != 0) {
        gen_set_gpri(ctx, rd, ctx->pc_succ_insn - pcc_reloc(ctx));
    } else if (tb_cflags(ctx->base.tb) & CF_PCREL) {
        TCGv succ_pc = dest_gpr(ctx, rd);
        gen_pc_plus_diff(succ_pc, ctx, ctx->cur_insn_len);
        gen_set_gpr(ctx, rd, succ_pc);
    } else {
        gen_set_gpri(ctx, rd, ctx->pc_succ_insn);
    }

#ifndef CONFIG_USER_ONLY
    if (ctx->cfg_ptr->ext_smctr || ctx->cfg_ptr->ext_ssctr) {
        gen_ctr_jalr(ctx, rd, rs1, t0);
    }
#endif

    // Note: Only update cpu_pc after a successful bounds check to avoid
    // representability issues caused by directly modifying PCC.cursor.
    gen_set_pc(ctx, t0);

    if (!riscv_cpu_allow_16bit_insn(ctx->cfg_ptr,
                                    ctx->priv_ver,
                                    ctx->misa_ext)) {
        misaligned = gen_new_label();
        tcg_gen_andi_tl(t0, cpu_pc, 0x2);
        tcg_gen_brcondi_tl(TCG_COND_NE, t0, 0x0, misaligned);
    }

    if (ctx->fcfi_enabled) {
        /*
         * return from functions (i.e. rs1 == xRA || rs1 == xT0) are not
         * tracked. zicfilp introduces sw guarded branch as well. sw guarded
         * branch are not tracked. rs1 == xT2 is a sw guarded branch.
         */
        if (rs1 != xRA && rs1 != xT0 && rs1 != xT2) {
            tcg_gen_st8_tl(tcg_constant_tl(1),
                           tcg_env, offsetof(CPURISCVState, elp));
        }
    }

    /* No chaining with JALR. */
    lookup_and_goto_ptr(ctx);

    if (misaligned) {
        gen_set_label(misaligned);
        gen_exception_inst_addr_mis(ctx, cpu_pc);
    }
    ctx->base.is_jmp = DISAS_NORETURN;
}

/* Compute a canonical address from a register plus offset. */
static TCGv get_address(DisasContext *ctx, int rs1, int imm)
{
    TCGv addr = tcg_temp_new();
    TCGv src1 = get_gpr(ctx, rs1, EXT_NONE);

    tcg_gen_addi_tl(addr, src1, imm);
    if (ctx->addr_signed) {
        tcg_gen_sextract_tl(addr, addr, 0, ctx->addr_xl);
    } else {
        tcg_gen_extract_tl(addr, addr, 0, ctx->addr_xl);
    }

    return addr;
}

/* Compute a canonical address from a register plus reg offset. */
static TCGv get_address_indexed(DisasContext *ctx, int rs1, TCGv offs)
{
    TCGv addr = tcg_temp_new();
    TCGv src1 = get_gpr(ctx, rs1, EXT_NONE);

    tcg_gen_add_tl(addr, src1, offs);
    if (ctx->addr_signed) {
        tcg_gen_sextract_tl(addr, addr, 0, ctx->addr_xl);
    } else {
        tcg_gen_extract_tl(addr, addr, 0, ctx->addr_xl);
    }

    return addr;
}

#ifndef CONFIG_USER_ONLY
/*
 * We will have already diagnosed disabled state,
 * and need to turn initial/clean into dirty.
 */
static void mark_fs_dirty(DisasContext *ctx)
{
    TCGv tmp;

    if (!has_ext(ctx, RVF)) {
        return;
    }

    if (ctx->mstatus_fs != EXT_STATUS_DIRTY) {
        /* Remember the state change for the rest of the TB. */
        ctx->mstatus_fs = EXT_STATUS_DIRTY;

        tmp = tcg_temp_new();
        tcg_gen_ld_tl(tmp, tcg_env, offsetof(CPURISCVState, mstatus));
        tcg_gen_ori_tl(tmp, tmp, MSTATUS_FS);
        tcg_gen_st_tl(tmp, tcg_env, offsetof(CPURISCVState, mstatus));

        if (ctx->virt_enabled) {
            tcg_gen_ld_tl(tmp, tcg_env, offsetof(CPURISCVState, mstatus_hs));
            tcg_gen_ori_tl(tmp, tmp, MSTATUS_FS);
            tcg_gen_st_tl(tmp, tcg_env, offsetof(CPURISCVState, mstatus_hs));
        }
    }
}
#else
static inline void mark_fs_dirty(DisasContext *ctx) { }
#endif

#ifndef CONFIG_USER_ONLY
/*
 * We will have already diagnosed disabled state,
 * and need to turn initial/clean into dirty.
 */
static void mark_vs_dirty(DisasContext *ctx)
{
    TCGv tmp;

    if (ctx->mstatus_vs != EXT_STATUS_DIRTY) {
        /* Remember the state change for the rest of the TB.  */
        ctx->mstatus_vs = EXT_STATUS_DIRTY;

        tmp = tcg_temp_new();
        tcg_gen_ld_tl(tmp, tcg_env, offsetof(CPURISCVState, mstatus));
        tcg_gen_ori_tl(tmp, tmp, MSTATUS_VS);
        tcg_gen_st_tl(tmp, tcg_env, offsetof(CPURISCVState, mstatus));

        if (ctx->virt_enabled) {
            tcg_gen_ld_tl(tmp, tcg_env, offsetof(CPURISCVState, mstatus_hs));
            tcg_gen_ori_tl(tmp, tmp, MSTATUS_VS);
            tcg_gen_st_tl(tmp, tcg_env, offsetof(CPURISCVState, mstatus_hs));
        }
    }
}
#else
static inline void mark_vs_dirty(DisasContext *ctx) { }
#endif

static void finalize_rvv_inst(DisasContext *ctx)
{
    mark_vs_dirty(ctx);
    ctx->vstart_eq_zero = true;
}

static void gen_set_rm(DisasContext *ctx, int rm)
{
    if (ctx->frm == rm) {
        return;
    }
    ctx->frm = rm;

    if (rm == RISCV_FRM_DYN) {
        /* The helper will return only if frm valid. */
        ctx->frm_valid = true;
    }

    /* The helper may raise ILLEGAL_INSN -- record binv for unwind. */
    decode_save_opc(ctx, 0);
    gen_helper_set_rounding_mode(tcg_env, tcg_constant_i32(rm));
}

static void gen_set_rm_chkfrm(DisasContext *ctx, int rm)
{
    if (ctx->frm == rm && ctx->frm_valid) {
        return;
    }
    ctx->frm = rm;
    ctx->frm_valid = true;

    /* The helper may raise ILLEGAL_INSN -- record binv for unwind. */
    decode_save_opc(ctx, 0);
    gen_helper_set_rounding_mode_chkfrm(tcg_env, tcg_constant_i32(rm));
}

static int ex_plus_1(DisasContext *ctx, int nf)
{
    return nf + 1;
}

#define EX_SH(amount) \
    static int ex_shift_##amount(DisasContext *ctx, int imm) \
    {                                         \
        return imm << amount;                 \
    }
EX_SH(1)
EX_SH(2)
EX_SH(3)
EX_SH(4)
EX_SH(12)

#define REQUIRE_EXT(ctx, ext) do { \
    if (!has_ext(ctx, ext)) {      \
        return false;              \
    }                              \
} while (0)

#define REQUIRE_32BIT(ctx) do {    \
    if (get_xl(ctx) != MXL_RV32) { \
        return false;              \
    }                              \
} while (0)

#define REQUIRE_64BIT(ctx) do {     \
    if (get_xl(ctx) != MXL_RV64) {  \
        return false;               \
    }                               \
} while (0)

#define REQUIRE_128BIT(ctx) do {    \
    if (get_xl(ctx) != MXL_RV128) { \
        return false;               \
    }                               \
} while (0)

#define REQUIRE_64_OR_128BIT(ctx) do { \
    if (get_xl(ctx) == MXL_RV32) {     \
        return false;                  \
    }                                  \
} while (0)

#define REQUIRE_EITHER_EXT(ctx, A, B) do {       \
    if (!ctx->cfg_ptr->ext_##A &&                \
        !ctx->cfg_ptr->ext_##B) {                \
        return false;                            \
    }                                            \
} while (0)

static int ex_rvc_register(DisasContext *ctx, int reg)
{
    return 8 + reg;
}

static int ex_sreg_register(DisasContext *ctx, int reg)
{
    return reg < 2 ? reg + 8 : reg + 16;
}

static int ex_rvc_shiftli(DisasContext *ctx, int imm)
{
    /* For RV128 a shamt of 0 means a shift by 64. */
    if (get_ol(ctx) == MXL_RV128) {
        imm = imm ? imm : 64;
    }
    return imm;
}

static int ex_rvc_shiftri(DisasContext *ctx, int imm)
{
    /*
     * For RV128 a shamt of 0 means a shift by 64, furthermore, for right
     * shifts, the shamt is sign-extended.
     */
    if (get_ol(ctx) == MXL_RV128) {
        imm = imm | (imm & 32) << 1;
        imm = imm ? imm : 64;
    }
    return imm;
}

static bool pred_capmode(DisasContext *ctx)
{
#ifdef TARGET_CHERI
    return ctx->capmode;
#else
    return false;
#endif
}

static bool pred_rv64_capmode(DisasContext *ctx)
{
    REQUIRE_64BIT(ctx);
    return pred_capmode(ctx);
}

static bool pred_xcheri(DisasContext *ctx)
{
#ifdef TARGET_CHERI_RISCV_V9
    return true;
#else
    return false;
#endif
}

static bool pred_xcheri_rv32(DisasContext *ctx)
{
    return pred_xcheri(ctx) && get_xl(ctx) == MXL_RV32;
}

#if defined(TARGET_CHERI)
static bool pred_hybrid(DisasContext *ctx)
{
    return ctx->hybrid;
}
#endif

static bool pred_cre(DisasContext *ctx)
{
#ifdef TARGET_CHERI_RISCV_STD
    return ctx->cre;
#else
    return false;
#endif
}

static bool pred_zcmp_and_not_capmode(DisasContext *ctx)
{
    return ctx->cfg_ptr->ext_zcmp && !pred_capmode(ctx);
}

static bool pred_zcmt_and_not_capmode(DisasContext *ctx)
{
    return ctx->cfg_ptr->ext_zcmt && !pred_capmode(ctx);
}

/* Include the auto-generated decoder for 32 bit insn */
#include "decode-insn32.c.inc"

static bool gen_logic_imm_fn(DisasContext *ctx, arg_i *a,
                             void (*func)(TCGv, TCGv, target_long))
{
    TCGv dest = dest_gpr(ctx, a->rd);
    TCGv src1 = get_gpr(ctx, a->rs1, EXT_NONE);

    func(dest, src1, a->imm);

    if (get_xl(ctx) == MXL_RV128) {
#ifdef TARGET_CHERI
        return false; /* RV128 not supported */
#else
        TCGv src1h = get_gprh(ctx, a->rs1);
        TCGv desth = dest_gprh(ctx, a->rd);

        func(desth, src1h, -(a->imm < 0));
        gen_set_gpr128(ctx, a->rd, dest, desth);
#endif
    } else {
        gen_set_gpr(ctx, a->rd, dest);
    }

    return true;
}

static bool gen_logic(DisasContext *ctx, arg_r *a,
                      void (*func)(TCGv, TCGv, TCGv))
{
    TCGv dest = dest_gpr(ctx, a->rd);
    TCGv src1 = get_gpr(ctx, a->rs1, EXT_NONE);
    TCGv src2 = get_gpr(ctx, a->rs2, EXT_NONE);

    func(dest, src1, src2);

    if (get_xl(ctx) == MXL_RV128) {
#ifdef TARGET_CHERI
        return false; /* RV128 not supported */
#else
        TCGv src1h = get_gprh(ctx, a->rs1);
        TCGv src2h = get_gprh(ctx, a->rs2);
        TCGv desth = dest_gprh(ctx, a->rd);

        func(desth, src1h, src2h);
        gen_set_gpr128(ctx, a->rd, dest, desth);
#endif
    } else {
        gen_set_gpr(ctx, a->rd, dest);
    }

    return true;
}

static bool gen_arith_imm_fn(DisasContext *ctx, arg_i *a, DisasExtend ext,
                             void (*func)(TCGv, TCGv, target_long),
                             void (*f128)(TCGv, TCGv, TCGv, TCGv, target_long))
{
    TCGv dest = dest_gpr(ctx, a->rd);
    TCGv src1 = get_gpr(ctx, a->rs1, ext);

    if (get_ol(ctx) < MXL_RV128) {
        func(dest, src1, a->imm);
        gen_set_gpr(ctx, a->rd, dest);
    } else {
        if (f128 == NULL) {
            return false;
        }
#ifdef TARGET_CHERI
        return false; /* RV128 not supported */
#else
        TCGv src1h = get_gprh(ctx, a->rs1);
        TCGv desth = dest_gprh(ctx, a->rd);

        f128(dest, desth, src1, src1h, a->imm);
        gen_set_gpr128(ctx, a->rd, dest, desth);
#endif
    }
    return true;
}

static bool gen_arith_imm_tl(DisasContext *ctx, arg_i *a, DisasExtend ext,
                             void (*func)(TCGv, TCGv, TCGv),
                             void (*f128)(TCGv, TCGv, TCGv, TCGv, TCGv, TCGv))
{
    TCGv dest = dest_gpr(ctx, a->rd);
    TCGv src1 = get_gpr(ctx, a->rs1, ext);
    TCGv src2 = tcg_constant_tl(a->imm);

    if (get_ol(ctx) < MXL_RV128) {
        func(dest, src1, src2);
        gen_set_gpr(ctx, a->rd, dest);
    } else {
        if (f128 == NULL) {
            return false;
        }
#ifdef TARGET_CHERI
        return false; /* RV128 not supported */
#else
        TCGv src1h = get_gprh(ctx, a->rs1);
        TCGv src2h = tcg_constant_tl(-(a->imm < 0));
        TCGv desth = dest_gprh(ctx, a->rd);

        f128(dest, desth, src1, src1h, src2, src2h);
        gen_set_gpr128(ctx, a->rd, dest, desth);
#endif
    }
    return true;
}

static bool gen_arith(DisasContext *ctx, arg_r *a, DisasExtend ext,
                      void (*func)(TCGv, TCGv, TCGv),
                      void (*f128)(TCGv, TCGv, TCGv, TCGv, TCGv, TCGv))
{
    TCGv dest = dest_gpr(ctx, a->rd);
    TCGv src1 = get_gpr(ctx, a->rs1, ext);
    TCGv src2 = get_gpr(ctx, a->rs2, ext);

    if (get_ol(ctx) < MXL_RV128) {
        func(dest, src1, src2);
        gen_set_gpr(ctx, a->rd, dest);
    } else {
        if (f128 == NULL) {
            return false;
        }
#ifdef TARGET_CHERI
        return false; /* RV128 not supported */
#else
        TCGv src1h = get_gprh(ctx, a->rs1);
        TCGv src2h = get_gprh(ctx, a->rs2);
        TCGv desth = dest_gprh(ctx, a->rd);

        f128(dest, desth, src1, src1h, src2, src2h);
        gen_set_gpr128(ctx, a->rd, dest, desth);
#endif
    }
    return true;
}

static bool gen_arith_per_ol(DisasContext *ctx, arg_r *a, DisasExtend ext,
                             void (*f_tl)(TCGv, TCGv, TCGv),
                             void (*f_32)(TCGv, TCGv, TCGv),
                             void (*f_128)(TCGv, TCGv, TCGv, TCGv, TCGv, TCGv))
{
    int olen = get_olen(ctx);

    if (olen != TARGET_LONG_BITS) {
        if (olen == 32) {
            f_tl = f_32;
        } else if (olen != 128) {
            g_assert_not_reached();
        }
    }
    return gen_arith(ctx, a, ext, f_tl, f_128);
}

static bool gen_shift_imm_fn(DisasContext *ctx, arg_shift *a, DisasExtend ext,
                             void (*func)(TCGv, TCGv, target_long),
                             void (*f128)(TCGv, TCGv, TCGv, TCGv, target_long))
{
    TCGv dest, src1;
    int max_len = get_olen(ctx);

    if (a->shamt >= max_len) {
        return false;
    }

    dest = dest_gpr(ctx, a->rd);
    src1 = get_gpr(ctx, a->rs1, ext);

    if (max_len < 128) {
        func(dest, src1, a->shamt);
        gen_set_gpr(ctx, a->rd, dest);
    } else {
#ifdef TARGET_CHERI
        return false; /* RV128 not supported */
#else
        TCGv src1h = get_gprh(ctx, a->rs1);
        TCGv desth = dest_gprh(ctx, a->rd);

        if (f128 == NULL) {
            return false;
        }
        f128(dest, desth, src1, src1h, a->shamt);
        gen_set_gpr128(ctx, a->rd, dest, desth);
#endif
    }
    return true;
}

static bool gen_shift_imm_fn_per_ol(DisasContext *ctx, arg_shift *a,
                                    DisasExtend ext,
                                    void (*f_tl)(TCGv, TCGv, target_long),
                                    void (*f_32)(TCGv, TCGv, target_long),
                                    void (*f_128)(TCGv, TCGv, TCGv, TCGv,
                                                  target_long))
{
    int olen = get_olen(ctx);
    if (olen != TARGET_LONG_BITS) {
        if (olen == 32) {
            f_tl = f_32;
        } else if (olen != 128) {
            g_assert_not_reached();
        }
    }
    return gen_shift_imm_fn(ctx, a, ext, f_tl, f_128);
}

static bool gen_shift_imm_tl(DisasContext *ctx, arg_shift *a, DisasExtend ext,
                             void (*func)(TCGv, TCGv, TCGv))
{
    TCGv dest, src1, src2;
    int max_len = get_olen(ctx);

    if (a->shamt >= max_len) {
        return false;
    }

    dest = dest_gpr(ctx, a->rd);
    src1 = get_gpr(ctx, a->rs1, ext);
    src2 = tcg_constant_tl(a->shamt);

    func(dest, src1, src2);

    gen_set_gpr(ctx, a->rd, dest);
    return true;
}

static bool gen_shift(DisasContext *ctx, arg_r *a, DisasExtend ext,
                      void (*func)(TCGv, TCGv, TCGv),
                      void (*f128)(TCGv, TCGv, TCGv, TCGv, TCGv))
{
    TCGv src2 = get_gpr(ctx, a->rs2, EXT_NONE);
    TCGv ext2 = tcg_temp_new();
    int max_len = get_olen(ctx);

    tcg_gen_andi_tl(ext2, src2, max_len - 1);

    TCGv dest = dest_gpr(ctx, a->rd);
    TCGv src1 = get_gpr(ctx, a->rs1, ext);

    if (max_len < 128) {
        func(dest, src1, ext2);
        gen_set_gpr(ctx, a->rd, dest);
    } else {
#ifdef TARGET_CHERI
        return false; /* RV128 not supported */
#else
        TCGv src1h = get_gprh(ctx, a->rs1);
        TCGv desth = dest_gprh(ctx, a->rd);

        if (f128 == NULL) {
            return false;
        }
        f128(dest, desth, src1, src1h, ext2);
        gen_set_gpr128(ctx, a->rd, dest, desth);
#endif
    }
    return true;
}

static bool gen_shift_per_ol(DisasContext *ctx, arg_r *a, DisasExtend ext,
                             void (*f_tl)(TCGv, TCGv, TCGv),
                             void (*f_32)(TCGv, TCGv, TCGv),
                             void (*f_128)(TCGv, TCGv, TCGv, TCGv, TCGv))
{
    int olen = get_olen(ctx);
    if (olen != TARGET_LONG_BITS) {
        if (olen == 32) {
            f_tl = f_32;
        } else if (olen != 128) {
            g_assert_not_reached();
        }
    }
    return gen_shift(ctx, a, ext, f_tl, f_128);
}

static bool gen_unary(DisasContext *ctx, arg_r2 *a, DisasExtend ext,
                      void (*func)(TCGv, TCGv))
{
    TCGv dest = dest_gpr(ctx, a->rd);
    TCGv src1 = get_gpr(ctx, a->rs1, ext);

    func(dest, src1);

    gen_set_gpr(ctx, a->rd, dest);
    return true;
}

static bool gen_unary_per_ol(DisasContext *ctx, arg_r2 *a, DisasExtend ext,
                             void (*f_tl)(TCGv, TCGv),
                             void (*f_32)(TCGv, TCGv))
{
    int olen = get_olen(ctx);

    if (olen != TARGET_LONG_BITS) {
        if (olen == 32) {
            f_tl = f_32;
        } else {
            g_assert_not_reached();
        }
    }
    return gen_unary(ctx, a, ext, f_tl);
}

#ifdef TARGET_CHERI
static inline TCGv_cap_checked_ptr
get_capmode_dependent_rmw_addr(DisasContext *ctx, int reg_num,
                               target_long regoffs, MemOp mop);
#endif

static bool gen_amo(DisasContext *ctx, arg_atomic *a,
#ifdef TARGET_CHERI
                    void(*func)(TCGv, TCGv_cap_checked_ptr, TCGv, TCGArg, MemOp),
#else
                    void(*func)(TCGv, TCGv, TCGv, TCGArg, MemOp),
#endif
                    MemOp mop)
{
    TCGv dest = dest_gpr(ctx, a->rd);
#ifdef TARGET_CHERI
    TCGv_cap_checked_ptr src1;
#else
    TCGv src1;
#endif
    TCGv src2 = get_gpr(ctx, a->rs2, EXT_NONE);
    MemOp size = mop & MO_SIZE;

    if (ctx->cfg_ptr->ext_zama16b && size >= MO_32) {
        mop |= MO_ATOM_WITHIN16;
    } else {
        mop |= MO_ALIGN;
    }

    decode_save_opc(ctx, RISCV_UW2_ALWAYS_STORE_AMO);
#ifdef TARGET_CHERI
    src1 = get_capmode_dependent_rmw_addr(ctx, a->rs1, 0, mop);
#else
    src1 = get_address(ctx, a->rs1, 0);
#endif

#ifdef TARGET_CHERI
    if (mop & MO_ALIGN) {
        cheri_debug_assert((mop & MO_ALIGN) && "RMW AMOs must be aligned");
    }
    if (memop_size(mop) > 1) {
        TCGv_i32 tmop = tcg_constant_i32(mop);
        TCGv_i32 tcode = tcg_constant_i32(RISCV_EXCP_STORE_AMO_ADDR_MIS);
        gen_helper_check_alignment(tcg_env, (TCGv)src1, tmop, tcode);
    }
#endif

    func(dest, src1, src2, ctx->mem_idx, mop);

    gen_set_gpr(ctx, a->rd, dest);
    return true;
}

static bool gen_cmpxchg(DisasContext *ctx, arg_atomic *a, MemOp mop)
{
    TCGv dest = get_gpr(ctx, a->rd, EXT_NONE);
#ifdef TARGET_CHERI
    TCGv_cap_checked_ptr src1 = get_capmode_dependent_rmw_addr(ctx, a->rs1, 0, mop);
#else
    TCGv src1 = get_address(ctx, a->rs1, 0);
#endif
    TCGv src2 = get_gpr(ctx, a->rs2, EXT_NONE);

    decode_save_opc(ctx, RISCV_UW2_ALWAYS_STORE_AMO);
    tcg_gen_atomic_cmpxchg_tl(dest, src1, dest, src2, ctx->mem_idx, mop);

    gen_set_gpr(ctx, a->rd, dest);
    return true;
}

static uint32_t opcode_at(DisasContextBase *dcbase, target_ulong pc)
{
    DisasContext *ctx = container_of(dcbase, DisasContext, base);
    CPUState *cpu = ctx->cs;
    CPURISCVState *env = cpu_env(cpu);

    return translator_ldl(env, &ctx->base, pc);
}

#define SS_MMU_INDEX(ctx) (ctx->mem_idx | MMU_IDX_SS_WRITE)

/* Include insn module translation function */
#ifdef TARGET_CHERI
/* Must be included first since the helpers are used by trans_rvi.c.inc */
#include "insn_trans/trans_cheri.c.inc"
#endif

// Helpers to generate a virtual address that has been checked by the CHERI
// capability helpers: If ctx->capmode is set, the register number will be
// a capability and we check that capability, otherwise we treat the register
// as an offset relative to $ddc and check if that is in bounds.
// Note: the return value must be freed with tcg_temp_free_cap_checked()
static inline TCGv_cap_checked_ptr _get_capmode_dependent_addr(
    DisasContext *ctx, int reg_num, target_long regoffs,
#ifdef TARGET_CHERI
    void (*gen_check_cap)(TCGv_cap_checked_ptr, uint32_t, target_long, MemOp),
    void (*check_ddc)(TCGv_cap_checked_ptr, DisasContext *, TCGv, target_ulong),
#endif
    MemOp mop)

{
    TCGv_cap_checked_ptr result = tcg_temp_new_cap_checked();
#ifdef TARGET_CHERI
    // XXX-AM: Unsupported pointer masking extensions
    if (ctx->capmode) {
        gen_check_cap(result, reg_num, regoffs, mop);
    } else {
        generate_get_ddc_checked_gpr_plus_offset(result, ctx, reg_num, regoffs,
                                                 mop, check_ddc);
    }
#else
    TCGv tmp = get_address(ctx, reg_num, regoffs);
    tcg_gen_mov_tl(result, tmp);
#endif
    return result;
}

static inline TCGv_cap_checked_ptr
get_capmode_dependent_load_addr(DisasContext *ctx, int reg_num,
                               target_long regoffs, MemOp mop)
{
    return _get_capmode_dependent_addr(ctx, reg_num, regoffs,
#ifdef TARGET_CHERI
                                       &generate_cap_load_check_imm,
                                       &generate_ddc_checked_load_ptr,
#endif
                                       mop);
}

static inline TCGv_cap_checked_ptr
get_capmode_dependent_store_addr(DisasContext *ctx, int reg_num,
                                target_long regoffs, MemOp mop)
{
    return _get_capmode_dependent_addr(ctx, reg_num, regoffs,
#ifdef TARGET_CHERI
                                       &generate_cap_store_check_imm,
                                       &generate_ddc_checked_store_ptr,
#endif
                                       mop);
}

static inline TCGv_cap_checked_ptr
get_capmode_dependent_rmw_addr(DisasContext *ctx, int reg_num,
                               target_long regoffs, MemOp mop)
{
    return _get_capmode_dependent_addr(ctx, reg_num, regoffs,
#ifdef TARGET_CHERI
                                       &generate_cap_rmw_check_imm,
                                       &generate_ddc_checked_rmw_ptr,
#endif
                                       mop);
}

#include "insn_trans/trans_rvi.c.inc"
#include "insn_trans/trans_rvm.c.inc"
#include "insn_trans/trans_rva.c.inc"
#include "insn_trans/trans_rvf.c.inc"
#include "insn_trans/trans_rvd.c.inc"
#include "insn_trans/trans_rvh.c.inc"
#include "insn_trans/trans_rvv.c.inc"
#include "insn_trans/trans_rvb.c.inc"
#include "insn_trans/trans_rvzicond.c.inc"
#include "insn_trans/trans_rvzacas.c.inc"
#include "insn_trans/trans_rvzabha.c.inc"
#include "insn_trans/trans_rvzawrs.c.inc"
#include "insn_trans/trans_rvzicbo.c.inc"
#include "insn_trans/trans_rvzimop.c.inc"
#include "insn_trans/trans_rvzfa.c.inc"
#include "insn_trans/trans_rvzfh.c.inc"
#include "insn_trans/trans_rvk.c.inc"
#include "insn_trans/trans_rvvk.c.inc"
#include "insn_trans/trans_privileged.c.inc"
#include "insn_trans/trans_svinval.c.inc"
#include "insn_trans/trans_rvbf16.c.inc"
#include "decode-xthead.c.inc"
#include "insn_trans/trans_xthead.c.inc"
#include "insn_trans/trans_xventanacondops.c.inc"

/* Include the auto-generated decoder for 16 bit insn */
#include "decode-insn16.c.inc"
#include "insn_trans/trans_rvzce.c.inc"
#include "insn_trans/trans_rvzcmop.c.inc"
#include "insn_trans/trans_rvzicfiss.c.inc"

/* Include decoders for factored-out extensions */
#include "decode-XVentanaCondOps.c.inc"

static bool trans_c_hint(DisasContext *ctx, arg_c_hint *a)
{
    return true;
}

#ifndef TARGET_CHERI

#define TRANS_STUB(instr)                                                      \
    static bool trans_##instr(DisasContext *ctx, arg_##instr *a)               \
    {                                                                          \
        g_assert_not_reached();                                                \
        return false;                                                          \
    }

/* Stubs needed for mode-dependent compressed instructions */
TRANS_STUB(lc)
TRANS_STUB(sc)
TRANS_STUB(caddi)
TRANS_STUB(cmv)
TRANS_STUB(lr_c)
TRANS_STUB(sc_c)
TRANS_STUB(amoswap_c)
#else
static bool trans_sq(DisasContext *ctx, arg_sq *a) { return false; }
#endif

/* The specification allows for longer insns, but not supported by qemu. */
#define MAX_INSN_LEN  4

const RISCVDecoder decoder_table[] = {
    { always_true_p, decode_insn32 },
    { has_xthead_p, decode_xthead},
    { has_XVentanaCondOps_p, decode_XVentanaCodeOps},
};

const size_t decoder_table_size = ARRAY_SIZE(decoder_table);

static void decode_opc(CPURISCVState *env, DisasContext *ctx)
{
    uint32_t opcode;
    bool pc_is_4byte_align = ((ctx->base.pc_next % 4) == 0);

    ctx->virt_inst_excp = false;
    if (pc_is_4byte_align) {
        /*
         * Load 4 bytes at once to make instruction fetch atomically.
         *
         * Note: When pc is 4-byte aligned, 4-byte instruction wouldn't be
         * across pages. We could preload 4 bytes instruction no matter
         * real one is 2 or 4 bytes. Instruction preload wouldn't trigger
         * additional page fault.
         */
        opcode = translator_ldl(env, &ctx->base, ctx->base.pc_next);
    } else {
        /*
         * For unaligned pc, instruction preload may trigger additional
         * page fault so we only load 2 bytes here.
         */
        opcode = (uint32_t) translator_lduw(env, &ctx->base, ctx->base.pc_next);
    }
    ctx->ol = ctx->xl;

    ctx->cur_insn_len = insn_len((uint16_t)opcode);
    /* Check for compressed insn */
    if (ctx->cur_insn_len == 2) {
        gen_riscv_log_instr16(ctx, opcode);
        gen_check_pcc_bounds_next_inst(ctx, 2);
        gen_rvfi_dii_set_field_const_i64(INST, insn, opcode);
        ctx->opcode = (uint16_t)opcode;
        ctx->pc_succ_insn = ctx->base.pc_next + 2;
        /*
         * The Zca extension is added as way to refer to instructions in the C
         * extension that do not include the floating-point loads and stores
         */
        if ((has_ext(ctx, RVC) || ctx->cfg_ptr->ext_zca) &&
            decode_insn16(ctx, opcode)) {
            return;
        }
    } else {
        if (!pc_is_4byte_align) {
            /* Load last 2 bytes of instruction here */
#ifdef CONFIG_RVFI_DII
            // We have to avoid memory accesses for injected instructions since
            // the PC could point somewhere invalid.
            uint16_t next_16 = env->rvfi_dii_have_injected_insn
                              ? (env->rvfi_dii_injected_insn >> 16)
                              : translator_lduw(env, &ctx->base,
                                                ctx->base.pc_next + 2);
#else
            uint16_t next_16 = translator_lduw(env, &ctx->base,
                                               ctx->base.pc_next + 2);
#endif
            opcode = deposit32(opcode, 16, 16, next_16);
        }
        gen_riscv_log_instr32(ctx, opcode);
        gen_check_pcc_bounds_next_inst(ctx, 4);
        ctx->opcode = opcode;
        ctx->pc_succ_insn = ctx->base.pc_next + 4;
        gen_rvfi_dii_set_field_const_i64(INST, insn, opcode);

        for (guint i = 0; i < ctx->decoders->len; ++i) {
            riscv_cpu_decode_fn func = g_ptr_array_index(ctx->decoders, i);
            if (func(ctx, opcode)) {
                return;
            }
        }
    }

    gen_exception_illegal(ctx);
}

static void riscv_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cs)
{
    DisasContext *ctx = container_of(dcbase, DisasContext, base);
    CPURISCVState *env = cpu_env(cs);
    RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs);
    RISCVCPU *cpu = RISCV_CPU(cs);
    uint32_t tb_flags = ctx->base.tb->flags;

    ctx->pc_save = ctx->base.pc_first;
    ctx->priv = FIELD_EX32(tb_flags, TB_FLAGS, PRIV);
    ctx->mem_idx = FIELD_EX32(tb_flags, TB_FLAGS, MEM_IDX);
    ctx->mstatus_fs = FIELD_EX32(tb_flags, TB_FLAGS, FS);
    ctx->mstatus_vs = FIELD_EX32(tb_flags, TB_FLAGS, VS);
#ifdef TARGET_CHERI
    ctx->capmode = tb_in_capmode(ctx->base.tb);
#ifdef TARGET_CHERI_RISCV_V9
    ctx->cheri_v9_semantics = cpu->cfg.ext_cheri_v9;
#endif
    ctx->hybrid = riscv_has_cheri_hybrid(env);
    ctx->cre = riscv_cpu_mode_cre(env);
#endif
    ctx->priv_ver = env->priv_ver;
    ctx->virt_enabled = FIELD_EX32(tb_flags, TB_FLAGS, VIRT_ENABLED);
    ctx->misa_ext = env->misa_ext;
    ctx->frm = -1;  /* unknown rounding mode */
    ctx->cfg_ptr = &(cpu->cfg);
    ctx->vill = FIELD_EX32(tb_flags, TB_FLAGS, VILL);
    ctx->sew = FIELD_EX32(tb_flags, TB_FLAGS, SEW);
    ctx->lmul = sextract32(FIELD_EX32(tb_flags, TB_FLAGS, LMUL), 0, 3);
    ctx->vta = FIELD_EX32(tb_flags, TB_FLAGS, VTA) && cpu->cfg.rvv_ta_all_1s;
    ctx->vma = FIELD_EX32(tb_flags, TB_FLAGS, VMA) && cpu->cfg.rvv_ma_all_1s;
    ctx->cfg_vta_all_1s = cpu->cfg.rvv_ta_all_1s;
    ctx->vstart_eq_zero = FIELD_EX32(tb_flags, TB_FLAGS, VSTART_EQ_ZERO);
    ctx->vl_eq_vlmax = FIELD_EX32(tb_flags, TB_FLAGS, VL_EQ_VLMAX);
    ctx->misa_mxl_max = mcc->def->misa_mxl_max;
    ctx->xl = FIELD_EX32(tb_flags, TB_FLAGS, XL);
    ctx->address_xl = FIELD_EX32(tb_flags, TB_FLAGS, AXL);
    ctx->cs = cs;
    if (get_xl(ctx) == MXL_RV32) {
        ctx->addr_xl = 32;
        ctx->addr_signed = false;
    } else {
        int pm_pmm = FIELD_EX32(tb_flags, TB_FLAGS, PM_PMM);
        ctx->addr_xl = 64 - riscv_pm_get_pmlen(pm_pmm);
        ctx->addr_signed = FIELD_EX32(tb_flags, TB_FLAGS, PM_SIGNEXTEND);
    }
    ctx->ztso = cpu->cfg.ext_ztso;
    ctx->itrigger = FIELD_EX32(tb_flags, TB_FLAGS, ITRIGGER);
    ctx->bcfi_enabled = FIELD_EX32(tb_flags, TB_FLAGS, BCFI_ENABLED);
    ctx->fcfi_lp_expected = FIELD_EX32(tb_flags, TB_FLAGS, FCFI_LP_EXPECTED);
    ctx->fcfi_enabled = FIELD_EX32(tb_flags, TB_FLAGS, FCFI_ENABLED);
    ctx->zero = tcg_constant_tl(0);
    ctx->virt_inst_excp = false;
    ctx->decoders = cpu->decoders;
}

static void riscv_tr_tb_start(DisasContextBase *db, CPUState *cpu)
{
}

static void riscv_tr_insn_start(DisasContextBase *dcbase, CPUState *cpu)
{
    DisasContext *ctx = container_of(dcbase, DisasContext, base);
    target_ulong pc_next = ctx->base.pc_next;

    if (tb_cflags(dcbase->tb) & CF_PCREL) {
        pc_next &= ~TARGET_PAGE_MASK;
    }

    tcg_gen_insn_start(pc_next, 0, 0);
    ctx->insn_start_updated = false;
}

static void riscv_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu)
{
    DisasContext *ctx = container_of(dcbase, DisasContext, base);
    CPURISCVState *env = cpu_env(cpu);
#ifdef CONFIG_RVFI_DII
    gen_rvfi_dii_set_field_const_i64(PC, pc_rdata, ctx->base.pc_next);
#endif

    decode_opc(env, ctx);
    ctx->base.pc_next += ctx->cur_insn_len;
    gen_rvfi_dii_set_field_const_i64(PC, pc_wdata, ctx->base.pc_next);

    /*
     * If 'fcfi_lp_expected' is still true after processing the instruction,
     * then we did not see an 'lpad' instruction, and must raise an exception.
     * Insert code to raise the exception at the start of the insn; any other
     * code the insn may have emitted will be deleted as dead code following
     * the noreturn exception
     */
    if (ctx->fcfi_lp_expected) {
        /* Emit after insn_start, i.e. before the op following insn_start. */
        tcg_ctx->emit_before_op = QTAILQ_NEXT(ctx->base.insn_start, link);
        tcg_gen_st_tl(tcg_constant_tl(RISCV_EXCP_SW_CHECK_FCFI_TVAL),
                      tcg_env, offsetof(CPURISCVState, sw_check_code));
        gen_helper_raise_exception(tcg_env,
                      tcg_constant_i32(RISCV_EXCP_SW_CHECK));
        tcg_ctx->emit_before_op = NULL;
        ctx->base.is_jmp = DISAS_NORETURN;
    }

    /* Only the first insn within a TB is allowed to cross a page boundary. */
    if (ctx->base.is_jmp == DISAS_NEXT) {
        if (ctx->itrigger || !translator_is_same_page(&ctx->base, ctx->base.pc_next)) {
            ctx->base.is_jmp = DISAS_TOO_MANY;
        } else {
            unsigned page_ofs = ctx->base.pc_next & ~TARGET_PAGE_MASK;

            if (page_ofs > TARGET_PAGE_SIZE - MAX_INSN_LEN) {
                uint16_t next_insn =
                    translator_lduw(env, &ctx->base, ctx->base.pc_next);
                int len = insn_len(next_insn);

                if (!translator_is_same_page(&ctx->base, ctx->base.pc_next + len - 1)) {
                    ctx->base.is_jmp = DISAS_TOO_MANY;
                }
            }
        }
    }
}

static void riscv_tr_tb_stop(DisasContextBase *dcbase, CPUState *cpu)
{
    DisasContext *ctx = container_of(dcbase, DisasContext, base);

    switch (ctx->base.is_jmp) {
    case DISAS_TOO_MANY:
        /* CHERI PCC bounds check done on next ifetch. */
        gen_goto_tb(ctx, 0, 0, /*bounds_check=*/false);
        break;
    case DISAS_NORETURN:
        break;
    default:
        g_assert_not_reached();
    }
}

static bool riscv_tr_disas_log(const DisasContextBase *dcbase, CPUState *cpu,
                               FILE *logfile)
{
#ifndef CONFIG_USER_ONLY
    RISCVCPU *rvcpu = RISCV_CPU(cpu);
    CPURISCVState *env = &rvcpu->env;
#endif

#ifdef CONFIG_RVFI_DII
    if (env->rvfi_dii_have_injected_insn) {
        assert(dcbase->num_insns == 1);
        uint32_t insn = env->rvfi_dii_injected_insn;
        fprintf(logfile, "IN: %s\n", lookup_symbol(dcbase->pc_first));
        target_disas_buf(logfile, cpu, &insn, sizeof(insn), dcbase->pc_first, 1);
    } else
#endif
    {
        fprintf(logfile, "IN: %s\n", lookup_symbol(dcbase->pc_first));
#ifndef CONFIG_USER_ONLY
        fprintf(logfile, "Priv: "TARGET_FMT_ld"; Virt: %d\n",
                env->priv, env->virt_enabled);
#endif
        target_disas(logfile, cpu, dcbase);
    }
    return true;
}

static const TranslatorOps riscv_tr_ops = {
    .init_disas_context = riscv_tr_init_disas_context,
    .tb_start           = riscv_tr_tb_start,
    .insn_start         = riscv_tr_insn_start,
    .translate_insn     = riscv_tr_translate_insn,
    .tb_stop            = riscv_tr_tb_stop,
    .disas_log          = riscv_tr_disas_log,
};

void riscv_translate_code(CPUState *cs, TranslationBlock *tb,
                          int *max_insns, vaddr pc, void *host_pc)
{
    DisasContext ctx;

    translator_loop(cs, tb, max_insns, pc, host_pc, &riscv_tr_ops, &ctx.base);
}

void riscv_translate_init(void)
{
    int i;

#ifndef TARGET_CHERI
    /*
     * cpu_gpr[0] is a placeholder for the zero register. Do not use it.
     * Use the gen_set_gpr and get_gpr helper functions when accessing regs,
     * unless you specifically block reads/writes to reg 0.
     */
    cpu_gpr[0] = NULL;

    for (i = 1; i < 32; i++) {
        cpu_gpr[i] = tcg_global_mem_new(tcg_env,
            offsetof(CPURISCVState, gpr[i]), riscv_int_regnames[i]);
        cpu_gprh[i] = tcg_global_mem_new(tcg_env,
            offsetof(CPURISCVState, gprh[i]), riscv_int_regnamesh[i]);
    }
#else
    /* CNULL cursor should never be written! */
    _cpu_cursors_do_not_access_directly[0] = NULL;
    /*
     * Provide fast access to integer part of capability registers using
     * gen_get_gpr() and get_set_gpr(). But don't expose the cpu_gprs TCGv
     * directly to avoid errors.
     */
    for (i = 1; i < 32; i++) {
        _cpu_cursors_do_not_access_directly[i] = tcg_global_mem_new(
            tcg_env,
            offsetof(CPURISCVState, gpcapregs.decompressed[i].cap._cr_cursor),
            riscv_int_regnames[i]);
    }
#endif
#ifdef CONFIG_RVFI_DII
    cpu_rvfi_available_fields = tcg_global_mem_new_i32(
        tcg_env, offsetof(CPURISCVState, rvfi_dii_trace.available_fields),
        "rvfi_available_fields");
#endif

    for (i = 0; i < 32; i++) {
        cpu_fpr[i] = tcg_global_mem_new_i64(tcg_env,
            offsetof(CPURISCVState, fpr[i]), riscv_fpr_regnames[i]);
    }

#ifdef TARGET_CHERI
    cpu_pc = tcg_global_mem_new(tcg_env,
                                offsetof(CPURISCVState, pcc._cr_cursor), "pc");
    /// XXXAR: We currently interpose using DDC.cursor and not DDC.base!
    ddc_interposition = tcg_global_mem_new(
        tcg_env, offsetof(CPURISCVState, ddc._cr_cursor), "ddc_interpose");
#else
    cpu_pc = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, pc), "pc");
#endif
    cpu_vl = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, vl), "vl");
    cpu_vstart = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, vstart),
                            "vstart");
#ifdef CONFIG_DEBUG_TCG
    _pc_is_current = tcg_global_mem_new(
        tcg_env, offsetof(CPURISCVState, _pc_is_current), "_pc_is_current");
#endif
    load_res = (TCGv_cap_checked_ptr)tcg_global_mem_new(
        tcg_env, offsetof(CPURISCVState, load_res), "load_res");
    load_val = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, load_val),
                             "load_val");
}

void gen_cheri_break_loadlink(TCGv_cap_checked_ptr out_addr)
{
    // The SC implementation uses load_res directly, and apparently this helper
    // can be called from inside the addr==load_res check and the cmpxchg being
    // executed.
    // Until this is fixed, comment out the invalidation
    // tcg_gen_movi_tl((TCGv)load_res, -1);
}
