
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549841 heartbeat IPC: 3.92181 cumulative IPC: 3.92181 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242351 heartbeat IPC: 3.71401 cumulative IPC: 3.81508 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005871 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 46 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005871 (Simulation time: 0 hr 0 min 46 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 62199693 heartbeat IPC: 0.184523 cumulative IPC: 0.184523 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 116012399 heartbeat IPC: 0.18583 cumulative IPC: 0.185174 (Simulation time: 0 hr 2 min 11 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 168527341 heartbeat IPC: 0.190422 cumulative IPC: 0.186891 (Simulation time: 0 hr 2 min 54 sec) 
Finished CPU 0 instructions: 30000004 cycles: 160521471 cumulative IPC: 0.186891 (Simulation time: 0 hr 2 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.186891 instructions: 30000004 cycles: 160521471
cpu0_DTLB TOTAL     ACCESS:    7996997  HIT:    6419225  MISS:    1577772
cpu0_DTLB LOAD      ACCESS:    7890436  HIT:    6312664  MISS:    1577772
cpu0_DTLB RFO       ACCESS:     106561  HIT:     106561  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74646 cycles
cpu0_ITLB TOTAL     ACCESS:    3217022  HIT:    3217022  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3217022  HIT:    3217022  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577772  HIT:    1575434  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577772  HIT:    1575434  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 220.79 cycles
cpu0_L1D TOTAL     ACCESS:    6598615  HIT:    4211594  MISS:    2387021
cpu0_L1D LOAD      ACCESS:    6489345  HIT:    4104499  MISS:    2384846
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        163  MISS:       2175
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 94.3247 cycles
cpu0_L2C TOTAL     ACCESS:    2474980  HIT:     821421  MISS:    1653559
cpu0_L2C LOAD      ACCESS:    2384846  HIT:     731412  MISS:    1653434
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2175  HIT:       2069  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 119.964 cycles
LLC TOTAL     ACCESS:    1741209  HIT:     867655  MISS:     873554
LLC LOAD      ACCESS:    1653433  HIT:     790634  MISS:     862799
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87670  HIT:      76938  MISS:      10732
LLC TRANSLATION ACCESS:        106  HIT:         83  MISS:         23
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.329 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      20907  ROW_BUFFER_MISS:     841862
 DBUS AVG_CONGESTED_CYCLE:    3.77706
 WQ ROW_BUFFER_HIT:      48869  ROW_BUFFER_MISS:      37064  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6425
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

