/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_1__DIV_ID, 0x00000043
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_1__PA_DIV_ID, 0x000000FF

/* cyLed_p43 */
.set cyLed_p43__0__DR, CYREG_GPIO_PRT4_DR
.set cyLed_p43__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyLed_p43__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyLed_p43__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyLed_p43__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set cyLed_p43__0__HSIOM_MASK, 0x0000F000
.set cyLed_p43__0__HSIOM_SHIFT, 12
.set cyLed_p43__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p43__0__INTR, CYREG_GPIO_PRT4_INTR
.set cyLed_p43__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p43__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyLed_p43__0__MASK, 0x08
.set cyLed_p43__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyLed_p43__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyLed_p43__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyLed_p43__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyLed_p43__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyLed_p43__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyLed_p43__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyLed_p43__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyLed_p43__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyLed_p43__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyLed_p43__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyLed_p43__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyLed_p43__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyLed_p43__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyLed_p43__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyLed_p43__0__PC, CYREG_GPIO_PRT4_PC
.set cyLed_p43__0__PC2, CYREG_GPIO_PRT4_PC2
.set cyLed_p43__0__PORT, 4
.set cyLed_p43__0__PS, CYREG_GPIO_PRT4_PS
.set cyLed_p43__0__SHIFT, 3
.set cyLed_p43__DR, CYREG_GPIO_PRT4_DR
.set cyLed_p43__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyLed_p43__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyLed_p43__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyLed_p43__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p43__INTR, CYREG_GPIO_PRT4_INTR
.set cyLed_p43__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p43__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyLed_p43__MASK, 0x08
.set cyLed_p43__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyLed_p43__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyLed_p43__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyLed_p43__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyLed_p43__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyLed_p43__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyLed_p43__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyLed_p43__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyLed_p43__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyLed_p43__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyLed_p43__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyLed_p43__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyLed_p43__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyLed_p43__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyLed_p43__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyLed_p43__PC, CYREG_GPIO_PRT4_PC
.set cyLed_p43__PC2, CYREG_GPIO_PRT4_PC2
.set cyLed_p43__PORT, 4
.set cyLed_p43__PS, CYREG_GPIO_PRT4_PS
.set cyLed_p43__SHIFT, 3

/* cyLed_p44 */
.set cyLed_p44__0__DR, CYREG_GPIO_PRT4_DR
.set cyLed_p44__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyLed_p44__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyLed_p44__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyLed_p44__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set cyLed_p44__0__HSIOM_MASK, 0x000F0000
.set cyLed_p44__0__HSIOM_SHIFT, 16
.set cyLed_p44__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p44__0__INTR, CYREG_GPIO_PRT4_INTR
.set cyLed_p44__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p44__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyLed_p44__0__MASK, 0x10
.set cyLed_p44__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyLed_p44__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyLed_p44__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyLed_p44__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyLed_p44__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyLed_p44__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyLed_p44__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyLed_p44__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyLed_p44__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyLed_p44__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyLed_p44__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyLed_p44__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyLed_p44__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyLed_p44__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyLed_p44__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyLed_p44__0__PC, CYREG_GPIO_PRT4_PC
.set cyLed_p44__0__PC2, CYREG_GPIO_PRT4_PC2
.set cyLed_p44__0__PORT, 4
.set cyLed_p44__0__PS, CYREG_GPIO_PRT4_PS
.set cyLed_p44__0__SHIFT, 4
.set cyLed_p44__DR, CYREG_GPIO_PRT4_DR
.set cyLed_p44__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyLed_p44__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyLed_p44__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyLed_p44__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p44__INTR, CYREG_GPIO_PRT4_INTR
.set cyLed_p44__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p44__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyLed_p44__MASK, 0x10
.set cyLed_p44__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyLed_p44__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyLed_p44__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyLed_p44__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyLed_p44__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyLed_p44__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyLed_p44__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyLed_p44__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyLed_p44__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyLed_p44__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyLed_p44__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyLed_p44__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyLed_p44__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyLed_p44__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyLed_p44__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyLed_p44__PC, CYREG_GPIO_PRT4_PC
.set cyLed_p44__PC2, CYREG_GPIO_PRT4_PC2
.set cyLed_p44__PORT, 4
.set cyLed_p44__PS, CYREG_GPIO_PRT4_PS
.set cyLed_p44__SHIFT, 4

/* cyLed_p45 */
.set cyLed_p45__0__DR, CYREG_GPIO_PRT4_DR
.set cyLed_p45__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyLed_p45__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyLed_p45__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyLed_p45__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set cyLed_p45__0__HSIOM_MASK, 0x00F00000
.set cyLed_p45__0__HSIOM_SHIFT, 20
.set cyLed_p45__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p45__0__INTR, CYREG_GPIO_PRT4_INTR
.set cyLed_p45__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p45__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyLed_p45__0__MASK, 0x20
.set cyLed_p45__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyLed_p45__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyLed_p45__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyLed_p45__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyLed_p45__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyLed_p45__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyLed_p45__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyLed_p45__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyLed_p45__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyLed_p45__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyLed_p45__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyLed_p45__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyLed_p45__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyLed_p45__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyLed_p45__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyLed_p45__0__PC, CYREG_GPIO_PRT4_PC
.set cyLed_p45__0__PC2, CYREG_GPIO_PRT4_PC2
.set cyLed_p45__0__PORT, 4
.set cyLed_p45__0__PS, CYREG_GPIO_PRT4_PS
.set cyLed_p45__0__SHIFT, 5
.set cyLed_p45__DR, CYREG_GPIO_PRT4_DR
.set cyLed_p45__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyLed_p45__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyLed_p45__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyLed_p45__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p45__INTR, CYREG_GPIO_PRT4_INTR
.set cyLed_p45__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyLed_p45__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyLed_p45__MASK, 0x20
.set cyLed_p45__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyLed_p45__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyLed_p45__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyLed_p45__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyLed_p45__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyLed_p45__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyLed_p45__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyLed_p45__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyLed_p45__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyLed_p45__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyLed_p45__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyLed_p45__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyLed_p45__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyLed_p45__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyLed_p45__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyLed_p45__PC, CYREG_GPIO_PRT4_PC
.set cyLed_p45__PC2, CYREG_GPIO_PRT4_PC2
.set cyLed_p45__PORT, 4
.set cyLed_p45__PS, CYREG_GPIO_PRT4_PS
.set cyLed_p45__SHIFT, 5

/* cyCapsense */
.set cyCapsense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set cyCapsense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyCapsense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyCapsense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyCapsense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set cyCapsense_Cmod__0__HSIOM_MASK, 0x00000F00
.set cyCapsense_Cmod__0__HSIOM_SHIFT, 8
.set cyCapsense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Cmod__0__MASK, 0x04
.set cyCapsense_Cmod__0__OUT_SEL, CYREG_UDB_PA5_CFG10
.set cyCapsense_Cmod__0__OUT_SEL_SHIFT, 4
.set cyCapsense_Cmod__0__OUT_SEL_VAL, 0
.set cyCapsense_Cmod__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyCapsense_Cmod__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyCapsense_Cmod__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyCapsense_Cmod__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyCapsense_Cmod__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyCapsense_Cmod__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyCapsense_Cmod__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyCapsense_Cmod__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyCapsense_Cmod__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyCapsense_Cmod__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyCapsense_Cmod__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyCapsense_Cmod__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyCapsense_Cmod__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyCapsense_Cmod__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyCapsense_Cmod__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyCapsense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set cyCapsense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set cyCapsense_Cmod__0__PORT, 4
.set cyCapsense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set cyCapsense_Cmod__0__SHIFT, 2
.set cyCapsense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set cyCapsense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyCapsense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyCapsense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyCapsense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Cmod__Cmod__MASK, 0x04
.set cyCapsense_Cmod__Cmod__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyCapsense_Cmod__Cmod__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyCapsense_Cmod__Cmod__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyCapsense_Cmod__Cmod__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyCapsense_Cmod__Cmod__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyCapsense_Cmod__Cmod__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyCapsense_Cmod__Cmod__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyCapsense_Cmod__Cmod__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyCapsense_Cmod__Cmod__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyCapsense_Cmod__Cmod__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyCapsense_Cmod__Cmod__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyCapsense_Cmod__Cmod__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyCapsense_Cmod__Cmod__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyCapsense_Cmod__Cmod__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyCapsense_Cmod__Cmod__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyCapsense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set cyCapsense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set cyCapsense_Cmod__Cmod__PORT, 4
.set cyCapsense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set cyCapsense_Cmod__Cmod__SHIFT, 2
.set cyCapsense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set cyCapsense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyCapsense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyCapsense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyCapsense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Cmod__MASK, 0x04
.set cyCapsense_Cmod__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyCapsense_Cmod__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyCapsense_Cmod__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyCapsense_Cmod__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyCapsense_Cmod__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyCapsense_Cmod__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyCapsense_Cmod__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyCapsense_Cmod__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyCapsense_Cmod__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyCapsense_Cmod__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyCapsense_Cmod__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyCapsense_Cmod__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyCapsense_Cmod__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyCapsense_Cmod__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyCapsense_Cmod__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyCapsense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set cyCapsense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set cyCapsense_Cmod__PORT, 4
.set cyCapsense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set cyCapsense_Cmod__SHIFT, 2
.set cyCapsense_CSD__CSD_CONFIG, CYREG_CSD0_CONFIG
.set cyCapsense_CSD__CSD_COUNTER, CYREG_CSD0_COUNTER
.set cyCapsense_CSD__CSD_ID, CYREG_CSD0_ID
.set cyCapsense_CSD__CSD_INTR, CYREG_CSD0_INTR
.set cyCapsense_CSD__CSD_INTR_SET, CYREG_CSD0_INTR_SET
.set cyCapsense_CSD__CSD_NUMBER, 0
.set cyCapsense_CSD__CSD_PWM, CYREG_CSD0_PWM
.set cyCapsense_CSD__CSD_STATUS, CYREG_CSD0_STATUS
.set cyCapsense_IDACMod_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set cyCapsense_IDACMod_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set cyCapsense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set cyCapsense_IDACMod_cy_psoc4_idac__IDAC_NUMBER, 1
.set cyCapsense_IDACMod_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set cyCapsense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT, 16
.set cyCapsense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set cyCapsense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set cyCapsense_ISR__INTC_MASK, 0x40000
.set cyCapsense_ISR__INTC_NUMBER, 18
.set cyCapsense_ISR__INTC_PRIOR_MASK, 0xC00000
.set cyCapsense_ISR__INTC_PRIOR_NUM, 3
.set cyCapsense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set cyCapsense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set cyCapsense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set cyCapsense_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set cyCapsense_ModClk__DIV_ID, 0x00000040
.set cyCapsense_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set cyCapsense_ModClk__PA_DIV_ID, 0x000000FF
.set cyCapsense_Sns__0__DR, CYREG_GPIO_PRT7_DR
.set cyCapsense_Sns__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set cyCapsense_Sns__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set cyCapsense_Sns__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set cyCapsense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set cyCapsense_Sns__0__HSIOM_MASK, 0x000000F0
.set cyCapsense_Sns__0__HSIOM_SHIFT, 4
.set cyCapsense_Sns__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set cyCapsense_Sns__0__INTR, CYREG_GPIO_PRT7_INTR
.set cyCapsense_Sns__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set cyCapsense_Sns__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set cyCapsense_Sns__0__MASK, 0x02
.set cyCapsense_Sns__0__PC, CYREG_GPIO_PRT7_PC
.set cyCapsense_Sns__0__PC2, CYREG_GPIO_PRT7_PC2
.set cyCapsense_Sns__0__PORT, 7
.set cyCapsense_Sns__0__PS, CYREG_GPIO_PRT7_PS
.set cyCapsense_Sns__0__SHIFT, 1
.set cyCapsense_Sns__1__DR, CYREG_GPIO_PRT7_DR
.set cyCapsense_Sns__1__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set cyCapsense_Sns__1__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set cyCapsense_Sns__1__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set cyCapsense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL7
.set cyCapsense_Sns__1__HSIOM_MASK, 0x0000000F
.set cyCapsense_Sns__1__HSIOM_SHIFT, 0
.set cyCapsense_Sns__1__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set cyCapsense_Sns__1__INTR, CYREG_GPIO_PRT7_INTR
.set cyCapsense_Sns__1__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set cyCapsense_Sns__1__INTSTAT, CYREG_GPIO_PRT7_INTR
.set cyCapsense_Sns__1__MASK, 0x01
.set cyCapsense_Sns__1__PC, CYREG_GPIO_PRT7_PC
.set cyCapsense_Sns__1__PC2, CYREG_GPIO_PRT7_PC2
.set cyCapsense_Sns__1__PORT, 7
.set cyCapsense_Sns__1__PS, CYREG_GPIO_PRT7_PS
.set cyCapsense_Sns__1__SHIFT, 0
.set cyCapsense_Sns__2__DR, CYREG_GPIO_PRT4_DR
.set cyCapsense_Sns__2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyCapsense_Sns__2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyCapsense_Sns__2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyCapsense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL4
.set cyCapsense_Sns__2__HSIOM_MASK, 0x0F000000
.set cyCapsense_Sns__2__HSIOM_SHIFT, 24
.set cyCapsense_Sns__2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Sns__2__INTR, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Sns__2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Sns__2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Sns__2__MASK, 0x40
.set cyCapsense_Sns__2__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyCapsense_Sns__2__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyCapsense_Sns__2__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyCapsense_Sns__2__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyCapsense_Sns__2__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyCapsense_Sns__2__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyCapsense_Sns__2__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyCapsense_Sns__2__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyCapsense_Sns__2__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyCapsense_Sns__2__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyCapsense_Sns__2__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyCapsense_Sns__2__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyCapsense_Sns__2__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyCapsense_Sns__2__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyCapsense_Sns__2__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyCapsense_Sns__2__PC, CYREG_GPIO_PRT4_PC
.set cyCapsense_Sns__2__PC2, CYREG_GPIO_PRT4_PC2
.set cyCapsense_Sns__2__PORT, 4
.set cyCapsense_Sns__2__PS, CYREG_GPIO_PRT4_PS
.set cyCapsense_Sns__2__SHIFT, 6
.set cyCapsense_Sns__Button0_Sns0__DR, CYREG_GPIO_PRT7_DR
.set cyCapsense_Sns__Button0_Sns0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set cyCapsense_Sns__Button0_Sns0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set cyCapsense_Sns__Button0_Sns0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set cyCapsense_Sns__Button0_Sns0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set cyCapsense_Sns__Button0_Sns0__INTR, CYREG_GPIO_PRT7_INTR
.set cyCapsense_Sns__Button0_Sns0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set cyCapsense_Sns__Button0_Sns0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set cyCapsense_Sns__Button0_Sns0__MASK, 0x02
.set cyCapsense_Sns__Button0_Sns0__PC, CYREG_GPIO_PRT7_PC
.set cyCapsense_Sns__Button0_Sns0__PC2, CYREG_GPIO_PRT7_PC2
.set cyCapsense_Sns__Button0_Sns0__PORT, 7
.set cyCapsense_Sns__Button0_Sns0__PS, CYREG_GPIO_PRT7_PS
.set cyCapsense_Sns__Button0_Sns0__SHIFT, 1
.set cyCapsense_Sns__Button1_Sns0__DR, CYREG_GPIO_PRT7_DR
.set cyCapsense_Sns__Button1_Sns0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set cyCapsense_Sns__Button1_Sns0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set cyCapsense_Sns__Button1_Sns0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set cyCapsense_Sns__Button1_Sns0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set cyCapsense_Sns__Button1_Sns0__INTR, CYREG_GPIO_PRT7_INTR
.set cyCapsense_Sns__Button1_Sns0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set cyCapsense_Sns__Button1_Sns0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set cyCapsense_Sns__Button1_Sns0__MASK, 0x01
.set cyCapsense_Sns__Button1_Sns0__PC, CYREG_GPIO_PRT7_PC
.set cyCapsense_Sns__Button1_Sns0__PC2, CYREG_GPIO_PRT7_PC2
.set cyCapsense_Sns__Button1_Sns0__PORT, 7
.set cyCapsense_Sns__Button1_Sns0__PS, CYREG_GPIO_PRT7_PS
.set cyCapsense_Sns__Button1_Sns0__SHIFT, 0
.set cyCapsense_Sns__Button2_Sns0__DR, CYREG_GPIO_PRT4_DR
.set cyCapsense_Sns__Button2_Sns0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set cyCapsense_Sns__Button2_Sns0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set cyCapsense_Sns__Button2_Sns0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set cyCapsense_Sns__Button2_Sns0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Sns__Button2_Sns0__INTR, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Sns__Button2_Sns0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set cyCapsense_Sns__Button2_Sns0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set cyCapsense_Sns__Button2_Sns0__MASK, 0x40
.set cyCapsense_Sns__Button2_Sns0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set cyCapsense_Sns__Button2_Sns0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set cyCapsense_Sns__Button2_Sns0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set cyCapsense_Sns__Button2_Sns0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set cyCapsense_Sns__Button2_Sns0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set cyCapsense_Sns__Button2_Sns0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set cyCapsense_Sns__Button2_Sns0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set cyCapsense_Sns__Button2_Sns0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set cyCapsense_Sns__Button2_Sns0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set cyCapsense_Sns__Button2_Sns0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set cyCapsense_Sns__Button2_Sns0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set cyCapsense_Sns__Button2_Sns0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set cyCapsense_Sns__Button2_Sns0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set cyCapsense_Sns__Button2_Sns0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set cyCapsense_Sns__Button2_Sns0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set cyCapsense_Sns__Button2_Sns0__PC, CYREG_GPIO_PRT4_PC
.set cyCapsense_Sns__Button2_Sns0__PC2, CYREG_GPIO_PRT4_PC2
.set cyCapsense_Sns__Button2_Sns0__PORT, 4
.set cyCapsense_Sns__Button2_Sns0__PS, CYREG_GPIO_PRT4_PS
.set cyCapsense_Sns__Button2_Sns0__SHIFT, 6
.set cyCapsense_SnsClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set cyCapsense_SnsClk__DIV_ID, 0x00000041
.set cyCapsense_SnsClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set cyCapsense_SnsClk__PA_DIV_ID, 0x000000FF

/* cyCol1_p03 */
.set cyCol1_p03__0__DR, CYREG_GPIO_PRT0_DR
.set cyCol1_p03__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set cyCol1_p03__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set cyCol1_p03__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set cyCol1_p03__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set cyCol1_p03__0__HSIOM_MASK, 0x0000F000
.set cyCol1_p03__0__HSIOM_SHIFT, 12
.set cyCol1_p03__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol1_p03__0__INTR, CYREG_GPIO_PRT0_INTR
.set cyCol1_p03__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol1_p03__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set cyCol1_p03__0__MASK, 0x08
.set cyCol1_p03__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set cyCol1_p03__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set cyCol1_p03__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set cyCol1_p03__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set cyCol1_p03__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set cyCol1_p03__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set cyCol1_p03__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set cyCol1_p03__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set cyCol1_p03__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set cyCol1_p03__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set cyCol1_p03__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set cyCol1_p03__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set cyCol1_p03__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set cyCol1_p03__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set cyCol1_p03__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set cyCol1_p03__0__PC, CYREG_GPIO_PRT0_PC
.set cyCol1_p03__0__PC2, CYREG_GPIO_PRT0_PC2
.set cyCol1_p03__0__PORT, 0
.set cyCol1_p03__0__PS, CYREG_GPIO_PRT0_PS
.set cyCol1_p03__0__SHIFT, 3
.set cyCol1_p03__DR, CYREG_GPIO_PRT0_DR
.set cyCol1_p03__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set cyCol1_p03__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set cyCol1_p03__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set cyCol1_p03__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol1_p03__INTR, CYREG_GPIO_PRT0_INTR
.set cyCol1_p03__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol1_p03__INTSTAT, CYREG_GPIO_PRT0_INTR
.set cyCol1_p03__MASK, 0x08
.set cyCol1_p03__PA__CFG0, CYREG_UDB_PA4_CFG0
.set cyCol1_p03__PA__CFG1, CYREG_UDB_PA4_CFG1
.set cyCol1_p03__PA__CFG10, CYREG_UDB_PA4_CFG10
.set cyCol1_p03__PA__CFG11, CYREG_UDB_PA4_CFG11
.set cyCol1_p03__PA__CFG12, CYREG_UDB_PA4_CFG12
.set cyCol1_p03__PA__CFG13, CYREG_UDB_PA4_CFG13
.set cyCol1_p03__PA__CFG14, CYREG_UDB_PA4_CFG14
.set cyCol1_p03__PA__CFG2, CYREG_UDB_PA4_CFG2
.set cyCol1_p03__PA__CFG3, CYREG_UDB_PA4_CFG3
.set cyCol1_p03__PA__CFG4, CYREG_UDB_PA4_CFG4
.set cyCol1_p03__PA__CFG5, CYREG_UDB_PA4_CFG5
.set cyCol1_p03__PA__CFG6, CYREG_UDB_PA4_CFG6
.set cyCol1_p03__PA__CFG7, CYREG_UDB_PA4_CFG7
.set cyCol1_p03__PA__CFG8, CYREG_UDB_PA4_CFG8
.set cyCol1_p03__PA__CFG9, CYREG_UDB_PA4_CFG9
.set cyCol1_p03__PC, CYREG_GPIO_PRT0_PC
.set cyCol1_p03__PC2, CYREG_GPIO_PRT0_PC2
.set cyCol1_p03__PORT, 0
.set cyCol1_p03__PS, CYREG_GPIO_PRT0_PS
.set cyCol1_p03__SHIFT, 3

/* cyCol2_p02 */
.set cyCol2_p02__0__DR, CYREG_GPIO_PRT0_DR
.set cyCol2_p02__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set cyCol2_p02__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set cyCol2_p02__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set cyCol2_p02__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set cyCol2_p02__0__HSIOM_MASK, 0x00000F00
.set cyCol2_p02__0__HSIOM_SHIFT, 8
.set cyCol2_p02__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol2_p02__0__INTR, CYREG_GPIO_PRT0_INTR
.set cyCol2_p02__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol2_p02__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set cyCol2_p02__0__MASK, 0x04
.set cyCol2_p02__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set cyCol2_p02__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set cyCol2_p02__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set cyCol2_p02__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set cyCol2_p02__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set cyCol2_p02__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set cyCol2_p02__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set cyCol2_p02__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set cyCol2_p02__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set cyCol2_p02__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set cyCol2_p02__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set cyCol2_p02__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set cyCol2_p02__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set cyCol2_p02__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set cyCol2_p02__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set cyCol2_p02__0__PC, CYREG_GPIO_PRT0_PC
.set cyCol2_p02__0__PC2, CYREG_GPIO_PRT0_PC2
.set cyCol2_p02__0__PORT, 0
.set cyCol2_p02__0__PS, CYREG_GPIO_PRT0_PS
.set cyCol2_p02__0__SHIFT, 2
.set cyCol2_p02__DR, CYREG_GPIO_PRT0_DR
.set cyCol2_p02__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set cyCol2_p02__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set cyCol2_p02__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set cyCol2_p02__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol2_p02__INTR, CYREG_GPIO_PRT0_INTR
.set cyCol2_p02__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol2_p02__INTSTAT, CYREG_GPIO_PRT0_INTR
.set cyCol2_p02__MASK, 0x04
.set cyCol2_p02__PA__CFG0, CYREG_UDB_PA4_CFG0
.set cyCol2_p02__PA__CFG1, CYREG_UDB_PA4_CFG1
.set cyCol2_p02__PA__CFG10, CYREG_UDB_PA4_CFG10
.set cyCol2_p02__PA__CFG11, CYREG_UDB_PA4_CFG11
.set cyCol2_p02__PA__CFG12, CYREG_UDB_PA4_CFG12
.set cyCol2_p02__PA__CFG13, CYREG_UDB_PA4_CFG13
.set cyCol2_p02__PA__CFG14, CYREG_UDB_PA4_CFG14
.set cyCol2_p02__PA__CFG2, CYREG_UDB_PA4_CFG2
.set cyCol2_p02__PA__CFG3, CYREG_UDB_PA4_CFG3
.set cyCol2_p02__PA__CFG4, CYREG_UDB_PA4_CFG4
.set cyCol2_p02__PA__CFG5, CYREG_UDB_PA4_CFG5
.set cyCol2_p02__PA__CFG6, CYREG_UDB_PA4_CFG6
.set cyCol2_p02__PA__CFG7, CYREG_UDB_PA4_CFG7
.set cyCol2_p02__PA__CFG8, CYREG_UDB_PA4_CFG8
.set cyCol2_p02__PA__CFG9, CYREG_UDB_PA4_CFG9
.set cyCol2_p02__PC, CYREG_GPIO_PRT0_PC
.set cyCol2_p02__PC2, CYREG_GPIO_PRT0_PC2
.set cyCol2_p02__PORT, 0
.set cyCol2_p02__PS, CYREG_GPIO_PRT0_PS
.set cyCol2_p02__SHIFT, 2

/* cyCol3_p01 */
.set cyCol3_p01__0__DR, CYREG_GPIO_PRT0_DR
.set cyCol3_p01__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set cyCol3_p01__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set cyCol3_p01__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set cyCol3_p01__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set cyCol3_p01__0__HSIOM_MASK, 0x000000F0
.set cyCol3_p01__0__HSIOM_SHIFT, 4
.set cyCol3_p01__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol3_p01__0__INTR, CYREG_GPIO_PRT0_INTR
.set cyCol3_p01__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol3_p01__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set cyCol3_p01__0__MASK, 0x02
.set cyCol3_p01__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set cyCol3_p01__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set cyCol3_p01__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set cyCol3_p01__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set cyCol3_p01__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set cyCol3_p01__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set cyCol3_p01__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set cyCol3_p01__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set cyCol3_p01__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set cyCol3_p01__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set cyCol3_p01__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set cyCol3_p01__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set cyCol3_p01__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set cyCol3_p01__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set cyCol3_p01__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set cyCol3_p01__0__PC, CYREG_GPIO_PRT0_PC
.set cyCol3_p01__0__PC2, CYREG_GPIO_PRT0_PC2
.set cyCol3_p01__0__PORT, 0
.set cyCol3_p01__0__PS, CYREG_GPIO_PRT0_PS
.set cyCol3_p01__0__SHIFT, 1
.set cyCol3_p01__DR, CYREG_GPIO_PRT0_DR
.set cyCol3_p01__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set cyCol3_p01__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set cyCol3_p01__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set cyCol3_p01__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol3_p01__INTR, CYREG_GPIO_PRT0_INTR
.set cyCol3_p01__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol3_p01__INTSTAT, CYREG_GPIO_PRT0_INTR
.set cyCol3_p01__MASK, 0x02
.set cyCol3_p01__PA__CFG0, CYREG_UDB_PA4_CFG0
.set cyCol3_p01__PA__CFG1, CYREG_UDB_PA4_CFG1
.set cyCol3_p01__PA__CFG10, CYREG_UDB_PA4_CFG10
.set cyCol3_p01__PA__CFG11, CYREG_UDB_PA4_CFG11
.set cyCol3_p01__PA__CFG12, CYREG_UDB_PA4_CFG12
.set cyCol3_p01__PA__CFG13, CYREG_UDB_PA4_CFG13
.set cyCol3_p01__PA__CFG14, CYREG_UDB_PA4_CFG14
.set cyCol3_p01__PA__CFG2, CYREG_UDB_PA4_CFG2
.set cyCol3_p01__PA__CFG3, CYREG_UDB_PA4_CFG3
.set cyCol3_p01__PA__CFG4, CYREG_UDB_PA4_CFG4
.set cyCol3_p01__PA__CFG5, CYREG_UDB_PA4_CFG5
.set cyCol3_p01__PA__CFG6, CYREG_UDB_PA4_CFG6
.set cyCol3_p01__PA__CFG7, CYREG_UDB_PA4_CFG7
.set cyCol3_p01__PA__CFG8, CYREG_UDB_PA4_CFG8
.set cyCol3_p01__PA__CFG9, CYREG_UDB_PA4_CFG9
.set cyCol3_p01__PC, CYREG_GPIO_PRT0_PC
.set cyCol3_p01__PC2, CYREG_GPIO_PRT0_PC2
.set cyCol3_p01__PORT, 0
.set cyCol3_p01__PS, CYREG_GPIO_PRT0_PS
.set cyCol3_p01__SHIFT, 1

/* cyCol4_p00 */
.set cyCol4_p00__0__DR, CYREG_GPIO_PRT0_DR
.set cyCol4_p00__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set cyCol4_p00__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set cyCol4_p00__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set cyCol4_p00__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set cyCol4_p00__0__HSIOM_MASK, 0x0000000F
.set cyCol4_p00__0__HSIOM_SHIFT, 0
.set cyCol4_p00__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol4_p00__0__INTR, CYREG_GPIO_PRT0_INTR
.set cyCol4_p00__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol4_p00__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set cyCol4_p00__0__MASK, 0x01
.set cyCol4_p00__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set cyCol4_p00__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set cyCol4_p00__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set cyCol4_p00__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set cyCol4_p00__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set cyCol4_p00__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set cyCol4_p00__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set cyCol4_p00__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set cyCol4_p00__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set cyCol4_p00__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set cyCol4_p00__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set cyCol4_p00__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set cyCol4_p00__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set cyCol4_p00__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set cyCol4_p00__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set cyCol4_p00__0__PC, CYREG_GPIO_PRT0_PC
.set cyCol4_p00__0__PC2, CYREG_GPIO_PRT0_PC2
.set cyCol4_p00__0__PORT, 0
.set cyCol4_p00__0__PS, CYREG_GPIO_PRT0_PS
.set cyCol4_p00__0__SHIFT, 0
.set cyCol4_p00__DR, CYREG_GPIO_PRT0_DR
.set cyCol4_p00__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set cyCol4_p00__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set cyCol4_p00__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set cyCol4_p00__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol4_p00__INTR, CYREG_GPIO_PRT0_INTR
.set cyCol4_p00__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set cyCol4_p00__INTSTAT, CYREG_GPIO_PRT0_INTR
.set cyCol4_p00__MASK, 0x01
.set cyCol4_p00__PA__CFG0, CYREG_UDB_PA4_CFG0
.set cyCol4_p00__PA__CFG1, CYREG_UDB_PA4_CFG1
.set cyCol4_p00__PA__CFG10, CYREG_UDB_PA4_CFG10
.set cyCol4_p00__PA__CFG11, CYREG_UDB_PA4_CFG11
.set cyCol4_p00__PA__CFG12, CYREG_UDB_PA4_CFG12
.set cyCol4_p00__PA__CFG13, CYREG_UDB_PA4_CFG13
.set cyCol4_p00__PA__CFG14, CYREG_UDB_PA4_CFG14
.set cyCol4_p00__PA__CFG2, CYREG_UDB_PA4_CFG2
.set cyCol4_p00__PA__CFG3, CYREG_UDB_PA4_CFG3
.set cyCol4_p00__PA__CFG4, CYREG_UDB_PA4_CFG4
.set cyCol4_p00__PA__CFG5, CYREG_UDB_PA4_CFG5
.set cyCol4_p00__PA__CFG6, CYREG_UDB_PA4_CFG6
.set cyCol4_p00__PA__CFG7, CYREG_UDB_PA4_CFG7
.set cyCol4_p00__PA__CFG8, CYREG_UDB_PA4_CFG8
.set cyCol4_p00__PA__CFG9, CYREG_UDB_PA4_CFG9
.set cyCol4_p00__PC, CYREG_GPIO_PRT0_PC
.set cyCol4_p00__PC2, CYREG_GPIO_PRT0_PC2
.set cyCol4_p00__PORT, 0
.set cyCol4_p00__PS, CYREG_GPIO_PRT0_PS
.set cyCol4_p00__SHIFT, 0

/* cySegA_p20 */
.set cySegA_p20__0__DR, CYREG_GPIO_PRT2_DR
.set cySegA_p20__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegA_p20__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegA_p20__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegA_p20__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set cySegA_p20__0__HSIOM_MASK, 0x0000000F
.set cySegA_p20__0__HSIOM_SHIFT, 0
.set cySegA_p20__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegA_p20__0__INTR, CYREG_GPIO_PRT2_INTR
.set cySegA_p20__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegA_p20__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegA_p20__0__MASK, 0x01
.set cySegA_p20__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegA_p20__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegA_p20__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegA_p20__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegA_p20__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegA_p20__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegA_p20__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegA_p20__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegA_p20__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegA_p20__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegA_p20__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegA_p20__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegA_p20__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegA_p20__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegA_p20__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegA_p20__0__PC, CYREG_GPIO_PRT2_PC
.set cySegA_p20__0__PC2, CYREG_GPIO_PRT2_PC2
.set cySegA_p20__0__PORT, 2
.set cySegA_p20__0__PS, CYREG_GPIO_PRT2_PS
.set cySegA_p20__0__SHIFT, 0
.set cySegA_p20__DR, CYREG_GPIO_PRT2_DR
.set cySegA_p20__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegA_p20__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegA_p20__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegA_p20__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegA_p20__INTR, CYREG_GPIO_PRT2_INTR
.set cySegA_p20__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegA_p20__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegA_p20__MASK, 0x01
.set cySegA_p20__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegA_p20__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegA_p20__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegA_p20__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegA_p20__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegA_p20__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegA_p20__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegA_p20__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegA_p20__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegA_p20__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegA_p20__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegA_p20__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegA_p20__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegA_p20__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegA_p20__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegA_p20__PC, CYREG_GPIO_PRT2_PC
.set cySegA_p20__PC2, CYREG_GPIO_PRT2_PC2
.set cySegA_p20__PORT, 2
.set cySegA_p20__PS, CYREG_GPIO_PRT2_PS
.set cySegA_p20__SHIFT, 0

/* cySegB_p21 */
.set cySegB_p21__0__DR, CYREG_GPIO_PRT2_DR
.set cySegB_p21__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegB_p21__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegB_p21__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegB_p21__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set cySegB_p21__0__HSIOM_MASK, 0x000000F0
.set cySegB_p21__0__HSIOM_SHIFT, 4
.set cySegB_p21__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegB_p21__0__INTR, CYREG_GPIO_PRT2_INTR
.set cySegB_p21__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegB_p21__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegB_p21__0__MASK, 0x02
.set cySegB_p21__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegB_p21__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegB_p21__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegB_p21__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegB_p21__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegB_p21__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegB_p21__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegB_p21__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegB_p21__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegB_p21__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegB_p21__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegB_p21__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegB_p21__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegB_p21__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegB_p21__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegB_p21__0__PC, CYREG_GPIO_PRT2_PC
.set cySegB_p21__0__PC2, CYREG_GPIO_PRT2_PC2
.set cySegB_p21__0__PORT, 2
.set cySegB_p21__0__PS, CYREG_GPIO_PRT2_PS
.set cySegB_p21__0__SHIFT, 1
.set cySegB_p21__DR, CYREG_GPIO_PRT2_DR
.set cySegB_p21__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegB_p21__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegB_p21__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegB_p21__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegB_p21__INTR, CYREG_GPIO_PRT2_INTR
.set cySegB_p21__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegB_p21__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegB_p21__MASK, 0x02
.set cySegB_p21__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegB_p21__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegB_p21__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegB_p21__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegB_p21__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegB_p21__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegB_p21__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegB_p21__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegB_p21__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegB_p21__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegB_p21__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegB_p21__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegB_p21__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegB_p21__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegB_p21__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegB_p21__PC, CYREG_GPIO_PRT2_PC
.set cySegB_p21__PC2, CYREG_GPIO_PRT2_PC2
.set cySegB_p21__PORT, 2
.set cySegB_p21__PS, CYREG_GPIO_PRT2_PS
.set cySegB_p21__SHIFT, 1

/* cySegC_p22 */
.set cySegC_p22__0__DR, CYREG_GPIO_PRT2_DR
.set cySegC_p22__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegC_p22__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegC_p22__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegC_p22__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set cySegC_p22__0__HSIOM_MASK, 0x00000F00
.set cySegC_p22__0__HSIOM_SHIFT, 8
.set cySegC_p22__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegC_p22__0__INTR, CYREG_GPIO_PRT2_INTR
.set cySegC_p22__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegC_p22__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegC_p22__0__MASK, 0x04
.set cySegC_p22__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegC_p22__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegC_p22__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegC_p22__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegC_p22__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegC_p22__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegC_p22__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegC_p22__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegC_p22__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegC_p22__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegC_p22__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegC_p22__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegC_p22__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegC_p22__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegC_p22__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegC_p22__0__PC, CYREG_GPIO_PRT2_PC
.set cySegC_p22__0__PC2, CYREG_GPIO_PRT2_PC2
.set cySegC_p22__0__PORT, 2
.set cySegC_p22__0__PS, CYREG_GPIO_PRT2_PS
.set cySegC_p22__0__SHIFT, 2
.set cySegC_p22__DR, CYREG_GPIO_PRT2_DR
.set cySegC_p22__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegC_p22__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegC_p22__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegC_p22__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegC_p22__INTR, CYREG_GPIO_PRT2_INTR
.set cySegC_p22__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegC_p22__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegC_p22__MASK, 0x04
.set cySegC_p22__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegC_p22__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegC_p22__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegC_p22__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegC_p22__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegC_p22__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegC_p22__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegC_p22__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegC_p22__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegC_p22__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegC_p22__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegC_p22__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegC_p22__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegC_p22__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegC_p22__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegC_p22__PC, CYREG_GPIO_PRT2_PC
.set cySegC_p22__PC2, CYREG_GPIO_PRT2_PC2
.set cySegC_p22__PORT, 2
.set cySegC_p22__PS, CYREG_GPIO_PRT2_PS
.set cySegC_p22__SHIFT, 2

/* cySegD_p23 */
.set cySegD_p23__0__DR, CYREG_GPIO_PRT2_DR
.set cySegD_p23__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegD_p23__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegD_p23__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegD_p23__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set cySegD_p23__0__HSIOM_MASK, 0x0000F000
.set cySegD_p23__0__HSIOM_SHIFT, 12
.set cySegD_p23__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegD_p23__0__INTR, CYREG_GPIO_PRT2_INTR
.set cySegD_p23__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegD_p23__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegD_p23__0__MASK, 0x08
.set cySegD_p23__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegD_p23__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegD_p23__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegD_p23__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegD_p23__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegD_p23__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegD_p23__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegD_p23__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegD_p23__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegD_p23__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegD_p23__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegD_p23__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegD_p23__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegD_p23__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegD_p23__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegD_p23__0__PC, CYREG_GPIO_PRT2_PC
.set cySegD_p23__0__PC2, CYREG_GPIO_PRT2_PC2
.set cySegD_p23__0__PORT, 2
.set cySegD_p23__0__PS, CYREG_GPIO_PRT2_PS
.set cySegD_p23__0__SHIFT, 3
.set cySegD_p23__DR, CYREG_GPIO_PRT2_DR
.set cySegD_p23__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegD_p23__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegD_p23__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegD_p23__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegD_p23__INTR, CYREG_GPIO_PRT2_INTR
.set cySegD_p23__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegD_p23__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegD_p23__MASK, 0x08
.set cySegD_p23__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegD_p23__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegD_p23__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegD_p23__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegD_p23__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegD_p23__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegD_p23__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegD_p23__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegD_p23__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegD_p23__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegD_p23__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegD_p23__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegD_p23__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegD_p23__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegD_p23__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegD_p23__PC, CYREG_GPIO_PRT2_PC
.set cySegD_p23__PC2, CYREG_GPIO_PRT2_PC2
.set cySegD_p23__PORT, 2
.set cySegD_p23__PS, CYREG_GPIO_PRT2_PS
.set cySegD_p23__SHIFT, 3

/* cySegE_p24 */
.set cySegE_p24__0__DR, CYREG_GPIO_PRT2_DR
.set cySegE_p24__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegE_p24__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegE_p24__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegE_p24__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set cySegE_p24__0__HSIOM_MASK, 0x000F0000
.set cySegE_p24__0__HSIOM_SHIFT, 16
.set cySegE_p24__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegE_p24__0__INTR, CYREG_GPIO_PRT2_INTR
.set cySegE_p24__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegE_p24__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegE_p24__0__MASK, 0x10
.set cySegE_p24__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegE_p24__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegE_p24__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegE_p24__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegE_p24__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegE_p24__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegE_p24__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegE_p24__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegE_p24__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegE_p24__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegE_p24__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegE_p24__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegE_p24__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegE_p24__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegE_p24__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegE_p24__0__PC, CYREG_GPIO_PRT2_PC
.set cySegE_p24__0__PC2, CYREG_GPIO_PRT2_PC2
.set cySegE_p24__0__PORT, 2
.set cySegE_p24__0__PS, CYREG_GPIO_PRT2_PS
.set cySegE_p24__0__SHIFT, 4
.set cySegE_p24__DR, CYREG_GPIO_PRT2_DR
.set cySegE_p24__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegE_p24__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegE_p24__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegE_p24__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegE_p24__INTR, CYREG_GPIO_PRT2_INTR
.set cySegE_p24__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegE_p24__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegE_p24__MASK, 0x10
.set cySegE_p24__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegE_p24__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegE_p24__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegE_p24__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegE_p24__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegE_p24__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegE_p24__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegE_p24__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegE_p24__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegE_p24__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegE_p24__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegE_p24__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegE_p24__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegE_p24__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegE_p24__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegE_p24__PC, CYREG_GPIO_PRT2_PC
.set cySegE_p24__PC2, CYREG_GPIO_PRT2_PC2
.set cySegE_p24__PORT, 2
.set cySegE_p24__PS, CYREG_GPIO_PRT2_PS
.set cySegE_p24__SHIFT, 4

/* cySegF_p25 */
.set cySegF_p25__0__DR, CYREG_GPIO_PRT2_DR
.set cySegF_p25__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegF_p25__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegF_p25__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegF_p25__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set cySegF_p25__0__HSIOM_MASK, 0x00F00000
.set cySegF_p25__0__HSIOM_SHIFT, 20
.set cySegF_p25__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegF_p25__0__INTR, CYREG_GPIO_PRT2_INTR
.set cySegF_p25__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegF_p25__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegF_p25__0__MASK, 0x20
.set cySegF_p25__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegF_p25__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegF_p25__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegF_p25__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegF_p25__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegF_p25__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegF_p25__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegF_p25__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegF_p25__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegF_p25__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegF_p25__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegF_p25__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegF_p25__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegF_p25__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegF_p25__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegF_p25__0__PC, CYREG_GPIO_PRT2_PC
.set cySegF_p25__0__PC2, CYREG_GPIO_PRT2_PC2
.set cySegF_p25__0__PORT, 2
.set cySegF_p25__0__PS, CYREG_GPIO_PRT2_PS
.set cySegF_p25__0__SHIFT, 5
.set cySegF_p25__DR, CYREG_GPIO_PRT2_DR
.set cySegF_p25__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegF_p25__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegF_p25__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegF_p25__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegF_p25__INTR, CYREG_GPIO_PRT2_INTR
.set cySegF_p25__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegF_p25__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegF_p25__MASK, 0x20
.set cySegF_p25__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegF_p25__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegF_p25__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegF_p25__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegF_p25__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegF_p25__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegF_p25__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegF_p25__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegF_p25__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegF_p25__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegF_p25__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegF_p25__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegF_p25__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegF_p25__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegF_p25__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegF_p25__PC, CYREG_GPIO_PRT2_PC
.set cySegF_p25__PC2, CYREG_GPIO_PRT2_PC2
.set cySegF_p25__PORT, 2
.set cySegF_p25__PS, CYREG_GPIO_PRT2_PS
.set cySegF_p25__SHIFT, 5

/* cySegG_p26 */
.set cySegG_p26__0__DR, CYREG_GPIO_PRT2_DR
.set cySegG_p26__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegG_p26__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegG_p26__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegG_p26__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set cySegG_p26__0__HSIOM_MASK, 0x0F000000
.set cySegG_p26__0__HSIOM_SHIFT, 24
.set cySegG_p26__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegG_p26__0__INTR, CYREG_GPIO_PRT2_INTR
.set cySegG_p26__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegG_p26__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegG_p26__0__MASK, 0x40
.set cySegG_p26__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegG_p26__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegG_p26__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegG_p26__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegG_p26__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegG_p26__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegG_p26__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegG_p26__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegG_p26__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegG_p26__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegG_p26__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegG_p26__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegG_p26__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegG_p26__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegG_p26__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegG_p26__0__PC, CYREG_GPIO_PRT2_PC
.set cySegG_p26__0__PC2, CYREG_GPIO_PRT2_PC2
.set cySegG_p26__0__PORT, 2
.set cySegG_p26__0__PS, CYREG_GPIO_PRT2_PS
.set cySegG_p26__0__SHIFT, 6
.set cySegG_p26__DR, CYREG_GPIO_PRT2_DR
.set cySegG_p26__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set cySegG_p26__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set cySegG_p26__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set cySegG_p26__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegG_p26__INTR, CYREG_GPIO_PRT2_INTR
.set cySegG_p26__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set cySegG_p26__INTSTAT, CYREG_GPIO_PRT2_INTR
.set cySegG_p26__MASK, 0x40
.set cySegG_p26__PA__CFG0, CYREG_UDB_PA2_CFG0
.set cySegG_p26__PA__CFG1, CYREG_UDB_PA2_CFG1
.set cySegG_p26__PA__CFG10, CYREG_UDB_PA2_CFG10
.set cySegG_p26__PA__CFG11, CYREG_UDB_PA2_CFG11
.set cySegG_p26__PA__CFG12, CYREG_UDB_PA2_CFG12
.set cySegG_p26__PA__CFG13, CYREG_UDB_PA2_CFG13
.set cySegG_p26__PA__CFG14, CYREG_UDB_PA2_CFG14
.set cySegG_p26__PA__CFG2, CYREG_UDB_PA2_CFG2
.set cySegG_p26__PA__CFG3, CYREG_UDB_PA2_CFG3
.set cySegG_p26__PA__CFG4, CYREG_UDB_PA2_CFG4
.set cySegG_p26__PA__CFG5, CYREG_UDB_PA2_CFG5
.set cySegG_p26__PA__CFG6, CYREG_UDB_PA2_CFG6
.set cySegG_p26__PA__CFG7, CYREG_UDB_PA2_CFG7
.set cySegG_p26__PA__CFG8, CYREG_UDB_PA2_CFG8
.set cySegG_p26__PA__CFG9, CYREG_UDB_PA2_CFG9
.set cySegG_p26__PC, CYREG_GPIO_PRT2_PC
.set cySegG_p26__PC2, CYREG_GPIO_PRT2_PC2
.set cySegG_p26__PORT, 2
.set cySegG_p26__PS, CYREG_GPIO_PRT2_PS
.set cySegG_p26__SHIFT, 6

/* cyBuzzerPWM */
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set cyBuzzerPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* cyBuzzer_p55 */
.set cyBuzzer_p55__0__DR, CYREG_GPIO_PRT5_DR
.set cyBuzzer_p55__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set cyBuzzer_p55__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set cyBuzzer_p55__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set cyBuzzer_p55__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set cyBuzzer_p55__0__HSIOM_MASK, 0x00F00000
.set cyBuzzer_p55__0__HSIOM_SHIFT, 20
.set cyBuzzer_p55__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyBuzzer_p55__0__INTR, CYREG_GPIO_PRT5_INTR
.set cyBuzzer_p55__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyBuzzer_p55__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set cyBuzzer_p55__0__MASK, 0x20
.set cyBuzzer_p55__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set cyBuzzer_p55__0__OUT_SEL_SHIFT, 10
.set cyBuzzer_p55__0__OUT_SEL_VAL, 1
.set cyBuzzer_p55__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set cyBuzzer_p55__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set cyBuzzer_p55__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set cyBuzzer_p55__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set cyBuzzer_p55__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set cyBuzzer_p55__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set cyBuzzer_p55__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set cyBuzzer_p55__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set cyBuzzer_p55__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set cyBuzzer_p55__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set cyBuzzer_p55__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set cyBuzzer_p55__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set cyBuzzer_p55__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set cyBuzzer_p55__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set cyBuzzer_p55__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set cyBuzzer_p55__0__PC, CYREG_GPIO_PRT5_PC
.set cyBuzzer_p55__0__PC2, CYREG_GPIO_PRT5_PC2
.set cyBuzzer_p55__0__PORT, 5
.set cyBuzzer_p55__0__PS, CYREG_GPIO_PRT5_PS
.set cyBuzzer_p55__0__SHIFT, 5
.set cyBuzzer_p55__DR, CYREG_GPIO_PRT5_DR
.set cyBuzzer_p55__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set cyBuzzer_p55__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set cyBuzzer_p55__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set cyBuzzer_p55__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyBuzzer_p55__INTR, CYREG_GPIO_PRT5_INTR
.set cyBuzzer_p55__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyBuzzer_p55__INTSTAT, CYREG_GPIO_PRT5_INTR
.set cyBuzzer_p55__MASK, 0x20
.set cyBuzzer_p55__PA__CFG0, CYREG_UDB_PA0_CFG0
.set cyBuzzer_p55__PA__CFG1, CYREG_UDB_PA0_CFG1
.set cyBuzzer_p55__PA__CFG10, CYREG_UDB_PA0_CFG10
.set cyBuzzer_p55__PA__CFG11, CYREG_UDB_PA0_CFG11
.set cyBuzzer_p55__PA__CFG12, CYREG_UDB_PA0_CFG12
.set cyBuzzer_p55__PA__CFG13, CYREG_UDB_PA0_CFG13
.set cyBuzzer_p55__PA__CFG14, CYREG_UDB_PA0_CFG14
.set cyBuzzer_p55__PA__CFG2, CYREG_UDB_PA0_CFG2
.set cyBuzzer_p55__PA__CFG3, CYREG_UDB_PA0_CFG3
.set cyBuzzer_p55__PA__CFG4, CYREG_UDB_PA0_CFG4
.set cyBuzzer_p55__PA__CFG5, CYREG_UDB_PA0_CFG5
.set cyBuzzer_p55__PA__CFG6, CYREG_UDB_PA0_CFG6
.set cyBuzzer_p55__PA__CFG7, CYREG_UDB_PA0_CFG7
.set cyBuzzer_p55__PA__CFG8, CYREG_UDB_PA0_CFG8
.set cyBuzzer_p55__PA__CFG9, CYREG_UDB_PA0_CFG9
.set cyBuzzer_p55__PC, CYREG_GPIO_PRT5_PC
.set cyBuzzer_p55__PC2, CYREG_GPIO_PRT5_PC2
.set cyBuzzer_p55__PORT, 5
.set cyBuzzer_p55__PS, CYREG_GPIO_PRT5_PS
.set cyBuzzer_p55__SHIFT, 5

/* cyDigit1_p34 */
.set cyDigit1_p34__0__DR, CYREG_GPIO_PRT3_DR
.set cyDigit1_p34__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set cyDigit1_p34__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set cyDigit1_p34__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set cyDigit1_p34__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set cyDigit1_p34__0__HSIOM_MASK, 0x000F0000
.set cyDigit1_p34__0__HSIOM_SHIFT, 16
.set cyDigit1_p34__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set cyDigit1_p34__0__INTR, CYREG_GPIO_PRT3_INTR
.set cyDigit1_p34__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set cyDigit1_p34__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set cyDigit1_p34__0__MASK, 0x10
.set cyDigit1_p34__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set cyDigit1_p34__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set cyDigit1_p34__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set cyDigit1_p34__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set cyDigit1_p34__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set cyDigit1_p34__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set cyDigit1_p34__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set cyDigit1_p34__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set cyDigit1_p34__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set cyDigit1_p34__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set cyDigit1_p34__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set cyDigit1_p34__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set cyDigit1_p34__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set cyDigit1_p34__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set cyDigit1_p34__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set cyDigit1_p34__0__PC, CYREG_GPIO_PRT3_PC
.set cyDigit1_p34__0__PC2, CYREG_GPIO_PRT3_PC2
.set cyDigit1_p34__0__PORT, 3
.set cyDigit1_p34__0__PS, CYREG_GPIO_PRT3_PS
.set cyDigit1_p34__0__SHIFT, 4
.set cyDigit1_p34__DR, CYREG_GPIO_PRT3_DR
.set cyDigit1_p34__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set cyDigit1_p34__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set cyDigit1_p34__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set cyDigit1_p34__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set cyDigit1_p34__INTR, CYREG_GPIO_PRT3_INTR
.set cyDigit1_p34__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set cyDigit1_p34__INTSTAT, CYREG_GPIO_PRT3_INTR
.set cyDigit1_p34__MASK, 0x10
.set cyDigit1_p34__PA__CFG0, CYREG_UDB_PA7_CFG0
.set cyDigit1_p34__PA__CFG1, CYREG_UDB_PA7_CFG1
.set cyDigit1_p34__PA__CFG10, CYREG_UDB_PA7_CFG10
.set cyDigit1_p34__PA__CFG11, CYREG_UDB_PA7_CFG11
.set cyDigit1_p34__PA__CFG12, CYREG_UDB_PA7_CFG12
.set cyDigit1_p34__PA__CFG13, CYREG_UDB_PA7_CFG13
.set cyDigit1_p34__PA__CFG14, CYREG_UDB_PA7_CFG14
.set cyDigit1_p34__PA__CFG2, CYREG_UDB_PA7_CFG2
.set cyDigit1_p34__PA__CFG3, CYREG_UDB_PA7_CFG3
.set cyDigit1_p34__PA__CFG4, CYREG_UDB_PA7_CFG4
.set cyDigit1_p34__PA__CFG5, CYREG_UDB_PA7_CFG5
.set cyDigit1_p34__PA__CFG6, CYREG_UDB_PA7_CFG6
.set cyDigit1_p34__PA__CFG7, CYREG_UDB_PA7_CFG7
.set cyDigit1_p34__PA__CFG8, CYREG_UDB_PA7_CFG8
.set cyDigit1_p34__PA__CFG9, CYREG_UDB_PA7_CFG9
.set cyDigit1_p34__PC, CYREG_GPIO_PRT3_PC
.set cyDigit1_p34__PC2, CYREG_GPIO_PRT3_PC2
.set cyDigit1_p34__PORT, 3
.set cyDigit1_p34__PS, CYREG_GPIO_PRT3_PS
.set cyDigit1_p34__SHIFT, 4

/* cyDigit2_p35 */
.set cyDigit2_p35__0__DR, CYREG_GPIO_PRT3_DR
.set cyDigit2_p35__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set cyDigit2_p35__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set cyDigit2_p35__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set cyDigit2_p35__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set cyDigit2_p35__0__HSIOM_MASK, 0x00F00000
.set cyDigit2_p35__0__HSIOM_SHIFT, 20
.set cyDigit2_p35__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set cyDigit2_p35__0__INTR, CYREG_GPIO_PRT3_INTR
.set cyDigit2_p35__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set cyDigit2_p35__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set cyDigit2_p35__0__MASK, 0x20
.set cyDigit2_p35__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set cyDigit2_p35__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set cyDigit2_p35__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set cyDigit2_p35__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set cyDigit2_p35__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set cyDigit2_p35__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set cyDigit2_p35__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set cyDigit2_p35__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set cyDigit2_p35__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set cyDigit2_p35__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set cyDigit2_p35__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set cyDigit2_p35__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set cyDigit2_p35__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set cyDigit2_p35__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set cyDigit2_p35__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set cyDigit2_p35__0__PC, CYREG_GPIO_PRT3_PC
.set cyDigit2_p35__0__PC2, CYREG_GPIO_PRT3_PC2
.set cyDigit2_p35__0__PORT, 3
.set cyDigit2_p35__0__PS, CYREG_GPIO_PRT3_PS
.set cyDigit2_p35__0__SHIFT, 5
.set cyDigit2_p35__DR, CYREG_GPIO_PRT3_DR
.set cyDigit2_p35__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set cyDigit2_p35__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set cyDigit2_p35__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set cyDigit2_p35__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set cyDigit2_p35__INTR, CYREG_GPIO_PRT3_INTR
.set cyDigit2_p35__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set cyDigit2_p35__INTSTAT, CYREG_GPIO_PRT3_INTR
.set cyDigit2_p35__MASK, 0x20
.set cyDigit2_p35__PA__CFG0, CYREG_UDB_PA7_CFG0
.set cyDigit2_p35__PA__CFG1, CYREG_UDB_PA7_CFG1
.set cyDigit2_p35__PA__CFG10, CYREG_UDB_PA7_CFG10
.set cyDigit2_p35__PA__CFG11, CYREG_UDB_PA7_CFG11
.set cyDigit2_p35__PA__CFG12, CYREG_UDB_PA7_CFG12
.set cyDigit2_p35__PA__CFG13, CYREG_UDB_PA7_CFG13
.set cyDigit2_p35__PA__CFG14, CYREG_UDB_PA7_CFG14
.set cyDigit2_p35__PA__CFG2, CYREG_UDB_PA7_CFG2
.set cyDigit2_p35__PA__CFG3, CYREG_UDB_PA7_CFG3
.set cyDigit2_p35__PA__CFG4, CYREG_UDB_PA7_CFG4
.set cyDigit2_p35__PA__CFG5, CYREG_UDB_PA7_CFG5
.set cyDigit2_p35__PA__CFG6, CYREG_UDB_PA7_CFG6
.set cyDigit2_p35__PA__CFG7, CYREG_UDB_PA7_CFG7
.set cyDigit2_p35__PA__CFG8, CYREG_UDB_PA7_CFG8
.set cyDigit2_p35__PA__CFG9, CYREG_UDB_PA7_CFG9
.set cyDigit2_p35__PC, CYREG_GPIO_PRT3_PC
.set cyDigit2_p35__PC2, CYREG_GPIO_PRT3_PC2
.set cyDigit2_p35__PORT, 3
.set cyDigit2_p35__PS, CYREG_GPIO_PRT3_PS
.set cyDigit2_p35__SHIFT, 5

/* cyUart_p50_p51 */
.set cyUart_p50_p51_rx__0__DR, CYREG_GPIO_PRT5_DR
.set cyUart_p50_p51_rx__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set cyUart_p50_p51_rx__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set cyUart_p50_p51_rx__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set cyUart_p50_p51_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set cyUart_p50_p51_rx__0__HSIOM_GPIO, 0
.set cyUart_p50_p51_rx__0__HSIOM_I2C, 14
.set cyUart_p50_p51_rx__0__HSIOM_I2C_SCL, 14
.set cyUart_p50_p51_rx__0__HSIOM_MASK, 0x0000000F
.set cyUart_p50_p51_rx__0__HSIOM_SHIFT, 0
.set cyUart_p50_p51_rx__0__HSIOM_SPI, 15
.set cyUart_p50_p51_rx__0__HSIOM_SPI_MOSI, 15
.set cyUart_p50_p51_rx__0__HSIOM_UART, 9
.set cyUart_p50_p51_rx__0__HSIOM_UART_RX, 9
.set cyUart_p50_p51_rx__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyUart_p50_p51_rx__0__INTR, CYREG_GPIO_PRT5_INTR
.set cyUart_p50_p51_rx__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyUart_p50_p51_rx__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set cyUart_p50_p51_rx__0__MASK, 0x01
.set cyUart_p50_p51_rx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set cyUart_p50_p51_rx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set cyUart_p50_p51_rx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set cyUart_p50_p51_rx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set cyUart_p50_p51_rx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set cyUart_p50_p51_rx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set cyUart_p50_p51_rx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set cyUart_p50_p51_rx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set cyUart_p50_p51_rx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set cyUart_p50_p51_rx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set cyUart_p50_p51_rx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set cyUart_p50_p51_rx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set cyUart_p50_p51_rx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set cyUart_p50_p51_rx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set cyUart_p50_p51_rx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set cyUart_p50_p51_rx__0__PC, CYREG_GPIO_PRT5_PC
.set cyUart_p50_p51_rx__0__PC2, CYREG_GPIO_PRT5_PC2
.set cyUart_p50_p51_rx__0__PORT, 5
.set cyUart_p50_p51_rx__0__PS, CYREG_GPIO_PRT5_PS
.set cyUart_p50_p51_rx__0__SHIFT, 0
.set cyUart_p50_p51_rx__DR, CYREG_GPIO_PRT5_DR
.set cyUart_p50_p51_rx__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set cyUart_p50_p51_rx__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set cyUart_p50_p51_rx__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set cyUart_p50_p51_rx__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyUart_p50_p51_rx__INTR, CYREG_GPIO_PRT5_INTR
.set cyUart_p50_p51_rx__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyUart_p50_p51_rx__INTSTAT, CYREG_GPIO_PRT5_INTR
.set cyUart_p50_p51_rx__MASK, 0x01
.set cyUart_p50_p51_rx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set cyUart_p50_p51_rx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set cyUart_p50_p51_rx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set cyUart_p50_p51_rx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set cyUart_p50_p51_rx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set cyUart_p50_p51_rx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set cyUart_p50_p51_rx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set cyUart_p50_p51_rx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set cyUart_p50_p51_rx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set cyUart_p50_p51_rx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set cyUart_p50_p51_rx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set cyUart_p50_p51_rx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set cyUart_p50_p51_rx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set cyUart_p50_p51_rx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set cyUart_p50_p51_rx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set cyUart_p50_p51_rx__PC, CYREG_GPIO_PRT5_PC
.set cyUart_p50_p51_rx__PC2, CYREG_GPIO_PRT5_PC2
.set cyUart_p50_p51_rx__PORT, 5
.set cyUart_p50_p51_rx__PS, CYREG_GPIO_PRT5_PS
.set cyUart_p50_p51_rx__SHIFT, 0
.set cyUart_p50_p51_SCB__CTRL, CYREG_SCB2_CTRL
.set cyUart_p50_p51_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set cyUart_p50_p51_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set cyUart_p50_p51_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set cyUart_p50_p51_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set cyUart_p50_p51_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set cyUart_p50_p51_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set cyUart_p50_p51_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set cyUart_p50_p51_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set cyUart_p50_p51_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set cyUart_p50_p51_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set cyUart_p50_p51_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set cyUart_p50_p51_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set cyUart_p50_p51_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set cyUart_p50_p51_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set cyUart_p50_p51_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set cyUart_p50_p51_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set cyUart_p50_p51_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set cyUart_p50_p51_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set cyUart_p50_p51_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set cyUart_p50_p51_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set cyUart_p50_p51_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set cyUart_p50_p51_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set cyUart_p50_p51_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set cyUart_p50_p51_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set cyUart_p50_p51_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set cyUart_p50_p51_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set cyUart_p50_p51_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set cyUart_p50_p51_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set cyUart_p50_p51_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set cyUart_p50_p51_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set cyUart_p50_p51_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set cyUart_p50_p51_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set cyUart_p50_p51_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set cyUart_p50_p51_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set cyUart_p50_p51_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set cyUart_p50_p51_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set cyUart_p50_p51_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set cyUart_p50_p51_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set cyUart_p50_p51_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set cyUart_p50_p51_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set cyUart_p50_p51_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set cyUart_p50_p51_SCB__INTR_M, CYREG_SCB2_INTR_M
.set cyUart_p50_p51_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set cyUart_p50_p51_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set cyUart_p50_p51_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set cyUart_p50_p51_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set cyUart_p50_p51_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set cyUart_p50_p51_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set cyUart_p50_p51_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set cyUart_p50_p51_SCB__INTR_S, CYREG_SCB2_INTR_S
.set cyUart_p50_p51_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set cyUart_p50_p51_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set cyUart_p50_p51_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set cyUart_p50_p51_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set cyUart_p50_p51_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set cyUart_p50_p51_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set cyUart_p50_p51_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set cyUart_p50_p51_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set cyUart_p50_p51_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set cyUart_p50_p51_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set cyUart_p50_p51_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set cyUart_p50_p51_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set cyUart_p50_p51_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set cyUart_p50_p51_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set cyUart_p50_p51_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set cyUart_p50_p51_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set cyUart_p50_p51_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set cyUart_p50_p51_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set cyUart_p50_p51_SCB__SS0_POSISTION, 0
.set cyUart_p50_p51_SCB__SS1_POSISTION, 1
.set cyUart_p50_p51_SCB__SS2_POSISTION, 2
.set cyUart_p50_p51_SCB__SS3_POSISTION, 3
.set cyUart_p50_p51_SCB__STATUS, CYREG_SCB2_STATUS
.set cyUart_p50_p51_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set cyUart_p50_p51_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set cyUart_p50_p51_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set cyUart_p50_p51_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set cyUart_p50_p51_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set cyUart_p50_p51_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set cyUart_p50_p51_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set cyUart_p50_p51_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set cyUart_p50_p51_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL
.set cyUart_p50_p51_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set cyUart_p50_p51_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set cyUart_p50_p51_SCB_IRQ__INTC_MASK, 0x800
.set cyUart_p50_p51_SCB_IRQ__INTC_NUMBER, 11
.set cyUart_p50_p51_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set cyUart_p50_p51_SCB_IRQ__INTC_PRIOR_NUM, 3
.set cyUart_p50_p51_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set cyUart_p50_p51_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set cyUart_p50_p51_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set cyUart_p50_p51_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set cyUart_p50_p51_SCBCLK__DIV_ID, 0x00000042
.set cyUart_p50_p51_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set cyUart_p50_p51_SCBCLK__PA_DIV_ID, 0x000000FF
.set cyUart_p50_p51_tx__0__DR, CYREG_GPIO_PRT5_DR
.set cyUart_p50_p51_tx__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set cyUart_p50_p51_tx__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set cyUart_p50_p51_tx__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set cyUart_p50_p51_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set cyUart_p50_p51_tx__0__HSIOM_GPIO, 0
.set cyUart_p50_p51_tx__0__HSIOM_I2C, 14
.set cyUart_p50_p51_tx__0__HSIOM_I2C_SDA, 14
.set cyUart_p50_p51_tx__0__HSIOM_MASK, 0x000000F0
.set cyUart_p50_p51_tx__0__HSIOM_SHIFT, 4
.set cyUart_p50_p51_tx__0__HSIOM_SPI, 15
.set cyUart_p50_p51_tx__0__HSIOM_SPI_MISO, 15
.set cyUart_p50_p51_tx__0__HSIOM_UART, 9
.set cyUart_p50_p51_tx__0__HSIOM_UART_TX, 9
.set cyUart_p50_p51_tx__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyUart_p50_p51_tx__0__INTR, CYREG_GPIO_PRT5_INTR
.set cyUart_p50_p51_tx__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyUart_p50_p51_tx__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set cyUart_p50_p51_tx__0__MASK, 0x02
.set cyUart_p50_p51_tx__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set cyUart_p50_p51_tx__0__OUT_SEL_SHIFT, 2
.set cyUart_p50_p51_tx__0__OUT_SEL_VAL, -1
.set cyUart_p50_p51_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set cyUart_p50_p51_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set cyUart_p50_p51_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set cyUart_p50_p51_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set cyUart_p50_p51_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set cyUart_p50_p51_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set cyUart_p50_p51_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set cyUart_p50_p51_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set cyUart_p50_p51_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set cyUart_p50_p51_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set cyUart_p50_p51_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set cyUart_p50_p51_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set cyUart_p50_p51_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set cyUart_p50_p51_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set cyUart_p50_p51_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set cyUart_p50_p51_tx__0__PC, CYREG_GPIO_PRT5_PC
.set cyUart_p50_p51_tx__0__PC2, CYREG_GPIO_PRT5_PC2
.set cyUart_p50_p51_tx__0__PORT, 5
.set cyUart_p50_p51_tx__0__PS, CYREG_GPIO_PRT5_PS
.set cyUart_p50_p51_tx__0__SHIFT, 1
.set cyUart_p50_p51_tx__DR, CYREG_GPIO_PRT5_DR
.set cyUart_p50_p51_tx__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set cyUart_p50_p51_tx__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set cyUart_p50_p51_tx__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set cyUart_p50_p51_tx__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyUart_p50_p51_tx__INTR, CYREG_GPIO_PRT5_INTR
.set cyUart_p50_p51_tx__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set cyUart_p50_p51_tx__INTSTAT, CYREG_GPIO_PRT5_INTR
.set cyUart_p50_p51_tx__MASK, 0x02
.set cyUart_p50_p51_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set cyUart_p50_p51_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set cyUart_p50_p51_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set cyUart_p50_p51_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set cyUart_p50_p51_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set cyUart_p50_p51_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set cyUart_p50_p51_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set cyUart_p50_p51_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set cyUart_p50_p51_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set cyUart_p50_p51_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set cyUart_p50_p51_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set cyUart_p50_p51_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set cyUart_p50_p51_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set cyUart_p50_p51_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set cyUart_p50_p51_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set cyUart_p50_p51_tx__PC, CYREG_GPIO_PRT5_PC
.set cyUart_p50_p51_tx__PC2, CYREG_GPIO_PRT5_PC2
.set cyUart_p50_p51_tx__PORT, 5
.set cyUart_p50_p51_tx__PS, CYREG_GPIO_PRT5_PS
.set cyUart_p50_p51_tx__SHIFT, 1

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x100E11A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
