// Seed: 5680495
module module_0;
  assign module_1.id_0 = 0;
  reg id_1;
  always @(posedge 1) begin : LABEL_0
    #1;
    id_1 = 1'h0;
    id_1 = id_1;
    id_1 = id_1;
    if (id_1) begin : LABEL_0
      id_1 = 1 - 1;
      if (id_1) begin : LABEL_0
        id_1 <= id_1;
      end
    end
    id_1 <= "";
    id_1 <= id_1 ? id_1 : 1'h0;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    output logic id_3,
    input wand id_4,
    input supply1 id_5
);
  always id_3 <= #1 1 & 'd0;
  assign id_3 = 1;
  wire id_7;
  module_0 modCall_1 ();
endmodule
