Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 30 17:55:45 2022
| Host         : LAPTOP-TTBI6Q3I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11716 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IR1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IR2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IR3 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IR4 (HIGH)

 There are 8512 register/latch pins with no clock driven by root clock pin: s_rate_0 (HIGH)

 There are 8512 register/latch pins with no clock driven by root clock pin: s_rate_1 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FPGADigit_0/u_divider/clk_N_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/Interrupt_Request_Register_1_int_1/D_Flip_1_1/s_next_state_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/Interrupt_Request_Register_1_int_1/D_Flip_2_1/s_next_state_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/Interrupt_Request_Register_1_int_1/D_Flip_3_1/s_next_state_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/Interrupt_Request_Register_1_int_1/D_Flip_4_1/s_next_state_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/REGISTER_FILE_2/s_state_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/REGISTER_FILE_5/s_state_reg_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/REGISTER_FILE_6/s_state_reg_reg[0]/Q (HIGH)

 There are 8512 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/divider_cpu2/clk_N_reg/Q (HIGH)

 There are 8512 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/divider_cpu3/clk_N_reg/Q (HIGH)

 There are 8512 register/latch pins with no clock driven by root clock pin: Single_Cycle_CPU_1_int_0/divider_cpu4/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107299 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.386      -13.394                     12                   81        0.220        0.000                      0                   81        2.867        0.000                       0                    44  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_for_display/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0          {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_for_display/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0               -1.386      -13.394                     12                   81        0.220        0.000                      0                   81        2.867        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                           37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_for_display/inst/clk_in1
  To Clock:  clk_for_display/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_for_display/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_for_display/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -1.386ns,  Total Violation      -13.394ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.386ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 2.058ns (26.558%)  route 5.691ns (73.442%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 8.246 - 6.734 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.805     1.807    vga_display/vga_sync_generator/clk_out1
    SLICE_X65Y48         FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     2.263 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=154, routed)         1.225     3.488    vga_display/vga_sync_generator/in_display_area
    SLICE_X71Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  vga_display/vga_sync_generator/vga[11]_i_36/O
                         net (fo=1, routed)           0.000     3.612    vga_display/vga_sync_generator/C__0[6]
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.036 r  vga_display/vga_sync_generator/vga_reg[11]_i_11/O[1]
                         net (fo=576, routed)         2.468     6.504    vga_graph_mode/vaddr[1]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.303     6.807 r  vga_graph_mode/vga[10]_i_56/O
                         net (fo=1, routed)           0.000     6.807    vga_graph_mode/vga[10]_i_56_n_0
    SLICE_X55Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.024 r  vga_graph_mode/vga_reg[10]_i_24/O
                         net (fo=1, routed)           0.000     7.024    vga_graph_mode/vga_reg[10]_i_24_n_0
    SLICE_X55Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.118 r  vga_graph_mode/vga_reg[10]_i_8/O
                         net (fo=1, routed)           1.264     8.382    vga_graph_mode/vga_reg[10]_i_8_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.316     8.698 r  vga_graph_mode/vga[10]_i_2/O
                         net (fo=1, routed)           0.734     9.432    vga_graph_mode/vga[10]_i_2_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.556 r  vga_graph_mode/vga[10]_i_1/O
                         net (fo=1, routed)           0.000     9.556    vga_display/vdata[10]
    SLICE_X65Y55         FDRE                                         r  vga_display/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.509     8.246    vga_display/clk_out1
    SLICE_X65Y55         FDRE                                         r  vga_display/vga_reg[10]/C
                         clock pessimism              0.007     8.253    
                         clock uncertainty           -0.114     8.139    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)        0.031     8.170    vga_display/vga_reg[10]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                 -1.386    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 1.610ns (20.938%)  route 6.080ns (79.062%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 8.243 - 6.734 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.805     1.807    vga_display/vga_sync_generator/clk_out1
    SLICE_X65Y48         FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     2.263 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=154, routed)         1.470     3.733    vga_display/vga_sync_generator/in_display_area
    SLICE_X71Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.857 r  vga_display/vga_sync_generator/ram_reg_2048_2111_9_11_i_6/O
                         net (fo=96, routed)          1.474     5.332    vga_graph_mode/ram_reg_3072_3135_9_11/ADDRC1
    SLICE_X66Y79         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.456 r  vga_graph_mode/ram_reg_3072_3135_9_11/RAMC/O
                         net (fo=1, routed)           0.994     6.450    vga_graph_mode/ram_reg_3072_3135_9_11_n_2
    SLICE_X75Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.574 r  vga_graph_mode/vga[11]_i_85/O
                         net (fo=1, routed)           0.000     6.574    vga_graph_mode/vga[11]_i_85_n_0
    SLICE_X75Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.812 r  vga_graph_mode/vga_reg[11]_i_45/O
                         net (fo=1, routed)           0.000     6.812    vga_graph_mode/vga_reg[11]_i_45_n_0
    SLICE_X75Y77         MUXF8 (Prop_muxf8_I0_O)      0.104     6.916 r  vga_graph_mode/vga_reg[11]_i_20/O
                         net (fo=1, routed)           1.704     8.620    vga_graph_mode/vga_reg[11]_i_20_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I0_O)        0.316     8.936 r  vga_graph_mode/vga[11]_i_6/O
                         net (fo=1, routed)           0.437     9.373    vga_graph_mode/vga[11]_i_6_n_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.497 r  vga_graph_mode/vga[11]_i_2/O
                         net (fo=1, routed)           0.000     9.497    vga_display/vdata[11]
    SLICE_X59Y53         FDRE                                         r  vga_display/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.506     8.243    vga_display/clk_out1
    SLICE_X59Y53         FDRE                                         r  vga_display/vga_reg[11]/C
                         clock pessimism              0.007     8.250    
                         clock uncertainty           -0.114     8.136    
    SLICE_X59Y53         FDRE (Setup_fdre_C_D)        0.031     8.167    vga_display/vga_reg[11]
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.236ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 1.610ns (21.208%)  route 5.982ns (78.792%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 8.238 - 6.734 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.805     1.807    vga_display/vga_sync_generator/clk_out1
    SLICE_X65Y48         FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     2.263 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=154, routed)         1.204     3.468    vga_display/vga_sync_generator/in_display_area
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.592 r  vga_display/vga_sync_generator/ram_reg_8192_8255_6_8_i_8/O
                         net (fo=96, routed)          1.580     5.171    vga_graph_mode/ram_reg_9344_9407_6_8/ADDRC0
    SLICE_X58Y23         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.295 r  vga_graph_mode/ram_reg_9344_9407_6_8/RAMC/O
                         net (fo=1, routed)           1.424     6.719    vga_graph_mode/ram_reg_9344_9407_6_8_n_2
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  vga_graph_mode/vga[8]_i_49/O
                         net (fo=1, routed)           0.000     6.843    vga_graph_mode/vga[8]_i_49_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I0_O)      0.238     7.081 r  vga_graph_mode/vga_reg[8]_i_21/O
                         net (fo=1, routed)           0.000     7.081    vga_graph_mode/vga_reg[8]_i_21_n_0
    SLICE_X53Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     7.185 r  vga_graph_mode/vga_reg[8]_i_7/O
                         net (fo=1, routed)           1.341     8.526    vga_graph_mode/vga_reg[8]_i_7_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.316     8.842 r  vga_graph_mode/vga[8]_i_2/O
                         net (fo=1, routed)           0.433     9.275    vga_graph_mode/vga[8]_i_2_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.399 r  vga_graph_mode/vga[8]_i_1/O
                         net (fo=1, routed)           0.000     9.399    vga_display/vdata[8]
    SLICE_X55Y55         FDRE                                         r  vga_display/vga_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.501     8.238    vga_display/clk_out1
    SLICE_X55Y55         FDRE                                         r  vga_display/vga_reg[8]/C
                         clock pessimism              0.007     8.245    
                         clock uncertainty           -0.114     8.131    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)        0.032     8.163    vga_display/vga_reg[8]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 -1.236    

Slack (VIOLATED) :        -1.195ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.617ns (21.412%)  route 5.935ns (78.588%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 8.239 - 6.734 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.805     1.807    vga_display/vga_sync_generator/clk_out1
    SLICE_X65Y48         FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     2.263 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=154, routed)         1.332     3.595    vga_display/vga_sync_generator/in_display_area
    SLICE_X79Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.719 r  vga_display/vga_sync_generator/ram_reg_4096_4159_6_8_i_7/O
                         net (fo=96, routed)          1.727     5.446    vga_graph_mode/ram_reg_4416_4479_6_8/ADDRB1
    SLICE_X88Y66         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.570 r  vga_graph_mode/ram_reg_4416_4479_6_8/RAMB/O
                         net (fo=1, routed)           1.202     6.772    vga_graph_mode/ram_reg_4416_4479_6_8_n_1
    SLICE_X81Y64         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  vga_graph_mode/vga[7]_i_70/O
                         net (fo=1, routed)           0.000     6.896    vga_graph_mode/vga[7]_i_70_n_0
    SLICE_X81Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     7.141 r  vga_graph_mode/vga_reg[7]_i_31/O
                         net (fo=1, routed)           0.000     7.141    vga_graph_mode/vga_reg[7]_i_31_n_0
    SLICE_X81Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     7.245 r  vga_graph_mode/vga_reg[7]_i_12/O
                         net (fo=1, routed)           1.268     8.513    vga_graph_mode/vga_reg[7]_i_12_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I5_O)        0.316     8.829 r  vga_graph_mode/vga[7]_i_3/O
                         net (fo=1, routed)           0.406     9.235    vga_graph_mode/vga[7]_i_3_n_0
    SLICE_X57Y55         LUT5 (Prop_lut5_I2_O)        0.124     9.359 r  vga_graph_mode/vga[7]_i_1/O
                         net (fo=1, routed)           0.000     9.359    vga_display/vdata[7]
    SLICE_X57Y55         FDRE                                         r  vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     8.239    vga_display/clk_out1
    SLICE_X57Y55         FDRE                                         r  vga_display/vga_reg[7]/C
                         clock pessimism              0.007     8.246    
                         clock uncertainty           -0.114     8.132    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)        0.032     8.164    vga_display/vga_reg[7]
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 -1.195    

Slack (VIOLATED) :        -1.152ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 1.610ns (21.423%)  route 5.905ns (78.577%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 8.246 - 6.734 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.805     1.807    vga_display/vga_sync_generator/clk_out1
    SLICE_X65Y48         FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     2.263 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=154, routed)         1.247     3.511    vga_display/vga_sync_generator/in_display_area
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.635 r  vga_display/vga_sync_generator/ram_reg_2048_2111_0_2_i_6/O
                         net (fo=96, routed)          1.806     5.440    vga_graph_mode/ram_reg_2048_2111_0_2/ADDRB2
    SLICE_X66Y77         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     5.564 r  vga_graph_mode/ram_reg_2048_2111_0_2/RAMB/O
                         net (fo=1, routed)           0.989     6.553    vga_graph_mode/ram_reg_2048_2111_0_2_n_1
    SLICE_X65Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.677 r  vga_graph_mode/vga[1]_i_77/O
                         net (fo=1, routed)           0.000     6.677    vga_graph_mode/vga[1]_i_77_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I0_O)      0.238     6.915 r  vga_graph_mode/vga_reg[1]_i_35/O
                         net (fo=1, routed)           0.000     6.915    vga_graph_mode/vga_reg[1]_i_35_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     7.019 r  vga_graph_mode/vga_reg[1]_i_14/O
                         net (fo=1, routed)           1.311     8.330    vga_graph_mode/vga_reg[1]_i_14_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.316     8.646 r  vga_graph_mode/vga[1]_i_4/O
                         net (fo=1, routed)           0.553     9.199    vga_graph_mode/vga[1]_i_4_n_0
    SLICE_X65Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  vga_graph_mode/vga[1]_i_1/O
                         net (fo=1, routed)           0.000     9.323    vga_display/vdata[1]
    SLICE_X65Y54         FDRE                                         r  vga_display/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.509     8.246    vga_display/clk_out1
    SLICE_X65Y54         FDRE                                         r  vga_display/vga_reg[1]/C
                         clock pessimism              0.007     8.253    
                         clock uncertainty           -0.114     8.139    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)        0.032     8.171    vga_display/vga_reg[1]
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 -1.152    

Slack (VIOLATED) :        -1.147ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 1.579ns (21.040%)  route 5.926ns (78.960%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 8.243 - 6.734 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.805     1.807    vga_display/vga_sync_generator/clk_out1
    SLICE_X65Y48         FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     2.263 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=154, routed)         1.371     3.635    vga_display/vga_sync_generator/in_display_area
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  vga_display/vga_sync_generator/ram_reg_0_63_0_2_i_7/O
                         net (fo=96, routed)          1.779     5.538    vga_graph_mode/ram_reg_1920_1983_0_2/ADDRC1
    SLICE_X54Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.662 r  vga_graph_mode/ram_reg_1920_1983_0_2/RAMC/O
                         net (fo=1, routed)           1.383     7.045    vga_graph_mode/ram_reg_1920_1983_0_2_n_2
    SLICE_X49Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.169 r  vga_graph_mode/vga[2]_i_84/O
                         net (fo=1, routed)           0.000     7.169    vga_graph_mode/vga[2]_i_84_n_0
    SLICE_X49Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     7.386 r  vga_graph_mode/vga_reg[2]_i_38/O
                         net (fo=1, routed)           0.000     7.386    vga_graph_mode/vga_reg[2]_i_38_n_0
    SLICE_X49Y51         MUXF8 (Prop_muxf8_I1_O)      0.094     7.480 r  vga_graph_mode/vga_reg[2]_i_15/O
                         net (fo=1, routed)           0.819     8.299    vga_graph_mode/vga_reg[2]_i_15_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.316     8.615 r  vga_graph_mode/vga[2]_i_4/O
                         net (fo=1, routed)           0.573     9.188    vga_graph_mode/vga[2]_i_4_n_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I4_O)        0.124     9.312 r  vga_graph_mode/vga[2]_i_1/O
                         net (fo=1, routed)           0.000     9.312    vga_display/vdata[2]
    SLICE_X61Y56         FDRE                                         r  vga_display/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.506     8.243    vga_display/clk_out1
    SLICE_X61Y56         FDRE                                         r  vga_display/vga_reg[2]/C
                         clock pessimism              0.007     8.250    
                         clock uncertainty           -0.114     8.136    
    SLICE_X61Y56         FDRE (Setup_fdre_C_D)        0.029     8.165    vga_display/vga_reg[2]
  -------------------------------------------------------------------
                         required time                          8.165    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                 -1.147    

Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 2.058ns (27.412%)  route 5.450ns (72.588%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.245 - 6.734 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.805     1.807    vga_display/vga_sync_generator/clk_out1
    SLICE_X65Y48         FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     2.263 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=154, routed)         1.225     3.488    vga_display/vga_sync_generator/in_display_area
    SLICE_X71Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  vga_display/vga_sync_generator/vga[11]_i_36/O
                         net (fo=1, routed)           0.000     3.612    vga_display/vga_sync_generator/C__0[6]
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.036 r  vga_display/vga_sync_generator/vga_reg[11]_i_11/O[1]
                         net (fo=576, routed)         2.138     6.174    vga_graph_mode/vaddr[1]
    SLICE_X75Y34         LUT6 (Prop_lut6_I2_O)        0.303     6.477 r  vga_graph_mode/vga[0]_i_56/O
                         net (fo=1, routed)           0.000     6.477    vga_graph_mode/vga[0]_i_56_n_0
    SLICE_X75Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     6.694 r  vga_graph_mode/vga_reg[0]_i_24/O
                         net (fo=1, routed)           0.000     6.694    vga_graph_mode/vga_reg[0]_i_24_n_0
    SLICE_X75Y34         MUXF8 (Prop_muxf8_I1_O)      0.094     6.788 r  vga_graph_mode/vga_reg[0]_i_8/O
                         net (fo=1, routed)           1.429     8.217    vga_graph_mode/vga_reg[0]_i_8_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.316     8.533 r  vga_graph_mode/vga[0]_i_2/O
                         net (fo=1, routed)           0.658     9.191    vga_graph_mode/vga[0]_i_2_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.315 r  vga_graph_mode/vga[0]_i_1/O
                         net (fo=1, routed)           0.000     9.315    vga_display/vdata[0]
    SLICE_X63Y56         FDRE                                         r  vga_display/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508     8.245    vga_display/clk_out1
    SLICE_X63Y56         FDRE                                         r  vga_display/vga_reg[0]/C
                         clock pessimism              0.007     8.252    
                         clock uncertainty           -0.114     8.138    
    SLICE_X63Y56         FDRE (Setup_fdre_C_D)        0.032     8.170    vga_display/vga_reg[0]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                 -1.145    

Slack (VIOLATED) :        -1.131ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 1.579ns (21.076%)  route 5.913ns (78.924%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 8.246 - 6.734 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.805     1.807    vga_display/vga_sync_generator/clk_out1
    SLICE_X65Y48         FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     2.263 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=154, routed)         1.735     3.998    vga_display/vga_sync_generator/in_display_area
    SLICE_X81Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.122 r  vga_display/vga_sync_generator/ram_reg_4096_4159_9_11_i_7/O
                         net (fo=96, routed)          1.448     5.571    vga_graph_mode/ram_reg_5952_6015_9_11/ADDRA0
    SLICE_X78Y79         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.695 r  vga_graph_mode/ram_reg_5952_6015_9_11/RAMA/O
                         net (fo=1, routed)           0.971     6.665    vga_graph_mode/ram_reg_5952_6015_9_11_n_0
    SLICE_X81Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.789 r  vga_graph_mode/vga[9]_i_68/O
                         net (fo=1, routed)           0.000     6.789    vga_graph_mode/vga[9]_i_68_n_0
    SLICE_X81Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     7.006 r  vga_graph_mode/vga_reg[9]_i_30/O
                         net (fo=1, routed)           0.000     7.006    vga_graph_mode/vga_reg[9]_i_30_n_0
    SLICE_X81Y71         MUXF8 (Prop_muxf8_I1_O)      0.094     7.100 r  vga_graph_mode/vga_reg[9]_i_11/O
                         net (fo=1, routed)           1.365     8.465    vga_graph_mode/vga_reg[9]_i_11_n_0
    SLICE_X67Y53         LUT6 (Prop_lut6_I3_O)        0.316     8.781 r  vga_graph_mode/vga[9]_i_3/O
                         net (fo=1, routed)           0.394     9.175    vga_graph_mode/vga[9]_i_3_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I2_O)        0.124     9.299 r  vga_graph_mode/vga[9]_i_1/O
                         net (fo=1, routed)           0.000     9.299    vga_display/vdata[9]
    SLICE_X65Y53         FDRE                                         r  vga_display/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.509     8.246    vga_display/clk_out1
    SLICE_X65Y53         FDRE                                         r  vga_display/vga_reg[9]/C
                         clock pessimism              0.007     8.253    
                         clock uncertainty           -0.114     8.139    
    SLICE_X65Y53         FDRE (Setup_fdre_C_D)        0.029     8.168    vga_display/vga_reg[9]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 -1.131    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/in_display_area_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.579ns (21.357%)  route 5.814ns (78.643%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 8.244 - 6.734 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.805     1.807    vga_display/vga_sync_generator/clk_out1
    SLICE_X65Y48         FDRE                                         r  vga_display/vga_sync_generator/in_display_area_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     2.263 r  vga_display/vga_sync_generator/in_display_area_reg/Q
                         net (fo=154, routed)         1.332     3.595    vga_display/vga_sync_generator/in_display_area
    SLICE_X79Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.719 r  vga_display/vga_sync_generator/ram_reg_4096_4159_6_8_i_7/O
                         net (fo=96, routed)          1.578     5.297    vga_graph_mode/ram_reg_4992_5055_6_8/ADDRA1
    SLICE_X80Y68         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.421 r  vga_graph_mode/ram_reg_4992_5055_6_8/RAMA/O
                         net (fo=1, routed)           1.175     6.596    vga_graph_mode/ram_reg_4992_5055_6_8_n_0
    SLICE_X85Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  vga_graph_mode/vga[6]_i_72/O
                         net (fo=1, routed)           0.000     6.720    vga_graph_mode/vga[6]_i_72_n_0
    SLICE_X85Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     6.937 r  vga_graph_mode/vga_reg[6]_i_32/O
                         net (fo=1, routed)           0.000     6.937    vga_graph_mode/vga_reg[6]_i_32_n_0
    SLICE_X85Y65         MUXF8 (Prop_muxf8_I1_O)      0.094     7.031 r  vga_graph_mode/vga_reg[6]_i_12/O
                         net (fo=1, routed)           1.328     8.359    vga_graph_mode/vga_reg[6]_i_12_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.316     8.675 r  vga_graph_mode/vga[6]_i_3/O
                         net (fo=1, routed)           0.401     9.077    vga_graph_mode/vga[6]_i_3_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.201 r  vga_graph_mode/vga[6]_i_1/O
                         net (fo=1, routed)           0.000     9.201    vga_display/vdata[6]
    SLICE_X59Y51         FDRE                                         r  vga_display/vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507     8.244    vga_display/clk_out1
    SLICE_X59Y51         FDRE                                         r  vga_display/vga_reg[6]/C
                         clock pessimism              0.007     8.251    
                         clock uncertainty           -0.114     8.137    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)        0.029     8.166    vga_display/vga_reg[6]
  -------------------------------------------------------------------
                         required time                          8.166    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 vga_display/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 1.809ns (23.686%)  route 5.828ns (76.314%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 8.410 - 6.734 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.809     1.809    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.632     1.634    vga_display/vga_sync_generator/clk_out1
    SLICE_X64Y52         FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  vga_display/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=27, routed)          1.082     3.172    vga_display/vga_sync_generator/x_counter[6]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.152     3.324 r  vga_display/vga_sync_generator/ram_reg_0_63_3_5_i_5/O
                         net (fo=96, routed)          1.564     4.889    vga_graph_mode/ram_reg_896_959_3_5/ADDRC3
    SLICE_X46Y52         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326     5.215 r  vga_graph_mode/ram_reg_896_959_3_5/RAMC/O
                         net (fo=1, routed)           1.299     6.514    vga_graph_mode/ram_reg_896_959_3_5_n_2
    SLICE_X53Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.638 r  vga_graph_mode/vga[5]_i_88/O
                         net (fo=1, routed)           0.000     6.638    vga_graph_mode/vga[5]_i_88_n_0
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     6.855 r  vga_graph_mode/vga_reg[5]_i_40/O
                         net (fo=1, routed)           0.000     6.855    vga_graph_mode/vga_reg[5]_i_40_n_0
    SLICE_X53Y57         MUXF8 (Prop_muxf8_I1_O)      0.094     6.949 r  vga_graph_mode/vga_reg[5]_i_16/O
                         net (fo=1, routed)           1.342     8.291    vga_graph_mode/vga_reg[5]_i_16_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I5_O)        0.316     8.607 r  vga_graph_mode/vga[5]_i_4/O
                         net (fo=1, routed)           0.541     9.148    vga_graph_mode/vga[5]_i_4_n_0
    SLICE_X71Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.272 r  vga_graph_mode/vga[5]_i_1/O
                         net (fo=1, routed)           0.000     9.272    vga_display/vdata[5]
    SLICE_X71Y41         FDRE                                         r  vga_display/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        1.683     8.417    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.737 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          1.673     8.410    vga_display/clk_out1
    SLICE_X71Y41         FDRE                                         r  vga_display/vga_reg[5]/C
                         clock pessimism              0.007     8.417    
                         clock uncertainty           -0.114     8.303    
    SLICE_X71Y41         FDRE (Setup_fdre_C_D)        0.029     8.332    vga_display/vga_reg[5]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                 -0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.741%)  route 0.085ns (27.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565     0.567    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y58         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y58         FDRE (Prop_fdre_C_Q)         0.128     0.695 r  vga_display/vga_sync_generator/y_counter_reg[4]/Q
                         net (fo=6, routed)           0.085     0.780    vga_display/vga_sync_generator/y_counter[4]
    SLICE_X71Y58         LUT6 (Prop_lut6_I4_O)        0.099     0.879 r  vga_display/vga_sync_generator/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.879    vga_display/vga_sync_generator/y_counter[5]_i_1_n_0
    SLICE_X71Y58         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837     0.839    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y58         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[5]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X71Y58         FDRE (Hold_fdre_C_D)         0.092     0.659    vga_display/vga_sync_generator/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.775%)  route 0.162ns (46.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.595     0.597    vga_display/vga_sync_generator/clk_out1
    SLICE_X77Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y56         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  vga_display/vga_sync_generator/y_counter_reg[0]/Q
                         net (fo=8, routed)           0.162     0.900    vga_display/vga_sync_generator/y_counter[0]
    SLICE_X77Y57         LUT3 (Prop_lut3_I1_O)        0.048     0.948 r  vga_display/vga_sync_generator/y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.948    vga_display/vga_sync_generator/y_counter[2]_i_1_n_0
    SLICE_X77Y57         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.867     0.869    vga_display/vga_sync_generator/clk_out1
    SLICE_X77Y57         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[2]/C
                         clock pessimism             -0.257     0.612    
    SLICE_X77Y57         FDRE (Hold_fdre_C_D)         0.107     0.719    vga_display/vga_sync_generator/y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.377%)  route 0.162ns (46.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.595     0.597    vga_display/vga_sync_generator/clk_out1
    SLICE_X77Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y56         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  vga_display/vga_sync_generator/y_counter_reg[0]/Q
                         net (fo=8, routed)           0.162     0.900    vga_display/vga_sync_generator/y_counter[0]
    SLICE_X77Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.945 r  vga_display/vga_sync_generator/y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.945    vga_display/vga_sync_generator/y_counter[1]_i_1_n_0
    SLICE_X77Y57         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.867     0.869    vga_display/vga_sync_generator/clk_out1
    SLICE_X77Y57         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[1]/C
                         clock pessimism             -0.257     0.612    
    SLICE_X77Y57         FDRE (Hold_fdre_C_D)         0.091     0.703    vga_display/vga_sync_generator/y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565     0.567    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y58         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y58         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vga_display/vga_sync_generator/y_counter_reg[3]/Q
                         net (fo=9, routed)           0.192     0.899    vga_display/vga_sync_generator/y_counter[3]
    SLICE_X71Y58         LUT5 (Prop_lut5_I3_O)        0.042     0.941 r  vga_display/vga_sync_generator/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.941    vga_display/vga_sync_generator/y_counter[4]_i_1_n_0
    SLICE_X71Y58         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837     0.839    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y58         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[4]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X71Y58         FDRE (Hold_fdre_C_D)         0.107     0.674    vga_display/vga_sync_generator/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/x_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.564     0.566    vga_display/vga_sync_generator/clk_out1
    SLICE_X61Y55         FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  vga_display/vga_sync_generator/x_counter_reg[0]/Q
                         net (fo=3, routed)           0.182     0.888    vga_display/vga_sync_generator/x_counter[0]
    SLICE_X61Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.933 r  vga_display/vga_sync_generator/x_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.933    vga_display/vga_sync_generator/x_counter_1[0]
    SLICE_X61Y55         FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835     0.837    vga_display/vga_sync_generator/clk_out1
    SLICE_X61Y55         FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[0]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.091     0.657    vga_display/vga_sync_generator/x_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.258%)  route 0.192ns (50.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565     0.567    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y58         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y58         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vga_display/vga_sync_generator/y_counter_reg[3]/Q
                         net (fo=9, routed)           0.192     0.899    vga_display/vga_sync_generator/y_counter[3]
    SLICE_X71Y58         LUT4 (Prop_lut4_I3_O)        0.045     0.944 r  vga_display/vga_sync_generator/y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.944    vga_display/vga_sync_generator/y_counter[3]_i_1_n_0
    SLICE_X71Y58         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.837     0.839    vga_display/vga_sync_generator/clk_out1
    SLICE_X71Y58         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[3]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X71Y58         FDRE (Hold_fdre_C_D)         0.091     0.658    vga_display/vga_sync_generator/y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/x_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.566     0.568    vga_display/vga_sync_generator/clk_out1
    SLICE_X64Y53         FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  vga_display/vga_sync_generator/x_counter_reg[11]/Q
                         net (fo=4, routed)           0.146     0.854    vga_display/vga_sync_generator/x_counter[11]
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.965 r  vga_display/vga_sync_generator/x_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.965    vga_display/vga_sync_generator/x_counter0_carry__1_n_5
    SLICE_X64Y53         FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.838     0.840    vga_display/vga_sync_generator/clk_out1
    SLICE_X64Y53         FDRE                                         r  vga_display/vga_sync_generator/x_counter_reg[11]/C
                         clock pessimism             -0.272     0.568    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.105     0.673    vga_display/vga_sync_generator/x_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.234%)  route 0.220ns (53.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.598     0.600    vga_display/vga_sync_generator/clk_out1
    SLICE_X79Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y56         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  vga_display/vga_sync_generator/y_counter_reg[7]/Q
                         net (fo=6, routed)           0.220     0.960    vga_display/vga_sync_generator/y_counter[7]
    SLICE_X79Y56         LUT4 (Prop_lut4_I1_O)        0.048     1.008 r  vga_display/vga_sync_generator/y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.008    vga_display/vga_sync_generator/y_counter[9]_i_1_n_0
    SLICE_X79Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.870     0.872    vga_display/vga_sync_generator/clk_out1
    SLICE_X79Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[9]/C
                         clock pessimism             -0.272     0.600    
    SLICE_X79Y56         FDRE (Hold_fdre_C_D)         0.107     0.707    vga_display/vga_sync_generator/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.837%)  route 0.220ns (54.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.598     0.600    vga_display/vga_sync_generator/clk_out1
    SLICE_X79Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y56         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  vga_display/vga_sync_generator/y_counter_reg[7]/Q
                         net (fo=6, routed)           0.220     0.960    vga_display/vga_sync_generator/y_counter[7]
    SLICE_X79Y56         LUT5 (Prop_lut5_I1_O)        0.045     1.005 r  vga_display/vga_sync_generator/y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.005    vga_display/vga_sync_generator/y_counter[10]_i_2_n_0
    SLICE_X79Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.870     0.872    vga_display/vga_sync_generator/clk_out1
    SLICE_X79Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[10]/C
                         clock pessimism             -0.272     0.600    
    SLICE_X79Y56         FDRE (Hold_fdre_C_D)         0.091     0.691    vga_display/vga_sync_generator/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga_display/vga_sync_generator/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_display/vga_sync_generator/y_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.184ns (42.947%)  route 0.244ns (57.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.624     0.624    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.598     0.600    vga_display/vga_sync_generator/clk_out1
    SLICE_X79Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y56         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  vga_display/vga_sync_generator/y_counter_reg[7]/Q
                         net (fo=6, routed)           0.244     0.985    vga_display/vga_sync_generator/y_counter[7]
    SLICE_X79Y56         LUT3 (Prop_lut3_I0_O)        0.043     1.028 r  vga_display/vga_sync_generator/y_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.028    vga_display/vga_sync_generator/y_counter[8]_i_1_n_0
    SLICE_X79Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=3207, routed)        0.898     0.898    clk_for_display/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_for_display/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_for_display/inst/clkout1_buf/O
                         net (fo=38, routed)          0.870     0.872    vga_display/vga_sync_generator/clk_out1
    SLICE_X79Y56         FDRE                                         r  vga_display/vga_sync_generator/y_counter_reg[8]/C
                         clock pessimism             -0.272     0.600    
    SLICE_X79Y56         FDRE (Hold_fdre_C_D)         0.107     0.707    vga_display/vga_sync_generator/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_for_display/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y1    clk_for_display/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X63Y50     vga_display/vga_sync_generator/x_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X65Y47     vga_display/vga_sync_generator/x_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X64Y52     vga_display/vga_sync_generator/x_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X64Y52     vga_display/vga_sync_generator/x_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X64Y52     vga_display/vga_sync_generator/x_counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X64Y53     vga_display/vga_sync_generator/x_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X77Y56     vga_display/vga_sync_generator/y_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X79Y56     vga_display/vga_sync_generator/y_counter_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y52     vga_display/vga_sync_generator/x_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y52     vga_display/vga_sync_generator/x_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y52     vga_display/vga_sync_generator/x_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X79Y56     vga_display/vga_sync_generator/y_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X79Y56     vga_display/vga_sync_generator/y_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X79Y56     vga_display/vga_sync_generator/y_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X79Y56     vga_display/vga_sync_generator/y_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X79Y56     vga_display/vga_sync_generator/y_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X63Y56     vga_display/vga_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y51     vga_display/vga_sync_generator/x_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X65Y47     vga_display/vga_sync_generator/x_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y52     vga_display/vga_sync_generator/x_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y52     vga_display/vga_sync_generator/x_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y52     vga_display/vga_sync_generator/x_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y53     vga_display/vga_sync_generator/x_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X77Y56     vga_display/vga_sync_generator/y_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X77Y56     vga_display/vga_sync_generator/y_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X65Y55     vga_display/vga_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y53     vga_display/vga_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X65Y54     vga_display/vga_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_for_display/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    clk_for_display/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_for_display/inst/mmcm_adv_inst/CLKFBOUT



