- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx941
- [Device 0049, Device 0050]
- Activation: true
  ActivationComputeDataType: 0
  ActivationNoGuard: false
  ActivationType: all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: [0]
  BiasSrc: D
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 8
  DataTypeA: 8
  DataTypeB: 8
  DestDataType: 7
  F32XdlMathOp: 0
  Fp16AltImpl: false
  Gradient: false
  GroupedGemm: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index01Metadata: 0
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: &id001 []
  MirrorDimsB: []
  MirrorDimsMetadata: *id001
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SetConstStrideBias: []
  SilentHighPrecisionAccumulate: false
  Sparse: 1
  StridedBatched: true
  SupportUserArgs: false
  TLUA: true
  TLUB: true
  TLUMetadata: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: false
  TransposeB: true
  UseBeta: true
  UseBias: 3
  UseE: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleAB: ""
  UseScaleAlphaVec: 3
  UseScaleDVec: false
- - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalReadVectorWidthMetadata: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x64_MI32x32x1_SN_AFC1_AFEM8_DTVSM0_GSU1_LPM2_MIWT1_1_PLR1_SU0_SUS0_WG32_2_1
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7680
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 512
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1536
    LdsOffsetB_Blk: 5632
    LdsOffsetBias: 0
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 5120
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 2
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id002 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id002
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x64_MI32x32x1_SN_AFC1_AFEM8_DTVSM0_GSU1_LPM2_MIWT1_1_PLR1_SU0_SUS0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    VectorWidthMetadata: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [0, 0]
    _DepthU: 64
    _DepthUA: 32
    _DepthUB: 64
    _DepthUMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x64_MI32x32x1_SN_AFC1_AFEM8_DTVSM1_GSU1_LPMn1_MIWT1_1_PLR1_SU0_SUS0_WG32_2_1
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7168
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsOffsetBias: 0
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 5120
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: -1
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x64_MI32x32x1_SN_AFC1_AFEM8_DTVSM1_GSU1_LPMn1_MIWT1_1_PLR1_SU0_SUS0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [0, 0]
    _DepthU: 64
    _DepthUA: 32
    _DepthUB: 64
    _DepthUMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalReadVectorWidthMetadata: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x64_MI32x32x1_SN_AFC1_AFEM8_DTVSM0_GSU1_LPM2_MIWT1_1_PLR1_SU4_SUS256_WG32_2_1
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7680
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 512
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1536
    LdsOffsetB_Blk: 5632
    LdsOffsetBias: 0
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 5120
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 2
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id003 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id003
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x64_MI32x32x1_SN_AFC1_AFEM8_DTVSM0_GSU1_LPM2_MIWT1_1_PLR1_SU4_SUS256_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    VectorWidthMetadata: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [0, 0]
    _DepthU: 64
    _DepthUA: 32
    _DepthUB: 64
    _DepthUMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT128x128x64_MI32x32x1_SN_AFC1_AFEM1_DTVSM1_GSU1_LPMn1_MIWT2_2_PLR1_SU4_SUS256_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 28672
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsOffsetBias: 0
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 20480
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: -1
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT128x128x64_MI32x32x1_SN_AFC1_AFEM1_DTVSM1_GSU1_LPMn1_MIWT2_2_PLR1_SU4_SUS256_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [0, 0]
    _DepthU: 64
    _DepthUA: 32
    _DepthUB: 64
    _DepthUMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalReadVectorWidthMetadata: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT128x128x64_MI32x32x1_SN_AFC1_AFEM8_DTVSM0_GSU1_LPM2_MIWT2_2_PLR1_SU4_SUS256_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSCMetadata: 8
    LSPA: 16
    LSPB: 32
    LSPMetadata: 128
    LVCA: 16
    LVCB: 8
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 29952
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5376
    LdsOffsetB_Blk: 21760
    LdsOffsetBias: 0
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 20480
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 2
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id004 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id004
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT128x128x64_MI32x32x1_SN_AFC1_AFEM8_DTVSM0_GSU1_LPM2_MIWT2_2_PLR1_SU4_SUS256_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    VectorWidthMetadata: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [0, 0]
    _DepthU: 64
    _DepthUA: 32
    _DepthUB: 64
    _DepthUMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalReadVectorWidthMetadata: 4
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT128x128x64_MI32x32x1_SN_AFC0_AFEM8_DTVSM0_GSUM_LPM2_MIWT2_2_PLR1_SU0_SUS0_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSCMetadata: 8
    LSPA: 16
    LSPB: 32
    LSPMetadata: 128
    LVCA: 16
    LVCB: 8
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 29952
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5376
    LdsOffsetB_Blk: 21760
    LdsOffsetBias: 0
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 20480
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 2
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id005 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id005
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT128x128x64_MI32x32x1_SN_AFC0_AFEM8_DTVSM0_GSU2_LPM2_MIWT2_2_PLR1_SU0_SUS0_WG64_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    VectorWidthMetadata: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [8, 0]
    _DepthU: 64
    _DepthUA: 32
    _DepthUB: 64
    _DepthUMetadata: 8
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 0
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalReadVectorWidthMetadata: 4
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT128x128x64_MI32x32x1_SN_AFC0_AFEM1_DTVSM0_GSUM_LPM2_MIWT2_2_PLR1_SU4_SUS256_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSCMetadata: 8
    LSPA: 16
    LSPB: 32
    LSPMetadata: 128
    LVCA: 16
    LVCB: 8
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 29952
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5376
    LdsOffsetB_Blk: 21760
    LdsOffsetBias: 0
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 20480
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 2
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id006 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id006
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT128x128x64_MI32x32x1_SN_AFC0_AFEM1_DTVSM0_GSU2_LPM2_MIWT2_2_PLR1_SU4_SUS256_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    VectorWidthMetadata: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [8, 0]
    _DepthU: 64
    _DepthUA: 32
    _DepthUB: 64
    _DepthUMetadata: 8
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 128
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalReadVectorWidthMetadata: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x128_MI32x32x1_SN_AFC1_AFEM1_DTVSM0_GSU1_LPM2_MIWT1_1_PLR3_SU0_SUS0_WG32_2_1
    LSCA: 32
    LSCB: 32
    LSCMetadata: 16
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 4
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 15104
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 768
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2816
    LdsOffsetB_Blk: 11008
    LdsOffsetBias: 0
    LdsOffsetMetadata: 2048
    LdsOffsetMetadata_Blk: 10240
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 2
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id007 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id007
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x128_MI32x32x1_SN_AFC1_AFEM1_DTVSM0_GSU1_LPM2_MIWT1_1_PLR3_SU0_SUS0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    VectorWidthMetadata: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [0, 0]
    _DepthU: 128
    _DepthUA: 64
    _DepthUB: 128
    _DepthUMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 128
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalReadVectorWidthMetadata: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x128_MI32x32x1_SN_AFC1_AFEM1_DTVSM0_GSU1_LPM2_MIWT1_1_PLR3_SU4_SUS256_WG32_2_1
    LSCA: 32
    LSCB: 32
    LSCMetadata: 16
    LSPA: 16
    LSPB: 32
    LSPMetadata: 32
    LVCA: 4
    LVCB: 2
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 4
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 15104
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 768
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2816
    LdsOffsetB_Blk: 11008
    LdsOffsetBias: 0
    LdsOffsetMetadata: 2048
    LdsOffsetMetadata_Blk: 10240
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: 2
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id008 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id008
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x128_MI32x32x1_SN_AFC1_AFEM1_DTVSM0_GSU1_LPM2_MIWT1_1_PLR3_SU4_SUS256_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    VectorWidthMetadata: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [0, 0]
    _DepthU: 128
    _DepthUA: 64
    _DepthUB: 128
    _DepthUMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 128
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 16
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: false
    ISA: [9, 4, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x128_MI32x32x1_SN_AFC0_AFEM1_DTVSM1_GSUM_LPMn1_MIWT1_1_PLR3_SU4_SUS256_WG32_2_1
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 4
    LVCB: 2
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 14336
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsOffsetBias: 0
    LdsOffsetMetadata: 2048
    LdsOffsetMetadata_Blk: 10240
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: -1
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 32, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 8
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 2
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 32
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 32, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    PreloadKernArgs: false
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 8
      DataTypeA: 8
      DataTypeB: 8
      DestDataType: 7
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 1
      StridedBatched: true
      SupportUserArgs: false
      TLUA: true
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseBias: 3
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: ""
      UseScaleAlphaVec: 3
      UseScaleDVec: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bjlk_I8BS_BH_BiasS_SPA_AS_MT32x32x128_MI32x32x1_SN_AFC0_AFEM1_DTVSM1_GSU2_LPMn1_MIWT1_1_PLR3_SU4_SUS256_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 18
    WorkGroupReduction: false
    WorkspaceCheck: [8, 0]
    _DepthU: 128
    _DepthUA: 64
    _DepthUB: 128
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
- [2, 3, 0, 1]
- - - [16, 16, 1, 16, 16, 16, 16, 16]
    - [0, 0.0]
  - - [16, 16, 1, 32, 16, 16, 16, 16]
    - [0, 0.0]
  - - [16, 16, 1, 64, 16, 16, 16, 16]
    - [0, 0.0]
  - - [16, 16, 1, 96, 16, 16, 16, 16]
    - [0, 0.0]
  - - [16, 16, 1, 128, 16, 16, 16, 16]
    - [7, 0.0]
  - - [16, 16, 1, 136, 16, 16, 16, 16]
    - [1, 0.0]
  - - [16, 16, 1, 256, 16, 16, 16, 16]
    - [7, 0.0]
  - - [16, 16, 1, 264, 16, 16, 16, 16]
    - [0, 0.0]
  - - [256, 256, 1, 16, 256, 256, 256, 256]
    - [9, 0.002]
  - - [256, 256, 1, 24, 256, 256, 256, 256]
    - [5, 0.001]
  - - [256, 256, 1, 32, 256, 256, 256, 256]
    - [6, 0.003]
  - - [256, 256, 1, 64, 256, 256, 256, 256]
    - [4, 0.002]
  - - [256, 256, 1, 96, 256, 256, 256, 256]
    - [3, 0.003]
  - - [256, 256, 1, 128, 256, 256, 256, 256]
    - [3, 0.014]
  - - [256, 256, 1, 136, 256, 256, 256, 256]
    - [2, 0.026]
  - - [256, 256, 1, 256, 256, 256, 256, 256]
    - [8, 0.05]
- null
- null
- DeviceEfficiency
- Euclidean
