{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571324048333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571324048334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 16:54:08 2019 " "Processing started: Thu Oct 17 16:54:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571324048334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324048334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324048335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571324048752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32x128-SYN " "Found design unit 1: fifo32x128-SYN" {  } { { "../fifo32x128/fifo32x128.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060067 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32x128 " "Found entity 1: fifo32x128" {  } { { "../fifo32x128/fifo32x128.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prngen-rtl " "Found design unit 1: prngen-rtl" {  } { { "../prngen/prngen.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060068 ""} { "Info" "ISGN_ENTITY_NAME" "1 prngen " "Found entity 1: prngen" {  } { { "../prngen/prngen.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_encoder-rtl " "Found design unit 1: net_encoder-rtl" {  } { { "net_encoder.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060071 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_encoder " "Found entity 1: net_encoder" {  } { { "net_encoder.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_encoderTb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_encoderTb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_encoderTb-sim " "Found design unit 1: net_encoderTb-sim" {  } { { "net_encoderTb.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoderTb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060072 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_encoderTb " "Found entity 1: net_encoderTb" {  } { { "net_encoderTb.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoderTb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfmul-rtl " "Found design unit 1: gfmul-rtl" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060073 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfmul " "Found entity 1: gfmul" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "net_encoder " "Elaborating entity \"net_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571324060141 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_vectors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_vectors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1571324060188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:0:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:0:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:0:prngen_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:1:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:1:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:1:prngen_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:2:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:2:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:2:prngen_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:3:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:3:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:3:prngen_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:4:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:4:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:4:prngen_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:5:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:5:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:5:prngen_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:6:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:6:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:6:prngen_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfmul gfmul:\\generate_muls:0:gfmul_1 " "Elaborating entity \"gfmul\" for hierarchy \"gfmul:\\generate_muls:0:gfmul_1\"" {  } { { "net_encoder.vhd" "\\generate_muls:0:gfmul_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo32x128 fifo32x128:fifo32x128_datain " "Elaborating entity \"fifo32x128\" for hierarchy \"fifo32x128:fifo32x128_datain\"" {  } { { "net_encoder.vhd" "fifo32x128_datain" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo32x128:fifo32x128_datain\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\"" {  } { { "../fifo32x128/fifo32x128.vhd" "scfifo_component" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo32x128:fifo32x128_datain\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\"" {  } { { "../fifo32x128/fifo32x128.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo32x128:fifo32x128_datain\|scfifo:scfifo_component " "Instantiated megafunction \"fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571324060490 ""}  } { { "../fifo32x128/fifo32x128.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571324060490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h491 " "Found entity 1: scfifo_h491" {  } { { "db/scfifo_h491.tdf" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/scfifo_h491.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h491 fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated " "Elaborating entity \"scfifo_h491\" for hierarchy \"fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/switch/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_oa91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_oa91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_oa91 " "Found entity 1: a_dpfifo_oa91" {  } { { "db/a_dpfifo_oa91.tdf" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/a_dpfifo_oa91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_oa91 fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo " "Elaborating entity \"a_dpfifo_oa91\" for hierarchy \"fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\"" {  } { { "db/scfifo_h491.tdf" "dpfifo" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/scfifo_h491.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_u7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_u7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_u7e " "Found entity 1: a_fefifo_u7e" {  } { { "db/a_fefifo_u7e.tdf" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/a_fefifo_u7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_u7e fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|a_fefifo_u7e:fifo_state " "Elaborating entity \"a_fefifo_u7e\" for hierarchy \"fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|a_fefifo_u7e:fifo_state\"" {  } { { "db/a_dpfifo_oa91.tdf" "fifo_state" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/a_dpfifo_oa91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0h7 " "Found entity 1: cntr_0h7" {  } { { "db/cntr_0h7.tdf" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/cntr_0h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0h7 fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_0h7:count_usedw " "Elaborating entity \"cntr_0h7\" for hierarchy \"fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_0h7:count_usedw\"" {  } { { "db/a_fefifo_u7e.tdf" "count_usedw" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/a_fefifo_u7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0us1 " "Found entity 1: altsyncram_0us1" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/altsyncram_0us1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0us1 fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram " "Elaborating entity \"altsyncram_0us1\" for hierarchy \"fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\"" {  } { { "db/a_dpfifo_oa91.tdf" "FIFOram" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/a_dpfifo_oa91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/cntr_kgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571324060714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324060714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|cntr_kgb:rd_ptr_count " "Elaborating entity \"cntr_kgb\" for hierarchy \"fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|cntr_kgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_oa91.tdf" "rd_ptr_count" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/db/a_dpfifo_oa91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324060714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571324065576 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:\\generate_muls:0:gfmul_1\|count\[2\] High " "Register gfmul:\\generate_muls:0:gfmul_1\|count\[2\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571324065788 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:\\generate_muls:0:gfmul_1\|count\[1\] High " "Register gfmul:\\generate_muls:0:gfmul_1\|count\[1\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571324065788 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:\\generate_muls:0:gfmul_1\|count\[31\] Low " "Register gfmul:\\generate_muls:0:gfmul_1\|count\[31\] will power up to Low" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571324065788 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1571324065788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571324066890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571324067578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571324067578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7235 " "Implemented 7235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571324068277 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571324068277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7103 " "Implemented 7103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571324068277 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571324068277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571324068277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1319 " "Peak virtual memory: 1319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571324068302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 16:54:28 2019 " "Processing ended: Thu Oct 17 16:54:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571324068302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571324068302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571324068302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571324068302 ""}
