// Seed: 2406776557
module module_0 #(
    parameter id_5 = 32'd33,
    parameter id_7 = 32'd13
) (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  parameter id_4 = 1;
  parameter id_5 = id_4;
  logic id_6;
  ;
  logic _id_7;
  ;
  assign id_6 = id_6 == -1;
  logic id_8;
  assign id_3[id_5][-1] = id_4;
  if (id_5 - id_5) begin : LABEL_0
    begin : LABEL_1
      assign id_8 = -1;
    end
  end else logic id_9;
  ;
  assign id_9 = -1'b0;
  wire id_10, id_11;
  parameter [id_5 : id_7] id_12 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[1 : 1],
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7
  );
  input wire id_2;
  and primCall (id_5, id_8, id_6, id_4, id_2, id_1, id_9, id_3);
  input wire id_1;
endmodule
