==20496== Cachegrind, a cache and branch-prediction profiler
==20496== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20496== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20496== Command: ./srr-large
==20496== 
--20496-- warning: L3 cache found, using its data for the LL simulation.
--20496-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20496-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20496== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20496== (see section Limitations in user manual)
==20496== NOTE: further instances of this message will not be shown
==20496== 
==20496== I   refs:      919,217,731,559
==20496== I1  misses:              1,568
==20496== LLi misses:              1,559
==20496== I1  miss rate:            0.00%
==20496== LLi miss rate:            0.00%
==20496== 
==20496== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20496== D1  misses:        291,360,188  (    277,874,763 rd   +      13,485,425 wr)
==20496== LLd misses:            991,158  (        434,224 rd   +         556,934 wr)
==20496== D1  miss rate:             0.1% (            0.1%     +             0.0%  )
==20496== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20496== 
==20496== LL refs:           291,361,756  (    277,876,331 rd   +      13,485,425 wr)
==20496== LL misses:             992,717  (        435,783 rd   +         556,934 wr)
==20496== LL miss rate:              0.0% (            0.0%     +             0.0%  )
