<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln80_fu_241_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80" VARIABLE="icmp_ln80" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_247_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80" VARIABLE="add_ln80_1" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_366_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80" VARIABLE="add_ln80" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_259_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82" VARIABLE="icmp_ln82" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_fu_265_p3" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80" VARIABLE="select_ln80" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln80_fu_273_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80" VARIABLE="xor_ln80" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_279_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84" VARIABLE="icmp_ln84" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_285_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80" VARIABLE="and_ln80" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_1_fu_372_p3" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80" VARIABLE="select_ln80_1" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_291_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82" VARIABLE="add_ln82" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_297_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80" VARIABLE="empty" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_mid2_fu_303_p3" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80" VARIABLE="j_mid2" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_fu_311_p3" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82" VARIABLE="select_ln82" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_2ns_8ns_10_4_1_U3" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87" VARIABLE="mul_ln87" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_17ns_17_1_1_U1" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82" VARIABLE="mul_ln82" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_4ns_17ns_17_4_1_U2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82" VARIABLE="empty_461" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_4ns_17ns_17_4_1_U2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82" VARIABLE="p_cast8" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_2ns_8ns_10_4_1_U3" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87" VARIABLE="add_ln87_3" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_4ns_17ns_17_4_1_U2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87" VARIABLE="add_ln87_1" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_403_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87" VARIABLE="add_ln87_2" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_413_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87" VARIABLE="add_ln87" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_323_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84" VARIABLE="add_ln84" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_329_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82" VARIABLE="add_ln82_1" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_1_fu_335_p3" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82" VARIABLE="select_ln82_1" MODULE="conv1_Pipeline_L2_L3_L4" LOOP="L2_L3_L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp36_fu_6397_p2" SOURCE="" VARIABLE="cmp36" MODULE="conv1_Pipeline_L7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_6421_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:103" VARIABLE="icmp_ln103" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_6427_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:103" VARIABLE="add_ln103" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_11_fu_6450_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_11" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_6456_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_9956_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_2" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_3_fu_9972_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_3" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_4_fu_10472_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_4" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_5_fu_10488_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_5" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_6_fu_11080_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_6" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_7_fu_11096_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_7" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_8_fu_11410_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_8" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_9_fu_11426_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_9" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_10_fu_11740_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:121" VARIABLE="add_ln121_10" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_6473_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:159" VARIABLE="add_ln159" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_1_fu_6489_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:159" VARIABLE="add_ln159_1" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_2_fu_9988_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:159" VARIABLE="add_ln159_2" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_3_fu_10003_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:159" VARIABLE="add_ln159_3" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_mul22_fu_6505_p2" SOURCE="" VARIABLE="next_mul22" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_460_fu_10028_p2" SOURCE="" VARIABLE="empty_460" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_6533_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_1_fu_6543_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_1" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_2_fu_10504_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_2" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_3_fu_10032_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_3" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_4_fu_10042_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_4" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_5_fu_10513_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_5" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_6_fu_11112_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_6" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_11121_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_11442_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_1" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_2_fu_11451_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_2" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_3_fu_11756_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_3" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_4_fu_11765_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_4" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_7_fu_12064_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_7" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_8_fu_12073_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_8" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_9_fu_12275_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_9" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_10_fu_12284_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" VARIABLE="add_ln170_10" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U15" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_560" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U16" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_363" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U17" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_364" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U18" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_365" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U19" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_366" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U20" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_367" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U21" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_368" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U22" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_369" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U23" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_370" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U24" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_371" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U25" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_372" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U26" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_373" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U27" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_374" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U28" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_375" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U29" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_376" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U30" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_377" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U31" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_378" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U32" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_379" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U33" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_380" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U34" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_381" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U35" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_382" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U36" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_383" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U37" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_384" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U38" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_385" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U39" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_386" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U40" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_387" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U41" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_388" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U42" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_389" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U43" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_390" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U44" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_391" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U45" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_392" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U46" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_393" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U47" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_394" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U48" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_395" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U49" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_396" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U50" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_397" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U51" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_398" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U52" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_399" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U53" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_400" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U54" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_401" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U55" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_402" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U56" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_403" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U57" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_404" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U58" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_405" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U59" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_406" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U60" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_407" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U61" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_408" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U62" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_409" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U63" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_410" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U64" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_411" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U65" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_412" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U66" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_413" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U67" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_414" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U68" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_415" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U69" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_416" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U70" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_417" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U71" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_418" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U72" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_419" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U73" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_420" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U74" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_421" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U75" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_422" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U76" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_423" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U77" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_424" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U78" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_425" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U79" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_426" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U80" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_427" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U81" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_428" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U82" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_429" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U83" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_430" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U84" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_431" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U85" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_432" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U86" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_433" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U87" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_434" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U88" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_435" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U89" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_436" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U90" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_437" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U91" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:180" VARIABLE="window_3D_438" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_5_fu_12112_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_5" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_6_fu_12121_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_6" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_7_fu_12333_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_7" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_8_fu_12342_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_8" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_9_fu_12431_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_9" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_10_fu_12440_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_10" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_11_fu_12489_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_11" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_12_fu_12498_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_12" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_13_fu_12547_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_13" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_14_fu_12556_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_14" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_15_fu_12605_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_15" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_16_fu_12614_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_16" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_17_fu_12663_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_17" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_18_fu_12672_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_18" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_19_fu_12721_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_19" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_20_fu_12730_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_20" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_21_fu_12779_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_21" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_22_fu_12788_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_22" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_23_fu_12837_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_23" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_24_fu_12846_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_24" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_25_fu_12895_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_25" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_26_fu_12904_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_26" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_27_fu_12953_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_27" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_28_fu_12962_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_28" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_29_fu_13011_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_29" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_30_fu_13020_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_30" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_31_fu_13069_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_31" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_32_fu_13078_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_32" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_33_fu_13127_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_33" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_34_fu_13137_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_34" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_35_fu_13187_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_35" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_36_fu_13197_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133" VARIABLE="add_ln133_36" MODULE="conv1_Pipeline_L7" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln201_fu_75944_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:201" VARIABLE="icmp_ln201" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_75950_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:201" VARIABLE="add_ln201" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1218" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_s" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1219" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_473" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1220" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_474" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1221" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_475" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1222" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_476" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1223" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_477" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1224" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_478" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1225" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_479" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1226" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_480" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1227" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_481" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1228" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_482" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1229" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_483" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1230" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_484" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1231" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_485" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1232" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_486" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1233" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_487" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1234" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_488" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1235" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_489" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1236" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_490" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1237" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_491" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1238" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_492" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1239" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_493" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1240" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_494" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1241" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_495" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1242" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_496" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1243" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_497" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1244" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_498" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1245" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_499" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1246" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_500" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1247" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_501" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1248" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_502" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1249" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_503" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1250" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_504" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1251" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_505" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1252" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_506" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1253" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_507" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1254" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_508" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1255" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_509" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1256" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_510" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1257" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_511" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1258" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_512" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1259" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_513" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1260" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_514" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1261" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_515" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1262" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_516" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1263" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_517" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1264" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_518" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1265" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_519" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1266" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_520" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1267" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_521" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1268" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_522" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1269" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_523" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1270" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_524" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1271" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_525" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1272" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_526" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1273" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_527" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1274" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_528" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1275" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_529" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1276" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_530" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1277" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_531" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1278" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_532" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1279" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_533" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1280" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_534" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1281" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_535" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1282" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_536" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1283" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_537" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1284" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_538" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1285" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_539" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1286" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_540" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1287" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_541" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1288" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_542" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1289" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_543" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1290" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_544" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1291" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_545" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1292" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_546" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1293" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_547" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1294" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_548" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1295" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_549" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1296" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_550" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1297" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_551" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1298" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_552" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1299" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_553" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1300" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_554" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1301" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_555" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1302" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_556" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1303" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_557" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1304" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_558" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1305" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_559" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1306" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_560" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1307" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_561" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1308" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_562" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1309" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_563" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1310" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_564" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1311" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_565" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1312" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_566" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1313" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_567" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1314" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_568" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1315" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_569" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1316" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_570" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1317" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_571" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1318" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_572" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1319" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_573" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1320" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_574" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1321" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_575" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1322" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_576" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1323" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_577" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1324" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_578" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1325" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_579" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1326" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_580" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1327" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_581" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1328" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_582" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1329" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_583" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1330" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_584" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1331" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_585" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1332" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_586" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1333" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_587" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1334" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_588" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1335" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_589" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1336" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_590" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1337" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_591" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1338" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_592" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1339" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_593" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1340" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_594" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1341" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_595" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1342" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_596" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1343" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_597" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1344" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_598" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1345" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_599" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1346" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_600" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1347" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_601" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1348" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_602" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1349" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_603" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1350" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_604" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1351" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_605" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1352" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_606" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1353" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_607" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1354" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_608" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1355" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_609" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1356" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_610" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1357" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_611" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1358" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_612" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1359" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_613" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1360" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_614" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1361" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_615" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1362" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_616" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1363" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_617" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1364" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_618" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1365" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_619" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1366" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_620" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1367" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_621" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1368" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_622" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1369" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_623" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1370" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_624" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1371" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_625" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1372" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_626" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1373" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_627" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1374" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_628" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1375" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_629" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1376" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_630" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1377" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_631" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1378" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_632" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1379" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_633" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1380" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_634" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1381" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_635" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1382" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_636" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1383" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_637" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1384" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_638" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1385" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_639" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1386" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_640" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1387" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_641" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1388" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_642" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1389" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_643" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1390" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_644" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1391" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_645" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1392" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_646" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1393" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_647" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1394" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_648" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1395" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_649" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1396" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_650" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1397" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_651" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1398" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_652" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1399" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_653" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1400" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_654" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1401" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_655" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1402" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_656" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1403" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_657" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1404" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_658" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1405" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_659" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1406" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_660" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1407" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_661" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1408" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_662" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1409" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_663" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1410" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_664" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1411" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_665" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1412" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_666" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1413" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_667" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1414" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_668" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1415" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_669" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1416" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_670" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1417" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_671" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1418" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_672" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1419" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_673" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1420" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_674" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1421" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_675" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1422" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_676" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1423" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_677" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1424" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_678" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1425" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_679" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1426" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_680" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1427" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_681" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1428" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_682" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1429" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_683" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1430" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_684" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1431" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_685" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1432" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_686" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1433" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_687" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1434" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_688" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1435" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_689" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1436" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_690" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1437" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_691" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1438" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_692" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1439" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_693" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1440" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_694" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1441" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_695" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1442" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_696" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1443" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_697" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1444" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_698" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1445" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_699" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1446" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_700" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1447" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_701" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1448" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_702" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1449" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_703" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1450" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_704" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1451" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_705" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1452" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_706" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1453" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_707" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1454" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_708" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1455" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_709" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1456" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_710" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1457" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_711" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1458" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_712" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1459" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_713" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1460" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_714" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1461" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_715" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1462" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_716" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1463" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_717" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1464" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_718" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1465" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_719" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1466" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_720" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1467" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_721" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1468" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_722" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1469" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_723" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1470" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_724" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1471" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_725" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1472" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_726" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1473" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_727" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1474" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_728" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1475" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_729" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1476" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_730" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1477" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_731" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1478" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_732" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1479" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_733" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1480" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_734" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1481" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_735" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1482" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_736" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1483" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_737" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1484" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_738" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1485" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_739" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1486" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_740" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1487" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_741" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1488" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_742" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1489" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_743" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1490" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_744" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1491" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_745" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1492" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_746" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1493" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_747" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1494" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_748" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1495" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_749" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1496" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_750" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1497" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_751" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1498" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_752" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1499" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_753" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1500" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_754" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1501" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_755" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1502" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_756" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1503" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_757" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1504" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_758" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1505" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_759" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1506" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_760" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1507" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_761" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1508" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_762" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1509" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_763" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1510" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_764" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1511" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_765" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1512" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_766" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1513" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_767" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1514" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_768" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1515" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_769" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1516" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_770" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1517" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_771" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1518" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_772" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1519" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_773" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1520" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_774" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1521" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_775" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1522" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_776" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1523" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_777" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1524" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_778" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1525" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_779" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1526" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_780" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1527" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_781" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1528" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_782" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1529" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_783" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1530" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_784" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1531" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_785" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1532" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_786" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1533" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_787" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1534" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_788" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1535" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_789" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1536" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_790" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1537" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_791" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1538" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_792" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1539" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_793" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1540" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_794" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1541" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_795" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1542" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_796" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1543" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_797" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1544" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_798" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1545" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_799" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1546" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_800" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1547" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_801" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1548" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_802" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1549" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_803" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1550" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_804" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1551" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_805" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1552" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_806" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1553" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_807" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1554" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_808" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1555" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_809" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1556" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_810" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1557" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_811" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1558" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_812" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1559" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_813" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1560" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_814" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1561" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_815" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1562" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_816" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1563" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_817" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1564" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_818" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1565" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_819" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1566" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_820" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1567" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_821" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1568" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_822" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1569" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_823" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1570" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_824" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1571" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_825" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1572" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_826" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1573" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_827" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1574" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_828" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1575" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_829" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1576" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_830" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1577" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_831" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1578" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_832" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1579" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_833" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1580" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" VARIABLE="tmp_834" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln259_fu_218281_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="icmp_ln259" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln259_1_fu_218287_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="icmp_ln259_1" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln259_fu_218293_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="or_ln259" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln259_fu_218299_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="and_ln259" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_2_fu_218305_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:263" VARIABLE="add_ln263_2" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln259_fu_218330_p3" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" VARIABLE="select_ln259" MODULE="conv1_Pipeline_L1" LOOP="L1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bias_U" SOURCE="" VARIABLE="bias" MODULE="conv1_Pipeline_L1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="32 96 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_U" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53" VARIABLE="line_buffer_3D" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_1_U" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53" VARIABLE="line_buffer_3D_1" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_2_U" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53" VARIABLE="line_buffer_3D_2" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_3_U" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53" VARIABLE="line_buffer_3D_3" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_4_U" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53" VARIABLE="line_buffer_3D_4" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_5_U" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53" VARIABLE="line_buffer_3D_5" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_6_U" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53" VARIABLE="line_buffer_3D_6" MODULE="conv1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 681 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln96_fu_2392_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:96" VARIABLE="icmp_ln96" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2402_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:96" VARIABLE="empty" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U1954" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:96" VARIABLE="empty_463" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_5ns_10_1_1_U1955" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:96" VARIABLE="thr_mul7" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln99_fu_2434_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="icmp_ln99" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_464_fu_2440_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_464" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_465_fu_2448_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_465" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_466_fu_2455_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_466" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_467_fu_2462_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_467" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_468_fu_2469_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_468" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_469_fu_2476_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_469" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_470_fu_2483_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_470" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_471_fu_2490_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_471" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_472_fu_2497_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_472" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_473_fu_2505_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="empty_473" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U1956" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:47" VARIABLE="mul" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto_seq" LATENCY="9" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_4ns_3_10_seq_1_U1957" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:47" VARIABLE="empty_474" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_2549_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:99" VARIABLE="add_ln99" MODULE="conv1" LOOP="L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2555_p2" SOURCE="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:96" VARIABLE="add_ln96" MODULE="conv1" LOOP="L5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_1703_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57" VARIABLE="icmp_ln57" MODULE="pool1_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1709_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57" VARIABLE="add_ln57" MODULE="pool1_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_1718_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63" VARIABLE="add_ln63_1" MODULE="pool1_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1738_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63" VARIABLE="add_ln63" MODULE="pool1_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2706" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63" VARIABLE="line_buffer_2D" MODULE="pool1_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_2076_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57" VARIABLE="add_ln57_1" MODULE="pool1_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_1_fu_2082_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57" VARIABLE="icmp_ln57_1" MODULE="pool1_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_2088_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57" VARIABLE="select_ln57" MODULE="pool1_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_2044_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="icmp_ln68" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_3_fu_2050_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="add_ln68_3" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_2062_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="add_ln68" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln71_fu_2068_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71" VARIABLE="icmp_ln71" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_2074_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="select_ln68" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_3_fu_2082_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="select_ln68_3" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_2094_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="empty_102" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U2843" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="empty_103" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_5ns_10_1_1_U2833" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="empty_104" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_2120_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="tmp1" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_2130_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="empty_105" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_2143_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="empty_106" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_2156_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:76" VARIABLE="icmp_ln76" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_2318_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68" VARIABLE="empty_107" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_53_6_32_1_1_U2837" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114" VARIABLE="line_buffer_2D_60" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U2834" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="mul_ln126" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_2348_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="add_ln126" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="9" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_4ns_3_10_1_U2835" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="urem_ln126" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_x_U2838" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="line_buffer_2D_16" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U2836" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="mul_ln126_1" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_1_fu_2391_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="add_ln126_1" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2839" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="line_buffer_2D_17" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_2_fu_2404_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="add_ln126_2" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_x_U2840" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="line_buffer_2D_18" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_3_fu_2417_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="add_ln126_3" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U2841" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:126" VARIABLE="line_buffer_2D_19" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_53_6_32_1_1_U2842" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:114" VARIABLE="line_buffer_2D_20" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_fu_3598_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_67_fu_3604_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_67" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_fu_3610_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_fu_3616_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_96_fu_3622_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="tmp_96" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_68_fu_3666_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_68" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_69_fu_3672_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_69" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_33_fu_3678_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_33" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_70_fu_3684_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_70" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_71_fu_3690_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_71" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_34_fu_3696_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_34" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_33_fu_3702_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_33" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_34_fu_3708_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_34" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_97_fu_3714_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="tmp_97" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_72_fu_3757_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_72" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_73_fu_3763_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_73" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_35_fu_3769_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_35" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_74_fu_3775_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_74" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_75_fu_3781_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_75" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_36_fu_3787_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_36" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_35_fu_3793_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_35" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_36_fu_3799_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_36" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_98_fu_3805_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="tmp_98" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_76_fu_3848_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_76" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_77_fu_3854_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_77" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_37_fu_3860_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_37" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_78_fu_3866_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_78" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_79_fu_3872_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_79" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_38_fu_3878_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_38" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_37_fu_3884_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_37" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_38_fu_3890_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_38" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_99_fu_3896_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="tmp_99" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_80_fu_3939_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_80" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_81_fu_3945_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_81" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_39_fu_3951_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_39" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_82_fu_3957_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_82" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_83_fu_3963_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_83" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_40_fu_3969_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_40" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_39_fu_3975_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_39" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_40_fu_3981_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_40" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_100_fu_3987_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="tmp_100" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_84_fu_4030_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_84" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_85_fu_4036_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_85" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_41_fu_4042_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_41" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_86_fu_4048_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_86" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_87_fu_4054_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_87" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_42_fu_4060_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_42" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_41_fu_4066_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_41" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_42_fu_4072_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_42" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_101_fu_4078_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="tmp_101" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_88_fu_4121_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_88" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_89_fu_4127_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_89" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_43_fu_4133_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_43" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_90_fu_4139_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_90" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_91_fu_4145_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_91" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_44_fu_4151_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_44" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_43_fu_4157_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_43" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_44_fu_4163_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_44" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_102_fu_4169_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="tmp_102" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_92_fu_4212_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_92" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_93_fu_4218_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_93" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_45_fu_4224_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_45" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_94_fu_4230_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_94" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_95_fu_4236_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_95" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_46_fu_4242_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_46" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_45_fu_4248_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_45" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_46_fu_4254_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_46" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_103_fu_4260_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="tmp_103" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_96_fu_4316_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_96" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_97_fu_4322_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_97" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_47_fu_4328_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_47" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_98_fu_4334_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_98" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_99_fu_4340_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="icmp_ln156_99" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_48_fu_4346_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="or_ln156_48" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_47_fu_4352_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_47" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_48_fu_4358_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="and_ln156_48" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_104_fu_4364_p3" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:156" VARIABLE="tmp_104" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_4372_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:160" VARIABLE="add_ln160" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_2568_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71" VARIABLE="add_ln71" MODULE="pool1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_5_fu_790_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51" VARIABLE="add_ln51_5" MODULE="pool1" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_6_fu_796_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51" VARIABLE="add_ln51_6" MODULE="pool1" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_802_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51" VARIABLE="icmp_ln51" MODULE="pool1" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_808_p2" SOURCE="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51" VARIABLE="add_ln51" MODULE="pool1" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_1836_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="icmp_ln50" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_1842_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="add_ln50_2" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1851_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="add_ln50" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_1857_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51" VARIABLE="icmp_ln51" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_1955_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="select_ln50" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_1907_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="xor_ln50" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_1912_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52" VARIABLE="icmp_ln52" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1918_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="and_ln50" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_2_fu_1863_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="select_ln50_2" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1962_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51" VARIABLE="add_ln51" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_1924_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="empty" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="m_mid2_fu_1929_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="m_mid2" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_1968_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51" VARIABLE="select_ln51" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_17_4_1_U2988" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50" VARIABLE="empty_116" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U2987" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54" VARIABLE="mul_ln54" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_1992_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54" VARIABLE="add_ln54_2" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_17_4_1_U2988" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54" VARIABLE="add_ln54_1" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1998_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:54" VARIABLE="add_ln54" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1941_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52" VARIABLE="add_ln52" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_3_fu_1875_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51" VARIABLE="add_ln51_3" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_1_fu_1881_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51" VARIABLE="select_ln51_1" MODULE="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" LOOP="L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_924_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" VARIABLE="b_exp" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_934_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" VARIABLE="m_exp" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_0_fu_940_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:334" VARIABLE="y_is_0" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln340_fu_946_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340" VARIABLE="icmp_ln340" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln340_1_fu_487_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340" VARIABLE="icmp_ln340_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_1_fu_952_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340" VARIABLE="x_is_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln341_fu_957_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341" VARIABLE="xor_ln341" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_p1_fu_962_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341" VARIABLE="x_is_p1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_n1_fu_968_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" VARIABLE="x_is_n1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_973_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="icmp_ln18" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_1_fu_979_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="icmp_ln18_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="y_is_inf_fu_985_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="y_is_inf" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_2_fu_991_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="y_is_NaN_fu_997_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="y_is_NaN" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_3_fu_1003_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_3" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_4_fu_492_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18_4" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_NaN_fu_1008_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="x_is_NaN" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="x_is_0_fu_1013_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:350" VARIABLE="x_is_0" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_inf_fu_1018_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="x_is_inf" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln357_fu_1023_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357" VARIABLE="or_ln357" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln357_fu_1029_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357" VARIABLE="xor_ln357" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_neg_fu_1035_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357" VARIABLE="x_is_neg" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln372_fu_1040_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:372" VARIABLE="icmp_ln372" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_1064_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="add_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln373_fu_1074_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="lshr_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln373_1_fu_1080_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="and_ln373_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_int_fu_1112_p4" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="icmp_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln373_fu_1092_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="or_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln373_fu_1098_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="xor_ln373" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U3095" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="y_is_int" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln378_fu_1132_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378" VARIABLE="and_ln378" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_fu_1138_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378" VARIABLE="or_ln378" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_1_fu_1144_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378" VARIABLE="or_ln378_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_fu_1150_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="or_ln386" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_fu_1156_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="xor_ln386" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln386_fu_1162_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="and_ln386" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_1_fu_1168_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="or_ln386_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_2_fu_1174_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="or_ln386_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="y_is_pos_fu_1180_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413" VARIABLE="y_is_pos" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="y_is_pinf_fu_1186_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413" VARIABLE="y_is_pinf" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="y_is_ninf_fu_1192_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:414" VARIABLE="y_is_ninf" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="x_abs_greater_1_fu_1206_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:416" VARIABLE="x_abs_greater_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln421_fu_1212_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421" VARIABLE="icmp_ln421" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln422_fu_1218_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="icmp_ln422" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln422_1_fu_1224_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="icmp_ln422_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln422_fu_1230_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="sub_ln422" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op bitselect" ID="" IMPL="auto" LATENCY="0" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_23ns_32s_1_1_1_U3096" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="y_is_odd" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln421_fu_1248_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421" VARIABLE="xor_ln421" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln422_fu_1254_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="and_ln422" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln422_1_fu_1260_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="and_ln422_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U3097" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" VARIABLE="y_is_odd_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="r_sign_fu_1294_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:424" VARIABLE="r_sign" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_fu_1300_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_1_fu_1306_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_2_fu_1312_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_3_fu_1318_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_3" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_fu_1324_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="or_ln431" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_1_fu_1330_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="or_ln431_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_2_fu_1336_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="or_ln431_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln431_fu_1986_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="xor_ln431" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_fu_1342_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_1_fu_1348_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_2_fu_1354_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_3_fu_1360_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_3" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_fu_1366_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="or_ln438" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_1_fu_1372_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="or_ln438_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_2_fu_1378_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="or_ln438_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln438_fu_1991_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="xor_ln438" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_1384_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:486" VARIABLE="b_exp_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="b_frac_2_fu_517_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484" VARIABLE="b_frac_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="b_exp_2_fu_1390_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484" VARIABLE="b_exp_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_45ns_52_1_1_U3087" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:494" VARIABLE="Elog2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_6ns_31_1_1_U3093" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:508" VARIABLE="b_frac1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln42_fu_608_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42" VARIABLE="select_ln42" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39ns_4ns_43_1_1_U3094" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44" VARIABLE="mul_ln44" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_41ns_6ns_47_1_1_U3090" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44" VARIABLE="mul_ln44_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_44ns_6ns_50_1_1_U3092" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44" VARIABLE="mul_ln44_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_1_fu_862_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:142" VARIABLE="add_ln142_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_23ns_45_1_1_U3089" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522" VARIABLE="mul_ln522" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln522_fu_1428_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522" VARIABLE="sub_ln522" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_1497_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537" VARIABLE="e_frac_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="e_frac_2_fu_1503_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537" VARIABLE="e_frac_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43s_25s_67_1_1_U3091" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:539" VARIABLE="m_frac_l" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln545_fu_1519_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="sub_ln545" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln545_fu_1528_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="select_ln545" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln545_fu_1652_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="ashr_ln545" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln545_fu_1657_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="shl_ln545" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_l_fu_1670_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" VARIABLE="m_fix_l" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln546_fu_1681_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546" VARIABLE="shl_ln546" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln546_fu_1687_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546" VARIABLE="ashr_ln546" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_back_fu_1693_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546" VARIABLE="m_fix_back" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln552_fu_1541_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:552" VARIABLE="shl_ln552" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_fu_1555_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" VARIABLE="select_ln553" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln553_fu_1570_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" VARIABLE="shl_ln553" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln553_fu_1576_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" VARIABLE="ashr_ln553" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_1_fu_1582_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" VARIABLE="select_ln553_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_0_in_in_v_v_fu_1590_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" VARIABLE="m_fix_0_in_in_v_v" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_1_U3100" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="mul_ln563" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_1_U3100" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="add_ln563" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln563_fu_1739_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="icmp_ln563" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln563_1_fu_1745_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="add_ln563_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln563_fu_1751_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="select_ln563" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_fu_1759_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" VARIABLE="r_exp" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_36s_36_1_1_U3088" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568" VARIABLE="mul_ln568" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln574_fu_1781_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:574" VARIABLE="sub_ln574" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_1827_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:160" VARIABLE="add_ln160" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_1853_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616" VARIABLE="add_ln616" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18ns_18ns_36_1_1_U3098" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616" VARIABLE="mul_ln616" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_1_fu_1885_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616" VARIABLE="add_ln616_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_1899_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:624" VARIABLE="r_exp_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_2_fu_1904_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622" VARIABLE="r_exp_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln628_fu_1704_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="icmp_ln628" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_fu_1911_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="and_ln628" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_1_fu_1925_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="icmp_ln628_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln628_fu_1931_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="or_ln628" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln645_fu_1937_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645" VARIABLE="icmp_ln645" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_sig_fu_1963_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622" VARIABLE="out_sig" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_2018_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657" VARIABLE="out_exp" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_3_fu_2035_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="or_ln386_3" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_1_fu_2039_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="xor_ln386_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln342_fu_2045_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" VARIABLE="and_ln342" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_2_fu_2050_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="xor_ln386_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln386_1_fu_2055_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="and_ln386_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln342_fu_2060_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" VARIABLE="xor_ln342" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln342_1_fu_2065_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" VARIABLE="and_ln342_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_4_fu_2071_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_4" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_5_fu_2076_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" VARIABLE="and_ln431_5" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_4_fu_2082_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_4" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_5_fu_2087_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" VARIABLE="and_ln438_5" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_1_fu_2093_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="and_ln628_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln629_fu_2098_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629" VARIABLE="and_ln629" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln629_fu_2103_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629" VARIABLE="xor_ln629" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln629_1_fu_2108_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629" VARIABLE="and_ln629_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln628_fu_2114_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" VARIABLE="xor_ln628" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_fu_2119_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645" VARIABLE="and_ln645" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_1_fu_2124_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645" VARIABLE="and_ln645_1" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="onehotencoding_realdef" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_19_8_32_1_1_U3099" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327" VARIABLE="retval_2" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="6 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="56 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="52 16 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="49 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="44 64 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="27 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" MODULE="pow_generic_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="8 32 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_271_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60" VARIABLE="icmp_ln60" MODULE="norm1_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_277_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60" VARIABLE="add_ln60_1" MODULE="norm1_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_289_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60" VARIABLE="add_ln60" MODULE="norm1_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_295_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63" VARIABLE="icmp_ln63" MODULE="norm1_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_fu_301_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60" VARIABLE="select_ln60" MODULE="norm1_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_1_fu_309_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60" VARIABLE="select_ln60_1" MODULE="norm1_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_10_4_1_U3131" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68" VARIABLE="mul_ln68" MODULE="norm1_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_10_4_1_U3131" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68" VARIABLE="add_ln68" MODULE="norm1_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_321_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63" VARIABLE="add_ln63" MODULE="norm1_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_312_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75" VARIABLE="icmp_ln75" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_318_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75" VARIABLE="add_ln75_1" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_330_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75" VARIABLE="add_ln75" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_fu_336_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78" VARIABLE="icmp_ln78" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_342_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75" VARIABLE="select_ln75" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_1_fu_350_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75" VARIABLE="select_ln75_1" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U3146" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83" VARIABLE="mul_ln83" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_376_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83" VARIABLE="add_ln83" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_387_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84" VARIABLE="add_ln84_1" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_397_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84" VARIABLE="add_ln84" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_403_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78" VARIABLE="add_ln78" MODULE="norm1_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1931_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="icmp_ln90" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_1937_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="add_ln90_1" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_2171_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="add_ln90" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1952_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:93" VARIABLE="icmp_ln93" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1958_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="select_ln90" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln90_fu_1966_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="xor_ln90" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_fu_1972_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:96" VARIABLE="icmp_ln96" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln90_fu_1978_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="and_ln90" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="x_assign_s_fu_2184_p186" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="select_ln90_1" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_1984_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:93" VARIABLE="add_ln93" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_1990_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="empty" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="y_7_mid2_fu_1996_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="y_7_mid2" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_fu_2004_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:93" VARIABLE="select_ln93" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_17_4_1_U3168" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90" VARIABLE="empty_115" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U3162" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101" VARIABLE="mul_ln101" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_2026_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101" VARIABLE="add_ln101" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_185_7_32_1_1_U3163" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101" VARIABLE="x_assign_s" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_185_7_32_1_1_U3164" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101" VARIABLE="x_assign_1" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_185_7_32_1_1_U3165" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101" VARIABLE="x_assign_2" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_185_7_32_1_1_U3166" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101" VARIABLE="x_assign_3" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_185_7_32_1_1_U3167" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:101" VARIABLE="x_assign_4" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_17_4_1_U3168" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:102" VARIABLE="add_ln102_1" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_3715_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:102" VARIABLE="add_ln102" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2128_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:96" VARIABLE="add_ln96" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_2134_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:93" VARIABLE="add_ln93_1" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_1_fu_2140_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:93" VARIABLE="select_ln93_1" MODULE="norm1_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_fu_314_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108" VARIABLE="icmp_ln108" MODULE="norm1_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_320_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108" VARIABLE="add_ln108_1" MODULE="norm1_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_332_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108" VARIABLE="add_ln108" MODULE="norm1_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_338_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111" VARIABLE="icmp_ln111" MODULE="norm1_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_fu_344_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108" VARIABLE="select_ln108" MODULE="norm1_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_1_fu_352_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108" VARIABLE="select_ln108_1" MODULE="norm1_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U3276" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116" VARIABLE="mul_ln116" MODULE="norm1_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_374_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:116" VARIABLE="add_ln116" MODULE="norm1_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_385_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111" VARIABLE="add_ln111" MODULE="norm1_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_273_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:121" VARIABLE="icmp_ln121" MODULE="norm1_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_279_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:121" VARIABLE="add_ln121_1" MODULE="norm1_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_291_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:121" VARIABLE="add_ln121" MODULE="norm1_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln124_fu_297_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:124" VARIABLE="icmp_ln124" MODULE="norm1_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln121_fu_303_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:121" VARIABLE="select_ln121" MODULE="norm1_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln121_1_fu_311_p3" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:121" VARIABLE="select_ln121_1" MODULE="norm1_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U3290" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:129" VARIABLE="mul_ln129" MODULE="norm1_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_333_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:129" VARIABLE="add_ln129" MODULE="norm1_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_344_p2" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:124" VARIABLE="add_ln124" MODULE="norm1_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_1_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_1" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_2_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_2" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_3_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_3" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_4_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_4" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_5_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_5" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_6_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_6" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_7_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_7" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_8_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_8" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_9_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_9" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_10_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_10" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_11_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_11" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_12_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_12" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_13_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_13" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_14_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_14" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_15_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_15" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_16_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_16" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_17_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_17" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_18_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_18" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_19_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_19" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_20_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_20" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_21_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_21" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_22_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_22" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_23_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_23" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_24_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_24" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_25_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_25" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_26_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_26" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_27_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_27" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_28_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_28" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_29_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_29" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_30_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_30" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_31_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_31" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_32_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_32" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_33_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_33" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_34_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_34" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_35_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_35" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_36_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_36" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_37_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_37" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_38_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_38" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_39_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_39" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_40_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_40" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_41_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_41" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_42_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_42" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_43_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_43" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_44_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_44" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_45_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_45" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_46_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_46" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_47_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_47" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_48_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_48" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_49_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_49" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_50_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_50" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_51_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_51" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_52_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_52" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_53_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_53" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_54_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_54" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_55_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_55" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_56_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_56" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_57_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_57" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_58_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_58" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_59_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_59" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_60_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_60" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_61_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_61" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_62_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_62" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_63_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_63" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_64_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_64" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_65_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_65" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_66_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_66" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_67_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_67" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_68_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_68" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_69_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_69" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_70_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_70" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_71_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_71" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_72_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_72" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_73_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_73" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_74_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_74" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_75_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_75" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_76_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_76" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_77_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_77" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_78_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_78" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_79_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_79" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_80_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_80" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_81_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_81" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_82_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_82" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_83_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_83" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_84_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_84" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_85_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_85" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_86_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_86" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_87_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_87" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_88_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_88" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_89_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_89" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_90_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_90" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_91_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_91" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_92_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_92" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_93_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_93" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_94_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_94" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_95_U" SOURCE="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43" VARIABLE="inp_image_95" MODULE="norm1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 729 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_142_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="icmp_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_2_fu_148_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="add_ln34_2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_346_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="add_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_163_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="icmp_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_fu_169_p3" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="select_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_fu_177_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="xor_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_183_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36" VARIABLE="icmp_ln36" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln34_fu_189_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="and_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_1_fu_352_p3" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="select_ln34_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_195_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="add_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_201_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="empty" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_mid2_fu_207_p3" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="j_mid2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_215_p3" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="select_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_17_4_1_U3310" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="empty_1359" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_11ns_17_1_1_U3308" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="empty_1360" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_fu_237_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="icmp" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_1361_fu_251_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="empty_1361" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp10_i_fu_257_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="cmp10_i" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_17ns_17_4_1_U3309" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="empty_1362" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_17ns_17_4_1_U3309" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36" VARIABLE="zext_ln36" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_273_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="icmp_ln39" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln39_1_fu_279_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="icmp_ln39_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_285_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="or_ln39" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_2_fu_291_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="or_ln39_2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_1_fu_297_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="or_ln39_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_17_4_1_U3310" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41" VARIABLE="add_ln41_2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_402_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:41" VARIABLE="add_ln41" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_17ns_17_4_1_U3309" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45" VARIABLE="add_ln45_3" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_379_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45" VARIABLE="add_ln45_4" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_389_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45" VARIABLE="add_ln45" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_fu_412_p3" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="storemerge" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_303_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36" VARIABLE="add_ln36" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_309_p2" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="add_ln35_2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_315_p3" SOURCE="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="select_ln35_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2874_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="icmp_ln69" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2880_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="add_ln69" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_3_fu_2928_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="add_ln69_3" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_4_fu_2895_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="add_ln69_4" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_2_fu_2901_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="icmp_ln69_2" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2907_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69" VARIABLE="select_ln69" MODULE="conv2_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_523_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="icmp_ln79" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_529_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="add_ln79" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_3_fu_587_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="add_ln79_3" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_543_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81" VARIABLE="add_ln81" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_4_fu_554_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="add_ln79_4" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_2_fu_560_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="icmp_ln79_2" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_566_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79" VARIABLE="select_ln79" MODULE="conv2_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_557_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="icmp_ln85" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_563_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="add_ln85" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_3_fu_572_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="add_ln85_3" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_4_fu_623_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="add_ln85_4" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_2_fu_629_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="icmp_ln85_2" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_fu_635_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:85" VARIABLE="select_ln85" MODULE="conv2_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_65005_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" VARIABLE="icmp_ln93" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_65011_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" VARIABLE="add_ln93" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_65029_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" VARIABLE="empty" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_65045_p0" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:93" VARIABLE="empty_455" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3526" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="19" OPTYPE="urem" PRAGMA="" RTLNAME="urem_16ns_9ns_8_20_1_U3525" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="urem_ln96" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3557" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2942" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_65238_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3527" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_1" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_8_fu_65422_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_8" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3528" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_2" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_9_fu_65606_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_9" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3529" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_3" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_10_fu_65790_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_10" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3530" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_4" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_11_fu_65974_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_11" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3531" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_5" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_12_fu_66158_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_12" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3532" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_6" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_13_fu_66342_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_13" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3533" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_7" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_14_fu_66526_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_14" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3534" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_8" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_15_fu_66710_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_15" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3535" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_9" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_16_fu_66894_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_16" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3536" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_10" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_17_fu_67078_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_17" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3537" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_11" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_18_fu_67262_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_18" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3538" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_12" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_19_fu_67446_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_19" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3539" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_13" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_20_fu_67630_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_20" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3540" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_14" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_21_fu_67814_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_21" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3541" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_15" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_22_fu_67998_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_22" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3542" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_16" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_23_fu_68182_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_23" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3543" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_17" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_24_fu_68366_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_24" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3544" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_18" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_25_fu_68550_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_25" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3545" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_19" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_26_fu_68734_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_26" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3546" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_20" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_27_fu_68918_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_27" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3547" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_21" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_28_fu_69102_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_28" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3548" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_22" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_29_fu_69286_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_29" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3549" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_23" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_30_fu_69470_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_30" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3550" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_24" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_31_fu_69654_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_31" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3551" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_25" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_32_fu_69838_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_32" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3552" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_26" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_33_fu_70022_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_33" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3553" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_27" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_34_fu_70206_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_34" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3554" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_28" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_35_fu_70390_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_35" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3555" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_29" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_36_fu_70574_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="add_ln96_36" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U3556" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="mul_ln96_30" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3558" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_991" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3559" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2913" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3560" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2914" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3561" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2915" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3562" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2916" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3563" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2917" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3564" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2918" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3565" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2919" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3566" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2920" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3567" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2921" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3568" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2922" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3569" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2923" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3570" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2924" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3571" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2925" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3572" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2926" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3573" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2927" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3574" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2928" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3575" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2929" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3576" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2930" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3577" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2931" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3578" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2932" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3579" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2933" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3580" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2934" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3581" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2935" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3582" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2936" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3583" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2937" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3584" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2938" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3585" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2939" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3586" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2940" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U3587" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:96" VARIABLE="inp_img_2D_2941" MODULE="conv2_Pipeline_S11" LOOP="S11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_1072_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" VARIABLE="icmp_ln99" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1078_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" VARIABLE="add_ln99" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1100_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" VARIABLE="empty" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_457_fu_1110_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99" VARIABLE="empty_457" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U5699" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_82" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_1144_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="add_ln102" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U5700" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="mul_ln102" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_1179_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="add_ln102_1" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U5701" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="mul_ln102_1" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_1214_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="add_ln102_2" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U5702" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="mul_ln102_2" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_1249_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="add_ln102_3" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U5703" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="mul_ln102_3" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U5704" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_29" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U5705" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_79" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U5706" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_80" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U5707" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102" VARIABLE="filter_2D_81" MODULE="conv2_Pipeline_F11" LOOP="F11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_11220_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="icmp_ln107" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_2_fu_11226_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="add_ln107_2" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_11238_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="add_ln107" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_11244_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109" VARIABLE="icmp_ln109" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_11250_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="select_ln107" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_2_fu_11258_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="select_ln107_2" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_32172_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="first_iter_0" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_32177_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107" VARIABLE="empty" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5796" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_s" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5797" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_114" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5798" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_115" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5799" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_116" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5800" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_117" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5801" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_118" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5802" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_119" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5803" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_120" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5804" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_121" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5805" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_122" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5806" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_123" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5807" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_124" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5808" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_125" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5809" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_126" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5810" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_127" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5811" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_128" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5812" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_129" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5813" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_130" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5814" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_131" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5815" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_132" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5816" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_133" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5817" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_134" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5818" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_135" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5819" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_136" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5820" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_137" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5821" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_138" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5822" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_139" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5823" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_140" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5824" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_141" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5825" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_142" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5826" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_143" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5827" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_144" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5828" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_145" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5829" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_146" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5830" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_147" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5831" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_148" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5832" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_149" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5833" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_150" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5834" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_151" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5835" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_152" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5836" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_153" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5837" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_154" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5838" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_155" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5839" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_156" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5840" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_157" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5841" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_158" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5842" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_159" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5843" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_160" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5844" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_161" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5845" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_162" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5846" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_163" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5847" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_164" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5848" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_165" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5849" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_166" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5850" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_167" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5851" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_168" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5852" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_169" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5853" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_170" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5854" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_171" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5855" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_172" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5856" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_173" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5857" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_174" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5858" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_175" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5859" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_176" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5860" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_177" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5861" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_178" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5862" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_179" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5863" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_180" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5864" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_181" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5865" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_182" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5866" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_183" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5867" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_184" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5868" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_185" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5869" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_186" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5870" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_187" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5871" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_188" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5872" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_189" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5873" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_190" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5874" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_191" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5875" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_192" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5876" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_193" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5877" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_194" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5878" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_195" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5879" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_196" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5880" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_197" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5881" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_198" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5882" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_199" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5883" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_200" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5884" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_201" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5885" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_202" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5886" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_203" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5887" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_204" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5888" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_205" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5889" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_206" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5890" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_207" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5891" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_208" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5892" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_209" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5893" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_210" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5894" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_211" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5895" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_212" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5896" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_213" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5897" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_214" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5898" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_215" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5899" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_216" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5900" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_217" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5901" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_218" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5902" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_219" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5903" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_220" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5904" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_221" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5905" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_222" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5906" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_223" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5907" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_224" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5908" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_225" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5909" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_226" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5910" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_227" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5911" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_228" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5912" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_229" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5913" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_230" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5914" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_231" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5915" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_232" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5916" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_233" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5917" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_234" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5918" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_235" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5919" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_236" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5920" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_237" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5921" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_238" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5922" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_239" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5923" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_240" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5924" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_241" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5925" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_242" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5926" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_243" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5927" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_244" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5928" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_245" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5929" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_246" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5930" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_247" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5931" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_248" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5932" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_249" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5933" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_250" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5934" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_251" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5935" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_252" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5936" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_253" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5937" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_254" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5938" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_255" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5939" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_256" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5940" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_257" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5941" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_258" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5942" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_259" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5943" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_260" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5944" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_261" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5945" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_262" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5946" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_263" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5947" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_264" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5948" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_265" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5949" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_266" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5950" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_267" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5951" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_268" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5952" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_269" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5953" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_270" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5954" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_271" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5955" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_272" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5956" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_273" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5957" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_274" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5958" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_275" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5959" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_276" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5960" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_277" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5961" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_278" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5962" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_279" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5963" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_280" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5964" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_281" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5965" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_282" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5966" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_283" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5967" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_284" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5968" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_285" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5969" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_286" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5970" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_287" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5971" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_288" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5972" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_289" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5973" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_290" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5974" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_291" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5975" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:114" VARIABLE="tmp_292" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln129_1_fu_32321_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" VARIABLE="icmp_ln129_1" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_32326_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" VARIABLE="add_ln129" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_293_fu_32338_p56" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" VARIABLE="select_ln129" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U5976" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129" VARIABLE="tmp_293" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_32156_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109" VARIABLE="add_ln109" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_1_fu_32161_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109" VARIABLE="icmp_ln109_1" MODULE="conv2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln136_fu_1150_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="icmp_ln136" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_1156_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136" VARIABLE="add_ln136" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_1201_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140" VARIABLE="add_ln140" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_fu_1254_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_26_fu_1260_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_26" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_fu_1266_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_1272_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_1278_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_27_fu_1303_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_27" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_28_fu_1309_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_28" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_13_fu_1315_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_13" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_13_fu_1321_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_13" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_13_fu_1327_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_13" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_29_fu_1352_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_29" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_30_fu_1358_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_30" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_14_fu_1364_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_14" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_14_fu_1370_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_14" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_14_fu_1376_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_14" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_31_fu_1401_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_31" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_32_fu_1407_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_32" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_15_fu_1413_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_15" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_15_fu_1419_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_15" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_15_fu_1425_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_15" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_33_fu_1450_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_33" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_34_fu_1456_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_34" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_16_fu_1462_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_16" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_16_fu_1468_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_16" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_16_fu_1474_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_16" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_35_fu_1499_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_35" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_36_fu_1505_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_36" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_17_fu_1511_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_17" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_17_fu_1517_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_17" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_17_fu_1523_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_17" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_37_fu_1548_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_37" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_38_fu_1554_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_38" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_18_fu_1560_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_18" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_18_fu_1566_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_18" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_18_fu_1572_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_18" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_39_fu_1597_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_39" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_40_fu_1603_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_40" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_19_fu_1609_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_19" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_19_fu_1615_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_19" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_19_fu_1621_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_19" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_41_fu_1646_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_41" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_42_fu_1652_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_42" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_20_fu_1658_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_20" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_20_fu_1664_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_20" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_20_fu_1670_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_20" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_43_fu_1695_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_43" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_44_fu_1701_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_44" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_21_fu_1707_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_21" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_21_fu_1713_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_21" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_21_fu_1719_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_21" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_45_fu_1744_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_45" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_46_fu_1750_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_46" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_22_fu_1756_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_22" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_22_fu_1762_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_22" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_22_fu_1768_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_22" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_47_fu_1793_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_47" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_48_fu_1799_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_48" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_23_fu_1805_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_23" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_23_fu_1811_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_23" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_23_fu_1817_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_23" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_49_fu_1842_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_49" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_50_fu_1848_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_50" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_24_fu_1854_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_24" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_24_fu_1860_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_24" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_24_fu_1866_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_24" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_51_fu_1891_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_51" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_52_fu_1897_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_52" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_25_fu_1903_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_25" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_25_fu_1909_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_25" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_25_fu_1915_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_25" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_53_fu_1940_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_53" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_54_fu_1946_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_54" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_26_fu_1952_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_26" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_26_fu_1958_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_26" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_26_fu_1964_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_26" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_55_fu_1989_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_55" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_56_fu_1995_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_56" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_27_fu_2001_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_27" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_27_fu_2007_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_27" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_27_fu_2013_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_27" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_57_fu_2038_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_57" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_58_fu_2044_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_58" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_28_fu_2050_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_28" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_28_fu_2056_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_28" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_28_fu_2062_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_28" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_59_fu_2087_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_59" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_60_fu_2093_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_60" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_29_fu_2099_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_29" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_29_fu_2105_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_29" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_29_fu_2111_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_29" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_61_fu_2136_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_61" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_62_fu_2142_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_62" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_30_fu_2148_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_30" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_30_fu_2154_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_30" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_30_fu_2160_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_30" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_63_fu_2185_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_63" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_64_fu_2191_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_64" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_31_fu_2197_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_31" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_31_fu_2203_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_31" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_31_fu_2209_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_31" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_65_fu_2234_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_65" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_66_fu_2240_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_66" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_32_fu_2246_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_32" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_32_fu_2252_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_32" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_32_fu_2258_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_32" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_67_fu_2283_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_67" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_68_fu_2289_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_68" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_33_fu_2295_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_33" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_33_fu_2301_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_33" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_33_fu_2307_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_33" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_69_fu_2332_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_69" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_70_fu_2338_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_70" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_34_fu_2344_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_34" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_34_fu_2350_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_34" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_34_fu_2356_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_34" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_71_fu_2381_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_71" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_72_fu_2387_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_72" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_35_fu_2393_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_35" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_35_fu_2399_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_35" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_35_fu_2405_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_35" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_73_fu_2430_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_73" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_74_fu_2436_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_74" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_36_fu_2442_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_36" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_36_fu_2448_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_36" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_36_fu_2454_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_36" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_75_fu_2479_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_75" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_76_fu_2485_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_76" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_37_fu_2491_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_37" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_37_fu_2497_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_37" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_37_fu_2503_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_37" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_77_fu_2528_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_77" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_78_fu_2534_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="icmp_ln143_78" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_38_fu_2540_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="or_ln143_38" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_38_fu_2546_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="and_ln143_38" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_38_fu_2552_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143" VARIABLE="select_ln143_38" MODULE="conv2_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_fu_2876_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="icmp_ln156" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_2882_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="add_ln156" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_1_fu_2940_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="add_ln156_1" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_2896_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:159" VARIABLE="add_ln159" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_2_fu_2907_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="add_ln156_2" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_100_fu_2913_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="icmp_ln156_100" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_fu_2919_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156" VARIABLE="select_ln156" MODULE="conv2_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln167_fu_523_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="icmp_ln167" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_529_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="add_ln167" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_587_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="add_ln167_1" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_543_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169" VARIABLE="add_ln169" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_2_fu_554_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="add_ln167_2" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln167_1_fu_560_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="icmp_ln167_1" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln167_fu_566_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="select_ln167" MODULE="conv2_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_fu_557_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="icmp_ln173" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_563_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="add_ln173" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_572_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="add_ln173_1" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_623_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="add_ln173_2" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_1_fu_629_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="icmp_ln173_1" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln173_fu_635_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173" VARIABLE="select_ln173" MODULE="conv2_Pipeline_VITIS_LOOP_173_7" LOOP="VITIS_LOOP_173_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_fu_65005_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" VARIABLE="icmp_ln179" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_65011_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" VARIABLE="add_ln179" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_65029_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" VARIABLE="empty" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_65045_p0" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:179" VARIABLE="empty_454" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7313" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="19" OPTYPE="urem" PRAGMA="" RTLNAME="urem_16ns_9ns_8_20_1_U7312" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="urem_ln182" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7344" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_991" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_65238_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7314" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_1" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_8_fu_65422_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_8" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7315" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_2" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_9_fu_65606_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_9" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7316" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_3" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_10_fu_65790_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_10" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7317" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_4" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_11_fu_65974_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_11" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7318" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_5" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_12_fu_66158_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_12" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7319" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_6" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_13_fu_66342_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_13" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7320" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_7" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_14_fu_66526_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_14" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7321" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_8" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_15_fu_66710_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_15" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7322" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_9" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_16_fu_66894_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_16" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7323" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_10" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_17_fu_67078_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_17" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7324" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_11" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_18_fu_67262_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_18" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7325" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_12" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_19_fu_67446_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_19" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7326" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_13" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_20_fu_67630_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_20" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7327" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_14" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_21_fu_67814_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_21" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7328" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_15" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_22_fu_67998_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_22" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7329" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_16" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_23_fu_68182_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_23" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7330" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_17" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_24_fu_68366_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_24" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7331" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_18" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_25_fu_68550_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_25" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7332" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_19" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_26_fu_68734_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_26" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7333" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_20" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_27_fu_68918_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_27" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7334" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_21" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_28_fu_69102_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_28" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7335" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_22" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_29_fu_69286_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_29" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7336" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_23" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_30_fu_69470_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_30" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7337" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_24" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_31_fu_69654_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_31" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7338" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_25" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_32_fu_69838_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_32" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7339" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_26" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_33_fu_70022_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_33" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7340" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_27" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_34_fu_70206_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_34" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7341" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_28" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_35_fu_70390_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_35" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7342" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_29" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_36_fu_70574_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="add_ln182_36" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_1_1_U7343" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="mul_ln182_30" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7345" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_961" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7346" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_962" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7347" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_963" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7348" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_964" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7349" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_965" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7350" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_966" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7351" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_967" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7352" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_968" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7353" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_969" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7354" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_970" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7355" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_971" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7356" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_972" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7357" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_973" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7358" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_974" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7359" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_975" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7360" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_976" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7361" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_977" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7362" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_978" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7363" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_979" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7364" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_980" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7365" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_981" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7366" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_982" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7367" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_983" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7368" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_984" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7369" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_985" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7370" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_986" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7371" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_987" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7372" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_988" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7373" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_989" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_311_8_32_1_1_U7374" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:182" VARIABLE="inp_img_2D_990" MODULE="conv2_Pipeline_S21" LOOP="S21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln186_fu_1072_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" VARIABLE="icmp_ln186" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_1078_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" VARIABLE="add_ln186" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1100_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" VARIABLE="empty" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_456_fu_1110_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:186" VARIABLE="empty_456" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U9453" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_29" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_1144_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="add_ln189" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U9454" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="mul_ln189" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_1179_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="add_ln189_1" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U9455" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="mul_ln189_1" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_2_fu_1214_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="add_ln189_2" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U9456" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="mul_ln189_2" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_3_fu_1249_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="add_ln189_3" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U9457" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="mul_ln189_3" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U9458" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_25" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U9459" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_26" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U9460" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_27" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U9461" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:189" VARIABLE="filter_2D_28" MODULE="conv2_Pipeline_F21" LOOP="F21" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln194_fu_11220_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="icmp_ln194" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_1_fu_11226_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="add_ln194_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_11238_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="add_ln194" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln196_fu_11244_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196" VARIABLE="icmp_ln196" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_fu_11250_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="select_ln194" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_1_fu_11258_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="select_ln194_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_32172_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="first_iter_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_32177_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194" VARIABLE="empty" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9549" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9550" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_294" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9551" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_295" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9552" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_296" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9553" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_297" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9554" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_298" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9555" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_299" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9556" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_s" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9557" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_300" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9558" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_301" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9559" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_302" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9560" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_303" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9561" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_304" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9562" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_305" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9563" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_306" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9564" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_307" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9565" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_308" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9566" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_309" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9567" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_310" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9568" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_311" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9569" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_312" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9570" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_313" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9571" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_314" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9572" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_315" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9573" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_316" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9574" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_317" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9575" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_318" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9576" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_319" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9577" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_320" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9578" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_321" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9579" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_322" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9580" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_323" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9581" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_324" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9582" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_325" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9583" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_326" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9584" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_327" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9585" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_328" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9586" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_329" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9587" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_330" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9588" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_331" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9589" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_332" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9590" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_333" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9591" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_334" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9592" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_335" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9593" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_336" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9594" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_337" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9595" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_338" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9596" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_339" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9597" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_340" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9598" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_341" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9599" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_342" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9600" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_343" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9601" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_344" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9602" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_345" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9603" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_346" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9604" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_347" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9605" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_348" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9606" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_349" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9607" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_350" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9608" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_351" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9609" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_352" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9610" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_353" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9611" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_354" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9612" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_355" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9613" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_356" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9614" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_357" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9615" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_358" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9616" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_359" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9617" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_360" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9618" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_361" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9619" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_362" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9620" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_363" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9621" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_364" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9622" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_365" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9623" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_366" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9624" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_367" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9625" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_368" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9626" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_369" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9627" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_370" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9628" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_371" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9629" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_372" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9630" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_373" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9631" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_374" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9632" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_375" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9633" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_376" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9634" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_377" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9635" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_378" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9636" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_379" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9637" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_380" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9638" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_381" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9639" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_382" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9640" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_383" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9641" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_384" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9642" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_385" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9643" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_386" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9644" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_387" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9645" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_388" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9646" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_389" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9647" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_390" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9648" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_391" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9649" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_392" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9650" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_393" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9651" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_394" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9652" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_395" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9653" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_396" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9654" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_397" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9655" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_398" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9656" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_399" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9657" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_400" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9658" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_401" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9659" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_402" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9660" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_403" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9661" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_404" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9662" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_405" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9663" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_406" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9664" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_407" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9665" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_408" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9666" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_409" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9667" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_410" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9668" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_411" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9669" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_412" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9670" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_413" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9671" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_414" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9672" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_415" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9673" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_416" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9674" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_417" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9675" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_418" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9676" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_419" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9677" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_420" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9678" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_421" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9679" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_422" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9680" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_423" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9681" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_424" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9682" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_425" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9683" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_426" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9684" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_427" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9685" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_428" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9686" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_429" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9687" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_430" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9688" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_431" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9689" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_432" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9690" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_433" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9691" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_434" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9692" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_435" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9693" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_436" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9694" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_437" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9695" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_438" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9696" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_439" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9697" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_440" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9698" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_441" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9699" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_442" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9700" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_443" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9701" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_444" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9702" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_445" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9703" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_446" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9704" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_447" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9705" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_448" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9706" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_449" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9707" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_450" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9708" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_451" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9709" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_452" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9710" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_453" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9711" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_454" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9712" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_455" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9713" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_456" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9714" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_457" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9715" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_458" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9716" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_459" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9717" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_460" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9718" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_461" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9719" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_462" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9720" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_463" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9721" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_464" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9722" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_465" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9723" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_466" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9724" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_467" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9725" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_468" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9726" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_469" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9727" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_470" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9728" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:201" VARIABLE="tmp_471" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln216_1_fu_32321_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" VARIABLE="icmp_ln216_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_32326_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" VARIABLE="add_ln216" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_472_fu_32338_p56" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" VARIABLE="select_ln216" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_U9729" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216" VARIABLE="tmp_472" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_32156_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196" VARIABLE="add_ln196" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln196_1_fu_32161_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196" VARIABLE="icmp_ln196_1" MODULE="conv2_Pipeline_L8_L9" LOOP="L8_L9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln221_fu_1150_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="icmp_ln221" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_1156_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="add_ln221" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_1201_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225" VARIABLE="add_ln225" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_fu_1254_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_1_fu_1260_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_1" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_fu_1266_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_fu_1272_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_fu_1278_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_2_fu_1303_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_2" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_3_fu_1309_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_3" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_1_fu_1315_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_1" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_1_fu_1321_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_1" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_1_fu_1327_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_1" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_4_fu_1352_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_4" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_5_fu_1358_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_5" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_2_fu_1364_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_2" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_2_fu_1370_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_2" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_2_fu_1376_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_2" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_6_fu_1401_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_6" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_7_fu_1407_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_7" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_3_fu_1413_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_3" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_3_fu_1419_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_3" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_3_fu_1425_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_3" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_8_fu_1450_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_8" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_9_fu_1456_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_9" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_4_fu_1462_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_4" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_4_fu_1468_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_4" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_4_fu_1474_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_4" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_10_fu_1499_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_10" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_11_fu_1505_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_11" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_5_fu_1511_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_5" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_5_fu_1517_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_5" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_5_fu_1523_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_5" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_12_fu_1548_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_12" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_13_fu_1554_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_13" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_6_fu_1560_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_6" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_6_fu_1566_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_6" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_6_fu_1572_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_6" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_14_fu_1597_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_14" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_15_fu_1603_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_15" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_7_fu_1609_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_7" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_7_fu_1615_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_7" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_7_fu_1621_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_7" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_16_fu_1646_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_16" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_17_fu_1652_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_17" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_8_fu_1658_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_8" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_8_fu_1664_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_8" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_8_fu_1670_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_8" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_18_fu_1695_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_18" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_19_fu_1701_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_19" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_9_fu_1707_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_9" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_9_fu_1713_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_9" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_9_fu_1719_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_9" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_20_fu_1744_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_20" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_21_fu_1750_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_21" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_10_fu_1756_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_10" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_10_fu_1762_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_10" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_10_fu_1768_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_10" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_22_fu_1793_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_22" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_23_fu_1799_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_23" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_11_fu_1805_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_11" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_11_fu_1811_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_11" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_11_fu_1817_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_11" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_24_fu_1842_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_24" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_25_fu_1848_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_25" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_12_fu_1854_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_12" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_12_fu_1860_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_12" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_12_fu_1866_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_12" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_26_fu_1891_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_26" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_27_fu_1897_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_27" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_13_fu_1903_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_13" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_13_fu_1909_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_13" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_13_fu_1915_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_13" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_28_fu_1940_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_28" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_29_fu_1946_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_29" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_14_fu_1952_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_14" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_14_fu_1958_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_14" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_14_fu_1964_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_14" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_30_fu_1989_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_30" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_31_fu_1995_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_31" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_15_fu_2001_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_15" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_15_fu_2007_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_15" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_15_fu_2013_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_15" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_32_fu_2038_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_32" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_33_fu_2044_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_33" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_16_fu_2050_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_16" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_16_fu_2056_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_16" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_16_fu_2062_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_16" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_34_fu_2087_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_34" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_35_fu_2093_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_35" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_17_fu_2099_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_17" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_17_fu_2105_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_17" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_17_fu_2111_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_17" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_36_fu_2136_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_36" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_37_fu_2142_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_37" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_18_fu_2148_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_18" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_18_fu_2154_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_18" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_18_fu_2160_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_18" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_38_fu_2185_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_38" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_39_fu_2191_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_39" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_19_fu_2197_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_19" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_19_fu_2203_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_19" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_19_fu_2209_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_19" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_40_fu_2234_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_40" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_41_fu_2240_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_41" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_20_fu_2246_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_20" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_20_fu_2252_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_20" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_20_fu_2258_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_20" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_42_fu_2283_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_42" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_43_fu_2289_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_43" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_21_fu_2295_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_21" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_21_fu_2301_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_21" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_21_fu_2307_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_21" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_44_fu_2332_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_44" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_45_fu_2338_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_45" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_22_fu_2344_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_22" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_22_fu_2350_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_22" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_22_fu_2356_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_22" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_46_fu_2381_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_46" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_47_fu_2387_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_47" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_23_fu_2393_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_23" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_23_fu_2399_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_23" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_23_fu_2405_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_23" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_48_fu_2430_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_48" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_49_fu_2436_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_49" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_24_fu_2442_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_24" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_24_fu_2448_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_24" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_24_fu_2454_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_24" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_50_fu_2479_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_50" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_51_fu_2485_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_51" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_25_fu_2491_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_25" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_25_fu_2497_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_25" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_25_fu_2503_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_25" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln228_52_fu_2528_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_52" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_53_fu_2534_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="icmp_ln228_53" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln228_26_fu_2540_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="or_ln228_26" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_26_fu_2546_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="and_ln228_26" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln228_26_fu_2552_p3" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228" VARIABLE="select_ln228_26" MODULE="conv2_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_1" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_2" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_3" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_4" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_5" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_6" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_7" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_8" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_9" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_10" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_11" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_12" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_13" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_14" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_15" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_16" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_17" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_18" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_19" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_20" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_21" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_22" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_23" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_24" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_25_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_25" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_26_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_26" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_27_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_27" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_28_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_28" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_29_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_29" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_30_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_30" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_31_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_31" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_32_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_32" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_33_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_33" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_34_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_34" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_35_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_35" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_36_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_36" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_37_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_37" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_38_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_38" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_39_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_39" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_40_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_40" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_41_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_41" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_42_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_42" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_43_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_43" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_44_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_44" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_45_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_45" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_46_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_46" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_47_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_47" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_48_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_48" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_49_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_49" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_50_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_50" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_51_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_51" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_52_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_52" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_53_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_53" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_54_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_54" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_55_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_55" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_56_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_56" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_57_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_57" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_58_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_58" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_59_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_59" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_60_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_60" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_61_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_61" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_62_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_62" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_63_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_63" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_64_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_64" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_65_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_65" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_66_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_66" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_67_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_67" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_68_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_68" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_69_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_69" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_70_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_70" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_71_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_71" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_72_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_72" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_73_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_73" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_74_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_74" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_75_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_75" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_76_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_76" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_77_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_77" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_78_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_78" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_79_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_79" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_80_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_80" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_81_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_81" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_82_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_82" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_83_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_83" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_84_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_84" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_85_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_85" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_86_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_86" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_87_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_87" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_88_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_88" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_89_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_89" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_90_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_90" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_91_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_91" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_92_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_92" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_93_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_93" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_94_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_94" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_95_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_95" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_96_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_96" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_97_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_97" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_98_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_98" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_99_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_99" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_100_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_100" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_101_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_101" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_102_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_102" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_103_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_103" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_104_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_104" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_105_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_105" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_106_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_106" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_107_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_107" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_108_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_108" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_109_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_109" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_110_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_110" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_111_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_111" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_112_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_112" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_113_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_113" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_114_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_114" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_115_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_115" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_116_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_116" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_117_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_117" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_118_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_118" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_119_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_119" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_120_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_120" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_121_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_121" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_122_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_122" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_123_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_123" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_124_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_124" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_125_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_125" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_126_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_126" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_127_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_127" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_128_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_128" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_129_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_129" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_130_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_130" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_131_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_131" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_132_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_132" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_133_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_133" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_134_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_134" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_135_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_135" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_136_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_136" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_137_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_137" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_138_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_138" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_139_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_139" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_140_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_140" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_141_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_141" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_142_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_142" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_143_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_143" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_144_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_144" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_145_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_145" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_146_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_146" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_147_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_147" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_148_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_148" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_149_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_149" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_150_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_150" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_151_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_151" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_152_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_152" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_153_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_153" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_local_154_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50" VARIABLE="inp_image_local_154" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 298 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_1" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_2" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_3" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_4" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_5" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_6" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_7" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_8" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_9_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_9" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_10_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_10" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_11_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_11" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_12_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_12" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_13_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_13" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_14_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_14" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_15_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_15" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_16_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_16" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_17_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_17" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_18_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_18" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_19_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_19" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_20_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_20" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_21_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_21" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_22_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_22" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_23_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_23" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_24_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54" VARIABLE="filter_local_24" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 48 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_1_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_1" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_2_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_2" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_3_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_3" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_4_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_4" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_5_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_5" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_6_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_6" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_7_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_7" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_8_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_8" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_9_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_9" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_10_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_10" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_11_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_11" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_12_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_12" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_13_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_13" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_14_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_14" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_15_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_15" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_16_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_16" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_17_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_17" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_18_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_18" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_19_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_19" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_20_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_20" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_21_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_21" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_22_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_22" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_23_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_23" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_24_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_24" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_25_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_25" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_26_U" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60" VARIABLE="conv_out_26" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 27 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_5_fu_28120_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" VARIABLE="add_ln76_5" MODULE="conv2" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_6_fu_28126_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" VARIABLE="add_ln76_6" MODULE="conv2" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_28132_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" VARIABLE="icmp_ln76" MODULE="conv2" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_28138_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76" VARIABLE="add_ln76" MODULE="conv2" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_33082_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" VARIABLE="add_ln91_1" MODULE="conv2" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_33088_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" VARIABLE="add_ln91_2" MODULE="conv2" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_33094_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" VARIABLE="icmp_ln91" MODULE="conv2" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_33100_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:91" VARIABLE="add_ln91" MODULE="conv2" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln164_fu_42004_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" VARIABLE="icmp_ln164" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_12ns_19_1_1_U10853" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167" VARIABLE="mul_ln167" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_42027_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" VARIABLE="add_ln177_1" MODULE="conv2" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_2_fu_42033_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" VARIABLE="add_ln177_2" MODULE="conv2" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln177_fu_42039_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" VARIABLE="icmp_ln177" MODULE="conv2" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_42045_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:177" VARIABLE="add_ln177" MODULE="conv2" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_6ns_13_1_1_U10854" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221" VARIABLE="mul_ln221" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_42060_p2" SOURCE="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164" VARIABLE="add_ln164" MODULE="conv2" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bias_conv2_U" SOURCE="" VARIABLE="bias_conv2" MODULE="conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_1012_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57" VARIABLE="icmp_ln57" MODULE="pool2_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1018_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57" VARIABLE="add_ln57" MODULE="pool2_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_5_32_1_1_x_U10949" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63" VARIABLE="line_buffer_2D" MODULE="pool2_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_1710_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="icmp_ln68" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_2_fu_1716_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="add_ln68_2" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_1728_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="add_ln68" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln71_fu_1734_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71" VARIABLE="icmp_ln71" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_1740_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="select_ln68" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_2_fu_1748_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="select_ln68_2" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_1760_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="empty_91" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_8_1_1_U11047" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="empty_92" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_1776_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="tmp1" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_1786_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="empty_93" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_1823_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="empty_94" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_1913_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76" VARIABLE="icmp_ln76" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_32_1_1_U11041" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114" VARIABLE="line_buffer_2D_51" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_32_1_1_U11042" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126" VARIABLE="line_buffer_2D_11" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_32_1_1_U11043" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126" VARIABLE="line_buffer_2D_12" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_32_1_1_U11044" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126" VARIABLE="line_buffer_2D_13" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_32_1_1_U11045" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126" VARIABLE="line_buffer_2D_14" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_32_1_1_U11046" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114" VARIABLE="line_buffer_2D_15" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_fu_2687_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_34_fu_2693_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_34" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_fu_2699_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_fu_2705_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_68_fu_2711_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_68" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_35_fu_2755_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_35" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_36_fu_2761_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_36" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_17_fu_2767_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_17" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_37_fu_2773_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_37" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_38_fu_2779_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_38" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_18_fu_2785_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_18" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_17_fu_2791_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_17" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_18_fu_2797_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_18" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_69_fu_2803_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_69" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_39_fu_2846_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_39" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_40_fu_2852_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_40" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_19_fu_2858_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_19" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_41_fu_2864_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_41" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_42_fu_2870_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_42" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_20_fu_2876_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_20" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_19_fu_2882_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_19" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_20_fu_2888_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_20" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_70_fu_2894_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_70" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_43_fu_2937_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_43" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_44_fu_2943_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_44" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_21_fu_2949_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_21" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_45_fu_2955_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_45" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_46_fu_2961_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_46" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_22_fu_2967_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_22" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_21_fu_2973_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_21" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_22_fu_2979_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_22" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_71_fu_2985_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_71" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_47_fu_3028_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_47" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_48_fu_3034_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_48" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_23_fu_3040_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_23" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_49_fu_3046_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_49" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_50_fu_3052_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_50" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_24_fu_3058_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_24" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_23_fu_3064_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_23" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_24_fu_3070_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_24" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_72_fu_3076_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_72" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_51_fu_3119_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_51" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_52_fu_3125_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_52" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_25_fu_3131_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_25" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_53_fu_3137_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_53" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_54_fu_3143_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_54" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_26_fu_3149_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_26" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_25_fu_3155_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_25" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_26_fu_3161_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_26" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_73_fu_3167_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_73" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_55_fu_3210_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_55" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_56_fu_3216_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_56" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_27_fu_3222_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_27" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_57_fu_3228_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_57" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_58_fu_3234_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_58" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_28_fu_3240_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_28" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_27_fu_3246_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_27" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_28_fu_3252_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_28" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_74_fu_3258_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_74" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_59_fu_3301_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_59" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_60_fu_3307_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_60" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_29_fu_3313_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_29" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_61_fu_3319_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_61" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_62_fu_3325_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_62" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_30_fu_3331_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_30" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_29_fu_3337_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_29" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_30_fu_3343_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_30" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_75_fu_3349_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_75" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_63_fu_3405_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_63" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_64_fu_3411_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_64" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_31_fu_3417_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_31" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_65_fu_3423_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_65" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_66_fu_3429_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_66" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_32_fu_3435_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_32" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_31_fu_3441_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_31" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_32_fu_3447_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_32" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_76_fu_3453_p3" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_76" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_3461_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160" VARIABLE="add_ln160" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_1860_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71" VARIABLE="add_ln71" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_3_fu_946_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="add_ln51_3" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_4_fu_952_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="add_ln51_4" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_958_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="icmp_ln51" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_964_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="add_ln51" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_1245_p2" SOURCE="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="add_ln51_2" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_4712_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="icmp_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_4718_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="add_ln49_1" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_4727_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="add_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_4733_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="icmp_ln50" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_4835_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="select_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_4787_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="xor_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_4792_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51" VARIABLE="icmp_ln51" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_4798_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="and_ln49" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_4739_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="select_ln49_1" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_4842_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="add_ln50" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_4804_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="empty" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="m_mid2_fu_4809_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="m_mid2" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_4848_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="select_ln50" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_16_4_1_U11178" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" VARIABLE="empty_113" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_8_1_1_U11177" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53" VARIABLE="mul_ln53" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_4872_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53" VARIABLE="add_ln53_2" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_16_4_1_U11178" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53" VARIABLE="add_ln53_1" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_4878_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53" VARIABLE="add_ln53" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_4821_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51" VARIABLE="add_ln51" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_4755_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="add_ln50_1" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_4761_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" VARIABLE="select_ln50_1" MODULE="norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_271_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="icmp_ln59" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_277_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="add_ln59_1" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_289_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="add_ln59" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_295_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62" VARIABLE="icmp_ln62" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_301_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="select_ln59" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_309_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" VARIABLE="select_ln59_1" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U11445" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67" VARIABLE="mul_ln67" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U11445" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67" VARIABLE="add_ln67" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_321_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62" VARIABLE="add_ln62" MODULE="norm2_Pipeline_L2_L3" LOOP="L2_L3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_312_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="icmp_ln74" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_318_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="add_ln74_1" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_330_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="add_ln74" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_336_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77" VARIABLE="icmp_ln77" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_342_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="select_ln74" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_1_fu_350_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" VARIABLE="select_ln74_1" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_8_1_1_U11460" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:82" VARIABLE="mul_ln82" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_376_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:82" VARIABLE="add_ln82" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_387_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:83" VARIABLE="add_ln83_1" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_397_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:83" VARIABLE="add_ln83" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_403_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77" VARIABLE="add_ln77" MODULE="norm2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_4645_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="icmp_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_4651_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="add_ln89_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_5045_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="add_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_fu_4666_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="icmp_ln92" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_fu_4672_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="select_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_fu_4680_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="xor_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_4686_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95" VARIABLE="icmp_ln95" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_fu_4692_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="and_ln89" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="x_assign_s_fu_5058_p506" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="select_ln89_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_4698_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="add_ln92" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_4704_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="empty" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="y_3_mid2_fu_4710_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="y_3_mid2" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_4718_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="select_ln92" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_4ns_16_4_1_U11482" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" VARIABLE="empty_112" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_8_1_1_U11476" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="mul_ln100" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_4740_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="add_ln100" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U11477" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_s" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U11478" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U11479" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_2" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U11480" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_4" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U11481" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" VARIABLE="x_assign_5" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_4ns_16_4_1_U11482" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:101" VARIABLE="add_ln101_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_9149_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:101" VARIABLE="add_ln101" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_5002_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95" VARIABLE="add_ln95" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_5008_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="add_ln92_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_1_fu_5014_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" VARIABLE="select_ln92_1" MODULE="norm2_Pipeline_L8_L9_L10" LOOP="L8_L9_L10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_314_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="icmp_ln107" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_320_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="add_ln107_1" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_332_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="add_ln107" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_338_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110" VARIABLE="icmp_ln110" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_344_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="select_ln107" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_1_fu_352_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" VARIABLE="select_ln107_1" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_8_1_1_U11751" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:115" VARIABLE="mul_ln115" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_374_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:115" VARIABLE="add_ln115" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_385_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110" VARIABLE="add_ln110" MODULE="norm2_Pipeline_L12_L13" LOOP="L12_L13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_273_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="icmp_ln120" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_279_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="add_ln120_1" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_291_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="add_ln120" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln123_fu_297_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123" VARIABLE="icmp_ln123" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_fu_303_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="select_ln120" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_1_fu_311_p3" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" VARIABLE="select_ln120_1" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_8_1_1_U11765" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128" VARIABLE="mul_ln128" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_333_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128" VARIABLE="add_ln128" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_344_p2" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123" VARIABLE="add_ln123" MODULE="norm2_Pipeline_L15_L16" LOOP="L15_L16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_1_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_1" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_2_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_2" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_3_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_3" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_4_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_4" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_5_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_5" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_6_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_6" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_7_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_7" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_8_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_8" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_9_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_9" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_10_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_10" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_11_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_11" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_12_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_12" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_13_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_13" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_14_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_14" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_15_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_15" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_16_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_16" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_17_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_17" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_18_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_18" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_19_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_19" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_20_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_20" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_21_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_21" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_22_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_22" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_23_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_23" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_24_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_24" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_25_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_25" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_26_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_26" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_27_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_27" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_28_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_28" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_29_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_29" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_30_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_30" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_31_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_31" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_32_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_32" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_33_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_33" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_34_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_34" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_35_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_35" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_36_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_36" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_37_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_37" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_38_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_38" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_39_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_39" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_40_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_40" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_41_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_41" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_42_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_42" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_43_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_43" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_44_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_44" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_45_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_45" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_46_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_46" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_47_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_47" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_48_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_48" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_49_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_49" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_50_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_50" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_51_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_51" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_52_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_52" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_53_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_53" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_54_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_54" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_55_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_55" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_56_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_56" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_57_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_57" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_58_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_58" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_59_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_59" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_60_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_60" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_61_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_61" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_62_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_62" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_63_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_63" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_64_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_64" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_65_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_65" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_66_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_66" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_67_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_67" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_68_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_68" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_69_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_69" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_70_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_70" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_71_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_71" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_72_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_72" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_73_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_73" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_74_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_74" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_75_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_75" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_76_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_76" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_77_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_77" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_78_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_78" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_79_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_79" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_80_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_80" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_81_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_81" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_82_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_82" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_83_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_83" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_84_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_84" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_85_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_85" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_86_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_86" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_87_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_87" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_88_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_88" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_89_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_89" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_90_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_90" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_91_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_91" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_92_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_92" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_93_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_93" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_94_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_94" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_95_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_95" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_96_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_96" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_97_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_97" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_98_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_98" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_99_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_99" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_100_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_100" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_101_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_101" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_102_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_102" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_103_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_103" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_104_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_104" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_105_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_105" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_106_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_106" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_107_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_107" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_108_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_108" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_109_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_109" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_110_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_110" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_111_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_111" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_112_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_112" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_113_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_113" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_114_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_114" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_115_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_115" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_116_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_116" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_117_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_117" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_118_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_118" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_119_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_119" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_120_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_120" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_121_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_121" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_122_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_122" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_123_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_123" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_124_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_124" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_125_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_125" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_126_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_126" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_127_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_127" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_128_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_128" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_129_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_129" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_130_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_130" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_131_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_131" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_132_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_132" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_133_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_133" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_134_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_134" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_135_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_135" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_136_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_136" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_137_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_137" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_138_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_138" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_139_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_139" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_140_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_140" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_141_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_141" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_142_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_142" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_143_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_143" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_144_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_144" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_145_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_145" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_146_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_146" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_147_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_147" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_148_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_148" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_149_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_149" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_150_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_150" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_151_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_151" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_152_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_152" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_153_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_153" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_154_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_154" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_155_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_155" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_156_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_156" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_157_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_157" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_158_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_158" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_159_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_159" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_160_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_160" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_161_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_161" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_162_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_162" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_163_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_163" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_164_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_164" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_165_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_165" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_166_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_166" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_167_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_167" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_168_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_168" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_169_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_169" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_170_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_170" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_171_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_171" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_172_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_172" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_173_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_173" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_174_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_174" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_175_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_175" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_176_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_176" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_177_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_177" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_178_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_178" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_179_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_179" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_180_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_180" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_181_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_181" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_182_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_182" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_183_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_183" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_184_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_184" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_185_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_185" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_186_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_186" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_187_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_187" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_188_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_188" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_189_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_189" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_190_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_190" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_191_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_191" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_192_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_192" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_193_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_193" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_194_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_194" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_195_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_195" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_196_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_196" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_197_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_197" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_198_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_198" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_199_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_199" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_200_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_200" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_201_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_201" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_202_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_202" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_203_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_203" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_204_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_204" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_205_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_205" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_206_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_206" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_207_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_207" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_208_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_208" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_209_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_209" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_210_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_210" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_211_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_211" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_212_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_212" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_213_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_213" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_214_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_214" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_215_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_215" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_216_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_216" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_217_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_217" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_218_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_218" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_219_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_219" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_220_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_220" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_221_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_221" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_222_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_222" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_223_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_223" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_224_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_224" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_225_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_225" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_226_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_226" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_227_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_227" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_228_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_228" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_229_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_229" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_230_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_230" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_231_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_231" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_232_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_232" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_233_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_233" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_234_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_234" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_235_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_235" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_236_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_236" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_237_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_237" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_238_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_238" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_239_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_239" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_240_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_240" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_241_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_241" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_242_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_242" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_243_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_243" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_244_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_244" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_245_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_245" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_246_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_246" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_247_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_247" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_248_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_248" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_249_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_249" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_250_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_250" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_251_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_251" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_252_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_252" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_253_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_253" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_254_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_254" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_255_U" SOURCE="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" VARIABLE="inp_image_255" MODULE="norm2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 169 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_136_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="icmp_ln23" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_142_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="add_ln23_1" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_320_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="add_ln23" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_157_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="icmp_ln24" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_fu_163_p3" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="select_ln23" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_fu_171_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="xor_ln23" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln2588_fu_177_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25" VARIABLE="icmp_ln2588" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln23_fu_183_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="and_ln23" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_1_fu_326_p3" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="select_ln23_1" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_189_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="add_ln24" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_195_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="empty" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_1_mid2_fu_201_p3" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="j_1_mid2" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_209_p3" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="select_ln24" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_16_4_1_U11785" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23" VARIABLE="p_cast27" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_16_1_1_U11783" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="mul_ln24" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_1363_fu_229_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="empty_1363" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U11784" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="empty_1364" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U11784" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="p_cast30" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp18_i_fu_235_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="cmp18_i" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp19_i_fu_241_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="cmp19_i" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_16_4_1_U11785" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:29" VARIABLE="add_ln29_1" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_376_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:29" VARIABLE="add_ln29" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U11784" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30" VARIABLE="add_ln30_1" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_353_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30" VARIABLE="add_ln30_2" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_363_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30" VARIABLE="add_ln30" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_247_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" VARIABLE="icmp_ln34" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln34_1_fu_253_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" VARIABLE="icmp_ln34_1" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_fu_259_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33" VARIABLE="or_ln33" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_2_fu_265_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33" VARIABLE="or_ln33_2" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_1_fu_271_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33" VARIABLE="or_ln33_1" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="storemerge67_fu_386_p3" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33" VARIABLE="storemerge67" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_277_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25" VARIABLE="add_ln25" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_283_p2" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="add_ln24_1" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_1_fu_289_p3" SOURCE="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24" VARIABLE="select_ln24_1" MODULE="NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_534_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="icmp_ln76" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_540_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="add_ln76" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_3_fu_588_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="add_ln76_3" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_4_fu_555_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="add_ln76_4" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_1_fu_561_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="icmp_ln76_1" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_567_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="select_ln76" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_251_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="icmp_ln85" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_257_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="add_ln85" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_315_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="add_ln85_1" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_271_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87" VARIABLE="add_ln87" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_282_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="add_ln85_2" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_1_fu_288_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="icmp_ln85_1" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_fu_294_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="select_ln85" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_4768_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91" VARIABLE="icmp_ln91" MODULE="conv3_Pipeline_VITIS_LOOP_91_1" LOOP="VITIS_LOOP_91_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_4774_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91" VARIABLE="add_ln91" MODULE="conv3_Pipeline_VITIS_LOOP_91_1" LOOP="VITIS_LOOP_91_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_11127_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95" VARIABLE="icmp_ln95" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_11133_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95" VARIABLE="add_ln95" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_8_fu_11164_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_11197_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_11228_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_2_fu_11259_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_3_fu_11277_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_4_fu_11294_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_5_fu_11324_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_6_fu_11341_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_7_fu_11354_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_1760_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="icmp_ln144" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_1766_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="add_ln144" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_2560_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="add_ln148" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13634" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_fu_2599_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_1_fu_2605_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_1" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_fu_2611_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_fu_2617_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_fu_2623_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13635" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_s" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_2_fu_2648_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_2" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_3_fu_2654_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_3" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_1_fu_2660_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_1" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_1_fu_2666_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_1" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_1_fu_2672_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_1" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13636" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_103" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_4_fu_2697_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_4" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_5_fu_2703_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_5" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_2_fu_2709_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_2" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_2_fu_2715_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_2" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_2_fu_2721_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_2" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13637" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_104" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_6_fu_2746_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_6" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_7_fu_2752_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_7" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_3_fu_2758_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_3" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_3_fu_2764_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_3" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_3_fu_2770_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_3" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13638" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_105" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_8_fu_2795_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_8" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_9_fu_2801_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_9" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_4_fu_2807_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_4" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_4_fu_2813_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_4" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_4_fu_2819_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_4" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13639" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_106" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_10_fu_2844_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_10" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_11_fu_2850_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_11" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_5_fu_2856_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_5" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_5_fu_2862_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_5" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_5_fu_2868_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_5" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13640" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_107" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_12_fu_2893_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_12" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_13_fu_2899_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_13" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_6_fu_2905_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_6" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_6_fu_2911_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_6" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_6_fu_2917_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_6" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13641" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_108" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_14_fu_2942_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_14" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_15_fu_2948_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_15" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_7_fu_2954_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_7" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_7_fu_2960_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_7" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_7_fu_2966_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_7" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13642" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_109" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_16_fu_2991_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_16" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_17_fu_2997_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_17" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_8_fu_3003_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_8" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_8_fu_3009_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_8" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_8_fu_3015_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_8" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13643" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_110" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_18_fu_3040_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_18" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_19_fu_3046_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_19" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_9_fu_3052_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_9" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_9_fu_3058_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_9" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_9_fu_3064_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_9" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13644" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_111" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_20_fu_3089_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_20" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_21_fu_3095_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_21" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_10_fu_3101_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_10" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_10_fu_3107_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_10" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_10_fu_3113_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_10" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13645" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_112" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_22_fu_3138_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_22" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_23_fu_3144_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_23" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_11_fu_3150_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_11" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_11_fu_3156_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_11" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_11_fu_3162_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_11" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U13646" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_113" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_24_fu_3187_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_24" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_25_fu_3193_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_25" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_12_fu_3199_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_12" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_12_fu_3205_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_12" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_12_fu_3211_p3" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="select_ln151_12" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_1" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_2" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_3" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_4" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_5" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_6" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_7" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_8" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_9" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_10" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_11" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_12" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_13" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_14" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_15" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_16" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_17" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_18" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_19" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_20" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_21" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_22" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_23" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_24" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_1" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_2" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_3" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_4" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_5" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_6" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_7" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_8" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_2_fu_3277_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" VARIABLE="add_ln83_2" MODULE="conv3" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_3283_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" VARIABLE="icmp_ln83" MODULE="conv3" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_3289_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" VARIABLE="add_ln83" MODULE="conv3" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_3991_p2" SOURCE="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="add_ln85" MODULE="conv3" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bias_conv3_U" SOURCE="" VARIABLE="bias_conv3" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="32 384 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_355_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="icmp_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_361_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="add_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_509_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="add_ln34_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_376_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="icmp_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_fu_382_p3" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="select_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_fu_390_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="xor_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_396_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:36" VARIABLE="icmp_ln36" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln34_fu_402_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="and_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_2_fu_515_p3" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="select_ln34_2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_408_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="add_ln35_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_414_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="empty" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_2_mid2_fu_420_p3" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="j_2_mid2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_428_p3" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="select_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_17_4_1_U14938" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34" VARIABLE="empty_1356" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_16_1_1_U14935" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="mul_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp9_i16_fu_440_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="cmp9_i16" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_1357_fu_454_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="empty_1357" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp10_i17_fu_460_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="cmp10_i17" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U14937" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="empty_1358" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U14937" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:36" VARIABLE="zext_ln36" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_604_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:39" VARIABLE="icmp_ln39" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln39_2_fu_609_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:39" VARIABLE="icmp_ln39_2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_614_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:39" VARIABLE="or_ln39" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_4_fu_618_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:39" VARIABLE="or_ln39_4" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_3_fu_624_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:39" VARIABLE="or_ln39_3" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_17_4_1_U14938" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:41" VARIABLE="add_ln41" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_630_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:41" VARIABLE="add_ln41_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U14937" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:45" VARIABLE="add_ln45" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_547_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:45" VARIABLE="add_ln45_4" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_557_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:45" VARIABLE="add_ln45_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U14934" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:45" VARIABLE="mul_ln45" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_fu_640_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:45" VARIABLE="icmp_ln45" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_5_fu_645_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:45" VARIABLE="add_ln45_5" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_fu_657_p28" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:45" VARIABLE="select_ln45" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_x_U14936" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:45" VARIABLE="tmp" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="storemerge70_fu_717_p3" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:39" VARIABLE="storemerge70" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_466_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:36" VARIABLE="add_ln36" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_472_p2" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="add_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_2_fu_478_p3" SOURCE="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35" VARIABLE="select_ln35_2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_532_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="icmp_ln71" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_538_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="add_ln71" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_586_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="add_ln71_1" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_553_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="add_ln71_2" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_1_fu_559_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="icmp_ln71_1" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_565_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="select_ln71" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_251_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="icmp_ln81" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_257_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="add_ln81" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_315_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="add_ln81_1" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_271_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:83" VARIABLE="add_ln83" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_2_fu_282_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="add_ln81_2" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_1_fu_288_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="icmp_ln81_1" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_294_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="select_ln81" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_4768_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87" VARIABLE="icmp_ln87" MODULE="conv4_Pipeline_VITIS_LOOP_87_1" LOOP="VITIS_LOOP_87_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_4774_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87" VARIABLE="add_ln87" MODULE="conv4_Pipeline_VITIS_LOOP_87_1" LOOP="VITIS_LOOP_87_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_11127_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93" VARIABLE="icmp_ln93" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_11133_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93" VARIABLE="add_ln93" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_8_fu_11168_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_8" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_11205_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_11236_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_1" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_11267_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_2" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_3_fu_11285_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_3" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_4_fu_11302_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_4" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_5_fu_11332_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_5" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_6_fu_11349_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_6" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_7_fu_11362_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_7" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln136_fu_1760_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="icmp_ln136" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_1766_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="add_ln136" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_2560_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="add_ln140" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16800" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_fu_2599_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_1_fu_2605_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_1" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_fu_2611_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_2617_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_2623_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16801" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_s" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_2_fu_2648_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_2" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_3_fu_2654_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_3" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_1_fu_2660_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_1" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_1_fu_2666_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_1" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_1_fu_2672_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_1" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16802" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_79" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_4_fu_2697_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_4" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_5_fu_2703_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_5" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_2_fu_2709_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_2" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_2_fu_2715_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_2" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_2_fu_2721_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_2" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16803" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_80" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_6_fu_2746_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_6" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_7_fu_2752_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_7" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_3_fu_2758_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_3" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_3_fu_2764_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_3" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_3_fu_2770_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_3" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16804" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_81" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_8_fu_2795_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_8" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_9_fu_2801_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_9" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_4_fu_2807_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_4" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_4_fu_2813_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_4" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_4_fu_2819_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_4" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16805" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_82" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_10_fu_2844_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_10" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_11_fu_2850_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_11" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_5_fu_2856_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_5" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_5_fu_2862_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_5" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_5_fu_2868_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_5" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16806" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_83" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_12_fu_2893_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_12" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_13_fu_2899_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_13" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_6_fu_2905_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_6" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_6_fu_2911_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_6" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_6_fu_2917_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_6" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16807" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_84" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_14_fu_2942_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_14" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_15_fu_2948_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_15" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_7_fu_2954_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_7" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_7_fu_2960_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_7" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_7_fu_2966_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_7" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16808" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_85" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_16_fu_2991_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_16" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_17_fu_2997_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_17" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_8_fu_3003_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_8" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_8_fu_3009_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_8" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_8_fu_3015_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_8" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16809" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_86" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_18_fu_3040_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_18" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_19_fu_3046_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_19" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_9_fu_3052_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_9" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_9_fu_3058_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_9" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_9_fu_3064_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_9" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16810" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_87" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_20_fu_3089_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_20" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_21_fu_3095_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_21" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_10_fu_3101_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_10" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_10_fu_3107_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_10" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_10_fu_3113_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_10" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16811" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_88" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_22_fu_3138_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_22" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_23_fu_3144_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_23" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_11_fu_3150_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_11" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_11_fu_3156_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_11" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_11_fu_3162_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_11" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U16812" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_89" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_24_fu_3187_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_24" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_25_fu_3193_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_25" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_12_fu_3199_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_12" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_12_fu_3205_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_12" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_12_fu_3211_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="select_ln143_12" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_fu_534_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="icmp_ln157" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_540_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="add_ln157" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_598_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="add_ln157_1" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_554_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:160" VARIABLE="add_ln160" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_2_fu_565_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="add_ln157_2" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_1_fu_571_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="icmp_ln157_1" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_fu_577_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="select_ln157" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_251_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="icmp_ln168" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_257_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="add_ln168" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_1_fu_315_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="add_ln168_1" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_271_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:170" VARIABLE="add_ln170" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_2_fu_282_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="add_ln168_2" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_1_fu_288_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="icmp_ln168_1" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln168_fu_294_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="select_ln168" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_fu_4768_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174" VARIABLE="icmp_ln174" MODULE="conv4_Pipeline_VITIS_LOOP_174_7" LOOP="VITIS_LOOP_174_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_4774_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174" VARIABLE="add_ln174" MODULE="conv4_Pipeline_VITIS_LOOP_174_7" LOOP="VITIS_LOOP_174_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln178_fu_11127_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178" VARIABLE="icmp_ln178" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_11133_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178" VARIABLE="add_ln178" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_8_fu_11168_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_8" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_11205_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_1_fu_11236_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_1" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_2_fu_11267_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_2" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_3_fu_11285_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_3" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_4_fu_11302_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_4" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_5_fu_11332_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_5" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_6_fu_11349_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_6" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_7_fu_11362_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_7" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln229_fu_1760_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="icmp_ln229" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_1766_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="add_ln229" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_2560_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="add_ln232" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18841" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_90" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_fu_2599_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_1_fu_2605_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_1" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_fu_2611_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_fu_2617_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_fu_2623_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18842" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_91" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_2_fu_2648_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_2" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_3_fu_2654_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_3" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_1_fu_2660_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_1" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_1_fu_2666_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_1" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_1_fu_2672_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_1" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18843" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_92" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_4_fu_2697_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_4" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_5_fu_2703_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_5" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_2_fu_2709_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_2" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_2_fu_2715_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_2" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_2_fu_2721_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_2" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18844" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_93" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_6_fu_2746_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_6" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_7_fu_2752_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_7" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_3_fu_2758_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_3" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_3_fu_2764_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_3" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_3_fu_2770_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_3" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18845" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_94" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_8_fu_2795_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_8" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_9_fu_2801_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_9" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_4_fu_2807_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_4" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_4_fu_2813_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_4" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_4_fu_2819_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_4" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18846" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_95" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_10_fu_2844_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_10" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_11_fu_2850_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_11" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_5_fu_2856_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_5" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_5_fu_2862_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_5" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_5_fu_2868_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_5" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18847" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_96" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_12_fu_2893_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_12" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_13_fu_2899_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_13" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_6_fu_2905_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_6" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_6_fu_2911_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_6" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_6_fu_2917_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_6" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18848" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_97" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_14_fu_2942_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_14" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_15_fu_2948_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_15" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_7_fu_2954_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_7" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_7_fu_2960_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_7" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_7_fu_2966_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_7" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18849" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_98" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_16_fu_2991_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_16" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_17_fu_2997_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_17" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_8_fu_3003_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_8" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_8_fu_3009_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_8" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_8_fu_3015_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_8" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18850" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_99" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_18_fu_3040_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_18" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_19_fu_3046_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_19" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_9_fu_3052_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_9" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_9_fu_3058_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_9" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_9_fu_3064_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_9" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18851" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_100" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_20_fu_3089_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_20" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_21_fu_3095_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_21" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_10_fu_3101_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_10" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_10_fu_3107_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_10" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_10_fu_3113_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_10" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18852" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_101" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_22_fu_3138_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_22" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_23_fu_3144_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_23" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_11_fu_3150_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_11" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_11_fu_3156_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_11" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_11_fu_3162_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_11" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U18853" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_102" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_24_fu_3187_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_24" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_25_fu_3193_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_25" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_12_fu_3199_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_12" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_12_fu_3205_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_12" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_12_fu_3211_p3" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="select_ln234_12" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_1" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_2" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_3" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_4" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_5" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_6" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_7" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_8" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_9" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_10" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_11" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_12" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_13" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_14" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_15" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_16" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_17" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_18" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_19" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_20" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_21" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_22" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_23" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_24" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_1" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_2" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_3" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_4" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_5" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_6" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_7" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_8" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_6997_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" VARIABLE="add_ln78_1" MODULE="conv4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_2_fu_7003_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" VARIABLE="add_ln78_2" MODULE="conv4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_fu_7009_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" VARIABLE="icmp_ln78" MODULE="conv4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_7015_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" VARIABLE="add_ln78" MODULE="conv4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln165_fu_10090_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="icmp_ln165" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_12ns_20_1_1_U19038" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="empty" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_5ns_13_1_1_U19039" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="p_udiv83" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_10783_p2" SOURCE="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="add_ln165" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bias_conv4_U" SOURCE="" VARIABLE="bias_conv4" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="32 384 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_355_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="icmp_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_361_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="add_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_509_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="add_ln34_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_376_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="icmp_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_fu_382_p3" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="select_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_fu_390_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="xor_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_396_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36" VARIABLE="icmp_ln36" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln34_fu_402_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="and_ln34" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_1_fu_515_p3" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="select_ln34_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_408_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="add_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_414_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="empty" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_3_mid2_fu_420_p3" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="j_3_mid2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_428_p3" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="select_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_17_4_1_U20148" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="empty_1353" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_16_1_1_U20145" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="mul_ln35" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp9_i39_fu_440_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="cmp9_i39" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_1354_fu_454_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="empty_1354" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp10_i40_fu_460_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="cmp10_i40" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U20147" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="empty_1355" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U20147" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36" VARIABLE="zext_ln36" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_604_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="icmp_ln39" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln39_1_fu_609_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="icmp_ln39_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_614_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="or_ln39" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_1_fu_618_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="or_ln39_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_2_fu_624_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="or_ln39_2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_17_4_1_U20148" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41" VARIABLE="add_ln41" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_630_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41" VARIABLE="add_ln41_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U20147" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="add_ln45" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_547_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="add_ln45_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_557_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="add_ln45_2" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U20144" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="mul_ln45" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_fu_640_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="icmp_ln45" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_645_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="add_ln45_3" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_s_fu_657_p28" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="select_ln45" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_x_U20146" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="tmp_s" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="storemerge73_fu_717_p3" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="storemerge73" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_466_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36" VARIABLE="add_ln36" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_472_p2" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="add_ln35_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_478_p3" SOURCE="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="select_ln35_1" MODULE="NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_532_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="icmp_ln69" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_538_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="add_ln69" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_586_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="add_ln69_1" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_553_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="add_ln69_2" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_1_fu_559_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="icmp_ln69_1" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_565_p3" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="select_ln69" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_251_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="icmp_ln79" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_257_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="add_ln79" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_315_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="add_ln79_1" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_271_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81" VARIABLE="add_ln81" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_282_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="add_ln79_2" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_1_fu_288_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="icmp_ln79_1" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_294_p3" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="select_ln79" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_4768_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:85" VARIABLE="icmp_ln85" MODULE="conv5_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_4774_p2" SOURCE="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:85" VARIABLE="add_ln85" MODULE="conv5_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
</BindInfo>
