// Seed: 26227511
module module_0 (
    input  wor  id_0,
    output wor  id_1,
    input  tri1 id_2
);
  wire id_4;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output tri1 id_2
    , id_21,
    output wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wor id_6,
    output supply0 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wand id_12,
    output wire id_13,
    input tri id_14,
    output supply0 id_15,
    output wor id_16,
    input tri id_17,
    input uwire id_18,
    output wand id_19
);
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_18,
      id_15,
      id_14
  );
  assign id_0 = 1;
  generate
    assign id_16 = id_4 == 1 - 1;
  endgenerate
  assign id_15 = id_10;
endmodule
