#include "core/weight.h"
#include "ops/linear_swiglu/q4/q4_linear_swiglu_plan.h"

#include "ninfer/ops/linear.h"
#include "ninfer/ops/silu_mul.h"
#include "core/layout.h"
#include "ops/linear_swiglu/q4/q4_linear_swiglu_kernels.h"

#include <algorithm>
#include <array>
#include <limits>
#include <stdexcept>

namespace ninfer::ops::detail {
namespace {

constexpr std::int32_t kAnyCols = std::numeric_limits<std::int32_t>::max();

struct ColsSet {
    std::int32_t first;
    std::int32_t last;

    constexpr bool contains(std::int32_t cols) const noexcept {
        return cols >= first && cols <= last;
    }
};

struct RouteSpec {
    ColsSet cols;
    Q4LinearSwiGluScheduleId schedule;
};

constexpr Q4LinearSwiGluProblem kShape{34816, 17408, 5120, 5120, 1};

// With an A8 permission, prefill widths from here on run the int8 GEMM; narrower extents
// (decode and speculative verification) keep the A16 routes below.
constexpr std::int32_t kA8MinCols = 129;

constexpr std::array<RouteSpec, 10> kRoutes{{
    {{1, 1}, Q4LinearSwiGluScheduleId::GemvPair},
    {{2, 32}, Q4LinearSwiGluScheduleId::SmallTTiled},
    {{33, 128}, Q4LinearSwiGluScheduleId::Materialized},
    {{129, 168}, Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128Tail},
    {{169, 224}, Q4LinearSwiGluScheduleId::Materialized},
    {{225, 256}, Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128},
    {{257, 384}, Q4LinearSwiGluScheduleId::Materialized},
    {{385, 512}, Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128},
    {{513, 640}, Q4LinearSwiGluScheduleId::Materialized},
    {{641, kAnyCols}, Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128},
}};

constexpr bool catalog_is_closed() noexcept {
    std::int64_t expected = 1;
    for (const RouteSpec& route : kRoutes) {
        if (route.cols.first != expected || route.cols.last < route.cols.first) { return false; }
        expected = static_cast<std::int64_t>(route.cols.last) + 1;
    }
    return kRoutes.back().cols.last == kAnyCols &&
           expected == static_cast<std::int64_t>(kAnyCols) + 1;
}

static_assert(catalog_is_closed(), "Q4 LinearSwiGLU routes must be exact, contiguous, and closed");

bool supported_shape(const Q4LinearSwiGluProblem& problem) noexcept {
    return problem.gate_up_rows == kShape.gate_up_rows &&
           problem.output_rows == kShape.output_rows && problem.k == kShape.k &&
           problem.padded_k == kShape.padded_k;
}

template <class Allocator>
Tensor allocate_materialized_workspace(Allocator& allocator, std::int32_t rows, std::int32_t cols) {
    return allocator.alloc(DType::BF16, {rows, cols});
}

std::size_t materialized_workspace_bytes(std::int32_t rows, std::int32_t cols) {
    WorkspaceLayoutBuilder layout;
    (void)allocate_materialized_workspace(layout, rows, cols);
    return layout.peak_bytes(1);
}

std::size_t a8_workspace_bytes(std::int32_t k, std::int32_t cols) {
    WorkspaceLayoutBuilder layout;
    (void)allocate_a8_g64_activation(layout, k, cols);
    return layout.peak_bytes(1);
}

bool uses_a8(const Q4LinearSwiGluProblem& problem) noexcept {
    return allows_a8(problem.policy) && problem.cols >= kA8MinCols;
}

} // namespace

const char* q4_linear_swiglu_schedule_name(Q4LinearSwiGluScheduleId schedule) noexcept {
    switch (schedule) {
    case Q4LinearSwiGluScheduleId::GemvPair:
        return "linear_swiglu.q4.gemv.paired_rows";
    case Q4LinearSwiGluScheduleId::SmallTTiled:
        return "linear_swiglu.q4.mma.small_t.tiled";
    case Q4LinearSwiGluScheduleId::Materialized:
        return "linear_swiglu.q4.materialized";
    case Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128:
        return "linear_swiglu.q4.mma.folded_pipelined.r64.c128";
    case Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128Tail:
        return "linear_swiglu.q4.mma.folded_pipelined.r64.c128.narrow_tail";
    case Q4LinearSwiGluScheduleId::A8MmaFoldedPipelinedR64C128:
        return "linear_swiglu.q4.a8.mma.folded_pipelined.r64.c128";
    }
    return "linear_swiglu.q4.unknown";
}

bool q4_linear_swiglu_admits(const Q4LinearSwiGluProblem& problem) noexcept {
    switch (problem.policy) {
    case LinearPolicy::A16Only:
    case LinearPolicy::AllowA8:
    case LinearPolicy::AllowA4:
        return supported_shape(problem) && problem.cols >= 1;
    }
    return false;
}

Q4LinearSwiGluPlan q4_linear_swiglu_resolve_plan(const Q4LinearSwiGluProblem& problem) {
    if (!q4_linear_swiglu_admits(problem)) {
        throw std::invalid_argument(
            "q4 linear_swiglu: exact problem or column count is not admitted");
    }
    if (uses_a8(problem)) {
        return {Q4LinearSwiGluScheduleId::A8MmaFoldedPipelinedR64C128,
                a8_workspace_bytes(problem.k, problem.cols)};
    }

    for (const RouteSpec& route : kRoutes) {
        if (!route.cols.contains(problem.cols)) { continue; }
        Q4LinearSwiGluPlan plan{
            route.schedule,
            0,
        };
        switch (route.schedule) {
        case Q4LinearSwiGluScheduleId::GemvPair:
        case Q4LinearSwiGluScheduleId::SmallTTiled:
        case Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128:
        case Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128Tail:
            return plan;
        case Q4LinearSwiGluScheduleId::Materialized:
            plan.workspace_bytes = materialized_workspace_bytes(problem.gate_up_rows, problem.cols);
            return plan;
        case Q4LinearSwiGluScheduleId::A8MmaFoldedPipelinedR64C128:
            break;
        }
    }
    throw std::logic_error("q4 linear_swiglu: admitted problem has no covering route");
}

std::size_t q4_linear_swiglu_capacity_workspace_bytes(std::int32_t gate_up_rows,
                                                      std::int32_t output_rows, std::int32_t k,
                                                      std::int32_t padded_k, LinearPolicy policy,
                                                      std::int32_t min_cols, std::int32_t max_cols) {
    if (min_cols <= 0 || max_cols < min_cols) {
        throw std::invalid_argument("q4 linear_swiglu: invalid column interval");
    }
    const auto plan = [&](std::int32_t cols) {
        return q4_linear_swiglu_resolve_plan({gate_up_rows, output_rows, k, padded_k, cols, policy});
    };
    (void)plan(min_cols);
    // The A8 extent grows with the width, so its maximum is at max_cols.
    std::size_t maximum = plan(max_cols).workspace_bytes;
    for (const RouteSpec& route : kRoutes) {
        if (route.cols.last < min_cols || route.cols.first > max_cols) { continue; }
        const std::int32_t endpoint = std::min(route.cols.last, max_cols);
        maximum                     = std::max(maximum, plan(endpoint).workspace_bytes);
    }
    return maximum;
}

void q4_linear_swiglu_execute_plan(const Q4LinearSwiGluPlan& plan, const Tensor& x, const Weight& w,
                                   Tensor& out, LinearPolicy policy, WorkspaceArena& ws,
                                   cudaStream_t stream) {
    const Q4LinearSwiGluProblem problem{w.n,     out.ne[0], x.ne[0], w.padded_shape[1],
                                        x.ne[1], policy};
    const Q4LinearSwiGluPlan resolved = q4_linear_swiglu_resolve_plan(problem);
    if (resolved.schedule != plan.schedule || resolved.workspace_bytes != plan.workspace_bytes) {
        throw std::invalid_argument("q4 linear_swiglu: plan does not match the exact problem");
    }

    switch (plan.schedule) {
    case Q4LinearSwiGluScheduleId::GemvPair:
        q4_linear_swiglu_gemv_pair_launch(x, w, out, stream);
        return;
    case Q4LinearSwiGluScheduleId::SmallTTiled:
        q4_linear_swiglu_small_t_tiled_launch(x, w, out, stream);
        return;
    case Q4LinearSwiGluScheduleId::Materialized: {
        auto scratch_scope = ws.scope();
        Tensor gate_up = allocate_materialized_workspace(ws, problem.gate_up_rows, problem.cols);
        linear(x, w, gate_up, stream);
        silu_mul(gate_up.slice(0, 0, problem.output_rows),
                 gate_up.slice(0, problem.output_rows, problem.output_rows), out, stream);
        return;
    }
    case Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128:
        q4_linear_swiglu_mma_folded_pipelined_r64_c128_launch(x, w, out, stream);
        return;
    case Q4LinearSwiGluScheduleId::MmaFoldedPipelinedR64C128Tail:
        q4_linear_swiglu_mma_folded_pipelined_r64_c128_tail_launch(x, w, out, stream);
        return;
    case Q4LinearSwiGluScheduleId::A8MmaFoldedPipelinedR64C128: {
        auto scratch_scope        = ws.scope();
        A8G64Activation quantized = allocate_a8_g64_activation(ws, problem.k, problem.cols);
        a8_g64_quantize(x, quantized, stream);
        q4_linear_swiglu_a8_mma_folded_pipelined_r64_c128_launch(quantized, w, out, stream);
        return;
    }
    }
    throw std::logic_error("q4 linear_swiglu: unknown schedule");
}

void q4_linear_swiglu_dispatch(const Tensor& x, const Weight& w, Tensor& out, LinearPolicy policy,
                               WorkspaceArena& ws, cudaStream_t stream) {
    const Q4LinearSwiGluProblem problem{w.n,     out.ne[0], x.ne[0], w.padded_shape[1],
                                        x.ne[1], policy};
    const Q4LinearSwiGluPlan plan = q4_linear_swiglu_resolve_plan(problem);
    q4_linear_swiglu_execute_plan(plan, x, w, out, policy, ws, stream);
}

} // namespace ninfer::ops::detail
