// Source file
# core
../rtl/core/clint.v
../rtl/core/csr_reg.v
../rtl/core/ctrl.v
../rtl/core/div.v
../rtl/core/ex.v
../rtl/core/id.v
../rtl/core/id_ex.v
../rtl/core/if_id.v
../rtl/core/pc_reg.v
../rtl/core/regs.v
../rtl/core/rib.v
../rtl/core/tinyriscv.v
../rtl/core/pre_id.v
../rtl/core/bpu.v
# perips
../rtl/perips/ram.v
../rtl/perips/rom.v
../rtl/perips/timer.v
../rtl/perips/uart.v
../rtl/perips/gpio.v
../rtl/perips/spi.v
../rtl/perips/pwm.v
../rtl/perips/i2c.v
# debug
../rtl/debug/jtag_dm.v
../rtl/debug/jtag_driver.v
../rtl/debug/jtag_top.v
../rtl/debug/uart_debug.v
# soc
../rtl/soc/tinyriscv_soc_top.v
# utils
../rtl/utils/full_handshake_rx.v
../rtl/utils/full_handshake_tx.v
../rtl/utils/gen_buf.v
../rtl/utils/gen_dff.v
../rtl/utils/gen_pulse.v
# header
../rtl/header/defines.vh

// Testbench
../tb/tinyriscv_soc_tb_vcs.v

