
CodigoAstrek1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011a60  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000af0  08011c00  08011c00  00012c00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080126f0  080126f0  000141dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080126f0  080126f0  000136f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080126f8  080126f8  000141dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080126f8  080126f8  000136f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080126fc  080126fc  000136fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08012700  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000054ec  200001dc  080128dc  000141dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200056c8  080128dc  000146c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000141dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023082  00000000  00000000  0001420c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050e9  00000000  00000000  0003728e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b08  00000000  00000000  0003c378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014f2  00000000  00000000  0003de80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006c21  00000000  00000000  0003f372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024059  00000000  00000000  00045f93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fabc  00000000  00000000  00069fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00109aa8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086c0  00000000  00000000  00109aec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  001121ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011be8 	.word	0x08011be8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08011be8 	.word	0x08011be8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <init_navegacion>:
GPS_Data_t * estacionTerrena = &estTerrena;
	//quemamos datos para la estacion terrena. Esto hace la prueba de comunicacion, biitacora del 25/09 item Bonus


//--  FUNCIONES GENERALES DE NAVEGACION  --
void init_navegacion(void){
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	estacionTerrena->altitude=100;
 8001034:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <init_navegacion+0x34>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0b      	ldr	r2, [pc, #44]	@ (8001068 <init_navegacion+0x38>)
 800103a:	61da      	str	r2, [r3, #28]
	estacionTerrena->latitude=0;
 800103c:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <init_navegacion+0x34>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
	estacionTerrena->longitude=0;
 8001046:	4b07      	ldr	r3, [pc, #28]	@ (8001064 <init_navegacion+0x34>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f04f 0200 	mov.w	r2, #0
 800104e:	605a      	str	r2, [r3, #4]
	estacionTerrena->is_valid=1;
 8001050:	4b04      	ldr	r3, [pc, #16]	@ (8001064 <init_navegacion+0x34>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2201      	movs	r2, #1
 8001056:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	20000000 	.word	0x20000000
 8001068:	42c80000 	.word	0x42c80000

0800106c <GPS_Init>:

/**
 * @brief Inicializa el mdulo GPS
 */
void GPS_Init(GPS_Config_t* config)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	gps_config = *config;
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <GPS_Init+0x58>)
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	e892 0003 	ldmia.w	r2, {r0, r1}
 800107c:	e883 0003 	stmia.w	r3, {r0, r1}

	// Inicializar datos GPS
	memset(&g_gps_data, 0, sizeof(GPS_Data_t));
 8001080:	22bc      	movs	r2, #188	@ 0xbc
 8001082:	2100      	movs	r1, #0
 8001084:	4810      	ldr	r0, [pc, #64]	@ (80010c8 <GPS_Init+0x5c>)
 8001086:	f00e f8c9 	bl	800f21c <memset>

	// Limpiar buffers
	memset(gps_dma_buffer, 0, GPS_BUFFER_SIZE);
 800108a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800108e:	2100      	movs	r1, #0
 8001090:	480e      	ldr	r0, [pc, #56]	@ (80010cc <GPS_Init+0x60>)
 8001092:	f00e f8c3 	bl	800f21c <memset>
	memset(sentence_buffer, 0, GPS_MAX_SENTENCE_LENGTH);
 8001096:	2280      	movs	r2, #128	@ 0x80
 8001098:	2100      	movs	r1, #0
 800109a:	480d      	ldr	r0, [pc, #52]	@ (80010d0 <GPS_Init+0x64>)
 800109c:	f00e f8be 	bl	800f21c <memset>
	sentence_index = 0;
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <GPS_Init+0x68>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	801a      	strh	r2, [r3, #0]
	sentence_started = 0;
 80010a6:	4b0c      	ldr	r3, [pc, #48]	@ (80010d8 <GPS_Init+0x6c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	701a      	strb	r2, [r3, #0]
	old_pos = 0;
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <GPS_Init+0x70>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	801a      	strh	r2, [r3, #0]

	gps_data_ready = 0;
 80010b2:	4b0b      	ldr	r3, [pc, #44]	@ (80010e0 <GPS_Init+0x74>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]

	// Iniciar recepcin DMA
	GPS_StartReceive();
 80010b8:	f000 f814 	bl	80010e4 <GPS_StartReceive>
}
 80010bc:	bf00      	nop
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000900 	.word	0x20000900
 80010c8:	2000053c 	.word	0x2000053c
 80010cc:	200002b4 	.word	0x200002b4
 80010d0:	200004b8 	.word	0x200004b8
 80010d4:	20000538 	.word	0x20000538
 80010d8:	2000053a 	.word	0x2000053a
 80010dc:	200004b4 	.word	0x200004b4
 80010e0:	200005f8 	.word	0x200005f8

080010e4 <GPS_StartReceive>:

/**
 * @brief Inicia la recepcin DMA circular
 */
void GPS_StartReceive(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(gps_config.huart, gps_dma_buffer, GPS_BUFFER_SIZE);
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <GPS_StartReceive+0x18>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010f0:	4903      	ldr	r1, [pc, #12]	@ (8001100 <GPS_StartReceive+0x1c>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f007 fb34 	bl	8008760 <HAL_UART_Receive_DMA>
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000900 	.word	0x20000900
 8001100:	200002b4 	.word	0x200002b4

08001104 <GPS_ProcessData>:
/**
 * @brief Procesa datos del buffer DMA circular
 * LLAMAR DESDE LA TAREA GPS PERIDICAMENTE (cada 100ms recomendado)
 */
void GPS_ProcessData(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
	// Obtener posicin actual del DMA
	uint16_t current_pos = GPS_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(gps_config.huart->hdmarx);
 800110a:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <GPS_ProcessData+0x8c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	b29b      	uxth	r3, r3
 8001116:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800111a:	80fb      	strh	r3, [r7, #6]

	// Si no hay datos nuevos, salir
	if (current_pos == old_pos) {
 800111c:	4b1d      	ldr	r3, [pc, #116]	@ (8001194 <GPS_ProcessData+0x90>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	88fa      	ldrh	r2, [r7, #6]
 8001122:	429a      	cmp	r2, r3
 8001124:	d02f      	beq.n	8001186 <GPS_ProcessData+0x82>
	}

	// Calcular cuntos bytes hay para procesar
	uint16_t data_length;

	if (current_pos > old_pos) {
 8001126:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <GPS_ProcessData+0x90>)
 8001128:	881b      	ldrh	r3, [r3, #0]
 800112a:	88fa      	ldrh	r2, [r7, #6]
 800112c:	429a      	cmp	r2, r3
 800112e:	d90f      	bls.n	8001150 <GPS_ProcessData+0x4c>
		// Caso normal: sin wrap-around
		data_length = current_pos - old_pos;
 8001130:	4b18      	ldr	r3, [pc, #96]	@ (8001194 <GPS_ProcessData+0x90>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	88fa      	ldrh	r2, [r7, #6]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	80bb      	strh	r3, [r7, #4]
		GPS_ParseBuffer(&gps_dma_buffer[old_pos], data_length);
 800113a:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <GPS_ProcessData+0x90>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	461a      	mov	r2, r3
 8001140:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <GPS_ProcessData+0x94>)
 8001142:	4413      	add	r3, r2
 8001144:	88ba      	ldrh	r2, [r7, #4]
 8001146:	4611      	mov	r1, r2
 8001148:	4618      	mov	r0, r3
 800114a:	f000 f827 	bl	800119c <GPS_ParseBuffer>
 800114e:	e016      	b.n	800117e <GPS_ProcessData+0x7a>
	}
	else {
		// Caso wrap-around: procesar hasta el final del buffer
		data_length = GPS_BUFFER_SIZE - old_pos;
 8001150:	4b10      	ldr	r3, [pc, #64]	@ (8001194 <GPS_ProcessData+0x90>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8001158:	80bb      	strh	r3, [r7, #4]
		GPS_ParseBuffer(&gps_dma_buffer[old_pos], data_length);
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <GPS_ProcessData+0x90>)
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <GPS_ProcessData+0x94>)
 8001162:	4413      	add	r3, r2
 8001164:	88ba      	ldrh	r2, [r7, #4]
 8001166:	4611      	mov	r1, r2
 8001168:	4618      	mov	r0, r3
 800116a:	f000 f817 	bl	800119c <GPS_ParseBuffer>

		// Luego procesar desde el inicio
		if (current_pos > 0) {
 800116e:	88fb      	ldrh	r3, [r7, #6]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d004      	beq.n	800117e <GPS_ProcessData+0x7a>
			GPS_ParseBuffer(&gps_dma_buffer[0], current_pos);
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	4619      	mov	r1, r3
 8001178:	4807      	ldr	r0, [pc, #28]	@ (8001198 <GPS_ProcessData+0x94>)
 800117a:	f000 f80f 	bl	800119c <GPS_ParseBuffer>
		}
	}

	// Actualizar ltima posicin procesada
	old_pos = current_pos;
 800117e:	4a05      	ldr	r2, [pc, #20]	@ (8001194 <GPS_ProcessData+0x90>)
 8001180:	88fb      	ldrh	r3, [r7, #6]
 8001182:	8013      	strh	r3, [r2, #0]
 8001184:	e000      	b.n	8001188 <GPS_ProcessData+0x84>
		return;
 8001186:	bf00      	nop
}
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000900 	.word	0x20000900
 8001194:	200004b4 	.word	0x200004b4
 8001198:	200002b4 	.word	0x200002b4

0800119c <GPS_ParseBuffer>:

/**
 * @brief Parsea buffer buscando sentencias NMEA completas
 */
static void GPS_ParseBuffer(uint8_t* buffer, uint16_t length)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	460b      	mov	r3, r1
 80011a6:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < length; i++) {
 80011a8:	2300      	movs	r3, #0
 80011aa:	81fb      	strh	r3, [r7, #14]
 80011ac:	e068      	b.n	8001280 <GPS_ParseBuffer+0xe4>
		char c = buffer[i];
 80011ae:	89fb      	ldrh	r3, [r7, #14]
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	4413      	add	r3, r2
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	737b      	strb	r3, [r7, #13]

		// Detectar inicio de sentencia NMEA
		if (c == '$') {
 80011b8:	7b7b      	ldrb	r3, [r7, #13]
 80011ba:	2b24      	cmp	r3, #36	@ 0x24
 80011bc:	d110      	bne.n	80011e0 <GPS_ParseBuffer+0x44>
			sentence_started = 1;
 80011be:	4b35      	ldr	r3, [pc, #212]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
			sentence_index = 0;
 80011c4:	4b34      	ldr	r3, [pc, #208]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	801a      	strh	r2, [r3, #0]
			sentence_buffer[sentence_index++] = c;
 80011ca:	4b33      	ldr	r3, [pc, #204]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	1c5a      	adds	r2, r3, #1
 80011d0:	b291      	uxth	r1, r2
 80011d2:	4a31      	ldr	r2, [pc, #196]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011d4:	8011      	strh	r1, [r2, #0]
 80011d6:	4619      	mov	r1, r3
 80011d8:	4a30      	ldr	r2, [pc, #192]	@ (800129c <GPS_ParseBuffer+0x100>)
 80011da:	7b7b      	ldrb	r3, [r7, #13]
 80011dc:	5453      	strb	r3, [r2, r1]
 80011de:	e04c      	b.n	800127a <GPS_ParseBuffer+0xde>
		}
		// Detectar fin de sentencia
		else if ((c == '\r' || c == '\n') && sentence_started) {
 80011e0:	7b7b      	ldrb	r3, [r7, #13]
 80011e2:	2b0d      	cmp	r3, #13
 80011e4:	d002      	beq.n	80011ec <GPS_ParseBuffer+0x50>
 80011e6:	7b7b      	ldrb	r3, [r7, #13]
 80011e8:	2b0a      	cmp	r3, #10
 80011ea:	d12d      	bne.n	8001248 <GPS_ParseBuffer+0xac>
 80011ec:	4b29      	ldr	r3, [pc, #164]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d029      	beq.n	8001248 <GPS_ParseBuffer+0xac>
			if (sentence_index > 0) {
 80011f4:	4b28      	ldr	r3, [pc, #160]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d01e      	beq.n	800123a <GPS_ParseBuffer+0x9e>
				sentence_buffer[sentence_index] = '\0';
 80011fc:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	461a      	mov	r2, r3
 8001202:	4b26      	ldr	r3, [pc, #152]	@ (800129c <GPS_ParseBuffer+0x100>)
 8001204:	2100      	movs	r1, #0
 8001206:	5499      	strb	r1, [r3, r2]

				// Validar y parsear
				if (GPS_ValidateChecksum(sentence_buffer)) {
 8001208:	4824      	ldr	r0, [pc, #144]	@ (800129c <GPS_ParseBuffer+0x100>)
 800120a:	f000 f84b 	bl	80012a4 <GPS_ValidateChecksum>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d008      	beq.n	8001226 <GPS_ParseBuffer+0x8a>
					GPS_ParseNMEA(sentence_buffer);
 8001214:	4821      	ldr	r0, [pc, #132]	@ (800129c <GPS_ParseBuffer+0x100>)
 8001216:	f000 f87f 	bl	8001318 <GPS_ParseNMEA>
					g_gps_data.sentences_parsed++;
 800121a:	4b21      	ldr	r3, [pc, #132]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 800121c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800121e:	3301      	adds	r3, #1
 8001220:	4a1f      	ldr	r2, [pc, #124]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001222:	6353      	str	r3, [r2, #52]	@ 0x34
 8001224:	e004      	b.n	8001230 <GPS_ParseBuffer+0x94>
				} else {
					g_gps_data.checksum_errors++;
 8001226:	4b1e      	ldr	r3, [pc, #120]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800122a:	3301      	adds	r3, #1
 800122c:	4a1c      	ldr	r2, [pc, #112]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 800122e:	6393      	str	r3, [r2, #56]	@ 0x38
				}

				g_gps_data.sentences_received++;
 8001230:	4b1b      	ldr	r3, [pc, #108]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001234:	3301      	adds	r3, #1
 8001236:	4a1a      	ldr	r2, [pc, #104]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
			}

			// Resetear para prxima sentencia
			sentence_started = 0;
 800123a:	4b16      	ldr	r3, [pc, #88]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]
			sentence_index = 0;
 8001240:	4b15      	ldr	r3, [pc, #84]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001242:	2200      	movs	r2, #0
 8001244:	801a      	strh	r2, [r3, #0]
 8001246:	e018      	b.n	800127a <GPS_ParseBuffer+0xde>
		}
		// Agregar caracteres a la sentencia actual
		else if (sentence_started) {
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d014      	beq.n	800127a <GPS_ParseBuffer+0xde>
			if (sentence_index < GPS_MAX_SENTENCE_LENGTH - 1) {
 8001250:	4b11      	ldr	r3, [pc, #68]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	2b7e      	cmp	r3, #126	@ 0x7e
 8001256:	d80a      	bhi.n	800126e <GPS_ParseBuffer+0xd2>
				sentence_buffer[sentence_index++] = c;
 8001258:	4b0f      	ldr	r3, [pc, #60]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	b291      	uxth	r1, r2
 8001260:	4a0d      	ldr	r2, [pc, #52]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001262:	8011      	strh	r1, [r2, #0]
 8001264:	4619      	mov	r1, r3
 8001266:	4a0d      	ldr	r2, [pc, #52]	@ (800129c <GPS_ParseBuffer+0x100>)
 8001268:	7b7b      	ldrb	r3, [r7, #13]
 800126a:	5453      	strb	r3, [r2, r1]
 800126c:	e005      	b.n	800127a <GPS_ParseBuffer+0xde>
			} else {
				// Overflow - descartar sentencia
				sentence_started = 0;
 800126e:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
				sentence_index = 0;
 8001274:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001276:	2200      	movs	r2, #0
 8001278:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i++) {
 800127a:	89fb      	ldrh	r3, [r7, #14]
 800127c:	3301      	adds	r3, #1
 800127e:	81fb      	strh	r3, [r7, #14]
 8001280:	89fa      	ldrh	r2, [r7, #14]
 8001282:	887b      	ldrh	r3, [r7, #2]
 8001284:	429a      	cmp	r2, r3
 8001286:	d392      	bcc.n	80011ae <GPS_ParseBuffer+0x12>
			}
		}
	}
}
 8001288:	bf00      	nop
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	2000053a 	.word	0x2000053a
 8001298:	20000538 	.word	0x20000538
 800129c:	200004b8 	.word	0x200004b8
 80012a0:	2000053c 	.word	0x2000053c

080012a4 <GPS_ValidateChecksum>:

/**
 * @brief Valida checksum de sentencia NMEA
 */
static uint8_t GPS_ValidateChecksum(char* sentence)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	if (sentence[0] != '$') return 0;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b24      	cmp	r3, #36	@ 0x24
 80012b2:	d001      	beq.n	80012b8 <GPS_ValidateChecksum+0x14>
 80012b4:	2300      	movs	r3, #0
 80012b6:	e02b      	b.n	8001310 <GPS_ValidateChecksum+0x6c>

	char* asterisk = strchr(sentence, '*');
 80012b8:	212a      	movs	r1, #42	@ 0x2a
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f00d ffb6 	bl	800f22c <strchr>
 80012c0:	60f8      	str	r0, [r7, #12]
	if (!asterisk) return 0;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <GPS_ValidateChecksum+0x28>
 80012c8:	2300      	movs	r3, #0
 80012ca:	e021      	b.n	8001310 <GPS_ValidateChecksum+0x6c>

	// Calcular checksum (XOR de todos los caracteres entre $ y *)
	uint8_t checksum = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	75fb      	strb	r3, [r7, #23]
	for (char* p = sentence + 1; p < asterisk; p++) {
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3301      	adds	r3, #1
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	e007      	b.n	80012e8 <GPS_ValidateChecksum+0x44>
		checksum ^= *p;
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	781a      	ldrb	r2, [r3, #0]
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	4053      	eors	r3, r2
 80012e0:	75fb      	strb	r3, [r7, #23]
	for (char* p = sentence + 1; p < asterisk; p++) {
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	3301      	adds	r3, #1
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d3f3      	bcc.n	80012d8 <GPS_ValidateChecksum+0x34>
	}

	// Convertir checksum recibido de hex string a byte
	uint8_t received_checksum = (uint8_t)strtol(asterisk + 1, NULL, 16);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	3301      	adds	r3, #1
 80012f4:	2210      	movs	r2, #16
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f00c ff2f 	bl	800e15c <strtol>
 80012fe:	4603      	mov	r3, r0
 8001300:	72fb      	strb	r3, [r7, #11]

	return (checksum == received_checksum);
 8001302:	7dfa      	ldrb	r2, [r7, #23]
 8001304:	7afb      	ldrb	r3, [r7, #11]
 8001306:	429a      	cmp	r2, r3
 8001308:	bf0c      	ite	eq
 800130a:	2301      	moveq	r3, #1
 800130c:	2300      	movne	r3, #0
 800130e:	b2db      	uxtb	r3, r3
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <GPS_ParseNMEA>:

/**
 * @brief Identifica y parsea tipo de sentencia NMEA
 */
static void GPS_ParseNMEA(char* sentence)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	// Guardar ltima sentencia para debug
	strncpy(g_gps_data.last_sentence, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 8001320:	227f      	movs	r2, #127	@ 0x7f
 8001322:	6879      	ldr	r1, [r7, #4]
 8001324:	4816      	ldr	r0, [pc, #88]	@ (8001380 <GPS_ParseNMEA+0x68>)
 8001326:	f00d ffa0 	bl	800f26a <strncpy>

	// Identificar tipo de sentencia (GP o GN prefijo)
	if (strncmp(sentence, "$GPGGA", 6) == 0 || strncmp(sentence, "$GNGGA", 6) == 0) {
 800132a:	2206      	movs	r2, #6
 800132c:	4915      	ldr	r1, [pc, #84]	@ (8001384 <GPS_ParseNMEA+0x6c>)
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f00d ff89 	bl	800f246 <strncmp>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d007      	beq.n	800134a <GPS_ParseNMEA+0x32>
 800133a:	2206      	movs	r2, #6
 800133c:	4912      	ldr	r1, [pc, #72]	@ (8001388 <GPS_ParseNMEA+0x70>)
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f00d ff81 	bl	800f246 <strncmp>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d103      	bne.n	8001352 <GPS_ParseNMEA+0x3a>
		GPS_ParseGGA(sentence);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f000 f822 	bl	8001394 <GPS_ParseGGA>
	}
	else if (strncmp(sentence, "$GPRMC", 6) == 0 || strncmp(sentence, "$GNRMC", 6) == 0) {
		GPS_ParseRMC(sentence);
	}
	// Agregar ms tipos si necesitas (GSA, GSV, etc.)
}
 8001350:	e012      	b.n	8001378 <GPS_ParseNMEA+0x60>
	else if (strncmp(sentence, "$GPRMC", 6) == 0 || strncmp(sentence, "$GNRMC", 6) == 0) {
 8001352:	2206      	movs	r2, #6
 8001354:	490d      	ldr	r1, [pc, #52]	@ (800138c <GPS_ParseNMEA+0x74>)
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f00d ff75 	bl	800f246 <strncmp>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d007      	beq.n	8001372 <GPS_ParseNMEA+0x5a>
 8001362:	2206      	movs	r2, #6
 8001364:	490a      	ldr	r1, [pc, #40]	@ (8001390 <GPS_ParseNMEA+0x78>)
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f00d ff6d 	bl	800f246 <strncmp>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d102      	bne.n	8001378 <GPS_ParseNMEA+0x60>
		GPS_ParseRMC(sentence);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 f914 	bl	80015a0 <GPS_ParseRMC>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000578 	.word	0x20000578
 8001384:	08011c00 	.word	0x08011c00
 8001388:	08011c08 	.word	0x08011c08
 800138c:	08011c10 	.word	0x08011c10
 8001390:	08011c18 	.word	0x08011c18

08001394 <GPS_ParseGGA>:
/**
 * @brief Parsea sentencia GGA (Global Positioning System Fix Data)
 * Formato: $GPGGA,hhmmss.ss,llll.ll,a,yyyyy.yy,a,x,xx,x.x,x.x,M,x.x,M,x.x,xxxx*hh
 */
static void GPS_ParseGGA(char* sentence)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b0a4      	sub	sp, #144	@ 0x90
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	char sentence_copy[GPS_MAX_SENTENCE_LENGTH];
	strncpy(sentence_copy, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 800139c:	f107 0308 	add.w	r3, r7, #8
 80013a0:	227f      	movs	r2, #127	@ 0x7f
 80013a2:	6879      	ldr	r1, [r7, #4]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f00d ff60 	bl	800f26a <strncpy>

	char* token;
	uint8_t field = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

	token = strtok(sentence_copy, ",");
 80013b0:	f107 0308 	add.w	r3, r7, #8
 80013b4:	4977      	ldr	r1, [pc, #476]	@ (8001594 <GPS_ParseGGA+0x200>)
 80013b6:	4618      	mov	r0, r3
 80013b8:	f00d ff6a 	bl	800f290 <strtok>
 80013bc:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	while (token != NULL) {
 80013c0:	e0ca      	b.n	8001558 <GPS_ParseGGA+0x1c4>
		switch (field) {
 80013c2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80013c6:	3b01      	subs	r3, #1
 80013c8:	2b08      	cmp	r3, #8
 80013ca:	f200 80ba 	bhi.w	8001542 <GPS_ParseGGA+0x1ae>
 80013ce:	a201      	add	r2, pc, #4	@ (adr r2, 80013d4 <GPS_ParseGGA+0x40>)
 80013d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d4:	080013f9 	.word	0x080013f9
 80013d8:	08001425 	.word	0x08001425
 80013dc:	0800144b 	.word	0x0800144b
 80013e0:	08001461 	.word	0x08001461
 80013e4:	08001487 	.word	0x08001487
 80013e8:	0800149d 	.word	0x0800149d
 80013ec:	080014b9 	.word	0x080014b9
 80013f0:	080014d5 	.word	0x080014d5
 80013f4:	080014fb 	.word	0x080014fb
		case 1: // UTC Time (hhmmss.ss)
			if (strlen(token) >= 6) {
 80013f8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80013fc:	f7fe ff40 	bl	8000280 <strlen>
 8001400:	4603      	mov	r3, r0
 8001402:	2b05      	cmp	r3, #5
 8001404:	f240 808c 	bls.w	8001520 <GPS_ParseGGA+0x18c>
				g_gps_data.utc_time = atof(token);
 8001408:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800140c:	f00b ff54 	bl	800d2b8 <atof>
 8001410:	ec53 2b10 	vmov	r2, r3, d0
 8001414:	4610      	mov	r0, r2
 8001416:	4619      	mov	r1, r3
 8001418:	f7ff fbee 	bl	8000bf8 <__aeabi_d2f>
 800141c:	4603      	mov	r3, r0
 800141e:	4a5e      	ldr	r2, [pc, #376]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001420:	60d3      	str	r3, [r2, #12]
			}
			break;
 8001422:	e07d      	b.n	8001520 <GPS_ParseGGA+0x18c>

		case 2: // Latitude (ddmm.mmmm)
			if (strlen(token) > 0) {
 8001424:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d07a      	beq.n	8001524 <GPS_ParseGGA+0x190>
				g_gps_data.latitude = atof(token);
 800142e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001432:	f00b ff41 	bl	800d2b8 <atof>
 8001436:	ec53 2b10 	vmov	r2, r3, d0
 800143a:	4610      	mov	r0, r2
 800143c:	4619      	mov	r1, r3
 800143e:	f7ff fbdb 	bl	8000bf8 <__aeabi_d2f>
 8001442:	4603      	mov	r3, r0
 8001444:	4a54      	ldr	r2, [pc, #336]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001446:	6013      	str	r3, [r2, #0]
			}
			break;
 8001448:	e06c      	b.n	8001524 <GPS_ParseGGA+0x190>

		case 3: // Latitude Direction (N/S)
			if (strlen(token) > 0) {
 800144a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d069      	beq.n	8001528 <GPS_ParseGGA+0x194>
				g_gps_data.lat_direction = token[0];
 8001454:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001458:	781a      	ldrb	r2, [r3, #0]
 800145a:	4b4f      	ldr	r3, [pc, #316]	@ (8001598 <GPS_ParseGGA+0x204>)
 800145c:	721a      	strb	r2, [r3, #8]
			}
			break;
 800145e:	e063      	b.n	8001528 <GPS_ParseGGA+0x194>

		case 4: // Longitude (dddmm.mmmm)
			if (strlen(token) > 0) {
 8001460:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d060      	beq.n	800152c <GPS_ParseGGA+0x198>
				g_gps_data.longitude = atof(token);
 800146a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800146e:	f00b ff23 	bl	800d2b8 <atof>
 8001472:	ec53 2b10 	vmov	r2, r3, d0
 8001476:	4610      	mov	r0, r2
 8001478:	4619      	mov	r1, r3
 800147a:	f7ff fbbd 	bl	8000bf8 <__aeabi_d2f>
 800147e:	4603      	mov	r3, r0
 8001480:	4a45      	ldr	r2, [pc, #276]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001482:	6053      	str	r3, [r2, #4]
			}
			break;
 8001484:	e052      	b.n	800152c <GPS_ParseGGA+0x198>

		case 5: // Longitude Direction (E/W)
			if (strlen(token) > 0) {
 8001486:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d04f      	beq.n	8001530 <GPS_ParseGGA+0x19c>
				g_gps_data.lon_direction = token[0];
 8001490:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001494:	781a      	ldrb	r2, [r3, #0]
 8001496:	4b40      	ldr	r3, [pc, #256]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001498:	725a      	strb	r2, [r3, #9]
			}
			break;
 800149a:	e049      	b.n	8001530 <GPS_ParseGGA+0x19c>

		case 6: // Fix Quality (0=invalid, 1=GPS, 2=DGPS)
			if (strlen(token) > 0) {
 800149c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d046      	beq.n	8001534 <GPS_ParseGGA+0x1a0>
				g_gps_data.fix_quality = atoi(token);
 80014a6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014aa:	f00b ff08 	bl	800d2be <atoi>
 80014ae:	4603      	mov	r3, r0
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4b39      	ldr	r3, [pc, #228]	@ (8001598 <GPS_ParseGGA+0x204>)
 80014b4:	751a      	strb	r2, [r3, #20]
			}
			break;
 80014b6:	e03d      	b.n	8001534 <GPS_ParseGGA+0x1a0>

		case 7: // Number of Satellites
			if (strlen(token) > 0) {
 80014b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d03a      	beq.n	8001538 <GPS_ParseGGA+0x1a4>
				g_gps_data.satellites = atoi(token);
 80014c2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014c6:	f00b fefa 	bl	800d2be <atoi>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	4b32      	ldr	r3, [pc, #200]	@ (8001598 <GPS_ParseGGA+0x204>)
 80014d0:	755a      	strb	r2, [r3, #21]
			}
			break;
 80014d2:	e031      	b.n	8001538 <GPS_ParseGGA+0x1a4>

		case 8: // HDOP (Horizontal Dilution of Precision)
			if (strlen(token) > 0) {
 80014d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d02e      	beq.n	800153c <GPS_ParseGGA+0x1a8>
				g_gps_data.hdop = atof(token);
 80014de:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014e2:	f00b fee9 	bl	800d2b8 <atof>
 80014e6:	ec53 2b10 	vmov	r2, r3, d0
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f7ff fb83 	bl	8000bf8 <__aeabi_d2f>
 80014f2:	4603      	mov	r3, r0
 80014f4:	4a28      	ldr	r2, [pc, #160]	@ (8001598 <GPS_ParseGGA+0x204>)
 80014f6:	6193      	str	r3, [r2, #24]
			}
			break;
 80014f8:	e020      	b.n	800153c <GPS_ParseGGA+0x1a8>

		case 9: // Altitude above sea level
			if (strlen(token) > 0) {
 80014fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d01d      	beq.n	8001540 <GPS_ParseGGA+0x1ac>
				g_gps_data.altitude = atof(token);
 8001504:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001508:	f00b fed6 	bl	800d2b8 <atof>
 800150c:	ec53 2b10 	vmov	r2, r3, d0
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	f7ff fb70 	bl	8000bf8 <__aeabi_d2f>
 8001518:	4603      	mov	r3, r0
 800151a:	4a1f      	ldr	r2, [pc, #124]	@ (8001598 <GPS_ParseGGA+0x204>)
 800151c:	61d3      	str	r3, [r2, #28]
			}
			break;
 800151e:	e00f      	b.n	8001540 <GPS_ParseGGA+0x1ac>
			break;
 8001520:	bf00      	nop
 8001522:	e00e      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001524:	bf00      	nop
 8001526:	e00c      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001528:	bf00      	nop
 800152a:	e00a      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 800152c:	bf00      	nop
 800152e:	e008      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001530:	bf00      	nop
 8001532:	e006      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001534:	bf00      	nop
 8001536:	e004      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001538:	bf00      	nop
 800153a:	e002      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 800153c:	bf00      	nop
 800153e:	e000      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001540:	bf00      	nop
		}

		token = strtok(NULL, ",");
 8001542:	4914      	ldr	r1, [pc, #80]	@ (8001594 <GPS_ParseGGA+0x200>)
 8001544:	2000      	movs	r0, #0
 8001546:	f00d fea3 	bl	800f290 <strtok>
 800154a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		field++;
 800154e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001552:	3301      	adds	r3, #1
 8001554:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
	while (token != NULL) {
 8001558:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800155c:	2b00      	cmp	r3, #0
 800155e:	f47f af30 	bne.w	80013c2 <GPS_ParseGGA+0x2e>
	}

	// Actualizar siempre el timestamp de la ltima trama recibida
	g_gps_data.timestamp = HAL_GetTick();
 8001562:	f002 fb5b 	bl	8003c1c <HAL_GetTick>
 8001566:	4603      	mov	r3, r0
 8001568:	4a0b      	ldr	r2, [pc, #44]	@ (8001598 <GPS_ParseGGA+0x204>)
 800156a:	62d3      	str	r3, [r2, #44]	@ 0x2c

	// --- LGICA DE VALIDACIN MEJORADA ---
	// Comprobar si el fix es vlido (>= 1)
	if (g_gps_data.fix_quality >= 1)
 800156c:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <GPS_ParseGGA+0x204>)
 800156e:	7d1b      	ldrb	r3, [r3, #20]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d007      	beq.n	8001584 <GPS_ParseGGA+0x1f0>
	{
		// El fix es bueno. Marcamos como vlido y avisamos a las tareas.
		g_gps_data.is_valid = 1;
 8001574:	4b08      	ldr	r3, [pc, #32]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001576:	2201      	movs	r2, #1
 8001578:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		gps_data_ready = 1; // Solo avisar a las tareas SI el dato es vlido!
 800157c:	4b07      	ldr	r3, [pc, #28]	@ (800159c <GPS_ParseGGA+0x208>)
 800157e:	2201      	movs	r2, #1
 8001580:	701a      	strb	r2, [r3, #0]

		// NO ponemos gps_data_ready = 1.
		// La tarea GPSTask no procesar estos datos
		// y no enviar coordenadas invlidas a la cola de navegacin.
	}
}
 8001582:	e003      	b.n	800158c <GPS_ParseGGA+0x1f8>
		g_gps_data.is_valid = 0;
 8001584:	4b04      	ldr	r3, [pc, #16]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001586:	2200      	movs	r2, #0
 8001588:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 800158c:	bf00      	nop
 800158e:	3790      	adds	r7, #144	@ 0x90
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	08011c20 	.word	0x08011c20
 8001598:	2000053c 	.word	0x2000053c
 800159c:	200005f8 	.word	0x200005f8

080015a0 <GPS_ParseRMC>:
/**
 * @brief Parsea sentencia RMC (Recommended Minimum)
 * Formato: $GPRMC,hhmmss.ss,A,llll.ll,a,yyyyy.yy,a,x.x,x.x,ddmmyy,x.x,a*hh
 */
static void GPS_ParseRMC(char* sentence)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b0a4      	sub	sp, #144	@ 0x90
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	char sentence_copy[GPS_MAX_SENTENCE_LENGTH];
	strncpy(sentence_copy, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 80015a8:	f107 0308 	add.w	r3, r7, #8
 80015ac:	227f      	movs	r2, #127	@ 0x7f
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f00d fe5a 	bl	800f26a <strncpy>

	char* token;
	uint8_t field = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

	token = strtok(sentence_copy, ",");
 80015bc:	f107 0308 	add.w	r3, r7, #8
 80015c0:	4971      	ldr	r1, [pc, #452]	@ (8001788 <GPS_ParseRMC+0x1e8>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f00d fe64 	bl	800f290 <strtok>
 80015c8:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	while (token != NULL) {
 80015cc:	e0ce      	b.n	800176c <GPS_ParseRMC+0x1cc>
		switch (field) {
 80015ce:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80015d2:	3b01      	subs	r3, #1
 80015d4:	2b08      	cmp	r3, #8
 80015d6:	f200 80be 	bhi.w	8001756 <GPS_ParseRMC+0x1b6>
 80015da:	a201      	add	r2, pc, #4	@ (adr r2, 80015e0 <GPS_ParseRMC+0x40>)
 80015dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e0:	08001605 	.word	0x08001605
 80015e4:	08001631 	.word	0x08001631
 80015e8:	08001655 	.word	0x08001655
 80015ec:	0800167b 	.word	0x0800167b
 80015f0:	08001691 	.word	0x08001691
 80015f4:	080016b7 	.word	0x080016b7
 80015f8:	080016cd 	.word	0x080016cd
 80015fc:	080016f3 	.word	0x080016f3
 8001600:	08001719 	.word	0x08001719
		case 1: // UTC Time
			if (strlen(token) >= 6) {
 8001604:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001608:	f7fe fe3a 	bl	8000280 <strlen>
 800160c:	4603      	mov	r3, r0
 800160e:	2b05      	cmp	r3, #5
 8001610:	f240 8090 	bls.w	8001734 <GPS_ParseRMC+0x194>
				g_gps_data.utc_time = atof(token);
 8001614:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001618:	f00b fe4e 	bl	800d2b8 <atof>
 800161c:	ec53 2b10 	vmov	r2, r3, d0
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	f7ff fae8 	bl	8000bf8 <__aeabi_d2f>
 8001628:	4603      	mov	r3, r0
 800162a:	4a58      	ldr	r2, [pc, #352]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800162c:	60d3      	str	r3, [r2, #12]
			}
			break;
 800162e:	e081      	b.n	8001734 <GPS_ParseRMC+0x194>

		case 2: // Status (A=active/valid, V=void/invalid)
			if (strlen(token) > 0) {
 8001630:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d07e      	beq.n	8001738 <GPS_ParseRMC+0x198>
				g_gps_data.is_valid = (token[0] == 'A') ? 1 : 0;
 800163a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b41      	cmp	r3, #65	@ 0x41
 8001642:	bf0c      	ite	eq
 8001644:	2301      	moveq	r3, #1
 8001646:	2300      	movne	r3, #0
 8001648:	b2db      	uxtb	r3, r3
 800164a:	461a      	mov	r2, r3
 800164c:	4b4f      	ldr	r3, [pc, #316]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800164e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			}
			break;
 8001652:	e071      	b.n	8001738 <GPS_ParseRMC+0x198>

		case 3: // Latitude
			if (strlen(token) > 0) {
 8001654:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d06e      	beq.n	800173c <GPS_ParseRMC+0x19c>
				g_gps_data.latitude = atof(token);
 800165e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001662:	f00b fe29 	bl	800d2b8 <atof>
 8001666:	ec53 2b10 	vmov	r2, r3, d0
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	f7ff fac3 	bl	8000bf8 <__aeabi_d2f>
 8001672:	4603      	mov	r3, r0
 8001674:	4a45      	ldr	r2, [pc, #276]	@ (800178c <GPS_ParseRMC+0x1ec>)
 8001676:	6013      	str	r3, [r2, #0]
			}
			break;
 8001678:	e060      	b.n	800173c <GPS_ParseRMC+0x19c>

		case 4: // Latitude Direction
			if (strlen(token) > 0) {
 800167a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d05d      	beq.n	8001740 <GPS_ParseRMC+0x1a0>
				g_gps_data.lat_direction = token[0];
 8001684:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001688:	781a      	ldrb	r2, [r3, #0]
 800168a:	4b40      	ldr	r3, [pc, #256]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800168c:	721a      	strb	r2, [r3, #8]
			}
			break;
 800168e:	e057      	b.n	8001740 <GPS_ParseRMC+0x1a0>

		case 5: // Longitude
			if (strlen(token) > 0) {
 8001690:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d054      	beq.n	8001744 <GPS_ParseRMC+0x1a4>
				g_gps_data.longitude = atof(token);
 800169a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800169e:	f00b fe0b 	bl	800d2b8 <atof>
 80016a2:	ec53 2b10 	vmov	r2, r3, d0
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f7ff faa5 	bl	8000bf8 <__aeabi_d2f>
 80016ae:	4603      	mov	r3, r0
 80016b0:	4a36      	ldr	r2, [pc, #216]	@ (800178c <GPS_ParseRMC+0x1ec>)
 80016b2:	6053      	str	r3, [r2, #4]
			}
			break;
 80016b4:	e046      	b.n	8001744 <GPS_ParseRMC+0x1a4>

		case 6: // Longitude Direction
			if (strlen(token) > 0) {
 80016b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d043      	beq.n	8001748 <GPS_ParseRMC+0x1a8>
				g_gps_data.lon_direction = token[0];
 80016c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016c4:	781a      	ldrb	r2, [r3, #0]
 80016c6:	4b31      	ldr	r3, [pc, #196]	@ (800178c <GPS_ParseRMC+0x1ec>)
 80016c8:	725a      	strb	r2, [r3, #9]
			}
			break;
 80016ca:	e03d      	b.n	8001748 <GPS_ParseRMC+0x1a8>

		case 7: // Speed over ground (knots)
			if (strlen(token) > 0) {
 80016cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d03a      	beq.n	800174c <GPS_ParseRMC+0x1ac>
				g_gps_data.speed_knots = atof(token);
 80016d6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80016da:	f00b fded 	bl	800d2b8 <atof>
 80016de:	ec53 2b10 	vmov	r2, r3, d0
 80016e2:	4610      	mov	r0, r2
 80016e4:	4619      	mov	r1, r3
 80016e6:	f7ff fa87 	bl	8000bf8 <__aeabi_d2f>
 80016ea:	4603      	mov	r3, r0
 80016ec:	4a27      	ldr	r2, [pc, #156]	@ (800178c <GPS_ParseRMC+0x1ec>)
 80016ee:	6213      	str	r3, [r2, #32]
			}
			break;
 80016f0:	e02c      	b.n	800174c <GPS_ParseRMC+0x1ac>

		case 8: // Course over ground (degrees)
			if (strlen(token) > 0) {
 80016f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d029      	beq.n	8001750 <GPS_ParseRMC+0x1b0>
				g_gps_data.course = atof(token);
 80016fc:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001700:	f00b fdda 	bl	800d2b8 <atof>
 8001704:	ec53 2b10 	vmov	r2, r3, d0
 8001708:	4610      	mov	r0, r2
 800170a:	4619      	mov	r1, r3
 800170c:	f7ff fa74 	bl	8000bf8 <__aeabi_d2f>
 8001710:	4603      	mov	r3, r0
 8001712:	4a1e      	ldr	r2, [pc, #120]	@ (800178c <GPS_ParseRMC+0x1ec>)
 8001714:	6253      	str	r3, [r2, #36]	@ 0x24
			}
			break;
 8001716:	e01b      	b.n	8001750 <GPS_ParseRMC+0x1b0>

		case 9: // Date (ddmmyy)
			if (strlen(token) > 0) {
 8001718:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d018      	beq.n	8001754 <GPS_ParseRMC+0x1b4>
				g_gps_data.date = atol(token);
 8001722:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001726:	f00b fdce 	bl	800d2c6 <atol>
 800172a:	4603      	mov	r3, r0
 800172c:	461a      	mov	r2, r3
 800172e:	4b17      	ldr	r3, [pc, #92]	@ (800178c <GPS_ParseRMC+0x1ec>)
 8001730:	611a      	str	r2, [r3, #16]
			}
			break;
 8001732:	e00f      	b.n	8001754 <GPS_ParseRMC+0x1b4>
			break;
 8001734:	bf00      	nop
 8001736:	e00e      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001738:	bf00      	nop
 800173a:	e00c      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 800173c:	bf00      	nop
 800173e:	e00a      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001740:	bf00      	nop
 8001742:	e008      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001744:	bf00      	nop
 8001746:	e006      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001748:	bf00      	nop
 800174a:	e004      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 800174c:	bf00      	nop
 800174e:	e002      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001750:	bf00      	nop
 8001752:	e000      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001754:	bf00      	nop
		}

		token = strtok(NULL, ",");
 8001756:	490c      	ldr	r1, [pc, #48]	@ (8001788 <GPS_ParseRMC+0x1e8>)
 8001758:	2000      	movs	r0, #0
 800175a:	f00d fd99 	bl	800f290 <strtok>
 800175e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		field++;
 8001762:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001766:	3301      	adds	r3, #1
 8001768:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
	while (token != NULL) {
 800176c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001770:	2b00      	cmp	r3, #0
 8001772:	f47f af2c 	bne.w	80015ce <GPS_ParseRMC+0x2e>
	}

	g_gps_data.timestamp = HAL_GetTick();
 8001776:	f002 fa51 	bl	8003c1c <HAL_GetTick>
 800177a:	4603      	mov	r3, r0
 800177c:	4a03      	ldr	r2, [pc, #12]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800177e:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8001780:	bf00      	nop
 8001782:	3790      	adds	r7, #144	@ 0x90
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	08011c20 	.word	0x08011c20
 800178c:	2000053c 	.word	0x2000053c

08001790 <GPS_ConvertToDecimalDegrees>:

/**
 * @brief Convierte coordenadas NMEA a grados decimales
 */
float GPS_ConvertToDecimalDegrees(float coord, char direction)
{
 8001790:	b480      	push	{r7}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	ed87 0a01 	vstr	s0, [r7, #4]
 800179a:	4603      	mov	r3, r0
 800179c:	70fb      	strb	r3, [r7, #3]
	int degrees = (int)(coord / 100);
 800179e:	ed97 7a01 	vldr	s14, [r7, #4]
 80017a2:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800181c <GPS_ConvertToDecimalDegrees+0x8c>
 80017a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017ae:	ee17 3a90 	vmov	r3, s15
 80017b2:	613b      	str	r3, [r7, #16]
	float minutes = coord - (degrees * 100);
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	2264      	movs	r2, #100	@ 0x64
 80017b8:	fb02 f303 	mul.w	r3, r2, r3
 80017bc:	ee07 3a90 	vmov	s15, r3
 80017c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80017c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017cc:	edc7 7a03 	vstr	s15, [r7, #12]
	float decimal_degrees = degrees + (minutes / 60.0f);
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	ee07 3a90 	vmov	s15, r3
 80017d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017da:	edd7 6a03 	vldr	s13, [r7, #12]
 80017de:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8001820 <GPS_ConvertToDecimalDegrees+0x90>
 80017e2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ea:	edc7 7a05 	vstr	s15, [r7, #20]

	if (direction == 'S' || direction == 'W') {
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	2b53      	cmp	r3, #83	@ 0x53
 80017f2:	d002      	beq.n	80017fa <GPS_ConvertToDecimalDegrees+0x6a>
 80017f4:	78fb      	ldrb	r3, [r7, #3]
 80017f6:	2b57      	cmp	r3, #87	@ 0x57
 80017f8:	d105      	bne.n	8001806 <GPS_ConvertToDecimalDegrees+0x76>
		decimal_degrees = -decimal_degrees;
 80017fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80017fe:	eef1 7a67 	vneg.f32	s15, s15
 8001802:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return decimal_degrees;
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	ee07 3a90 	vmov	s15, r3
}
 800180c:	eeb0 0a67 	vmov.f32	s0, s15
 8001810:	371c      	adds	r7, #28
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	42c80000 	.word	0x42c80000
 8001820:	42700000 	.word	0x42700000

08001824 <GPS_PrintData>:

/**
 * @brief Imprime datos GPS (usar Serial.h)
 */
void GPS_PrintData(GPS_Data_t* data)
{
 8001824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001828:	b0df      	sub	sp, #380	@ 0x17c
 800182a:	af14      	add	r7, sp, #80	@ 0x50
 800182c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001830:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001834:	6018      	str	r0, [r3, #0]
	char buffer[256];

	if (data->is_valid) {
 8001836:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800183a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 80a3 	beq.w	8001990 <GPS_PrintData+0x16c>
		float lat_decimal = GPS_ConvertToDecimalDegrees(data->latitude, data->lat_direction);
 800184a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800184e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800185c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	7a1b      	ldrb	r3, [r3, #8]
 8001864:	4618      	mov	r0, r3
 8001866:	eeb0 0a67 	vmov.f32	s0, s15
 800186a:	f7ff ff91 	bl	8001790 <GPS_ConvertToDecimalDegrees>
 800186e:	ed87 0a49 	vstr	s0, [r7, #292]	@ 0x124
		float lon_decimal = GPS_ConvertToDecimalDegrees(data->longitude, data->lon_direction);
 8001872:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001876:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001880:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001884:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	7a5b      	ldrb	r3, [r3, #9]
 800188c:	4618      	mov	r0, r3
 800188e:	eeb0 0a67 	vmov.f32	s0, s15
 8001892:	f7ff ff7d 	bl	8001790 <GPS_ConvertToDecimalDegrees>
 8001896:	ed87 0a48 	vstr	s0, [r7, #288]	@ 0x120

		snprintf(buffer, sizeof(buffer),
 800189a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800189e:	f7fe fe5b 	bl	8000558 <__aeabi_f2d>
 80018a2:	4682      	mov	sl, r0
 80018a4:	468b      	mov	fp, r1
				"[GPS] Pos: %.6f%c, %.6f%c | Fix:%d Sats:%d Alt:%.1fm Spd:%.1fkn Crs:%.1f | Rx:%lu Ok:%lu Err:%lu\r\n",
				lat_decimal, data->lat_direction,
 80018a6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	7a1b      	ldrb	r3, [r3, #8]
		snprintf(buffer, sizeof(buffer),
 80018b2:	461e      	mov	r6, r3
 80018b4:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80018b8:	f7fe fe4e 	bl	8000558 <__aeabi_f2d>
 80018bc:	e9c7 0104 	strd	r0, r1, [r7, #16]
				lon_decimal, data->lon_direction,
 80018c0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018c4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	7a5b      	ldrb	r3, [r3, #9]
		snprintf(buffer, sizeof(buffer),
 80018cc:	61bb      	str	r3, [r7, #24]
				data->fix_quality, data->satellites,
 80018ce:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	7d1b      	ldrb	r3, [r3, #20]
		snprintf(buffer, sizeof(buffer),
 80018da:	60fb      	str	r3, [r7, #12]
				data->fix_quality, data->satellites,
 80018dc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	7d5b      	ldrb	r3, [r3, #21]
		snprintf(buffer, sizeof(buffer),
 80018e8:	60bb      	str	r3, [r7, #8]
				data->altitude, data->speed_knots, data->course,
 80018ea:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	69db      	ldr	r3, [r3, #28]
		snprintf(buffer, sizeof(buffer),
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fe2e 	bl	8000558 <__aeabi_f2d>
 80018fc:	e9c7 0100 	strd	r0, r1, [r7]
				data->altitude, data->speed_knots, data->course,
 8001900:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001904:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6a1b      	ldr	r3, [r3, #32]
		snprintf(buffer, sizeof(buffer),
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe fe23 	bl	8000558 <__aeabi_f2d>
 8001912:	4680      	mov	r8, r0
 8001914:	4689      	mov	r9, r1
				data->altitude, data->speed_knots, data->course,
 8001916:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800191a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		snprintf(buffer, sizeof(buffer),
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fe18 	bl	8000558 <__aeabi_f2d>
 8001928:	4604      	mov	r4, r0
 800192a:	460d      	mov	r5, r1
 800192c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001930:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001938:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800193c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001944:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001948:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001950:	f107 0020 	add.w	r0, r7, #32
 8001954:	9312      	str	r3, [sp, #72]	@ 0x48
 8001956:	9211      	str	r2, [sp, #68]	@ 0x44
 8001958:	9110      	str	r1, [sp, #64]	@ 0x40
 800195a:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 800195e:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8001962:	ed97 7b00 	vldr	d7, [r7]
 8001966:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800196a:	68ba      	ldr	r2, [r7, #8]
 800196c:	9208      	str	r2, [sp, #32]
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	9207      	str	r2, [sp, #28]
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	9306      	str	r3, [sp, #24]
 8001976:	ed97 7b04 	vldr	d7, [r7, #16]
 800197a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800197e:	9602      	str	r6, [sp, #8]
 8001980:	e9cd ab00 	strd	sl, fp, [sp]
 8001984:	4a1e      	ldr	r2, [pc, #120]	@ (8001a00 <GPS_PrintData+0x1dc>)
 8001986:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800198a:	f00d fb17 	bl	800efbc <sniprintf>
 800198e:	e02b      	b.n	80019e8 <GPS_PrintData+0x1c4>
				data->sentences_received, data->sentences_parsed, data->checksum_errors);
	} else {
		snprintf(buffer, sizeof(buffer),
				"[GPS] NO FIX | Sats:%d | Rx:%lu Ok:%lu Err:%lu | Time:%lu ms\r\n",
				data->satellites,
 8001990:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001994:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	7d5b      	ldrb	r3, [r3, #21]
		snprintf(buffer, sizeof(buffer),
 800199c:	461d      	mov	r5, r3
 800199e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80019a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80019ae:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80019b6:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 80019ba:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 80019be:	6809      	ldr	r1, [r1, #0]
 80019c0:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 80019c2:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 80019c6:	f5a0 7086 	sub.w	r0, r0, #268	@ 0x10c
 80019ca:	6800      	ldr	r0, [r0, #0]
 80019cc:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 80019ce:	f107 0420 	add.w	r4, r7, #32
 80019d2:	9003      	str	r0, [sp, #12]
 80019d4:	9102      	str	r1, [sp, #8]
 80019d6:	9201      	str	r2, [sp, #4]
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	462b      	mov	r3, r5
 80019dc:	4a09      	ldr	r2, [pc, #36]	@ (8001a04 <GPS_PrintData+0x1e0>)
 80019de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019e2:	4620      	mov	r0, r4
 80019e4:	f00d faea 	bl	800efbc <sniprintf>
				data->sentences_received, data->sentences_parsed, data->checksum_errors,
				data->timestamp);
	}

	Serial_PrintString(buffer);
 80019e8:	f107 0320 	add.w	r3, r7, #32
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 fe39 	bl	8002664 <Serial_PrintString>
}
 80019f2:	bf00      	nop
 80019f4:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 80019f8:	46bd      	mov	sp, r7
 80019fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019fe:	bf00      	nop
 8001a00:	08011c24 	.word	0x08011c24
 8001a04:	08011c90 	.word	0x08011c90

08001a08 <GPS_UART_RxHalfCpltCallback>:
/**
 * @brief Callback de DMA Half-Complete (mitad del buffer procesada)
 * LLAMAR desde HAL_UART_RxHalfCpltCallback en stm32f4xx_it.c
 */
void GPS_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
		// En modo circular, este callback indica que se llen la primera mitad
		// No hacer nada aqu, el procesamiento se hace en GPS_ProcessData()
	}
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <GPS_UART_RxCpltCallback>:
/**
 * @brief Callback de DMA Complete (buffer completo procesado)
 * LLAMAR desde HAL_UART_RxCpltCallback en stm32f4xx_it.c
 */
void GPS_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
		// En modo circular, este callback indica que se llen la segunda mitad
		// No hacer nada aqu, el procesamiento se hace en GPS_ProcessData()
	}
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <GPS_UART_ErrorCallback>:

/**
 * @brief Callback de error UART
 */
void GPS_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
 8001a38:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <GPS_UART_ErrorCallback+0x24>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d104      	bne.n	8001a4c <GPS_UART_ErrorCallback+0x1c>
		// Reiniciar DMA en caso de error
		HAL_UART_DMAStop(huart);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f006 feb1 	bl	80087aa <HAL_UART_DMAStop>
		GPS_StartReceive();
 8001a48:	f7ff fb4c 	bl	80010e4 <GPS_StartReceive>
	}
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000900 	.word	0x20000900

08001a58 <Sensors_I2C_Init>:
#define CCS811_REG_STATUS 0x00
#define CCS811_REG_ALG_RESULT_DATA 0x02
#define CCS811_STATUS_DATA_READY (1 << 0)


HAL_StatusTypeDef Sensors_I2C_Init(Sensors_I2C_Handle_t *hsensors, I2C_HandleTypeDef *hi2c) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af04      	add	r7, sp, #16
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
	hsensors->hi2c = hi2c;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	601a      	str	r2, [r3, #0]
	uint8_t buffer[2];
	HAL_StatusTypeDef status;

	// ----- 1. Despertar MPU6050 -----
	// Escribir 0x00 en el registro PWR_MGMT_1 (0x6B)
	buffer[0] = 0x00;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, MPU6050_ADDR, MPU6050_REG_PWR_MGMT_1, 1, buffer, 1, 100);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6818      	ldr	r0, [r3, #0]
 8001a70:	2364      	movs	r3, #100	@ 0x64
 8001a72:	9302      	str	r3, [sp, #8]
 8001a74:	2301      	movs	r3, #1
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	2301      	movs	r3, #1
 8001a80:	226b      	movs	r2, #107	@ 0x6b
 8001a82:	21d0      	movs	r1, #208	@ 0xd0
 8001a84:	f003 fbcc 	bl	8005220 <HAL_I2C_Mem_Write>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al despertar MPU6050
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <Sensors_I2C_Init+0x3e>
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
 8001a94:	e04f      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(10);
 8001a96:	200a      	movs	r0, #10
 8001a98:	f008 f91a 	bl	8009cd0 <osDelay>

	// ----- 2. Iniciar CCS811 -----
	// Escribir un comando "vaco" al registro APP_START (0xF4)
	status = HAL_I2C_Master_Transmit(hsensors->hi2c, CCS811_ADDR, (uint8_t[]){CCS811_REG_APP_START}, 1, 100);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6818      	ldr	r0, [r3, #0]
 8001aa0:	23f4      	movs	r3, #244	@ 0xf4
 8001aa2:	723b      	strb	r3, [r7, #8]
 8001aa4:	f107 0208 	add.w	r2, r7, #8
 8001aa8:	2364      	movs	r3, #100	@ 0x64
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	2301      	movs	r3, #1
 8001aae:	21b6      	movs	r1, #182	@ 0xb6
 8001ab0:	f003 f886 	bl	8004bc0 <HAL_I2C_Master_Transmit>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al iniciar CCS811
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <Sensors_I2C_Init+0x6a>
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	e039      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(100); // El CCS811 necesita tiempo para arrancar
 8001ac2:	2064      	movs	r0, #100	@ 0x64
 8001ac4:	f008 f904 	bl	8009cd0 <osDelay>

	// ----- 3. Configurar HDC1080 -----
	// Configurar para adquirir Temp y Humedad en 14 bits
	// Escribir 0x1000 en el registro de Configuracin (0x02)
	buffer[0] = 0x10;
 8001ac8:	2310      	movs	r3, #16
 8001aca:	733b      	strb	r3, [r7, #12]
	buffer[1] = 0x00;
 8001acc:	2300      	movs	r3, #0
 8001ace:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, HDC1080_ADDR, HDC1080_REG_CONFIG, 1, buffer, 2, 100);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6818      	ldr	r0, [r3, #0]
 8001ad4:	2364      	movs	r3, #100	@ 0x64
 8001ad6:	9302      	str	r3, [sp, #8]
 8001ad8:	2302      	movs	r3, #2
 8001ada:	9301      	str	r3, [sp, #4]
 8001adc:	f107 030c 	add.w	r3, r7, #12
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	2180      	movs	r1, #128	@ 0x80
 8001ae8:	f003 fb9a 	bl	8005220 <HAL_I2C_Mem_Write>
 8001aec:	4603      	mov	r3, r0
 8001aee:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al configurar HDC1080
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <Sensors_I2C_Init+0xa2>
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	e01d      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(20); // Tiempo de configuracin
 8001afa:	2014      	movs	r0, #20
 8001afc:	f008 f8e8 	bl	8009cd0 <osDelay>

	// ----- 4. Activar LTR390 -----
	// Poner en modo ALS (Ambient Light Sensor)
	// Escribir 0x02 en el registro MAIN_CTRL (0x00)
	buffer[0] = 0x02; // 0x02 = (Bit 1: Enable = 1, Bit 3: Mode = 0 (ALS))
 8001b00:	2302      	movs	r3, #2
 8001b02:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, LTR390_ADDR, LTR390_REG_MAIN_CTRL, 1, buffer, 1, 100);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6818      	ldr	r0, [r3, #0]
 8001b08:	2364      	movs	r3, #100	@ 0x64
 8001b0a:	9302      	str	r3, [sp, #8]
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	9301      	str	r3, [sp, #4]
 8001b10:	f107 030c 	add.w	r3, r7, #12
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2301      	movs	r3, #1
 8001b18:	2200      	movs	r2, #0
 8001b1a:	21a6      	movs	r1, #166	@ 0xa6
 8001b1c:	f003 fb80 	bl	8005220 <HAL_I2C_Mem_Write>
 8001b20:	4603      	mov	r3, r0
 8001b22:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al activar LTR390
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <Sensors_I2C_Init+0xd6>
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	e003      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(10);
 8001b2e:	200a      	movs	r0, #10
 8001b30:	f008 f8ce 	bl	8009cd0 <osDelay>

	return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <CCS811_Read>:

// ---------------- CCS811 -----------------
HAL_StatusTypeDef CCS811_Read(Sensors_I2C_Handle_t *hsensors) {
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b08a      	sub	sp, #40	@ 0x28
 8001b42:	af04      	add	r7, sp, #16
 8001b44:	6078      	str	r0, [r7, #4]
    uint8_t buffer[8];
    HAL_StatusTypeDef status;

    // 1. Leer el registro de STATUS (0x00) para ver si hay datos listos
    status = HAL_I2C_Mem_Read(hsensors->hi2c, CCS811_ADDR, CCS811_REG_STATUS, 1, buffer, 1, 100);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6818      	ldr	r0, [r3, #0]
 8001b4a:	2364      	movs	r3, #100	@ 0x64
 8001b4c:	9302      	str	r3, [sp, #8]
 8001b4e:	2301      	movs	r3, #1
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	f107 030c 	add.w	r3, r7, #12
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	21b6      	movs	r1, #182	@ 0xb6
 8001b5e:	f003 fc59 	bl	8005414 <HAL_I2C_Mem_Read>
 8001b62:	4603      	mov	r3, r0
 8001b64:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8001b66:	7dfb      	ldrb	r3, [r7, #23]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <CCS811_Read+0x32>
        return status; // Falla al leer el status
 8001b6c:	7dfb      	ldrb	r3, [r7, #23]
 8001b6e:	e030      	b.n	8001bd2 <CCS811_Read+0x94>

    // 2. Comprobar el bit DATA_READY
    //    Si no est listo, simplemente salimos sin actualizar los valores.
    //    Los valores antiguos (ej. 65021) se seguirn mostrando
    //    hasta que el sensor reporte datos nuevos.
    if (buffer[0] & CCS811_STATUS_DATA_READY)
 8001b70:	7b3b      	ldrb	r3, [r7, #12]
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d02a      	beq.n	8001bd0 <CCS811_Read+0x92>
    {
        // 3. Datos listos! Leer los 8 bytes del registro de resultados (0x02)
        status = HAL_I2C_Mem_Read(hsensors->hi2c, CCS811_ADDR, CCS811_REG_ALG_RESULT_DATA, 1, buffer, 8, 100);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6818      	ldr	r0, [r3, #0]
 8001b7e:	2364      	movs	r3, #100	@ 0x64
 8001b80:	9302      	str	r3, [sp, #8]
 8001b82:	2308      	movs	r3, #8
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	f107 030c 	add.w	r3, r7, #12
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	2202      	movs	r2, #2
 8001b90:	21b6      	movs	r1, #182	@ 0xb6
 8001b92:	f003 fc3f 	bl	8005414 <HAL_I2C_Mem_Read>
 8001b96:	4603      	mov	r3, r0
 8001b98:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK) {
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d115      	bne.n	8001bcc <CCS811_Read+0x8e>
            // Actualizar los valores solo si la lectura fue exitosa
            hsensors->data.eco2 = (buffer[0] << 8) | buffer[1];
 8001ba0:	7b3b      	ldrb	r3, [r7, #12]
 8001ba2:	b21b      	sxth	r3, r3
 8001ba4:	021b      	lsls	r3, r3, #8
 8001ba6:	b21a      	sxth	r2, r3
 8001ba8:	7b7b      	ldrb	r3, [r7, #13]
 8001baa:	b21b      	sxth	r3, r3
 8001bac:	4313      	orrs	r3, r2
 8001bae:	b21b      	sxth	r3, r3
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	819a      	strh	r2, [r3, #12]
            hsensors->data.tvoc = (buffer[2] << 8) | buffer[3];
 8001bb6:	7bbb      	ldrb	r3, [r7, #14]
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	021b      	lsls	r3, r3, #8
 8001bbc:	b21a      	sxth	r2, r3
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	b21b      	sxth	r3, r3
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	81da      	strh	r2, [r3, #14]
        }
        return status;
 8001bcc:	7dfb      	ldrb	r3, [r7, #23]
 8001bce:	e000      	b.n	8001bd2 <CCS811_Read+0x94>
    }

    // Si llegamos aqu, no haba datos listos (DATA_READY == 0)
    // Devolvemos HAL_OK porque no hubo un error de I2C,
    // simplemente no haba datos nuevos.
    return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <MPU6050_Read>:

// ---------------- MPU6050 -----------------
HAL_StatusTypeDef MPU6050_Read(Sensors_I2C_Handle_t *hsensors) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af04      	add	r7, sp, #16
 8001be2:	6078      	str	r0, [r7, #4]
	uint8_t buffer[14];
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hsensors->hi2c, MPU6050_ADDR, 0x3B, 1, buffer, 14, 100);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6818      	ldr	r0, [r3, #0]
 8001be8:	2364      	movs	r3, #100	@ 0x64
 8001bea:	9302      	str	r3, [sp, #8]
 8001bec:	230e      	movs	r3, #14
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	f107 0308 	add.w	r3, r7, #8
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	223b      	movs	r2, #59	@ 0x3b
 8001bfa:	21d0      	movs	r1, #208	@ 0xd0
 8001bfc:	f003 fc0a 	bl	8005414 <HAL_I2C_Mem_Read>
 8001c00:	4603      	mov	r3, r0
 8001c02:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8001c04:	7dfb      	ldrb	r3, [r7, #23]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d171      	bne.n	8001cee <MPU6050_Read+0x112>
		hsensors->data.accel[0] = (int16_t)((buffer[0] << 8) | buffer[1]) / 16384.0f;
 8001c0a:	7a3b      	ldrb	r3, [r7, #8]
 8001c0c:	b21b      	sxth	r3, r3
 8001c0e:	021b      	lsls	r3, r3, #8
 8001c10:	b21a      	sxth	r2, r3
 8001c12:	7a7b      	ldrb	r3, [r7, #9]
 8001c14:	b21b      	sxth	r3, r3
 8001c16:	4313      	orrs	r3, r2
 8001c18:	b21b      	sxth	r3, r3
 8001c1a:	ee07 3a90 	vmov	s15, r3
 8001c1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c22:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8001cf8 <MPU6050_Read+0x11c>
 8001c26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	edc3 7a04 	vstr	s15, [r3, #16]
		hsensors->data.accel[1] = (int16_t)((buffer[2] << 8) | buffer[3]) / 16384.0f;
 8001c30:	7abb      	ldrb	r3, [r7, #10]
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	b21a      	sxth	r2, r3
 8001c38:	7afb      	ldrb	r3, [r7, #11]
 8001c3a:	b21b      	sxth	r3, r3
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	ee07 3a90 	vmov	s15, r3
 8001c44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c48:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001cf8 <MPU6050_Read+0x11c>
 8001c4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	edc3 7a05 	vstr	s15, [r3, #20]
		hsensors->data.accel[2] = (int16_t)((buffer[4] << 8) | buffer[5]) / 16384.0f;
 8001c56:	7b3b      	ldrb	r3, [r7, #12]
 8001c58:	b21b      	sxth	r3, r3
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	b21a      	sxth	r2, r3
 8001c5e:	7b7b      	ldrb	r3, [r7, #13]
 8001c60:	b21b      	sxth	r3, r3
 8001c62:	4313      	orrs	r3, r2
 8001c64:	b21b      	sxth	r3, r3
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c6e:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001cf8 <MPU6050_Read+0x11c>
 8001c72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	edc3 7a06 	vstr	s15, [r3, #24]
		hsensors->data.gyro[0]  = (int16_t)((buffer[8] << 8) | buffer[9]) / 131.0f;
 8001c7c:	7c3b      	ldrb	r3, [r7, #16]
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	021b      	lsls	r3, r3, #8
 8001c82:	b21a      	sxth	r2, r3
 8001c84:	7c7b      	ldrb	r3, [r7, #17]
 8001c86:	b21b      	sxth	r3, r3
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	ee07 3a90 	vmov	s15, r3
 8001c90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c94:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001cfc <MPU6050_Read+0x120>
 8001c98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	edc3 7a07 	vstr	s15, [r3, #28]
		hsensors->data.gyro[1]  = (int16_t)((buffer[10] << 8) | buffer[11]) / 131.0f;
 8001ca2:	7cbb      	ldrb	r3, [r7, #18]
 8001ca4:	b21b      	sxth	r3, r3
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	b21a      	sxth	r2, r3
 8001caa:	7cfb      	ldrb	r3, [r7, #19]
 8001cac:	b21b      	sxth	r3, r3
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	b21b      	sxth	r3, r3
 8001cb2:	ee07 3a90 	vmov	s15, r3
 8001cb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cba:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001cfc <MPU6050_Read+0x120>
 8001cbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	edc3 7a08 	vstr	s15, [r3, #32]
		hsensors->data.gyro[2]  = (int16_t)((buffer[12] << 8) | buffer[13]) / 131.0f;
 8001cc8:	7d3b      	ldrb	r3, [r7, #20]
 8001cca:	b21b      	sxth	r3, r3
 8001ccc:	021b      	lsls	r3, r3, #8
 8001cce:	b21a      	sxth	r2, r3
 8001cd0:	7d7b      	ldrb	r3, [r7, #21]
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	b21b      	sxth	r3, r3
 8001cd8:	ee07 3a90 	vmov	s15, r3
 8001cdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ce0:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001cfc <MPU6050_Read+0x120>
 8001ce4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	return status;
 8001cee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	46800000 	.word	0x46800000
 8001cfc:	43030000 	.word	0x43030000

08001d00 <HDC1080_Read>:

// ---------------- HDC1080 -----------------
HAL_StatusTypeDef HDC1080_Read(Sensors_I2C_Handle_t *hsensors) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af02      	add	r7, sp, #8
 8001d06:	6078      	str	r0, [r7, #4]
	uint8_t buffer[4];
	HAL_StatusTypeDef status;

	// 1. Apuntar al registro de temperatura (0x00)
	buffer[0] = 0x00;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Master_Transmit(hsensors->hi2c, HDC1080_ADDR, buffer, 1, 100);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	f107 020c 	add.w	r2, r7, #12
 8001d14:	2364      	movs	r3, #100	@ 0x64
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	2301      	movs	r3, #1
 8001d1a:	2180      	movs	r1, #128	@ 0x80
 8001d1c:	f002 ff50 	bl	8004bc0 <HAL_I2C_Master_Transmit>
 8001d20:	4603      	mov	r3, r0
 8001d22:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8001d24:	7dfb      	ldrb	r3, [r7, #23]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <HDC1080_Read+0x2e>
		return status;
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	e048      	b.n	8001dc0 <HDC1080_Read+0xc0>
	}

	// 2. Esperar el tiempo de conversin (aprox 15ms para T+H)
	osDelay(20);
 8001d2e:	2014      	movs	r0, #20
 8001d30:	f007 ffce 	bl	8009cd0 <osDelay>

	// 3. Leer los 4 bytes (Temp MSB, Temp LSB, Hum MSB, Hum LSB)
	status = HAL_I2C_Master_Receive(hsensors->hi2c, HDC1080_ADDR, buffer, 4, 100);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6818      	ldr	r0, [r3, #0]
 8001d38:	f107 020c 	add.w	r2, r7, #12
 8001d3c:	2364      	movs	r3, #100	@ 0x64
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2304      	movs	r3, #4
 8001d42:	2180      	movs	r1, #128	@ 0x80
 8001d44:	f003 f83a 	bl	8004dbc <HAL_I2C_Master_Receive>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8001d4c:	7dfb      	ldrb	r3, [r7, #23]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d135      	bne.n	8001dbe <HDC1080_Read+0xbe>
		uint16_t raw_temp = (buffer[0] << 8) | buffer[1];
 8001d52:	7b3b      	ldrb	r3, [r7, #12]
 8001d54:	b21b      	sxth	r3, r3
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	b21a      	sxth	r2, r3
 8001d5a:	7b7b      	ldrb	r3, [r7, #13]
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	b21b      	sxth	r3, r3
 8001d62:	82bb      	strh	r3, [r7, #20]
		uint16_t raw_hum  = (buffer[2] << 8) | buffer[3];
 8001d64:	7bbb      	ldrb	r3, [r7, #14]
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b21b      	sxth	r3, r3
 8001d74:	827b      	strh	r3, [r7, #18]

		hsensors->data.temperature = ((raw_temp / 65536.0f) * 165.0f) - 40.0f;
 8001d76:	8abb      	ldrh	r3, [r7, #20]
 8001d78:	ee07 3a90 	vmov	s15, r3
 8001d7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d80:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001dc8 <HDC1080_Read+0xc8>
 8001d84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d88:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001dcc <HDC1080_Read+0xcc>
 8001d8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d90:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001dd0 <HDC1080_Read+0xd0>
 8001d94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	edc3 7a01 	vstr	s15, [r3, #4]
		hsensors->data.humidity    = (raw_hum / 65536.0f) * 100.0f;
 8001d9e:	8a7b      	ldrh	r3, [r7, #18]
 8001da0:	ee07 3a90 	vmov	s15, r3
 8001da4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001da8:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001dc8 <HDC1080_Read+0xc8>
 8001dac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001db0:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001dd4 <HDC1080_Read+0xd4>
 8001db4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	return status;
 8001dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	47800000 	.word	0x47800000
 8001dcc:	43250000 	.word	0x43250000
 8001dd0:	42200000 	.word	0x42200000
 8001dd4:	42c80000 	.word	0x42c80000

08001dd8 <LTR390_Read>:
		hsensors->data.light = raw_light * 0.6f; // factor de conversin estimado
	}
	return status;
}*/

HAL_StatusTypeDef LTR390_Read(Sensors_I2C_Handle_t *hsensors) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08a      	sub	sp, #40	@ 0x28
 8001ddc:	af04      	add	r7, sp, #16
 8001dde:	6078      	str	r0, [r7, #4]
	extern uint32_t raw_light_debug; // Declara que usar la variable global
	uint8_t buffer[3];
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hsensors->hi2c, LTR390_ADDR, 0x0D, 1, buffer, 3, 100);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	2364      	movs	r3, #100	@ 0x64
 8001de6:	9302      	str	r3, [sp, #8]
 8001de8:	2303      	movs	r3, #3
 8001dea:	9301      	str	r3, [sp, #4]
 8001dec:	f107 030c 	add.w	r3, r7, #12
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	2301      	movs	r3, #1
 8001df4:	220d      	movs	r2, #13
 8001df6:	21a6      	movs	r1, #166	@ 0xa6
 8001df8:	f003 fb0c 	bl	8005414 <HAL_I2C_Mem_Read>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8001e00:	7dfb      	ldrb	r3, [r7, #23]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d117      	bne.n	8001e36 <LTR390_Read+0x5e>
		uint32_t raw_light = (buffer[2] << 16) | (buffer[1] << 8) | buffer[0];
 8001e06:	7bbb      	ldrb	r3, [r7, #14]
 8001e08:	041a      	lsls	r2, r3, #16
 8001e0a:	7b7b      	ldrb	r3, [r7, #13]
 8001e0c:	021b      	lsls	r3, r3, #8
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	7b3a      	ldrb	r2, [r7, #12]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	613b      	str	r3, [r7, #16]
		raw_light_debug = raw_light; // <- AADE ESTA LNEA
 8001e16:	4a0c      	ldr	r2, [pc, #48]	@ (8001e48 <LTR390_Read+0x70>)
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	6013      	str	r3, [r2, #0]
		hsensors->data.light = raw_light * 0.6f; // factor de conversin estimado
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	ee07 3a90 	vmov	s15, r3
 8001e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e26:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001e4c <LTR390_Read+0x74>
 8001e2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8001e34:	e002      	b.n	8001e3c <LTR390_Read+0x64>
	} else {
		raw_light_debug = 999999; // Error
 8001e36:	4b04      	ldr	r3, [pc, #16]	@ (8001e48 <LTR390_Read+0x70>)
 8001e38:	4a05      	ldr	r2, [pc, #20]	@ (8001e50 <LTR390_Read+0x78>)
 8001e3a:	601a      	str	r2, [r3, #0]
	}
	return status;
 8001e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000838 	.word	0x20000838
 8001e4c:	3f19999a 	.word	0x3f19999a
 8001e50:	000f423f 	.word	0x000f423f

08001e54 <CCS811_WriteEnvData>:
 * @param temp: Temperatura en C
 * @param hum: Humedad relativa en %
 * @return HAL_StatusTypeDef
 */
HAL_StatusTypeDef CCS811_WriteEnvData(Sensors_I2C_Handle_t *hsensors, float temp, float hum)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08a      	sub	sp, #40	@ 0x28
 8001e58:	af04      	add	r7, sp, #16
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e60:	edc7 0a01 	vstr	s1, [r7, #4]

	// El sensor CCS811 espera los datos en un formato especfico.
	// Humedad: (humedad * 512)
	// Temperatura: ((temperatura + 25) * 512)

	uint16_t hum_data = (uint16_t)(hum * 512.0f);
 8001e64:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e68:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001ee0 <CCS811_WriteEnvData+0x8c>
 8001e6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e74:	ee17 3a90 	vmov	r3, s15
 8001e78:	82fb      	strh	r3, [r7, #22]
	uint16_t temp_data = (uint16_t)((temp + 25.0f) * 512.0f);
 8001e7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e7e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001e82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e86:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001ee0 <CCS811_WriteEnvData+0x8c>
 8001e8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e92:	ee17 3a90 	vmov	r3, s15
 8001e96:	82bb      	strh	r3, [r7, #20]

	// Formato: [HUM_MSB, HUM_LSB, TEMP_MSB, TEMP_LSB]
	buffer[0] = (hum_data >> 8) & 0xFF;
 8001e98:	8afb      	ldrh	r3, [r7, #22]
 8001e9a:	0a1b      	lsrs	r3, r3, #8
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	743b      	strb	r3, [r7, #16]
	buffer[1] = hum_data & 0xFF;
 8001ea2:	8afb      	ldrh	r3, [r7, #22]
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	747b      	strb	r3, [r7, #17]
	buffer[2] = (temp_data >> 8) & 0xFF;
 8001ea8:	8abb      	ldrh	r3, [r7, #20]
 8001eaa:	0a1b      	lsrs	r3, r3, #8
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	74bb      	strb	r3, [r7, #18]
	buffer[3] = temp_data & 0xFF;
 8001eb2:	8abb      	ldrh	r3, [r7, #20]
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	74fb      	strb	r3, [r7, #19]

	// Escribir los 4 bytes en el registro ENV_DATA (0x05)
	return HAL_I2C_Mem_Write(hsensors->hi2c, CCS811_ADDR, CCS811_REG_ENV_DATA, 1, buffer, 4, 100);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6818      	ldr	r0, [r3, #0]
 8001ebc:	2364      	movs	r3, #100	@ 0x64
 8001ebe:	9302      	str	r3, [sp, #8]
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	f107 0310 	add.w	r3, r7, #16
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2301      	movs	r3, #1
 8001ecc:	2205      	movs	r2, #5
 8001ece:	21b6      	movs	r1, #182	@ 0xb6
 8001ed0:	f003 f9a6 	bl	8005220 <HAL_I2C_Mem_Write>
 8001ed4:	4603      	mov	r3, r0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	44000000 	.word	0x44000000

08001ee4 <delay_us>:
/**
 * @brief Genera un delay preciso en microsegundos usando el DWT.
 * (Asegrate de habilitar el DWT en main.c)
 */
static void delay_us(uint32_t us)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
    uint32_t start_tick = DWT->CYCCNT;
 8001eec:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <delay_us+0x44>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	617b      	str	r3, [r7, #20]
    uint32_t ticks_por_us = (HAL_RCC_GetHCLKFreq() / 1000000); // ej. 100MHz / 1M = 100 ticks/us
 8001ef2:	f004 fde9 	bl	8006ac8 <HAL_RCC_GetHCLKFreq>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8001f2c <delay_us+0x48>)
 8001efa:	fba2 2303 	umull	r2, r3, r2, r3
 8001efe:	0c9b      	lsrs	r3, r3, #18
 8001f00:	613b      	str	r3, [r7, #16]
    uint32_t delay_ticks = us * ticks_por_us;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	fb02 f303 	mul.w	r3, r2, r3
 8001f0a:	60fb      	str	r3, [r7, #12]

    while ((DWT->CYCCNT - start_tick) < delay_ticks);
 8001f0c:	bf00      	nop
 8001f0e:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <delay_us+0x44>)
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d8f8      	bhi.n	8001f0e <delay_us+0x2a>
}
 8001f1c:	bf00      	nop
 8001f1e:	bf00      	nop
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	e0001000 	.word	0xe0001000
 8001f2c:	431bde83 	.word	0x431bde83

08001f30 <HCSR04_Init>:


/**
 * @brief Inicializa el sensor HC-SR04
 */
void HCSR04_Init(HCSR04_Config_t* config) {
 8001f30:	b5b0      	push	{r4, r5, r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	hcsr04_conf = *config;
 8001f38:	4a12      	ldr	r2, [pc, #72]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4614      	mov	r4, r2
 8001f3e:	461d      	mov	r5, r3
 8001f40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f44:	682b      	ldr	r3, [r5, #0]
 8001f46:	6023      	str	r3, [r4, #0]

	// Iniciar el timer y sus interrupciones
	HAL_TIM_Base_Start(hcsr04_conf.htim);             // Inicia el contador
 8001f48:	4b0e      	ldr	r3, [pc, #56]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f004 fe71 	bl	8006c34 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(hcsr04_conf.htim);         // Habilita la interrupcin de overflow
 8001f52:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f004 fec6 	bl	8006ce8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel); // Habilita la interrupcin de Input Capture
 8001f5c:	4b09      	ldr	r3, [pc, #36]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a08      	ldr	r2, [pc, #32]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f62:	6852      	ldr	r2, [r2, #4]
 8001f64:	4611      	mov	r1, r2
 8001f66:	4618      	mov	r0, r3
 8001f68:	f005 f884 	bl	8007074 <HAL_TIM_IC_Start_IT>

	// Inicializar pin TRIG en LOW
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_RESET);
 8001f6c:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f72:	8991      	ldrh	r1, [r2, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f002 fcc4 	bl	8004904 <HAL_GPIO_WritePin>
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bdb0      	pop	{r4, r5, r7, pc}
 8001f84:	200005fc 	.word	0x200005fc

08001f88 <HCSR04_ReadDistance>:


/**
 * @brief Lee la distancia del sensor (Funcin de Tarea)
 */
HAL_StatusTypeDef HCSR04_ReadDistance(HCSR04_Data_t* data) {
 8001f88:	b5b0      	push	{r4, r5, r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]

    // --- 1. Resetear estado ---
    // Usamos una seccin crtica para asegurarnos de que una interrupcin
    // no ocurra mientras reseteamos las variables.
	taskENTER_CRITICAL();
 8001f90:	f00a fe82 	bl	800cc98 <vPortEnterCritical>
	capture_index = 0;     // Esperando el flanco ascendente
 8001f94:	4b7c      	ldr	r3, [pc, #496]	@ (8002188 <HCSR04_ReadDistance+0x200>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	701a      	strb	r2, [r3, #0]
	timer_overflows = 0;   // Reseteamos el contador de overflows
 8001f9a:	4b7c      	ldr	r3, [pc, #496]	@ (800218c <HCSR04_ReadDistance+0x204>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
	taskEXIT_CRITICAL();
 8001fa0:	f00a feac 	bl	800ccfc <vPortExitCritical>

	// Asegurar que empezamos en flanco ascendente
	__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001fa4:	4b7a      	ldr	r3, [pc, #488]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d10a      	bne.n	8001fc2 <HCSR04_ReadDistance+0x3a>
 8001fac:	4b78      	ldr	r3, [pc, #480]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6a1a      	ldr	r2, [r3, #32]
 8001fb4:	4b76      	ldr	r3, [pc, #472]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 020a 	bic.w	r2, r2, #10
 8001fbe:	621a      	str	r2, [r3, #32]
 8001fc0:	e027      	b.n	8002012 <HCSR04_ReadDistance+0x8a>
 8001fc2:	4b73      	ldr	r3, [pc, #460]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d10a      	bne.n	8001fe0 <HCSR04_ReadDistance+0x58>
 8001fca:	4b71      	ldr	r3, [pc, #452]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6a1b      	ldr	r3, [r3, #32]
 8001fd2:	4a6f      	ldr	r2, [pc, #444]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fd4:	6812      	ldr	r2, [r2, #0]
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001fdc:	6213      	str	r3, [r2, #32]
 8001fde:	e018      	b.n	8002012 <HCSR04_ReadDistance+0x8a>
 8001fe0:	4b6b      	ldr	r3, [pc, #428]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d10a      	bne.n	8001ffe <HCSR04_ReadDistance+0x76>
 8001fe8:	4b69      	ldr	r3, [pc, #420]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	4a67      	ldr	r2, [pc, #412]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001ff2:	6812      	ldr	r2, [r2, #0]
 8001ff4:	6812      	ldr	r2, [r2, #0]
 8001ff6:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8001ffa:	6213      	str	r3, [r2, #32]
 8001ffc:	e009      	b.n	8002012 <HCSR04_ReadDistance+0x8a>
 8001ffe:	4b64      	ldr	r3, [pc, #400]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4a62      	ldr	r2, [pc, #392]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002010:	6213      	str	r3, [r2, #32]
 8002012:	4b5f      	ldr	r3, [pc, #380]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d108      	bne.n	800202c <HCSR04_ReadDistance+0xa4>
 800201a:	4b5d      	ldr	r3, [pc, #372]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4b5b      	ldr	r3, [pc, #364]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6a12      	ldr	r2, [r2, #32]
 8002028:	621a      	str	r2, [r3, #32]
 800202a:	e021      	b.n	8002070 <HCSR04_ReadDistance+0xe8>
 800202c:	4b58      	ldr	r3, [pc, #352]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b04      	cmp	r3, #4
 8002032:	d108      	bne.n	8002046 <HCSR04_ReadDistance+0xbe>
 8002034:	4b56      	ldr	r3, [pc, #344]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a55      	ldr	r2, [pc, #340]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800203c:	6812      	ldr	r2, [r2, #0]
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	6213      	str	r3, [r2, #32]
 8002044:	e014      	b.n	8002070 <HCSR04_ReadDistance+0xe8>
 8002046:	4b52      	ldr	r3, [pc, #328]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b08      	cmp	r3, #8
 800204c:	d108      	bne.n	8002060 <HCSR04_ReadDistance+0xd8>
 800204e:	4b50      	ldr	r3, [pc, #320]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a4e      	ldr	r2, [pc, #312]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	6812      	ldr	r2, [r2, #0]
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	6213      	str	r3, [r2, #32]
 800205e:	e007      	b.n	8002070 <HCSR04_ReadDistance+0xe8>
 8002060:	4b4b      	ldr	r3, [pc, #300]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a4a      	ldr	r2, [pc, #296]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002068:	6812      	ldr	r2, [r2, #0]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	6213      	str	r3, [r2, #32]
	// (Re)iniciar la captura
	HAL_TIM_IC_Start_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 8002070:	4b47      	ldr	r3, [pc, #284]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a46      	ldr	r2, [pc, #280]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002076:	6852      	ldr	r2, [r2, #4]
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f004 fffa 	bl	8007074 <HAL_TIM_IC_Start_IT>

	// --- 2. Enviar pulso de trigger (10us) ---
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_SET);
 8002080:	4b43      	ldr	r3, [pc, #268]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	4a42      	ldr	r2, [pc, #264]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002086:	8991      	ldrh	r1, [r2, #12]
 8002088:	2201      	movs	r2, #1
 800208a:	4618      	mov	r0, r3
 800208c:	f002 fc3a 	bl	8004904 <HAL_GPIO_WritePin>
	delay_us(10); // Esta es la versin DWT que no interfiere con el TIM2
 8002090:	200a      	movs	r0, #10
 8002092:	f7ff ff27 	bl	8001ee4 <delay_us>
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_RESET);
 8002096:	4b3e      	ldr	r3, [pc, #248]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	4a3d      	ldr	r2, [pc, #244]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800209c:	8991      	ldrh	r1, [r2, #12]
 800209e:	2200      	movs	r2, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f002 fc2f 	bl	8004904 <HAL_GPIO_WritePin>

	// --- 3. Esperar a que la ISR complete (libere el semforo) ---
    // Esperamos 100ms. Si no hay eco, reporta timeout.
	if (osSemaphoreAcquire(hcsr04SemaphoreHandle, 100) != osOK) {
 80020a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002194 <HCSR04_ReadDistance+0x20c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2164      	movs	r1, #100	@ 0x64
 80020ac:	4618      	mov	r0, r3
 80020ae:	f007 feb3 	bl	8009e18 <osSemaphoreAcquire>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00c      	beq.n	80020d2 <HCSR04_ReadDistance+0x14a>
		data->is_valid = 0;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	731a      	strb	r2, [r3, #12]
		// Detener la captura si fall para no gastar CPU
		HAL_TIM_IC_Stop_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80020be:	4b34      	ldr	r3, [pc, #208]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a33      	ldr	r2, [pc, #204]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 80020c4:	6852      	ldr	r2, [r2, #4]
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f005 f8ed 	bl	80072a8 <HAL_TIM_IC_Stop_IT>
		return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e055      	b.n	800217e <HCSR04_ReadDistance+0x1f6>
	}

	// --- 4. Calcular y copiar los datos ---
	uint32_t echo_time;
    uint32_t timer_period = hcsr04_conf.htim->Init.Period + 1; // 1000
 80020d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	3301      	adds	r3, #1
 80020da:	617b      	str	r3, [r7, #20]

    // Clculo robusto (maneja 0, 1 o N overflows)
    // (ValorFinal + (Overlows * Periodo)) - ValorInicial
	echo_time = (capture_values[1] + (timer_overflows * timer_period)) - capture_values[0];
 80020dc:	4b2e      	ldr	r3, [pc, #184]	@ (8002198 <HCSR04_ReadDistance+0x210>)
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	4b2a      	ldr	r3, [pc, #168]	@ (800218c <HCSR04_ReadDistance+0x204>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6979      	ldr	r1, [r7, #20]
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	441a      	add	r2, r3
 80020ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002198 <HCSR04_ReadDistance+0x210>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	613b      	str	r3, [r7, #16]

	// Guardar en la estructura de datos
	g_hcsr04_data.echo_time_us = echo_time;
 80020f4:	4a29      	ldr	r2, [pc, #164]	@ (800219c <HCSR04_ReadDistance+0x214>)
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	6093      	str	r3, [r2, #8]
	float distance_cm = (echo_time * 0.0343f) / 2.0f;
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	ee07 3a90 	vmov	s15, r3
 8002100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002104:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80021a0 <HCSR04_ReadDistance+0x218>
 8002108:	ee27 7a87 	vmul.f32	s14, s15, s14
 800210c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002110:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002114:	edc7 7a03 	vstr	s15, [r7, #12]

	if (distance_cm >= 2.0f && distance_cm <= 400.0f) {
 8002118:	edd7 7a03 	vldr	s15, [r7, #12]
 800211c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002120:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002128:	db18      	blt.n	800215c <HCSR04_ReadDistance+0x1d4>
 800212a:	edd7 7a03 	vldr	s15, [r7, #12]
 800212e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80021a4 <HCSR04_ReadDistance+0x21c>
 8002132:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213a:	d80f      	bhi.n	800215c <HCSR04_ReadDistance+0x1d4>
		g_hcsr04_data.distance_cm = distance_cm;
 800213c:	4a17      	ldr	r2, [pc, #92]	@ (800219c <HCSR04_ReadDistance+0x214>)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6013      	str	r3, [r2, #0]
		g_hcsr04_data.distance_mm = distance_cm * 10.0f;
 8002142:	edd7 7a03 	vldr	s15, [r7, #12]
 8002146:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800214a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214e:	4b13      	ldr	r3, [pc, #76]	@ (800219c <HCSR04_ReadDistance+0x214>)
 8002150:	edc3 7a01 	vstr	s15, [r3, #4]
		g_hcsr04_data.is_valid = 1;
 8002154:	4b11      	ldr	r3, [pc, #68]	@ (800219c <HCSR04_ReadDistance+0x214>)
 8002156:	2201      	movs	r2, #1
 8002158:	731a      	strb	r2, [r3, #12]
 800215a:	e002      	b.n	8002162 <HCSR04_ReadDistance+0x1da>
	} else {
		g_hcsr04_data.is_valid = 0; // Falla si est fuera de rango
 800215c:	4b0f      	ldr	r3, [pc, #60]	@ (800219c <HCSR04_ReadDistance+0x214>)
 800215e:	2200      	movs	r2, #0
 8002160:	731a      	strb	r2, [r3, #12]
	}
	g_hcsr04_data.timestamp = HAL_GetTick();
 8002162:	f001 fd5b 	bl	8003c1c <HAL_GetTick>
 8002166:	4603      	mov	r3, r0
 8002168:	4a0c      	ldr	r2, [pc, #48]	@ (800219c <HCSR04_ReadDistance+0x214>)
 800216a:	6113      	str	r3, [r2, #16]

	// 5. Copiar el resultado a la variable del caller
	*data = g_hcsr04_data;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a0b      	ldr	r2, [pc, #44]	@ (800219c <HCSR04_ReadDistance+0x214>)
 8002170:	461c      	mov	r4, r3
 8002172:	4615      	mov	r5, r2
 8002174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002178:	682b      	ldr	r3, [r5, #0]
 800217a:	6023      	str	r3, [r4, #0]

	return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bdb0      	pop	{r4, r5, r7, pc}
 8002186:	bf00      	nop
 8002188:	20000610 	.word	0x20000610
 800218c:	20000614 	.word	0x20000614
 8002190:	200005fc 	.word	0x200005fc
 8002194:	20000870 	.word	0x20000870
 8002198:	20000618 	.word	0x20000618
 800219c:	20000620 	.word	0x20000620
 80021a0:	3d0c7e28 	.word	0x3d0c7e28
 80021a4:	43c80000 	.word	0x43c80000

080021a8 <HCSR04_InputCaptureCallback>:

/**
 * @brief Callback de Input Capture (ISR)
 * LLAMAR DESDE HAL_TIM_IC_CaptureCallback en stm32f4xx_it.c
 */
void HCSR04_InputCaptureCallback(TIM_HandleTypeDef* htim) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
	if (htim->Channel == hcsr04_conf.tim_channel) { // Comprobar el canal
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	7f1b      	ldrb	r3, [r3, #28]
 80021b4:	461a      	mov	r2, r3
 80021b6:	4b8b      	ldr	r3, [pc, #556]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	f040 810d 	bne.w	80023da <HCSR04_InputCaptureCallback+0x232>

		if (capture_index == 0) {
 80021c0:	4b89      	ldr	r3, [pc, #548]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d17f      	bne.n	80022ca <HCSR04_InputCaptureCallback+0x122>
			// --- 1. Flanco Ascendente (Inicio del Eco) ---
			capture_values[0] = HAL_TIM_ReadCapturedValue(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80021ca:	4b86      	ldr	r3, [pc, #536]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a85      	ldr	r2, [pc, #532]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021d0:	6852      	ldr	r2, [r2, #4]
 80021d2:	4611      	mov	r1, r2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f005 fc2b 	bl	8007a30 <HAL_TIM_ReadCapturedValue>
 80021da:	4603      	mov	r3, r0
 80021dc:	4a83      	ldr	r2, [pc, #524]	@ (80023ec <HCSR04_InputCaptureCallback+0x244>)
 80021de:	6013      	str	r3, [r2, #0]

            // Reseteamos el contador de overflows *despus* de capturar el inicio
            // Esto es lo que hace la lgica del tutorial (implcitamente)
			timer_overflows = 0;
 80021e0:	4b83      	ldr	r3, [pc, #524]	@ (80023f0 <HCSR04_InputCaptureCallback+0x248>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
			capture_index = 1; // Ahora esperamos el flanco descendente
 80021e6:	4b80      	ldr	r3, [pc, #512]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80021e8:	2201      	movs	r2, #1
 80021ea:	701a      	strb	r2, [r3, #0]

			// Cambiar a flanco descendente
			__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 80021ec:	4b7d      	ldr	r3, [pc, #500]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10a      	bne.n	800220a <HCSR04_InputCaptureCallback+0x62>
 80021f4:	4b7b      	ldr	r3, [pc, #492]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6a1a      	ldr	r2, [r3, #32]
 80021fc:	4b79      	ldr	r3, [pc, #484]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 020a 	bic.w	r2, r2, #10
 8002206:	621a      	str	r2, [r3, #32]
 8002208:	e027      	b.n	800225a <HCSR04_InputCaptureCallback+0xb2>
 800220a:	4b76      	ldr	r3, [pc, #472]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	2b04      	cmp	r3, #4
 8002210:	d10a      	bne.n	8002228 <HCSR04_InputCaptureCallback+0x80>
 8002212:	4b74      	ldr	r3, [pc, #464]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	4a72      	ldr	r2, [pc, #456]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800221c:	6812      	ldr	r2, [r2, #0]
 800221e:	6812      	ldr	r2, [r2, #0]
 8002220:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002224:	6213      	str	r3, [r2, #32]
 8002226:	e018      	b.n	800225a <HCSR04_InputCaptureCallback+0xb2>
 8002228:	4b6e      	ldr	r3, [pc, #440]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b08      	cmp	r3, #8
 800222e:	d10a      	bne.n	8002246 <HCSR04_InputCaptureCallback+0x9e>
 8002230:	4b6c      	ldr	r3, [pc, #432]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	4a6a      	ldr	r2, [pc, #424]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800223a:	6812      	ldr	r2, [r2, #0]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002242:	6213      	str	r3, [r2, #32]
 8002244:	e009      	b.n	800225a <HCSR04_InputCaptureCallback+0xb2>
 8002246:	4b67      	ldr	r3, [pc, #412]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	4a65      	ldr	r2, [pc, #404]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002250:	6812      	ldr	r2, [r2, #0]
 8002252:	6812      	ldr	r2, [r2, #0]
 8002254:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002258:	6213      	str	r3, [r2, #32]
 800225a:	4b62      	ldr	r3, [pc, #392]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10a      	bne.n	8002278 <HCSR04_InputCaptureCallback+0xd0>
 8002262:	4b60      	ldr	r3, [pc, #384]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6a1a      	ldr	r2, [r3, #32]
 800226a:	4b5e      	ldr	r3, [pc, #376]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f042 0202 	orr.w	r2, r2, #2
 8002274:	621a      	str	r2, [r3, #32]
			// Despertar a la tarea!
            // Usamos 'FromISR' para seguridad en la interrupcin
			osSemaphoreRelease(hcsr04SemaphoreHandle);
		}
	}
}
 8002276:	e0b0      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
			__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002278:	4b5a      	ldr	r3, [pc, #360]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b04      	cmp	r3, #4
 800227e:	d10a      	bne.n	8002296 <HCSR04_InputCaptureCallback+0xee>
 8002280:	4b58      	ldr	r3, [pc, #352]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4a56      	ldr	r2, [pc, #344]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800228a:	6812      	ldr	r2, [r2, #0]
 800228c:	6812      	ldr	r2, [r2, #0]
 800228e:	f043 0320 	orr.w	r3, r3, #32
 8002292:	6213      	str	r3, [r2, #32]
 8002294:	e0a1      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
 8002296:	4b53      	ldr	r3, [pc, #332]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b08      	cmp	r3, #8
 800229c:	d10a      	bne.n	80022b4 <HCSR04_InputCaptureCallback+0x10c>
 800229e:	4b51      	ldr	r3, [pc, #324]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	4a4f      	ldr	r2, [pc, #316]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022a8:	6812      	ldr	r2, [r2, #0]
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022b0:	6213      	str	r3, [r2, #32]
 80022b2:	e092      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
 80022b4:	4b4b      	ldr	r3, [pc, #300]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	4a49      	ldr	r2, [pc, #292]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022be:	6812      	ldr	r2, [r2, #0]
 80022c0:	6812      	ldr	r2, [r2, #0]
 80022c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80022c6:	6213      	str	r3, [r2, #32]
}
 80022c8:	e087      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
		} else if (capture_index == 1) {
 80022ca:	4b47      	ldr	r3, [pc, #284]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	f040 8082 	bne.w	80023da <HCSR04_InputCaptureCallback+0x232>
			capture_values[1] = HAL_TIM_ReadCapturedValue(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80022d6:	4b43      	ldr	r3, [pc, #268]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a42      	ldr	r2, [pc, #264]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022dc:	6852      	ldr	r2, [r2, #4]
 80022de:	4611      	mov	r1, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f005 fba5 	bl	8007a30 <HAL_TIM_ReadCapturedValue>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4a40      	ldr	r2, [pc, #256]	@ (80023ec <HCSR04_InputCaptureCallback+0x244>)
 80022ea:	6053      	str	r3, [r2, #4]
			HAL_TIM_IC_Stop_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80022ec:	4b3d      	ldr	r3, [pc, #244]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a3c      	ldr	r2, [pc, #240]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022f2:	6852      	ldr	r2, [r2, #4]
 80022f4:	4611      	mov	r1, r2
 80022f6:	4618      	mov	r0, r3
 80022f8:	f004 ffd6 	bl	80072a8 <HAL_TIM_IC_Stop_IT>
			capture_index = 0;
 80022fc:	4b3a      	ldr	r3, [pc, #232]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002302:	4b38      	ldr	r3, [pc, #224]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10a      	bne.n	8002320 <HCSR04_InputCaptureCallback+0x178>
 800230a:	4b36      	ldr	r3, [pc, #216]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6a1a      	ldr	r2, [r3, #32]
 8002312:	4b34      	ldr	r3, [pc, #208]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 020a 	bic.w	r2, r2, #10
 800231c:	621a      	str	r2, [r3, #32]
 800231e:	e027      	b.n	8002370 <HCSR04_InputCaptureCallback+0x1c8>
 8002320:	4b30      	ldr	r3, [pc, #192]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b04      	cmp	r3, #4
 8002326:	d10a      	bne.n	800233e <HCSR04_InputCaptureCallback+0x196>
 8002328:	4b2e      	ldr	r3, [pc, #184]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	4a2c      	ldr	r2, [pc, #176]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	6812      	ldr	r2, [r2, #0]
 8002336:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800233a:	6213      	str	r3, [r2, #32]
 800233c:	e018      	b.n	8002370 <HCSR04_InputCaptureCallback+0x1c8>
 800233e:	4b29      	ldr	r3, [pc, #164]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b08      	cmp	r3, #8
 8002344:	d10a      	bne.n	800235c <HCSR04_InputCaptureCallback+0x1b4>
 8002346:	4b27      	ldr	r3, [pc, #156]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	4a25      	ldr	r2, [pc, #148]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002350:	6812      	ldr	r2, [r2, #0]
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002358:	6213      	str	r3, [r2, #32]
 800235a:	e009      	b.n	8002370 <HCSR04_InputCaptureCallback+0x1c8>
 800235c:	4b21      	ldr	r3, [pc, #132]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	4a1f      	ldr	r2, [pc, #124]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	6812      	ldr	r2, [r2, #0]
 800236a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800236e:	6213      	str	r3, [r2, #32]
 8002370:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d108      	bne.n	800238a <HCSR04_InputCaptureCallback+0x1e2>
 8002378:	4b1a      	ldr	r3, [pc, #104]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	4b19      	ldr	r3, [pc, #100]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6a12      	ldr	r2, [r2, #32]
 8002386:	621a      	str	r2, [r3, #32]
 8002388:	e021      	b.n	80023ce <HCSR04_InputCaptureCallback+0x226>
 800238a:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b04      	cmp	r3, #4
 8002390:	d108      	bne.n	80023a4 <HCSR04_InputCaptureCallback+0x1fc>
 8002392:	4b14      	ldr	r3, [pc, #80]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a12      	ldr	r2, [pc, #72]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800239a:	6812      	ldr	r2, [r2, #0]
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	6a1b      	ldr	r3, [r3, #32]
 80023a0:	6213      	str	r3, [r2, #32]
 80023a2:	e014      	b.n	80023ce <HCSR04_InputCaptureCallback+0x226>
 80023a4:	4b0f      	ldr	r3, [pc, #60]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2b08      	cmp	r3, #8
 80023aa:	d108      	bne.n	80023be <HCSR04_InputCaptureCallback+0x216>
 80023ac:	4b0d      	ldr	r3, [pc, #52]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a0c      	ldr	r2, [pc, #48]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023b4:	6812      	ldr	r2, [r2, #0]
 80023b6:	6812      	ldr	r2, [r2, #0]
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	6213      	str	r3, [r2, #32]
 80023bc:	e007      	b.n	80023ce <HCSR04_InputCaptureCallback+0x226>
 80023be:	4b09      	ldr	r3, [pc, #36]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a07      	ldr	r2, [pc, #28]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	6812      	ldr	r2, [r2, #0]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	6213      	str	r3, [r2, #32]
			osSemaphoreRelease(hcsr04SemaphoreHandle);
 80023ce:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <HCSR04_InputCaptureCallback+0x24c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f007 fd72 	bl	8009ebc <osSemaphoreRelease>
}
 80023d8:	e7ff      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	200005fc 	.word	0x200005fc
 80023e8:	20000610 	.word	0x20000610
 80023ec:	20000618 	.word	0x20000618
 80023f0:	20000614 	.word	0x20000614
 80023f4:	20000870 	.word	0x20000870

080023f8 <HCSR04_TimerOverflowCallback>:

/**
 * @brief Callback de Overflow del Timer (ISR)
 * LLAMAR DESDE HAL_TIM_PeriodElapsedCallback
 */
void HCSR04_TimerOverflowCallback(TIM_HandleTypeDef* htim) {
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	if (htim == hcsr04_conf.htim) {
 8002400:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <HCSR04_TimerOverflowCallback+0x34>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	429a      	cmp	r2, r3
 8002408:	d109      	bne.n	800241e <HCSR04_TimerOverflowCallback+0x26>
        // Solo contar si la medicin est activa
        // (es decir, despus del flanco ascendente)
		if (capture_index == 1) {
 800240a:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <HCSR04_TimerOverflowCallback+0x38>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	b2db      	uxtb	r3, r3
 8002410:	2b01      	cmp	r3, #1
 8002412:	d104      	bne.n	800241e <HCSR04_TimerOverflowCallback+0x26>
			timer_overflows++;
 8002414:	4b07      	ldr	r3, [pc, #28]	@ (8002434 <HCSR04_TimerOverflowCallback+0x3c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	3301      	adds	r3, #1
 800241a:	4a06      	ldr	r2, [pc, #24]	@ (8002434 <HCSR04_TimerOverflowCallback+0x3c>)
 800241c:	6013      	str	r3, [r2, #0]
		}
	}
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	200005fc 	.word	0x200005fc
 8002430:	20000610 	.word	0x20000610
 8002434:	20000614 	.word	0x20000614

08002438 <LoRa_Init>:
 *      Author: joadj
 */
#include "LoRa_RYLR998.h"
#include "cmsis_os.h"

HAL_StatusTypeDef LoRa_Init(LoRa_t *lora, UART_HandleTypeDef *huart) {
 8002438:	b590      	push	{r4, r7, lr}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
	lora->huart = huart;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	601a      	str	r2, [r3, #0]
	memset(lora->buffer, 0, sizeof(lora->buffer));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3304      	adds	r3, #4
 800244c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f00c fee2 	bl	800f21c <memset>

	// Prueba de comunicacin
	const char *cmd = "AT\r\n";
 8002458:	4b0b      	ldr	r3, [pc, #44]	@ (8002488 <LoRa_Init+0x50>)
 800245a:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681c      	ldr	r4, [r3, #0]
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f7fd ff0d 	bl	8000280 <strlen>
 8002466:	4603      	mov	r3, r0
 8002468:	b29a      	uxth	r2, r3
 800246a:	2364      	movs	r3, #100	@ 0x64
 800246c:	68f9      	ldr	r1, [r7, #12]
 800246e:	4620      	mov	r0, r4
 8002470:	f006 f854 	bl	800851c <HAL_UART_Transmit>
	return LoRa_ReadResponse(lora, 500);
 8002474:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f807 	bl	800248c <LoRa_ReadResponse>
 800247e:	4603      	mov	r3, r0
}
 8002480:	4618      	mov	r0, r3
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	08011cd0 	.word	0x08011cd0

0800248c <LoRa_ReadResponse>:

HAL_StatusTypeDef LoRa_ReadResponse(LoRa_t *lora, uint32_t timeout) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
	memset(lora->buffer, 0, sizeof(lora->buffer));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3304      	adds	r3, #4
 800249a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800249e:	2100      	movs	r1, #0
 80024a0:	4618      	mov	r0, r3
 80024a2:	f00c febb 	bl	800f21c <memset>
	return HAL_UART_Receive(lora->huart, (uint8_t*)lora->buffer, sizeof(lora->buffer)-1, timeout);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	1d19      	adds	r1, r3, #4
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	22ff      	movs	r2, #255	@ 0xff
 80024b2:	f006 f8be 	bl	8008632 <HAL_UART_Receive>
 80024b6:	4603      	mov	r3, r0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <LoRa_Setup>:

	// No esperamos la respuesta "+OK". Asumimos que funcion.
	return status;
}

HAL_StatusTypeDef LoRa_Setup(LoRa_t *lora, const char *addr, const char *netid, const char *band) {
 80024c0:	b590      	push	{r4, r7, lr}
 80024c2:	b095      	sub	sp, #84	@ 0x54
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
 80024cc:	603b      	str	r3, [r7, #0]
	char cmd[64];

	// Direccin local
	snprintf(cmd, sizeof(cmd), "AT+ADDRESS=%s\r\n", addr);
 80024ce:	f107 0010 	add.w	r0, r7, #16
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	4a34      	ldr	r2, [pc, #208]	@ (80025a8 <LoRa_Setup+0xe8>)
 80024d6:	2140      	movs	r1, #64	@ 0x40
 80024d8:	f00c fd70 	bl	800efbc <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681c      	ldr	r4, [r3, #0]
 80024e0:	f107 0310 	add.w	r3, r7, #16
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7fd fecb 	bl	8000280 <strlen>
 80024ea:	4603      	mov	r3, r0
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	f107 0110 	add.w	r1, r7, #16
 80024f2:	2364      	movs	r3, #100	@ 0x64
 80024f4:	4620      	mov	r0, r4
 80024f6:	f006 f811 	bl	800851c <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 80024fa:	21c8      	movs	r1, #200	@ 0xc8
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f7ff ffc5 	bl	800248c <LoRa_ReadResponse>

	// Red
	snprintf(cmd, sizeof(cmd), "AT+NETWORKID=%s\r\n", netid);
 8002502:	f107 0010 	add.w	r0, r7, #16
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a28      	ldr	r2, [pc, #160]	@ (80025ac <LoRa_Setup+0xec>)
 800250a:	2140      	movs	r1, #64	@ 0x40
 800250c:	f00c fd56 	bl	800efbc <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681c      	ldr	r4, [r3, #0]
 8002514:	f107 0310 	add.w	r3, r7, #16
 8002518:	4618      	mov	r0, r3
 800251a:	f7fd feb1 	bl	8000280 <strlen>
 800251e:	4603      	mov	r3, r0
 8002520:	b29a      	uxth	r2, r3
 8002522:	f107 0110 	add.w	r1, r7, #16
 8002526:	2364      	movs	r3, #100	@ 0x64
 8002528:	4620      	mov	r0, r4
 800252a:	f005 fff7 	bl	800851c <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 800252e:	21c8      	movs	r1, #200	@ 0xc8
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f7ff ffab 	bl	800248c <LoRa_ReadResponse>

	// Banda de frecuencia
	snprintf(cmd, sizeof(cmd), "AT+BAND=%s\r\n", band);
 8002536:	f107 0010 	add.w	r0, r7, #16
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	4a1c      	ldr	r2, [pc, #112]	@ (80025b0 <LoRa_Setup+0xf0>)
 800253e:	2140      	movs	r1, #64	@ 0x40
 8002540:	f00c fd3c 	bl	800efbc <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681c      	ldr	r4, [r3, #0]
 8002548:	f107 0310 	add.w	r3, r7, #16
 800254c:	4618      	mov	r0, r3
 800254e:	f7fd fe97 	bl	8000280 <strlen>
 8002552:	4603      	mov	r3, r0
 8002554:	b29a      	uxth	r2, r3
 8002556:	f107 0110 	add.w	r1, r7, #16
 800255a:	2364      	movs	r3, #100	@ 0x64
 800255c:	4620      	mov	r0, r4
 800255e:	f005 ffdd 	bl	800851c <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 8002562:	21c8      	movs	r1, #200	@ 0xc8
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f7ff ff91 	bl	800248c <LoRa_ReadResponse>

	// Configurar parmetros RF (SF=9, BW=125kHz, CR=4/5, Preamble=12)
	snprintf(cmd, sizeof(cmd), "AT+PARAMETER=9,7,1,12\r\n");
 800256a:	f107 0310 	add.w	r3, r7, #16
 800256e:	4a11      	ldr	r2, [pc, #68]	@ (80025b4 <LoRa_Setup+0xf4>)
 8002570:	2140      	movs	r1, #64	@ 0x40
 8002572:	4618      	mov	r0, r3
 8002574:	f00c fd22 	bl	800efbc <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681c      	ldr	r4, [r3, #0]
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	4618      	mov	r0, r3
 8002582:	f7fd fe7d 	bl	8000280 <strlen>
 8002586:	4603      	mov	r3, r0
 8002588:	b29a      	uxth	r2, r3
 800258a:	f107 0110 	add.w	r1, r7, #16
 800258e:	2364      	movs	r3, #100	@ 0x64
 8002590:	4620      	mov	r0, r4
 8002592:	f005 ffc3 	bl	800851c <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 8002596:	21c8      	movs	r1, #200	@ 0xc8
 8002598:	68f8      	ldr	r0, [r7, #12]
 800259a:	f7ff ff77 	bl	800248c <LoRa_ReadResponse>

	return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3754      	adds	r7, #84	@ 0x54
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd90      	pop	{r4, r7, pc}
 80025a8:	08011cec 	.word	0x08011cec
 80025ac:	08011cfc 	.word	0x08011cfc
 80025b0:	08011d10 	.word	0x08011d10
 80025b4:	08011d20 	.word	0x08011d20

080025b8 <Serial_Init>:

/**
 * @brief Inicializa el mdulo de salida serial
 * @param huart Handle de UART
 */
void Serial_Init(UART_HandleTypeDef* huart) {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
    huart_serial = huart;
 80025c0:	4a06      	ldr	r2, [pc, #24]	@ (80025dc <Serial_Init+0x24>)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6013      	str	r3, [r2, #0]

    // Mensaje de inicio
    Serial_PrintString("HC-SR04, GPS Monitor & GY-91\r\n");
 80025c6:	4806      	ldr	r0, [pc, #24]	@ (80025e0 <Serial_Init+0x28>)
 80025c8:	f000 f84c 	bl	8002664 <Serial_PrintString>
    Serial_PrintString("Initializing sensors...\r\n");
 80025cc:	4805      	ldr	r0, [pc, #20]	@ (80025e4 <Serial_Init+0x2c>)
 80025ce:	f000 f849 	bl	8002664 <Serial_PrintString>
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000634 	.word	0x20000634
 80025e0:	08011d38 	.word	0x08011d38
 80025e4:	08011d58 	.word	0x08011d58

080025e8 <Serial_PrintHCSR04Data>:

/**
 * @brief Imprime los datos del sensor HC-SR04
 * @param data Estructura con los datos del sensor
 */
void Serial_PrintHCSR04Data(HCSR04_Data_t* data) {
 80025e8:	b5b0      	push	{r4, r5, r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af06      	add	r7, sp, #24
 80025ee:	6078      	str	r0, [r7, #4]
    if (data->is_valid) {
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	7b1b      	ldrb	r3, [r3, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d01e      	beq.n	8002636 <Serial_PrintHCSR04Data+0x4e>
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
                "\n[Ultrasonico] -> Distance: %.2f cm (%.1f mm) | Echo: %lu us | Time: %lu ms\r\n",
                data->distance_cm,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7fd ffab 	bl	8000558 <__aeabi_f2d>
 8002602:	4604      	mov	r4, r0
 8002604:	460d      	mov	r5, r1
                data->distance_mm,
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 800260a:	4618      	mov	r0, r3
 800260c:	f7fd ffa4 	bl	8000558 <__aeabi_f2d>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	6879      	ldr	r1, [r7, #4]
 8002616:	6889      	ldr	r1, [r1, #8]
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	6900      	ldr	r0, [r0, #16]
 800261c:	9005      	str	r0, [sp, #20]
 800261e:	9104      	str	r1, [sp, #16]
 8002620:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002624:	e9cd 4500 	strd	r4, r5, [sp]
 8002628:	4a0b      	ldr	r2, [pc, #44]	@ (8002658 <Serial_PrintHCSR04Data+0x70>)
 800262a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800262e:	480b      	ldr	r0, [pc, #44]	@ (800265c <Serial_PrintHCSR04Data+0x74>)
 8002630:	f00c fcc4 	bl	800efbc <sniprintf>
 8002634:	e008      	b.n	8002648 <Serial_PrintHCSR04Data+0x60>
                data->echo_time_us,
                data->timestamp);
    } else {
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 8002636:	f001 faf1 	bl	8003c1c <HAL_GetTick>
 800263a:	4603      	mov	r3, r0
 800263c:	4a08      	ldr	r2, [pc, #32]	@ (8002660 <Serial_PrintHCSR04Data+0x78>)
 800263e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002642:	4806      	ldr	r0, [pc, #24]	@ (800265c <Serial_PrintHCSR04Data+0x74>)
 8002644:	f00c fcba 	bl	800efbc <sniprintf>
                "\nInvalid measurement | Time: %lu ms\r\n",
                HAL_GetTick());
    }

    Serial_PrintString(serial_buffer);
 8002648:	4804      	ldr	r0, [pc, #16]	@ (800265c <Serial_PrintHCSR04Data+0x74>)
 800264a:	f000 f80b 	bl	8002664 <Serial_PrintString>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bdb0      	pop	{r4, r5, r7, pc}
 8002656:	bf00      	nop
 8002658:	08011d74 	.word	0x08011d74
 800265c:	20000638 	.word	0x20000638
 8002660:	08011dc4 	.word	0x08011dc4

08002664 <Serial_PrintString>:

/**
 * @brief Enva una cadena por UART usando DMA
 * @param str Cadena a enviar
 */
void Serial_PrintString(const char* str) {
 8002664:	b590      	push	{r4, r7, lr}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
    // Esperar por el semforo (bloqueo hasta que la transmisin anterior termine)
   // if (osSemaphoreAcquire(serialSemaphoreHandle, 500) == osOK) {
        // Enviar por DMA
        HAL_UART_Transmit(huart_serial, (uint8_t*)str, strlen(str),500);
 800266c:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <Serial_PrintString+0x2c>)
 800266e:	681c      	ldr	r4, [r3, #0]
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f7fd fe05 	bl	8000280 <strlen>
 8002676:	4603      	mov	r3, r0
 8002678:	b29a      	uxth	r2, r3
 800267a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4620      	mov	r0, r4
 8002682:	f005 ff4b 	bl	800851c <HAL_UART_Transmit>
        // El semforo se libera en el callback de transmisin completa
    //}
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	bd90      	pop	{r4, r7, pc}
 800268e:	bf00      	nop
 8002690:	20000634 	.word	0x20000634

08002694 <Serial_TxComplete_Callback>:

/**
 * @brief Callback de transmisin completa (llamado desde la interrupcin)
 * @param huart Handle de UART
 */
void Serial_TxComplete_Callback(UART_HandleTypeDef* huart) {
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
    if (huart == huart_serial) {
 800269c:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <Serial_TxComplete_Callback+0x24>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d104      	bne.n	80026b0 <Serial_TxComplete_Callback+0x1c>
        // Liberar semforo para permitir prxima transmisin
        osSemaphoreRelease(serialSemaphoreHandle);
 80026a6:	4b05      	ldr	r3, [pc, #20]	@ (80026bc <Serial_TxComplete_Callback+0x28>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f007 fc06 	bl	8009ebc <osSemaphoreRelease>
    }
}
 80026b0:	bf00      	nop
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	20000634 	.word	0x20000634
 80026bc:	20000874 	.word	0x20000874

080026c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	607b      	str	r3, [r7, #4]
 80026ca:	4b17      	ldr	r3, [pc, #92]	@ (8002728 <MX_DMA_Init+0x68>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	4a16      	ldr	r2, [pc, #88]	@ (8002728 <MX_DMA_Init+0x68>)
 80026d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80026d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d6:	4b14      	ldr	r3, [pc, #80]	@ (8002728 <MX_DMA_Init+0x68>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026de:	607b      	str	r3, [r7, #4]
 80026e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	603b      	str	r3, [r7, #0]
 80026e6:	4b10      	ldr	r3, [pc, #64]	@ (8002728 <MX_DMA_Init+0x68>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ea:	4a0f      	ldr	r2, [pc, #60]	@ (8002728 <MX_DMA_Init+0x68>)
 80026ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002728 <MX_DMA_Init+0x68>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026fa:	603b      	str	r3, [r7, #0]
 80026fc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80026fe:	2200      	movs	r2, #0
 8002700:	2105      	movs	r1, #5
 8002702:	2010      	movs	r0, #16
 8002704:	f001 fb4e 	bl	8003da4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002708:	2010      	movs	r0, #16
 800270a:	f001 fb67 	bl	8003ddc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800270e:	2200      	movs	r2, #0
 8002710:	2105      	movs	r1, #5
 8002712:	2046      	movs	r0, #70	@ 0x46
 8002714:	f001 fb46 	bl	8003da4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002718:	2046      	movs	r0, #70	@ 0x46
 800271a:	f001 fb5f 	bl	8003ddc <HAL_NVIC_EnableIRQ>

}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40023800 	.word	0x40023800

0800272c <__io_putchar>:

/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/
/* USER CODE BEGIN Variables */
int __io_putchar(int ch) {
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002734:	1d39      	adds	r1, r7, #4
 8002736:	f04f 33ff 	mov.w	r3, #4294967295
 800273a:	2201      	movs	r2, #1
 800273c:	4803      	ldr	r0, [pc, #12]	@ (800274c <__io_putchar+0x20>)
 800273e:	f005 feed 	bl	800851c <HAL_UART_Transmit>
	return ch;
 8002742:	687b      	ldr	r3, [r7, #4]
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	20000a40 	.word	0x20000a40

08002750 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* creation of hcsr04Semaphore */
	hcsr04SemaphoreHandle = osSemaphoreNew(1, 0, &hcsr04Semaphore_attributes);
 8002754:	4a40      	ldr	r2, [pc, #256]	@ (8002858 <MX_FREERTOS_Init+0x108>)
 8002756:	2100      	movs	r1, #0
 8002758:	2001      	movs	r0, #1
 800275a:	f007 fad4 	bl	8009d06 <osSemaphoreNew>
 800275e:	4603      	mov	r3, r0
 8002760:	4a3e      	ldr	r2, [pc, #248]	@ (800285c <MX_FREERTOS_Init+0x10c>)
 8002762:	6013      	str	r3, [r2, #0]

	/* creation of serialSemaphore */
	serialSemaphoreHandle = osSemaphoreNew(1, 1, &serialSemaphore_attributes);
 8002764:	4a3e      	ldr	r2, [pc, #248]	@ (8002860 <MX_FREERTOS_Init+0x110>)
 8002766:	2101      	movs	r1, #1
 8002768:	2001      	movs	r0, #1
 800276a:	f007 facc 	bl	8009d06 <osSemaphoreNew>
 800276e:	4603      	mov	r3, r0
 8002770:	4a3c      	ldr	r2, [pc, #240]	@ (8002864 <MX_FREERTOS_Init+0x114>)
 8002772:	6013      	str	r3, [r2, #0]

	/* creation of imuSemaphore */
	imuSemaphoreHandle = osSemaphoreNew(1, 1, &imuSemaphore_attributes);
 8002774:	4a3c      	ldr	r2, [pc, #240]	@ (8002868 <MX_FREERTOS_Init+0x118>)
 8002776:	2101      	movs	r1, #1
 8002778:	2001      	movs	r0, #1
 800277a:	f007 fac4 	bl	8009d06 <osSemaphoreNew>
 800277e:	4603      	mov	r3, r0
 8002780:	4a3a      	ldr	r2, [pc, #232]	@ (800286c <MX_FREERTOS_Init+0x11c>)
 8002782:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of sensorDataQueue */
	sensorDataQueueHandle = osMessageQueueNew (5, sizeof(SensorData_t), &sensorDataQueue_attributes);
 8002784:	4a3a      	ldr	r2, [pc, #232]	@ (8002870 <MX_FREERTOS_Init+0x120>)
 8002786:	2130      	movs	r1, #48	@ 0x30
 8002788:	2005      	movs	r0, #5
 800278a:	f007 fbdb 	bl	8009f44 <osMessageQueueNew>
 800278e:	4603      	mov	r3, r0
 8002790:	4a38      	ldr	r2, [pc, #224]	@ (8002874 <MX_FREERTOS_Init+0x124>)
 8002792:	6013      	str	r3, [r2, #0]

	/* creation of gpsDataQueue */
	gpsDataQueueHandle = osMessageQueueNew (5, sizeof(GPS_Data_t), &gpsDataQueue_attributes);
 8002794:	4a38      	ldr	r2, [pc, #224]	@ (8002878 <MX_FREERTOS_Init+0x128>)
 8002796:	21bc      	movs	r1, #188	@ 0xbc
 8002798:	2005      	movs	r0, #5
 800279a:	f007 fbd3 	bl	8009f44 <osMessageQueueNew>
 800279e:	4603      	mov	r3, r0
 80027a0:	4a36      	ldr	r2, [pc, #216]	@ (800287c <MX_FREERTOS_Init+0x12c>)
 80027a2:	6013      	str	r3, [r2, #0]

	/* creation of controlDataQueue */
	controlDataQueueHandle = osMessageQueueNew (5, sizeof(uint16_t), &controlDataQueue_attributes);
 80027a4:	4a36      	ldr	r2, [pc, #216]	@ (8002880 <MX_FREERTOS_Init+0x130>)
 80027a6:	2102      	movs	r1, #2
 80027a8:	2005      	movs	r0, #5
 80027aa:	f007 fbcb 	bl	8009f44 <osMessageQueueNew>
 80027ae:	4603      	mov	r3, r0
 80027b0:	4a34      	ldr	r2, [pc, #208]	@ (8002884 <MX_FREERTOS_Init+0x134>)
 80027b2:	6013      	str	r3, [r2, #0]

	/* creation of navStatesQueue */
	navStatesQueueHandle = osMessageQueueNew (5, sizeof(evento_navegacion), &navStatesQueue_attributes);
 80027b4:	4a34      	ldr	r2, [pc, #208]	@ (8002888 <MX_FREERTOS_Init+0x138>)
 80027b6:	2101      	movs	r1, #1
 80027b8:	2005      	movs	r0, #5
 80027ba:	f007 fbc3 	bl	8009f44 <osMessageQueueNew>
 80027be:	4603      	mov	r3, r0
 80027c0:	4a32      	ldr	r2, [pc, #200]	@ (800288c <MX_FREERTOS_Init+0x13c>)
 80027c2:	6013      	str	r3, [r2, #0]

	/* creation of hcsr04DataQueue */
	hcsr04DataQueueHandle = osMessageQueueNew (5, sizeof(uint16_t), &hcsr04DataQueue_attributes);
 80027c4:	4a32      	ldr	r2, [pc, #200]	@ (8002890 <MX_FREERTOS_Init+0x140>)
 80027c6:	2102      	movs	r1, #2
 80027c8:	2005      	movs	r0, #5
 80027ca:	f007 fbbb 	bl	8009f44 <osMessageQueueNew>
 80027ce:	4603      	mov	r3, r0
 80027d0:	4a30      	ldr	r2, [pc, #192]	@ (8002894 <MX_FREERTOS_Init+0x144>)
 80027d2:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of Navegacion */
	NavegacionHandle = osThreadNew(NavegacionTask, NULL, &Navegacion_attributes);
 80027d4:	4a30      	ldr	r2, [pc, #192]	@ (8002898 <MX_FREERTOS_Init+0x148>)
 80027d6:	2100      	movs	r1, #0
 80027d8:	4830      	ldr	r0, [pc, #192]	@ (800289c <MX_FREERTOS_Init+0x14c>)
 80027da:	f007 f9e7 	bl	8009bac <osThreadNew>
 80027de:	4603      	mov	r3, r0
 80027e0:	4a2f      	ldr	r2, [pc, #188]	@ (80028a0 <MX_FREERTOS_Init+0x150>)
 80027e2:	6013      	str	r3, [r2, #0]

	/* creation of Taquito */
	TaquitoHandle = osThreadNew(TaquitoTask, NULL, &Taquito_attributes);
 80027e4:	4a2f      	ldr	r2, [pc, #188]	@ (80028a4 <MX_FREERTOS_Init+0x154>)
 80027e6:	2100      	movs	r1, #0
 80027e8:	482f      	ldr	r0, [pc, #188]	@ (80028a8 <MX_FREERTOS_Init+0x158>)
 80027ea:	f007 f9df 	bl	8009bac <osThreadNew>
 80027ee:	4603      	mov	r3, r0
 80027f0:	4a2e      	ldr	r2, [pc, #184]	@ (80028ac <MX_FREERTOS_Init+0x15c>)
 80027f2:	6013      	str	r3, [r2, #0]

	/* creation of NavGlobal */
	NavGlobalHandle = osThreadNew(Navegacion_Global, NULL, &NavGlobal_attributes);
 80027f4:	4a2e      	ldr	r2, [pc, #184]	@ (80028b0 <MX_FREERTOS_Init+0x160>)
 80027f6:	2100      	movs	r1, #0
 80027f8:	482e      	ldr	r0, [pc, #184]	@ (80028b4 <MX_FREERTOS_Init+0x164>)
 80027fa:	f007 f9d7 	bl	8009bac <osThreadNew>
 80027fe:	4603      	mov	r3, r0
 8002800:	4a2d      	ldr	r2, [pc, #180]	@ (80028b8 <MX_FREERTOS_Init+0x168>)
 8002802:	6013      	str	r3, [r2, #0]

	/* creation of Control */
	ControlHandle = osThreadNew(ControlTask, NULL, &Control_attributes);
 8002804:	4a2d      	ldr	r2, [pc, #180]	@ (80028bc <MX_FREERTOS_Init+0x16c>)
 8002806:	2100      	movs	r1, #0
 8002808:	482d      	ldr	r0, [pc, #180]	@ (80028c0 <MX_FREERTOS_Init+0x170>)
 800280a:	f007 f9cf 	bl	8009bac <osThreadNew>
 800280e:	4603      	mov	r3, r0
 8002810:	4a2c      	ldr	r2, [pc, #176]	@ (80028c4 <MX_FREERTOS_Init+0x174>)
 8002812:	6013      	str	r3, [r2, #0]

	/* creation of Ultrasonido */
	UltrasonidoHandle = osThreadNew(UltrasonidoTask, NULL, &Ultrasonido_attributes);
 8002814:	4a2c      	ldr	r2, [pc, #176]	@ (80028c8 <MX_FREERTOS_Init+0x178>)
 8002816:	2100      	movs	r1, #0
 8002818:	482c      	ldr	r0, [pc, #176]	@ (80028cc <MX_FREERTOS_Init+0x17c>)
 800281a:	f007 f9c7 	bl	8009bac <osThreadNew>
 800281e:	4603      	mov	r3, r0
 8002820:	4a2b      	ldr	r2, [pc, #172]	@ (80028d0 <MX_FREERTOS_Init+0x180>)
 8002822:	6013      	str	r3, [r2, #0]

	/* creation of Geoposicion */
	GeoposicionHandle = osThreadNew(GPSTask, NULL, &Geoposicion_attributes);
 8002824:	4a2b      	ldr	r2, [pc, #172]	@ (80028d4 <MX_FREERTOS_Init+0x184>)
 8002826:	2100      	movs	r1, #0
 8002828:	482b      	ldr	r0, [pc, #172]	@ (80028d8 <MX_FREERTOS_Init+0x188>)
 800282a:	f007 f9bf 	bl	8009bac <osThreadNew>
 800282e:	4603      	mov	r3, r0
 8002830:	4a2a      	ldr	r2, [pc, #168]	@ (80028dc <MX_FREERTOS_Init+0x18c>)
 8002832:	6013      	str	r3, [r2, #0]

	/* creation of Transmision */
	TransmisionHandle = osThreadNew(TransmisionTask, NULL, &Transmision_attributes);
 8002834:	4a2a      	ldr	r2, [pc, #168]	@ (80028e0 <MX_FREERTOS_Init+0x190>)
 8002836:	2100      	movs	r1, #0
 8002838:	482a      	ldr	r0, [pc, #168]	@ (80028e4 <MX_FREERTOS_Init+0x194>)
 800283a:	f007 f9b7 	bl	8009bac <osThreadNew>
 800283e:	4603      	mov	r3, r0
 8002840:	4a29      	ldr	r2, [pc, #164]	@ (80028e8 <MX_FREERTOS_Init+0x198>)
 8002842:	6013      	str	r3, [r2, #0]

	/* creation of Sensores_I2C */
	Sensores_I2CHandle = osThreadNew(SensoresTask, NULL, &Sensores_I2C_attributes);
 8002844:	4a29      	ldr	r2, [pc, #164]	@ (80028ec <MX_FREERTOS_Init+0x19c>)
 8002846:	2100      	movs	r1, #0
 8002848:	4829      	ldr	r0, [pc, #164]	@ (80028f0 <MX_FREERTOS_Init+0x1a0>)
 800284a:	f007 f9af 	bl	8009bac <osThreadNew>
 800284e:	4603      	mov	r3, r0
 8002850:	4a28      	ldr	r2, [pc, #160]	@ (80028f4 <MX_FREERTOS_Init+0x1a4>)
 8002852:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 8002854:	bf00      	nop
 8002856:	bd80      	pop	{r7, pc}
 8002858:	08012220 	.word	0x08012220
 800285c:	20000870 	.word	0x20000870
 8002860:	08012230 	.word	0x08012230
 8002864:	20000874 	.word	0x20000874
 8002868:	08012240 	.word	0x08012240
 800286c:	20000878 	.word	0x20000878
 8002870:	080121a8 	.word	0x080121a8
 8002874:	2000085c 	.word	0x2000085c
 8002878:	080121c0 	.word	0x080121c0
 800287c:	20000860 	.word	0x20000860
 8002880:	080121d8 	.word	0x080121d8
 8002884:	20000864 	.word	0x20000864
 8002888:	080121f0 	.word	0x080121f0
 800288c:	20000868 	.word	0x20000868
 8002890:	08012208 	.word	0x08012208
 8002894:	2000086c 	.word	0x2000086c
 8002898:	08012088 	.word	0x08012088
 800289c:	080028f9 	.word	0x080028f9
 80028a0:	2000083c 	.word	0x2000083c
 80028a4:	080120ac 	.word	0x080120ac
 80028a8:	08002909 	.word	0x08002909
 80028ac:	20000840 	.word	0x20000840
 80028b0:	080120d0 	.word	0x080120d0
 80028b4:	08002919 	.word	0x08002919
 80028b8:	20000844 	.word	0x20000844
 80028bc:	080120f4 	.word	0x080120f4
 80028c0:	08002929 	.word	0x08002929
 80028c4:	20000848 	.word	0x20000848
 80028c8:	08012118 	.word	0x08012118
 80028cc:	08002939 	.word	0x08002939
 80028d0:	2000084c 	.word	0x2000084c
 80028d4:	0801213c 	.word	0x0801213c
 80028d8:	08002969 	.word	0x08002969
 80028dc:	20000850 	.word	0x20000850
 80028e0:	08012160 	.word	0x08012160
 80028e4:	080029c5 	.word	0x080029c5
 80028e8:	20000854 	.word	0x20000854
 80028ec:	08012184 	.word	0x08012184
 80028f0:	080029d5 	.word	0x080029d5
 80028f4:	20000858 	.word	0x20000858

080028f8 <NavegacionTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_NavegacionTask */
void NavegacionTask(void *argument)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NavegacionTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002900:	2001      	movs	r0, #1
 8002902:	f007 f9e5 	bl	8009cd0 <osDelay>
 8002906:	e7fb      	b.n	8002900 <NavegacionTask+0x8>

08002908 <TaquitoTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TaquitoTask */
void TaquitoTask(void *argument)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN TaquitoTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002910:	2001      	movs	r0, #1
 8002912:	f007 f9dd 	bl	8009cd0 <osDelay>
 8002916:	e7fb      	b.n	8002910 <TaquitoTask+0x8>

08002918 <Navegacion_Global>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Navegacion_Global */
void Navegacion_Global(void *argument)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Navegacion_Global */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002920:	2001      	movs	r0, #1
 8002922:	f007 f9d5 	bl	8009cd0 <osDelay>
 8002926:	e7fb      	b.n	8002920 <Navegacion_Global+0x8>

08002928 <ControlTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ControlTask */
void ControlTask(void *argument)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN ControlTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002930:	2001      	movs	r0, #1
 8002932:	f007 f9cd 	bl	8009cd0 <osDelay>
 8002936:	e7fb      	b.n	8002930 <ControlTask+0x8>

08002938 <UltrasonidoTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UltrasonidoTask */
void UltrasonidoTask(void *argument)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		// 1. Llama a la funcin de lectura.
		// Esta funcin bloquear la tarea (espera el semforo)
		// hasta que la interrupcin del timer reciba el eco.
		HAL_StatusTypeDef status = HCSR04_ReadDistance(&data_ultrasonico);
 8002940:	f107 0308 	add.w	r3, r7, #8
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff fb1f 	bl	8001f88 <HCSR04_ReadDistance>
 800294a:	4603      	mov	r3, r0
 800294c:	77fb      	strb	r3, [r7, #31]
		// 2. Comprobar si la lectura fue exitosa
		if (status == HAL_OK)
 800294e:	7ffb      	ldrb	r3, [r7, #31]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d104      	bne.n	800295e <UltrasonidoTask+0x26>
		{
			// 3. Imprimir el dato usando la funcin de Serial.c
			// Esta funcin ya comprueba si data.is_valid
			Serial_PrintHCSR04Data(&data_ultrasonico);
 8002954:	f107 0308 	add.w	r3, r7, #8
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff fe45 	bl	80025e8 <Serial_PrintHCSR04Data>
			// 4. (Opcional) Imprimir si hubo un error (timeout)
			//Serial_PrintString("[Ultrasonico] Error: Timeout (eco no recibido)\r\n");
		}
		// 5. Esperar antes de la prxima medicin
		// No medir demasiado rpido para evitar ecos fantasmas.
		osDelay(200); // 5 lecturas por segundo es ms que suficiente.
 800295e:	20c8      	movs	r0, #200	@ 0xc8
 8002960:	f007 f9b6 	bl	8009cd0 <osDelay>
	{
 8002964:	e7ec      	b.n	8002940 <UltrasonidoTask+0x8>
	...

08002968 <GPSTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPSTask */
void GPSTask(void *argument)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b0b2      	sub	sp, #200	@ 0xc8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
	GPS_Data_t local_gps_data;

	/* Infinite loop */
	for(;;)
	{
		GPS_ProcessData();
 8002970:	f7fe fbc8 	bl	8001104 <GPS_ProcessData>
		if (gps_data_ready) {
 8002974:	4b10      	ldr	r3, [pc, #64]	@ (80029b8 <GPSTask+0x50>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d017      	beq.n	80029ae <GPSTask+0x46>
			// Copiar datos globales a local
			memcpy(&local_gps_data, &g_gps_data, sizeof(GPS_Data_t));
 800297e:	4a0f      	ldr	r2, [pc, #60]	@ (80029bc <GPSTask+0x54>)
 8002980:	f107 030c 	add.w	r3, r7, #12
 8002984:	4611      	mov	r1, r2
 8002986:	22bc      	movs	r2, #188	@ 0xbc
 8002988:	4618      	mov	r0, r3
 800298a:	f00c fdc2 	bl	800f512 <memcpy>

			// Enviar a cola para otras tareas
			osMessageQueuePut(gpsDataQueueHandle, &local_gps_data, 0, 0);
 800298e:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <GPSTask+0x58>)
 8002990:	6818      	ldr	r0, [r3, #0]
 8002992:	f107 010c 	add.w	r1, r7, #12
 8002996:	2300      	movs	r3, #0
 8002998:	2200      	movs	r2, #0
 800299a:	f007 fb47 	bl	800a02c <osMessageQueuePut>

			// Imprimir para debug
			GPS_PrintData(&local_gps_data);
 800299e:	f107 030c 	add.w	r3, r7, #12
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fe ff3e 	bl	8001824 <GPS_PrintData>

			// Limpiar bandera
			gps_data_ready = 0;
 80029a8:	4b03      	ldr	r3, [pc, #12]	@ (80029b8 <GPSTask+0x50>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	701a      	strb	r2, [r3, #0]
		}
		osDelay(100);
 80029ae:	2064      	movs	r0, #100	@ 0x64
 80029b0:	f007 f98e 	bl	8009cd0 <osDelay>
		GPS_ProcessData();
 80029b4:	e7dc      	b.n	8002970 <GPSTask+0x8>
 80029b6:	bf00      	nop
 80029b8:	200005f8 	.word	0x200005f8
 80029bc:	2000053c 	.word	0x2000053c
 80029c0:	20000860 	.word	0x20000860

080029c4 <TransmisionTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TransmisionTask */
void TransmisionTask(void *argument)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN TransmisionTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 80029cc:	2001      	movs	r0, #1
 80029ce:	f007 f97f 	bl	8009cd0 <osDelay>
 80029d2:	e7fb      	b.n	80029cc <TransmisionTask+0x8>

080029d4 <SensoresTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SensoresTask */
void SensoresTask(void *argument)
{
 80029d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d8:	f5ad 7d2b 	sub.w	sp, sp, #684	@ 0x2ac
 80029dc:	af0e      	add	r7, sp, #56	@ 0x38
 80029de:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80029e2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80029e6:	6018      	str	r0, [r3, #0]
	/* USER CODE BEGIN SensoresTask */
	Sensors_I2C_Handle_t hsensors = {0};
 80029e8:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 80029ec:	2234      	movs	r2, #52	@ 0x34
 80029ee:	2100      	movs	r1, #0
 80029f0:	4618      	mov	r0, r3
 80029f2:	f00c fc13 	bl	800f21c <memset>
	LoRa_t lora_module;

	if (Sensors_I2C_Init(&hsensors, &hi2c1)==HAL_OK)
 80029f6:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 80029fa:	494f      	ldr	r1, [pc, #316]	@ (8002b38 <SensoresTask+0x164>)
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff f82b 	bl	8001a58 <Sensors_I2C_Init>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d103      	bne.n	8002a10 <SensoresTask+0x3c>
	{
		Serial_PrintString("Sensores I2C Inicializados \n\r");
 8002a08:	484c      	ldr	r0, [pc, #304]	@ (8002b3c <SensoresTask+0x168>)
 8002a0a:	f7ff fe2b 	bl	8002664 <Serial_PrintString>
 8002a0e:	e002      	b.n	8002a16 <SensoresTask+0x42>
	}
	else
	{
		Serial_PrintString("No se logr inicializar los sensores \n\r");
 8002a10:	484b      	ldr	r0, [pc, #300]	@ (8002b40 <SensoresTask+0x16c>)
 8002a12:	f7ff fe27 	bl	8002664 <Serial_PrintString>
	}
	LoRa_Init(&lora_module, &huart1);
 8002a16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002a1a:	494a      	ldr	r1, [pc, #296]	@ (8002b44 <SensoresTask+0x170>)
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff fd0b 	bl	8002438 <LoRa_Init>
	LoRa_Setup(&lora_module,
 8002a22:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8002a26:	4b48      	ldr	r3, [pc, #288]	@ (8002b48 <SensoresTask+0x174>)
 8002a28:	4a48      	ldr	r2, [pc, #288]	@ (8002b4c <SensoresTask+0x178>)
 8002a2a:	4949      	ldr	r1, [pc, #292]	@ (8002b50 <SensoresTask+0x17c>)
 8002a2c:	f7ff fd48 	bl	80024c0 <LoRa_Setup>

	/* Infinite loop */
	for(;;)
	{
		// 1. Leer Temperatura y Humedad
		HDC1080_Read(&hsensors);
 8002a30:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff f963 	bl	8001d00 <HDC1080_Read>

		// 2. Enviar datos de T/H al CCS811 para compensacin
		CCS811_WriteEnvData(&hsensors, hsensors.data.temperature, hsensors.data.humidity);
 8002a3a:	edd7 7a90 	vldr	s15, [r7, #576]	@ 0x240
 8002a3e:	ed97 7a91 	vldr	s14, [r7, #580]	@ 0x244
 8002a42:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8002a46:	eef0 0a47 	vmov.f32	s1, s14
 8002a4a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff fa00 	bl	8001e54 <CCS811_WriteEnvData>

		// 3. Leer Calidad de Aire (ahora compensada)
		CCS811_Read(&hsensors);
 8002a54:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff f870 	bl	8001b3e <CCS811_Read>

		// 4. Leer el resto de sensores
		MPU6050_Read(&hsensors);
 8002a5e:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff f8ba 	bl	8001bdc <MPU6050_Read>
		LTR390_Read(&hsensors);
 8002a68:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff f9b3 	bl	8001dd8 <LTR390_Read>
		char msg[128];

		// ----- MODIFICACIN DEL SNPRINTF -----
		snprintf(msg, sizeof(msg),
				"%.1f,%.1f,%u,%u,%.2f,%.2f,%.2f,%.1f",
				hsensors.data.temperature,
 8002a72:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
		snprintf(msg, sizeof(msg),
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7fd fd6e 	bl	8000558 <__aeabi_f2d>
 8002a7c:	4680      	mov	r8, r0
 8002a7e:	4689      	mov	r9, r1
				hsensors.data.humidity,
 8002a80:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
		snprintf(msg, sizeof(msg),
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fd fd67 	bl	8000558 <__aeabi_f2d>
 8002a8a:	4682      	mov	sl, r0
 8002a8c:	468b      	mov	fp, r1
				hsensors.data.eco2,
 8002a8e:	f8b7 3248 	ldrh.w	r3, [r7, #584]	@ 0x248
		snprintf(msg, sizeof(msg),
 8002a92:	461e      	mov	r6, r3
				hsensors.data.tvoc,
 8002a94:	f8b7 324a 	ldrh.w	r3, [r7, #586]	@ 0x24a
		snprintf(msg, sizeof(msg),
 8002a98:	613b      	str	r3, [r7, #16]
				hsensors.data.accel[0],
 8002a9a:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
		snprintf(msg, sizeof(msg),
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7fd fd5a 	bl	8000558 <__aeabi_f2d>
 8002aa4:	e9c7 0102 	strd	r0, r1, [r7, #8]
				hsensors.data.accel[1],
 8002aa8:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
		snprintf(msg, sizeof(msg),
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7fd fd53 	bl	8000558 <__aeabi_f2d>
 8002ab2:	e9c7 0100 	strd	r0, r1, [r7]
				hsensors.data.accel[2],
 8002ab6:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
		snprintf(msg, sizeof(msg),
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fd fd4c 	bl	8000558 <__aeabi_f2d>
 8002ac0:	4604      	mov	r4, r0
 8002ac2:	460d      	mov	r5, r1
				hsensors.data.light); // Volvemos a imprimir el valor float
 8002ac4:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
		snprintf(msg, sizeof(msg),
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7fd fd45 	bl	8000558 <__aeabi_f2d>
 8002ace:	f107 0318 	add.w	r3, r7, #24
 8002ad2:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8002ad6:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8002ada:	ed97 7b00 	vldr	d7, [r7]
 8002ade:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002ae2:	ed97 7b02 	vldr	d7, [r7, #8]
 8002ae6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	9205      	str	r2, [sp, #20]
 8002aee:	9604      	str	r6, [sp, #16]
 8002af0:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8002af4:	e9cd 8900 	strd	r8, r9, [sp]
 8002af8:	4a16      	ldr	r2, [pc, #88]	@ (8002b54 <SensoresTask+0x180>)
 8002afa:	2180      	movs	r1, #128	@ 0x80
 8002afc:	4618      	mov	r0, r3
 8002afe:	f00c fa5d 	bl	800efbc <sniprintf>

		char cmd[160];
		snprintf(cmd, sizeof(cmd), "AT+SEND=0,%d,%s\r\n", (int)strlen(msg), msg);
 8002b02:	f107 0318 	add.w	r3, r7, #24
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7fd fbba 	bl	8000280 <strlen>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	461a      	mov	r2, r3
 8002b10:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 8002b14:	f107 0318 	add.w	r3, r7, #24
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	4a0e      	ldr	r2, [pc, #56]	@ (8002b58 <SensoresTask+0x184>)
 8002b1e:	21a0      	movs	r1, #160	@ 0xa0
 8002b20:	f00c fa4c 	bl	800efbc <sniprintf>
		Serial_PrintString(cmd);
 8002b24:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff fd9b 	bl	8002664 <Serial_PrintString>
		osDelay(200);
 8002b2e:	20c8      	movs	r0, #200	@ 0xc8
 8002b30:	f007 f8ce 	bl	8009cd0 <osDelay>
	{
 8002b34:	bf00      	nop
 8002b36:	e77b      	b.n	8002a30 <SensoresTask+0x5c>
 8002b38:	2000087c 	.word	0x2000087c
 8002b3c:	08011fd8 	.word	0x08011fd8
 8002b40:	08011ff8 	.word	0x08011ff8
 8002b44:	20000a40 	.word	0x20000a40
 8002b48:	08012024 	.word	0x08012024
 8002b4c:	08012030 	.word	0x08012030
 8002b50:	08012034 	.word	0x08012034
 8002b54:	08012038 	.word	0x08012038
 8002b58:	0801205c 	.word	0x0801205c

08002b5c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b088      	sub	sp, #32
 8002b60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b62:	f107 030c 	add.w	r3, r7, #12
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]
 8002b6c:	609a      	str	r2, [r3, #8]
 8002b6e:	60da      	str	r2, [r3, #12]
 8002b70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	4b18      	ldr	r3, [pc, #96]	@ (8002bd8 <MX_GPIO_Init+0x7c>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	4a17      	ldr	r2, [pc, #92]	@ (8002bd8 <MX_GPIO_Init+0x7c>)
 8002b7c:	f043 0301 	orr.w	r3, r3, #1
 8002b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b82:	4b15      	ldr	r3, [pc, #84]	@ (8002bd8 <MX_GPIO_Init+0x7c>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	60bb      	str	r3, [r7, #8]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b8e:	2300      	movs	r3, #0
 8002b90:	607b      	str	r3, [r7, #4]
 8002b92:	4b11      	ldr	r3, [pc, #68]	@ (8002bd8 <MX_GPIO_Init+0x7c>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b96:	4a10      	ldr	r2, [pc, #64]	@ (8002bd8 <MX_GPIO_Init+0x7c>)
 8002b98:	f043 0302 	orr.w	r3, r3, #2
 8002b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd8 <MX_GPIO_Init+0x7c>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	607b      	str	r3, [r7, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIGGER_GPIO_Port, TRIGGER_Pin, GPIO_PIN_RESET);
 8002baa:	2200      	movs	r2, #0
 8002bac:	2140      	movs	r1, #64	@ 0x40
 8002bae:	480b      	ldr	r0, [pc, #44]	@ (8002bdc <MX_GPIO_Init+0x80>)
 8002bb0:	f001 fea8 	bl	8004904 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TRIGGER_Pin */
  GPIO_InitStruct.Pin = TRIGGER_Pin;
 8002bb4:	2340      	movs	r3, #64	@ 0x40
 8002bb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8002bc4:	f107 030c 	add.w	r3, r7, #12
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4804      	ldr	r0, [pc, #16]	@ (8002bdc <MX_GPIO_Init+0x80>)
 8002bcc:	f001 fd16 	bl	80045fc <HAL_GPIO_Init>

}
 8002bd0:	bf00      	nop
 8002bd2:	3720      	adds	r7, #32
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	40020000 	.word	0x40020000

08002be0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002be4:	4b12      	ldr	r3, [pc, #72]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002be6:	4a13      	ldr	r2, [pc, #76]	@ (8002c34 <MX_I2C1_Init+0x54>)
 8002be8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002bea:	4b11      	ldr	r3, [pc, #68]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002bec:	4a12      	ldr	r2, [pc, #72]	@ (8002c38 <MX_I2C1_Init+0x58>)
 8002bee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002bfe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c02:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c04:	4b0a      	ldr	r3, [pc, #40]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002c0a:	4b09      	ldr	r3, [pc, #36]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c10:	4b07      	ldr	r3, [pc, #28]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c16:	4b06      	ldr	r3, [pc, #24]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c1c:	4804      	ldr	r0, [pc, #16]	@ (8002c30 <MX_I2C1_Init+0x50>)
 8002c1e:	f001 fe8b 	bl	8004938 <HAL_I2C_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002c28:	f000 f9a8 	bl	8002f7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c2c:	bf00      	nop
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	2000087c 	.word	0x2000087c
 8002c34:	40005400 	.word	0x40005400
 8002c38:	000186a0 	.word	0x000186a0

08002c3c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08a      	sub	sp, #40	@ 0x28
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c44:	f107 0314 	add.w	r3, r7, #20
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	60da      	str	r2, [r3, #12]
 8002c52:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a19      	ldr	r2, [pc, #100]	@ (8002cc0 <HAL_I2C_MspInit+0x84>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d12b      	bne.n	8002cb6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c5e:	2300      	movs	r3, #0
 8002c60:	613b      	str	r3, [r7, #16]
 8002c62:	4b18      	ldr	r3, [pc, #96]	@ (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c66:	4a17      	ldr	r2, [pc, #92]	@ (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002c68:	f043 0302 	orr.w	r3, r3, #2
 8002c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c6e:	4b15      	ldr	r3, [pc, #84]	@ (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	613b      	str	r3, [r7, #16]
 8002c78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c7a:	23c0      	movs	r3, #192	@ 0xc0
 8002c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c7e:	2312      	movs	r3, #18
 8002c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c86:	2303      	movs	r3, #3
 8002c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c8a:	2304      	movs	r3, #4
 8002c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c8e:	f107 0314 	add.w	r3, r7, #20
 8002c92:	4619      	mov	r1, r3
 8002c94:	480c      	ldr	r0, [pc, #48]	@ (8002cc8 <HAL_I2C_MspInit+0x8c>)
 8002c96:	f001 fcb1 	bl	80045fc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	4b09      	ldr	r3, [pc, #36]	@ (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca2:	4a08      	ldr	r2, [pc, #32]	@ (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002ca4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ca8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002caa:	4b06      	ldr	r3, [pc, #24]	@ (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002cb6:	bf00      	nop
 8002cb8:	3728      	adds	r7, #40	@ 0x28
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40005400 	.word	0x40005400
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	40020400 	.word	0x40020400

08002ccc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002cd0:	4b14      	ldr	r3, [pc, #80]	@ (8002d24 <main+0x58>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	4a13      	ldr	r2, [pc, #76]	@ (8002d24 <main+0x58>)
 8002cd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cda:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002cdc:	4b12      	ldr	r3, [pc, #72]	@ (8002d28 <main+0x5c>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a11      	ldr	r2, [pc, #68]	@ (8002d28 <main+0x5c>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ce8:	f000 ff62 	bl	8003bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cec:	f000 f81e 	bl	8002d2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cf0:	f7ff ff34 	bl	8002b5c <MX_GPIO_Init>
  MX_DMA_Init();
 8002cf4:	f7ff fce4 	bl	80026c0 <MX_DMA_Init>
  MX_TIM1_Init();
 8002cf8:	f000 fb18 	bl	800332c <MX_TIM1_Init>
  MX_TIM3_Init();
 8002cfc:	f000 fc4a 	bl	8003594 <MX_TIM3_Init>
  MX_TIM2_Init();
 8002d00:	f000 fbd8 	bl	80034b4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002d04:	f000 fdec 	bl	80038e0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002d08:	f000 fdc0 	bl	800388c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002d0c:	f7ff ff68 	bl	8002be0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	//I2C_Scanner();
	AllInit();
 8002d10:	f000 f874 	bl	8002dfc <AllInit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002d14:	f006 ff00 	bl	8009b18 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002d18:	f7ff fd1a 	bl	8002750 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002d1c:	f006 ff20 	bl	8009b60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8002d20:	bf00      	nop
 8002d22:	e7fd      	b.n	8002d20 <main+0x54>
 8002d24:	e000edf0 	.word	0xe000edf0
 8002d28:	e0001000 	.word	0xe0001000

08002d2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b094      	sub	sp, #80	@ 0x50
 8002d30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d32:	f107 0320 	add.w	r3, r7, #32
 8002d36:	2230      	movs	r2, #48	@ 0x30
 8002d38:	2100      	movs	r1, #0
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f00c fa6e 	bl	800f21c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d40:	f107 030c 	add.w	r3, r7, #12
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	60da      	str	r2, [r3, #12]
 8002d4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d50:	2300      	movs	r3, #0
 8002d52:	60bb      	str	r3, [r7, #8]
 8002d54:	4b27      	ldr	r3, [pc, #156]	@ (8002df4 <SystemClock_Config+0xc8>)
 8002d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d58:	4a26      	ldr	r2, [pc, #152]	@ (8002df4 <SystemClock_Config+0xc8>)
 8002d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d60:	4b24      	ldr	r3, [pc, #144]	@ (8002df4 <SystemClock_Config+0xc8>)
 8002d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d68:	60bb      	str	r3, [r7, #8]
 8002d6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	607b      	str	r3, [r7, #4]
 8002d70:	4b21      	ldr	r3, [pc, #132]	@ (8002df8 <SystemClock_Config+0xcc>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a20      	ldr	r2, [pc, #128]	@ (8002df8 <SystemClock_Config+0xcc>)
 8002d76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d7a:	6013      	str	r3, [r2, #0]
 8002d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002df8 <SystemClock_Config+0xcc>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002d84:	607b      	str	r3, [r7, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d90:	2310      	movs	r3, #16
 8002d92:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d94:	2302      	movs	r3, #2
 8002d96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002d9c:	2308      	movs	r3, #8
 8002d9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002da0:	2364      	movs	r3, #100	@ 0x64
 8002da2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002da4:	2302      	movs	r3, #2
 8002da6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002da8:	2304      	movs	r3, #4
 8002daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dac:	f107 0320 	add.w	r3, r7, #32
 8002db0:	4618      	mov	r0, r3
 8002db2:	f003 fa65 	bl	8006280 <HAL_RCC_OscConfig>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002dbc:	f000 f8de 	bl	8002f7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dc0:	230f      	movs	r3, #15
 8002dc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002dcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002dd6:	f107 030c 	add.w	r3, r7, #12
 8002dda:	2103      	movs	r1, #3
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f003 fcc7 	bl	8006770 <HAL_RCC_ClockConfig>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002de8:	f000 f8c8 	bl	8002f7c <Error_Handler>
  }
}
 8002dec:	bf00      	nop
 8002dee:	3750      	adds	r7, #80	@ 0x50
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40023800 	.word	0x40023800
 8002df8:	40007000 	.word	0x40007000

08002dfc <AllInit>:

/* USER CODE BEGIN 4 */

void AllInit(void){ // COLOCAR LOS QUE SON BRRRRRRRRRRR
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // motor izquierdo adelante
 8002e00:	2104      	movs	r1, #4
 8002e02:	4833      	ldr	r0, [pc, #204]	@ (8002ed0 <AllInit+0xd4>)
 8002e04:	f004 f82c 	bl	8006e60 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002e08:	2108      	movs	r1, #8
 8002e0a:	4831      	ldr	r0, [pc, #196]	@ (8002ed0 <AllInit+0xd4>)
 8002e0c:	f004 f828 	bl	8006e60 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4); // Motor derecho adelante
 8002e10:	210c      	movs	r1, #12
 8002e12:	482f      	ldr	r0, [pc, #188]	@ (8002ed0 <AllInit+0xd4>)
 8002e14:	f004 f824 	bl	8006e60 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002e18:	2100      	movs	r1, #0
 8002e1a:	482d      	ldr	r0, [pc, #180]	@ (8002ed0 <AllInit+0xd4>)
 8002e1c:	f004 f820 	bl	8006e60 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // motor izquierdo atras
 8002e20:	2100      	movs	r1, #0
 8002e22:	482c      	ldr	r0, [pc, #176]	@ (8002ed4 <AllInit+0xd8>)
 8002e24:	f004 f81c 	bl	8006e60 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002e28:	2104      	movs	r1, #4
 8002e2a:	482a      	ldr	r0, [pc, #168]	@ (8002ed4 <AllInit+0xd8>)
 8002e2c:	f004 f818 	bl	8006e60 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Motor derecho atras
 8002e30:	210c      	movs	r1, #12
 8002e32:	4828      	ldr	r0, [pc, #160]	@ (8002ed4 <AllInit+0xd8>)
 8002e34:	f004 f814 	bl	8006e60 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002e38:	2108      	movs	r1, #8
 8002e3a:	4826      	ldr	r0, [pc, #152]	@ (8002ed4 <AllInit+0xd8>)
 8002e3c:	f004 f810 	bl	8006e60 <HAL_TIM_PWM_Start>

	// Configurar pines y timer para el motor derecho delantero
	Rover.f_right_motor.pwm_timer = &htim1;
 8002e40:	4b25      	ldr	r3, [pc, #148]	@ (8002ed8 <AllInit+0xdc>)
 8002e42:	4a23      	ldr	r2, [pc, #140]	@ (8002ed0 <AllInit+0xd4>)
 8002e44:	60da      	str	r2, [r3, #12]
	Rover.f_right_motor.pwm_channel_IN1 = TIM_CHANNEL_4; // AIN1
 8002e46:	4b24      	ldr	r3, [pc, #144]	@ (8002ed8 <AllInit+0xdc>)
 8002e48:	220c      	movs	r2, #12
 8002e4a:	611a      	str	r2, [r3, #16]
	Rover.f_right_motor.pwm_channel_IN2 = TIM_CHANNEL_1; // AIN2
 8002e4c:	4b22      	ldr	r3, [pc, #136]	@ (8002ed8 <AllInit+0xdc>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	615a      	str	r2, [r3, #20]

	// Configurar pines y timer para el motor izquierdo delantero
	Rover.f_left_motor.pwm_timer = &htim1;
 8002e52:	4b21      	ldr	r3, [pc, #132]	@ (8002ed8 <AllInit+0xdc>)
 8002e54:	4a1e      	ldr	r2, [pc, #120]	@ (8002ed0 <AllInit+0xd4>)
 8002e56:	601a      	str	r2, [r3, #0]
	Rover.f_left_motor.pwm_channel_IN1 = TIM_CHANNEL_2; // BIN1
 8002e58:	4b1f      	ldr	r3, [pc, #124]	@ (8002ed8 <AllInit+0xdc>)
 8002e5a:	2204      	movs	r2, #4
 8002e5c:	605a      	str	r2, [r3, #4]
	Rover.f_left_motor.pwm_channel_IN2 = TIM_CHANNEL_3; // BIN2
 8002e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed8 <AllInit+0xdc>)
 8002e60:	2208      	movs	r2, #8
 8002e62:	609a      	str	r2, [r3, #8]

	// Configurar pines y timer para el motor derecho trasero
	Rover.b_right_motor.pwm_timer = &htim3;
 8002e64:	4b1c      	ldr	r3, [pc, #112]	@ (8002ed8 <AllInit+0xdc>)
 8002e66:	4a1b      	ldr	r2, [pc, #108]	@ (8002ed4 <AllInit+0xd8>)
 8002e68:	625a      	str	r2, [r3, #36]	@ 0x24
	Rover.b_right_motor.pwm_channel_IN1 = TIM_CHANNEL_4; // CIN1
 8002e6a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed8 <AllInit+0xdc>)
 8002e6c:	220c      	movs	r2, #12
 8002e6e:	629a      	str	r2, [r3, #40]	@ 0x28
	Rover.b_right_motor.pwm_channel_IN2 = TIM_CHANNEL_3; // CIN2
 8002e70:	4b19      	ldr	r3, [pc, #100]	@ (8002ed8 <AllInit+0xdc>)
 8002e72:	2208      	movs	r2, #8
 8002e74:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Configurar pines y timer para el motor izquierdo trasero
	Rover.b_left_motor.pwm_timer = &htim3;
 8002e76:	4b18      	ldr	r3, [pc, #96]	@ (8002ed8 <AllInit+0xdc>)
 8002e78:	4a16      	ldr	r2, [pc, #88]	@ (8002ed4 <AllInit+0xd8>)
 8002e7a:	619a      	str	r2, [r3, #24]
	Rover.b_left_motor.pwm_channel_IN1 = TIM_CHANNEL_1; // DIN1
 8002e7c:	4b16      	ldr	r3, [pc, #88]	@ (8002ed8 <AllInit+0xdc>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	61da      	str	r2, [r3, #28]
	Rover.b_left_motor.pwm_channel_IN2 = TIM_CHANNEL_2; // DIN2
 8002e82:	4b15      	ldr	r3, [pc, #84]	@ (8002ed8 <AllInit+0xdc>)
 8002e84:	2204      	movs	r2, #4
 8002e86:	621a      	str	r2, [r3, #32]


	hcsr04_frontal.htim = &htim2;
 8002e88:	4b14      	ldr	r3, [pc, #80]	@ (8002edc <AllInit+0xe0>)
 8002e8a:	4a15      	ldr	r2, [pc, #84]	@ (8002ee0 <AllInit+0xe4>)
 8002e8c:	601a      	str	r2, [r3, #0]
	hcsr04_frontal.tim_channel = TIM_CHANNEL_1;
 8002e8e:	4b13      	ldr	r3, [pc, #76]	@ (8002edc <AllInit+0xe0>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	605a      	str	r2, [r3, #4]
	hcsr04_frontal.trig_port = GPIOA;          // Ajustar segn tu configuracin
 8002e94:	4b11      	ldr	r3, [pc, #68]	@ (8002edc <AllInit+0xe0>)
 8002e96:	4a13      	ldr	r2, [pc, #76]	@ (8002ee4 <AllInit+0xe8>)
 8002e98:	609a      	str	r2, [r3, #8]
	hcsr04_frontal.trig_pin = GPIO_PIN_6;     // Ajustar segn tu configuracin
 8002e9a:	4b10      	ldr	r3, [pc, #64]	@ (8002edc <AllInit+0xe0>)
 8002e9c:	2240      	movs	r2, #64	@ 0x40
 8002e9e:	819a      	strh	r2, [r3, #12]
	hcsr04_frontal.timeout_ms = 100;
 8002ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8002edc <AllInit+0xe0>)
 8002ea2:	2264      	movs	r2, #100	@ 0x64
 8002ea4:	611a      	str	r2, [r3, #16]
	HCSR04_Init(&hcsr04_frontal);
 8002ea6:	480d      	ldr	r0, [pc, #52]	@ (8002edc <AllInit+0xe0>)
 8002ea8:	f7ff f842 	bl	8001f30 <HCSR04_Init>

	gps_config.huart = &huart2;  // colocar la que es aqui y arriba en la definicion externa
 8002eac:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee8 <AllInit+0xec>)
 8002eae:	4a0f      	ldr	r2, [pc, #60]	@ (8002eec <AllInit+0xf0>)
 8002eb0:	601a      	str	r2, [r3, #0]
	gps_config.timeout_ms = 1000;
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <AllInit+0xec>)
 8002eb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002eb8:	605a      	str	r2, [r3, #4]
	GPS_Init(&gps_config);
 8002eba:	480b      	ldr	r0, [pc, #44]	@ (8002ee8 <AllInit+0xec>)
 8002ebc:	f7fe f8d6 	bl	800106c <GPS_Init>

	Serial_Init(&huart1);
 8002ec0:	480b      	ldr	r0, [pc, #44]	@ (8002ef0 <AllInit+0xf4>)
 8002ec2:	f7ff fb79 	bl	80025b8 <Serial_Init>

	init_navegacion();
 8002ec6:	f7fe f8b3 	bl	8001030 <init_navegacion>
}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000968 	.word	0x20000968
 8002ed4:	200009f8 	.word	0x200009f8
 8002ed8:	200008d0 	.word	0x200008d0
 8002edc:	20000908 	.word	0x20000908
 8002ee0:	200009b0 	.word	0x200009b0
 8002ee4:	40020000 	.word	0x40020000
 8002ee8:	20000900 	.word	0x20000900
 8002eec:	20000a88 	.word	0x20000a88
 8002ef0:	20000a40 	.word	0x20000a40

08002ef4 <HAL_UART_RxHalfCpltCallback>:


void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
	GPS_UART_RxHalfCpltCallback(huart);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7fe fd83 	bl	8001a08 <GPS_UART_RxHalfCpltCallback>
}
 8002f02:	bf00      	nop
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b082      	sub	sp, #8
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
	GPS_UART_RxCpltCallback(huart);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7fe fd82 	bl	8001a1c <GPS_UART_RxCpltCallback>
	Serial_TxComplete_Callback(huart);  // Mantener si usas Serial
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7ff fbbb 	bl	8002694 <Serial_TxComplete_Callback>
}
 8002f1e:	bf00      	nop
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b082      	sub	sp, #8
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
	GPS_UART_ErrorCallback(huart);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f7fe fd7e 	bl	8001a30 <GPS_UART_ErrorCallback>
}
 8002f34:	bf00      	nop
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <HAL_TIM_IC_CaptureCallback>:
 * @brief  Input Capture callback in non blocking mode
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
	// Llama a nuestro driver del sensor.
	// El driver sr04.c comprobar internamente si el htim
	// es el que le corresponde (el &htim2 que le pasamos en main.c)
	HCSR04_InputCaptureCallback(htim);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7ff f92f 	bl	80021a8 <HCSR04_InputCaptureCallback>
}
 8002f4a:	bf00      	nop
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
	...

08002f54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	HCSR04_TimerOverflowCallback(htim);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f7ff fa4b 	bl	80023f8 <HCSR04_TimerOverflowCallback>
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a04      	ldr	r2, [pc, #16]	@ (8002f78 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d101      	bne.n	8002f70 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
    HAL_IncTick();
 8002f6c:	f000 fe42 	bl	8003bf4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002f70:	bf00      	nop
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40014800 	.word	0x40014800

08002f7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f80:	b672      	cpsid	i
}
 8002f82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002f84:	bf00      	nop
 8002f86:	e7fd      	b.n	8002f84 <Error_Handler+0x8>

08002f88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	607b      	str	r3, [r7, #4]
 8002f92:	4b12      	ldr	r3, [pc, #72]	@ (8002fdc <HAL_MspInit+0x54>)
 8002f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f96:	4a11      	ldr	r2, [pc, #68]	@ (8002fdc <HAL_MspInit+0x54>)
 8002f98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002fdc <HAL_MspInit+0x54>)
 8002fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fa6:	607b      	str	r3, [r7, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002faa:	2300      	movs	r3, #0
 8002fac:	603b      	str	r3, [r7, #0]
 8002fae:	4b0b      	ldr	r3, [pc, #44]	@ (8002fdc <HAL_MspInit+0x54>)
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8002fdc <HAL_MspInit+0x54>)
 8002fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fba:	4b08      	ldr	r3, [pc, #32]	@ (8002fdc <HAL_MspInit+0x54>)
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc2:	603b      	str	r3, [r7, #0]
 8002fc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	210f      	movs	r1, #15
 8002fca:	f06f 0001 	mvn.w	r0, #1
 8002fce:	f000 fee9 	bl	8003da4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fd2:	bf00      	nop
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40023800 	.word	0x40023800

08002fe0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08c      	sub	sp, #48	@ 0x30
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	60bb      	str	r3, [r7, #8]
 8002ff4:	4b2e      	ldr	r3, [pc, #184]	@ (80030b0 <HAL_InitTick+0xd0>)
 8002ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff8:	4a2d      	ldr	r2, [pc, #180]	@ (80030b0 <HAL_InitTick+0xd0>)
 8002ffa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ffe:	6453      	str	r3, [r2, #68]	@ 0x44
 8003000:	4b2b      	ldr	r3, [pc, #172]	@ (80030b0 <HAL_InitTick+0xd0>)
 8003002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003004:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003008:	60bb      	str	r3, [r7, #8]
 800300a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800300c:	f107 020c 	add.w	r2, r7, #12
 8003010:	f107 0310 	add.w	r3, r7, #16
 8003014:	4611      	mov	r1, r2
 8003016:	4618      	mov	r0, r3
 8003018:	f003 fd8a 	bl	8006b30 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800301c:	f003 fd74 	bl	8006b08 <HAL_RCC_GetPCLK2Freq>
 8003020:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003024:	4a23      	ldr	r2, [pc, #140]	@ (80030b4 <HAL_InitTick+0xd4>)
 8003026:	fba2 2303 	umull	r2, r3, r2, r3
 800302a:	0c9b      	lsrs	r3, r3, #18
 800302c:	3b01      	subs	r3, #1
 800302e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8003030:	4b21      	ldr	r3, [pc, #132]	@ (80030b8 <HAL_InitTick+0xd8>)
 8003032:	4a22      	ldr	r2, [pc, #136]	@ (80030bc <HAL_InitTick+0xdc>)
 8003034:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8003036:	4b20      	ldr	r3, [pc, #128]	@ (80030b8 <HAL_InitTick+0xd8>)
 8003038:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800303c:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 800303e:	4a1e      	ldr	r2, [pc, #120]	@ (80030b8 <HAL_InitTick+0xd8>)
 8003040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003042:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8003044:	4b1c      	ldr	r3, [pc, #112]	@ (80030b8 <HAL_InitTick+0xd8>)
 8003046:	2200      	movs	r2, #0
 8003048:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800304a:	4b1b      	ldr	r3, [pc, #108]	@ (80030b8 <HAL_InitTick+0xd8>)
 800304c:	2200      	movs	r2, #0
 800304e:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003050:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <HAL_InitTick+0xd8>)
 8003052:	2200      	movs	r2, #0
 8003054:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8003056:	4818      	ldr	r0, [pc, #96]	@ (80030b8 <HAL_InitTick+0xd8>)
 8003058:	f003 fd9c 	bl	8006b94 <HAL_TIM_Base_Init>
 800305c:	4603      	mov	r3, r0
 800305e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003062:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003066:	2b00      	cmp	r3, #0
 8003068:	d11b      	bne.n	80030a2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 800306a:	4813      	ldr	r0, [pc, #76]	@ (80030b8 <HAL_InitTick+0xd8>)
 800306c:	f003 fe3c 	bl	8006ce8 <HAL_TIM_Base_Start_IT>
 8003070:	4603      	mov	r3, r0
 8003072:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003076:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800307a:	2b00      	cmp	r3, #0
 800307c:	d111      	bne.n	80030a2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800307e:	201a      	movs	r0, #26
 8003080:	f000 feac 	bl	8003ddc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b0f      	cmp	r3, #15
 8003088:	d808      	bhi.n	800309c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 800308a:	2200      	movs	r2, #0
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	201a      	movs	r0, #26
 8003090:	f000 fe88 	bl	8003da4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003094:	4a0a      	ldr	r2, [pc, #40]	@ (80030c0 <HAL_InitTick+0xe0>)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6013      	str	r3, [r2, #0]
 800309a:	e002      	b.n	80030a2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80030a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3730      	adds	r7, #48	@ 0x30
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	40023800 	.word	0x40023800
 80030b4:	431bde83 	.word	0x431bde83
 80030b8:	2000091c 	.word	0x2000091c
 80030bc:	40014800 	.word	0x40014800
 80030c0:	20000008 	.word	0x20000008

080030c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030c8:	bf00      	nop
 80030ca:	e7fd      	b.n	80030c8 <NMI_Handler+0x4>

080030cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030d0:	bf00      	nop
 80030d2:	e7fd      	b.n	80030d0 <HardFault_Handler+0x4>

080030d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030d8:	bf00      	nop
 80030da:	e7fd      	b.n	80030d8 <MemManage_Handler+0x4>

080030dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030e0:	bf00      	nop
 80030e2:	e7fd      	b.n	80030e0 <BusFault_Handler+0x4>

080030e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030e8:	bf00      	nop
 80030ea:	e7fd      	b.n	80030e8 <UsageFault_Handler+0x4>

080030ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030f0:	bf00      	nop
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
	...

080030fc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003100:	4802      	ldr	r0, [pc, #8]	@ (800310c <DMA1_Stream5_IRQHandler+0x10>)
 8003102:	f001 f811 	bl	8004128 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	20000b30 	.word	0x20000b30

08003110 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003114:	4803      	ldr	r0, [pc, #12]	@ (8003124 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8003116:	f004 f975 	bl	8007404 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800311a:	4803      	ldr	r0, [pc, #12]	@ (8003128 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 800311c:	f004 f972 	bl	8007404 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003120:	bf00      	nop
 8003122:	bd80      	pop	{r7, pc}
 8003124:	20000968 	.word	0x20000968
 8003128:	2000091c 	.word	0x2000091c

0800312c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003130:	4802      	ldr	r0, [pc, #8]	@ (800313c <TIM2_IRQHandler+0x10>)
 8003132:	f004 f967 	bl	8007404 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003136:	bf00      	nop
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	200009b0 	.word	0x200009b0

08003140 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003144:	4802      	ldr	r0, [pc, #8]	@ (8003150 <USART1_IRQHandler+0x10>)
 8003146:	f005 fbaf 	bl	80088a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800314a:	bf00      	nop
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	20000a40 	.word	0x20000a40

08003154 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003158:	4802      	ldr	r0, [pc, #8]	@ (8003164 <USART2_IRQHandler+0x10>)
 800315a:	f005 fba5 	bl	80088a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800315e:	bf00      	nop
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	20000a88 	.word	0x20000a88

08003168 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800316c:	4802      	ldr	r0, [pc, #8]	@ (8003178 <DMA2_Stream7_IRQHandler+0x10>)
 800316e:	f000 ffdb 	bl	8004128 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003172:	bf00      	nop
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	20000ad0 	.word	0x20000ad0

0800317c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  return 1;
 8003180:	2301      	movs	r3, #1
}
 8003182:	4618      	mov	r0, r3
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <_kill>:

int _kill(int pid, int sig)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003196:	f00c f98f 	bl	800f4b8 <__errno>
 800319a:	4603      	mov	r3, r0
 800319c:	2216      	movs	r2, #22
 800319e:	601a      	str	r2, [r3, #0]
  return -1;
 80031a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <_exit>:

void _exit (int status)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80031b4:	f04f 31ff 	mov.w	r1, #4294967295
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f7ff ffe7 	bl	800318c <_kill>
  while (1) {}    /* Make sure we hang here */
 80031be:	bf00      	nop
 80031c0:	e7fd      	b.n	80031be <_exit+0x12>

080031c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b086      	sub	sp, #24
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	60f8      	str	r0, [r7, #12]
 80031ca:	60b9      	str	r1, [r7, #8]
 80031cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ce:	2300      	movs	r3, #0
 80031d0:	617b      	str	r3, [r7, #20]
 80031d2:	e00a      	b.n	80031ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031d4:	f3af 8000 	nop.w
 80031d8:	4601      	mov	r1, r0
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	1c5a      	adds	r2, r3, #1
 80031de:	60ba      	str	r2, [r7, #8]
 80031e0:	b2ca      	uxtb	r2, r1
 80031e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	3301      	adds	r3, #1
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	dbf0      	blt.n	80031d4 <_read+0x12>
  }

  return len;
 80031f2:	687b      	ldr	r3, [r7, #4]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	e009      	b.n	8003222 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	1c5a      	adds	r2, r3, #1
 8003212:	60ba      	str	r2, [r7, #8]
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff fa88 	bl	800272c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	3301      	adds	r3, #1
 8003220:	617b      	str	r3, [r7, #20]
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	429a      	cmp	r2, r3
 8003228:	dbf1      	blt.n	800320e <_write+0x12>
  }
  return len;
 800322a:	687b      	ldr	r3, [r7, #4]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <_close>:

int _close(int file)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800323c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003240:	4618      	mov	r0, r3
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800325c:	605a      	str	r2, [r3, #4]
  return 0;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <_isatty>:

int _isatty(int file)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003274:	2301      	movs	r3, #1
}
 8003276:	4618      	mov	r0, r3
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003282:	b480      	push	{r7}
 8003284:	b085      	sub	sp, #20
 8003286:	af00      	add	r7, sp, #0
 8003288:	60f8      	str	r0, [r7, #12]
 800328a:	60b9      	str	r1, [r7, #8]
 800328c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032a4:	4a14      	ldr	r2, [pc, #80]	@ (80032f8 <_sbrk+0x5c>)
 80032a6:	4b15      	ldr	r3, [pc, #84]	@ (80032fc <_sbrk+0x60>)
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032b0:	4b13      	ldr	r3, [pc, #76]	@ (8003300 <_sbrk+0x64>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d102      	bne.n	80032be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032b8:	4b11      	ldr	r3, [pc, #68]	@ (8003300 <_sbrk+0x64>)
 80032ba:	4a12      	ldr	r2, [pc, #72]	@ (8003304 <_sbrk+0x68>)
 80032bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032be:	4b10      	ldr	r3, [pc, #64]	@ (8003300 <_sbrk+0x64>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4413      	add	r3, r2
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d207      	bcs.n	80032dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032cc:	f00c f8f4 	bl	800f4b8 <__errno>
 80032d0:	4603      	mov	r3, r0
 80032d2:	220c      	movs	r2, #12
 80032d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032d6:	f04f 33ff 	mov.w	r3, #4294967295
 80032da:	e009      	b.n	80032f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032dc:	4b08      	ldr	r3, [pc, #32]	@ (8003300 <_sbrk+0x64>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032e2:	4b07      	ldr	r3, [pc, #28]	@ (8003300 <_sbrk+0x64>)
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4413      	add	r3, r2
 80032ea:	4a05      	ldr	r2, [pc, #20]	@ (8003300 <_sbrk+0x64>)
 80032ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032ee:	68fb      	ldr	r3, [r7, #12]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	20020000 	.word	0x20020000
 80032fc:	00000400 	.word	0x00000400
 8003300:	20000964 	.word	0x20000964
 8003304:	200056c8 	.word	0x200056c8

08003308 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800330c:	4b06      	ldr	r3, [pc, #24]	@ (8003328 <SystemInit+0x20>)
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003312:	4a05      	ldr	r2, [pc, #20]	@ (8003328 <SystemInit+0x20>)
 8003314:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003318:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800331c:	bf00      	nop
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	e000ed00 	.word	0xe000ed00

0800332c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b096      	sub	sp, #88	@ 0x58
 8003330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003332:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003336:	2200      	movs	r2, #0
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	605a      	str	r2, [r3, #4]
 800333c:	609a      	str	r2, [r3, #8]
 800333e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003340:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800334a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	605a      	str	r2, [r3, #4]
 8003354:	609a      	str	r2, [r3, #8]
 8003356:	60da      	str	r2, [r3, #12]
 8003358:	611a      	str	r2, [r3, #16]
 800335a:	615a      	str	r2, [r3, #20]
 800335c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800335e:	1d3b      	adds	r3, r7, #4
 8003360:	2220      	movs	r2, #32
 8003362:	2100      	movs	r1, #0
 8003364:	4618      	mov	r0, r3
 8003366:	f00b ff59 	bl	800f21c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800336a:	4b50      	ldr	r3, [pc, #320]	@ (80034ac <MX_TIM1_Init+0x180>)
 800336c:	4a50      	ldr	r2, [pc, #320]	@ (80034b0 <MX_TIM1_Init+0x184>)
 800336e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8003370:	4b4e      	ldr	r3, [pc, #312]	@ (80034ac <MX_TIM1_Init+0x180>)
 8003372:	2263      	movs	r2, #99	@ 0x63
 8003374:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003376:	4b4d      	ldr	r3, [pc, #308]	@ (80034ac <MX_TIM1_Init+0x180>)
 8003378:	2200      	movs	r2, #0
 800337a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800337c:	4b4b      	ldr	r3, [pc, #300]	@ (80034ac <MX_TIM1_Init+0x180>)
 800337e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003382:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003384:	4b49      	ldr	r3, [pc, #292]	@ (80034ac <MX_TIM1_Init+0x180>)
 8003386:	2200      	movs	r2, #0
 8003388:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800338a:	4b48      	ldr	r3, [pc, #288]	@ (80034ac <MX_TIM1_Init+0x180>)
 800338c:	2200      	movs	r2, #0
 800338e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003390:	4b46      	ldr	r3, [pc, #280]	@ (80034ac <MX_TIM1_Init+0x180>)
 8003392:	2200      	movs	r2, #0
 8003394:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003396:	4845      	ldr	r0, [pc, #276]	@ (80034ac <MX_TIM1_Init+0x180>)
 8003398:	f003 fbfc 	bl	8006b94 <HAL_TIM_Base_Init>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80033a2:	f7ff fdeb 	bl	8002f7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80033ac:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80033b0:	4619      	mov	r1, r3
 80033b2:	483e      	ldr	r0, [pc, #248]	@ (80034ac <MX_TIM1_Init+0x180>)
 80033b4:	f004 fa74 	bl	80078a0 <HAL_TIM_ConfigClockSource>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80033be:	f7ff fddd 	bl	8002f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80033c2:	483a      	ldr	r0, [pc, #232]	@ (80034ac <MX_TIM1_Init+0x180>)
 80033c4:	f003 fcf2 	bl	8006dac <HAL_TIM_PWM_Init>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80033ce:	f7ff fdd5 	bl	8002f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033d2:	2300      	movs	r3, #0
 80033d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033d6:	2300      	movs	r3, #0
 80033d8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80033de:	4619      	mov	r1, r3
 80033e0:	4832      	ldr	r0, [pc, #200]	@ (80034ac <MX_TIM1_Init+0x180>)
 80033e2:	f004 ff77 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80033ec:	f7ff fdc6 	bl	8002f7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033f0:	2360      	movs	r3, #96	@ 0x60
 80033f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80033f4:	2300      	movs	r3, #0
 80033f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033f8:	2300      	movs	r3, #0
 80033fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80033fc:	2300      	movs	r3, #0
 80033fe:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003400:	2300      	movs	r3, #0
 8003402:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003404:	2300      	movs	r3, #0
 8003406:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003408:	2300      	movs	r3, #0
 800340a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800340c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003410:	2200      	movs	r2, #0
 8003412:	4619      	mov	r1, r3
 8003414:	4825      	ldr	r0, [pc, #148]	@ (80034ac <MX_TIM1_Init+0x180>)
 8003416:	f004 f981 	bl	800771c <HAL_TIM_PWM_ConfigChannel>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003420:	f7ff fdac 	bl	8002f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003424:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003428:	2204      	movs	r2, #4
 800342a:	4619      	mov	r1, r3
 800342c:	481f      	ldr	r0, [pc, #124]	@ (80034ac <MX_TIM1_Init+0x180>)
 800342e:	f004 f975 	bl	800771c <HAL_TIM_PWM_ConfigChannel>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003438:	f7ff fda0 	bl	8002f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800343c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003440:	2208      	movs	r2, #8
 8003442:	4619      	mov	r1, r3
 8003444:	4819      	ldr	r0, [pc, #100]	@ (80034ac <MX_TIM1_Init+0x180>)
 8003446:	f004 f969 	bl	800771c <HAL_TIM_PWM_ConfigChannel>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8003450:	f7ff fd94 	bl	8002f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003454:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003458:	220c      	movs	r2, #12
 800345a:	4619      	mov	r1, r3
 800345c:	4813      	ldr	r0, [pc, #76]	@ (80034ac <MX_TIM1_Init+0x180>)
 800345e:	f004 f95d 	bl	800771c <HAL_TIM_PWM_ConfigChannel>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8003468:	f7ff fd88 	bl	8002f7c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800346c:	2300      	movs	r3, #0
 800346e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003470:	2300      	movs	r3, #0
 8003472:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003474:	2300      	movs	r3, #0
 8003476:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003478:	2300      	movs	r3, #0
 800347a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800347c:	2300      	movs	r3, #0
 800347e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003480:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003484:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003486:	2300      	movs	r3, #0
 8003488:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800348a:	1d3b      	adds	r3, r7, #4
 800348c:	4619      	mov	r1, r3
 800348e:	4807      	ldr	r0, [pc, #28]	@ (80034ac <MX_TIM1_Init+0x180>)
 8003490:	f004 ff8e 	bl	80083b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 800349a:	f7ff fd6f 	bl	8002f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800349e:	4803      	ldr	r0, [pc, #12]	@ (80034ac <MX_TIM1_Init+0x180>)
 80034a0:	f000 f992 	bl	80037c8 <HAL_TIM_MspPostInit>

}
 80034a4:	bf00      	nop
 80034a6:	3758      	adds	r7, #88	@ 0x58
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	20000968 	.word	0x20000968
 80034b0:	40010000 	.word	0x40010000

080034b4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b08a      	sub	sp, #40	@ 0x28
 80034b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034ba:	f107 0318 	add.w	r3, r7, #24
 80034be:	2200      	movs	r2, #0
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	605a      	str	r2, [r3, #4]
 80034c4:	609a      	str	r2, [r3, #8]
 80034c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034c8:	f107 0310 	add.w	r3, r7, #16
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80034d2:	463b      	mov	r3, r7
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	605a      	str	r2, [r3, #4]
 80034da:	609a      	str	r2, [r3, #8]
 80034dc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80034de:	4b2c      	ldr	r3, [pc, #176]	@ (8003590 <MX_TIM2_Init+0xdc>)
 80034e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80034e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 80034e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003590 <MX_TIM2_Init+0xdc>)
 80034e8:	2263      	movs	r2, #99	@ 0x63
 80034ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034ec:	4b28      	ldr	r3, [pc, #160]	@ (8003590 <MX_TIM2_Init+0xdc>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80034f2:	4b27      	ldr	r3, [pc, #156]	@ (8003590 <MX_TIM2_Init+0xdc>)
 80034f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80034f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034fa:	4b25      	ldr	r3, [pc, #148]	@ (8003590 <MX_TIM2_Init+0xdc>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003500:	4b23      	ldr	r3, [pc, #140]	@ (8003590 <MX_TIM2_Init+0xdc>)
 8003502:	2200      	movs	r2, #0
 8003504:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003506:	4822      	ldr	r0, [pc, #136]	@ (8003590 <MX_TIM2_Init+0xdc>)
 8003508:	f003 fb44 	bl	8006b94 <HAL_TIM_Base_Init>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8003512:	f7ff fd33 	bl	8002f7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003516:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800351a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800351c:	f107 0318 	add.w	r3, r7, #24
 8003520:	4619      	mov	r1, r3
 8003522:	481b      	ldr	r0, [pc, #108]	@ (8003590 <MX_TIM2_Init+0xdc>)
 8003524:	f004 f9bc 	bl	80078a0 <HAL_TIM_ConfigClockSource>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800352e:	f7ff fd25 	bl	8002f7c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003532:	4817      	ldr	r0, [pc, #92]	@ (8003590 <MX_TIM2_Init+0xdc>)
 8003534:	f003 fd44 	bl	8006fc0 <HAL_TIM_IC_Init>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800353e:	f7ff fd1d 	bl	8002f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003542:	2300      	movs	r3, #0
 8003544:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003546:	2300      	movs	r3, #0
 8003548:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800354a:	f107 0310 	add.w	r3, r7, #16
 800354e:	4619      	mov	r1, r3
 8003550:	480f      	ldr	r0, [pc, #60]	@ (8003590 <MX_TIM2_Init+0xdc>)
 8003552:	f004 febf 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d001      	beq.n	8003560 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800355c:	f7ff fd0e 	bl	8002f7c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003560:	230a      	movs	r3, #10
 8003562:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003564:	2301      	movs	r3, #1
 8003566:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003568:	2300      	movs	r3, #0
 800356a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800356c:	2300      	movs	r3, #0
 800356e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003570:	463b      	mov	r3, r7
 8003572:	2200      	movs	r2, #0
 8003574:	4619      	mov	r1, r3
 8003576:	4806      	ldr	r0, [pc, #24]	@ (8003590 <MX_TIM2_Init+0xdc>)
 8003578:	f004 f834 	bl	80075e4 <HAL_TIM_IC_ConfigChannel>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8003582:	f7ff fcfb 	bl	8002f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003586:	bf00      	nop
 8003588:	3728      	adds	r7, #40	@ 0x28
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	200009b0 	.word	0x200009b0

08003594 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08e      	sub	sp, #56	@ 0x38
 8003598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800359a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	605a      	str	r2, [r3, #4]
 80035a4:	609a      	str	r2, [r3, #8]
 80035a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035a8:	f107 0320 	add.w	r3, r7, #32
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035b2:	1d3b      	adds	r3, r7, #4
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	605a      	str	r2, [r3, #4]
 80035ba:	609a      	str	r2, [r3, #8]
 80035bc:	60da      	str	r2, [r3, #12]
 80035be:	611a      	str	r2, [r3, #16]
 80035c0:	615a      	str	r2, [r3, #20]
 80035c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80035c4:	4b3d      	ldr	r3, [pc, #244]	@ (80036bc <MX_TIM3_Init+0x128>)
 80035c6:	4a3e      	ldr	r2, [pc, #248]	@ (80036c0 <MX_TIM3_Init+0x12c>)
 80035c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 80035ca:	4b3c      	ldr	r3, [pc, #240]	@ (80036bc <MX_TIM3_Init+0x128>)
 80035cc:	2263      	movs	r2, #99	@ 0x63
 80035ce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035d0:	4b3a      	ldr	r3, [pc, #232]	@ (80036bc <MX_TIM3_Init+0x128>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80035d6:	4b39      	ldr	r3, [pc, #228]	@ (80036bc <MX_TIM3_Init+0x128>)
 80035d8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80035dc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035de:	4b37      	ldr	r3, [pc, #220]	@ (80036bc <MX_TIM3_Init+0x128>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035e4:	4b35      	ldr	r3, [pc, #212]	@ (80036bc <MX_TIM3_Init+0x128>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80035ea:	4834      	ldr	r0, [pc, #208]	@ (80036bc <MX_TIM3_Init+0x128>)
 80035ec:	f003 fad2 	bl	8006b94 <HAL_TIM_Base_Init>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80035f6:	f7ff fcc1 	bl	8002f7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003600:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003604:	4619      	mov	r1, r3
 8003606:	482d      	ldr	r0, [pc, #180]	@ (80036bc <MX_TIM3_Init+0x128>)
 8003608:	f004 f94a 	bl	80078a0 <HAL_TIM_ConfigClockSource>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003612:	f7ff fcb3 	bl	8002f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003616:	4829      	ldr	r0, [pc, #164]	@ (80036bc <MX_TIM3_Init+0x128>)
 8003618:	f003 fbc8 	bl	8006dac <HAL_TIM_PWM_Init>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003622:	f7ff fcab 	bl	8002f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003626:	2300      	movs	r3, #0
 8003628:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800362a:	2300      	movs	r3, #0
 800362c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800362e:	f107 0320 	add.w	r3, r7, #32
 8003632:	4619      	mov	r1, r3
 8003634:	4821      	ldr	r0, [pc, #132]	@ (80036bc <MX_TIM3_Init+0x128>)
 8003636:	f004 fe4d 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003640:	f7ff fc9c 	bl	8002f7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003644:	2360      	movs	r3, #96	@ 0x60
 8003646:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003648:	2300      	movs	r3, #0
 800364a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800364c:	2300      	movs	r3, #0
 800364e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003650:	2300      	movs	r3, #0
 8003652:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003654:	1d3b      	adds	r3, r7, #4
 8003656:	2200      	movs	r2, #0
 8003658:	4619      	mov	r1, r3
 800365a:	4818      	ldr	r0, [pc, #96]	@ (80036bc <MX_TIM3_Init+0x128>)
 800365c:	f004 f85e 	bl	800771c <HAL_TIM_PWM_ConfigChannel>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8003666:	f7ff fc89 	bl	8002f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800366a:	1d3b      	adds	r3, r7, #4
 800366c:	2204      	movs	r2, #4
 800366e:	4619      	mov	r1, r3
 8003670:	4812      	ldr	r0, [pc, #72]	@ (80036bc <MX_TIM3_Init+0x128>)
 8003672:	f004 f853 	bl	800771c <HAL_TIM_PWM_ConfigChannel>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 800367c:	f7ff fc7e 	bl	8002f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003680:	1d3b      	adds	r3, r7, #4
 8003682:	2208      	movs	r2, #8
 8003684:	4619      	mov	r1, r3
 8003686:	480d      	ldr	r0, [pc, #52]	@ (80036bc <MX_TIM3_Init+0x128>)
 8003688:	f004 f848 	bl	800771c <HAL_TIM_PWM_ConfigChannel>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8003692:	f7ff fc73 	bl	8002f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003696:	1d3b      	adds	r3, r7, #4
 8003698:	220c      	movs	r2, #12
 800369a:	4619      	mov	r1, r3
 800369c:	4807      	ldr	r0, [pc, #28]	@ (80036bc <MX_TIM3_Init+0x128>)
 800369e:	f004 f83d 	bl	800771c <HAL_TIM_PWM_ConfigChannel>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80036a8:	f7ff fc68 	bl	8002f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80036ac:	4803      	ldr	r0, [pc, #12]	@ (80036bc <MX_TIM3_Init+0x128>)
 80036ae:	f000 f88b 	bl	80037c8 <HAL_TIM_MspPostInit>

}
 80036b2:	bf00      	nop
 80036b4:	3738      	adds	r7, #56	@ 0x38
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	200009f8 	.word	0x200009f8
 80036c0:	40000400 	.word	0x40000400

080036c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b08c      	sub	sp, #48	@ 0x30
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036cc:	f107 031c 	add.w	r3, r7, #28
 80036d0:	2200      	movs	r2, #0
 80036d2:	601a      	str	r2, [r3, #0]
 80036d4:	605a      	str	r2, [r3, #4]
 80036d6:	609a      	str	r2, [r3, #8]
 80036d8:	60da      	str	r2, [r3, #12]
 80036da:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a35      	ldr	r2, [pc, #212]	@ (80037b8 <HAL_TIM_Base_MspInit+0xf4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d116      	bne.n	8003714 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036e6:	2300      	movs	r3, #0
 80036e8:	61bb      	str	r3, [r7, #24]
 80036ea:	4b34      	ldr	r3, [pc, #208]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 80036ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ee:	4a33      	ldr	r2, [pc, #204]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 80036f0:	f043 0301 	orr.w	r3, r3, #1
 80036f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80036f6:	4b31      	ldr	r3, [pc, #196]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 80036f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	61bb      	str	r3, [r7, #24]
 8003700:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 8003702:	2200      	movs	r2, #0
 8003704:	210f      	movs	r1, #15
 8003706:	201a      	movs	r0, #26
 8003708:	f000 fb4c 	bl	8003da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800370c:	201a      	movs	r0, #26
 800370e:	f000 fb65 	bl	8003ddc <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003712:	e04c      	b.n	80037ae <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM2)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800371c:	d134      	bne.n	8003788 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	617b      	str	r3, [r7, #20]
 8003722:	4b26      	ldr	r3, [pc, #152]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 8003724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003726:	4a25      	ldr	r2, [pc, #148]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 8003728:	f043 0301 	orr.w	r3, r3, #1
 800372c:	6413      	str	r3, [r2, #64]	@ 0x40
 800372e:	4b23      	ldr	r3, [pc, #140]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	617b      	str	r3, [r7, #20]
 8003738:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800373a:	2300      	movs	r3, #0
 800373c:	613b      	str	r3, [r7, #16]
 800373e:	4b1f      	ldr	r3, [pc, #124]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 8003740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003742:	4a1e      	ldr	r2, [pc, #120]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 8003744:	f043 0301 	orr.w	r3, r3, #1
 8003748:	6313      	str	r3, [r2, #48]	@ 0x30
 800374a:	4b1c      	ldr	r3, [pc, #112]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_Pin;
 8003756:	2320      	movs	r3, #32
 8003758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800375a:	2302      	movs	r3, #2
 800375c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800375e:	2300      	movs	r3, #0
 8003760:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003762:	2300      	movs	r3, #0
 8003764:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003766:	2301      	movs	r3, #1
 8003768:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800376a:	f107 031c 	add.w	r3, r7, #28
 800376e:	4619      	mov	r1, r3
 8003770:	4813      	ldr	r0, [pc, #76]	@ (80037c0 <HAL_TIM_Base_MspInit+0xfc>)
 8003772:	f000 ff43 	bl	80045fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003776:	2200      	movs	r2, #0
 8003778:	2105      	movs	r1, #5
 800377a:	201c      	movs	r0, #28
 800377c:	f000 fb12 	bl	8003da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003780:	201c      	movs	r0, #28
 8003782:	f000 fb2b 	bl	8003ddc <HAL_NVIC_EnableIRQ>
}
 8003786:	e012      	b.n	80037ae <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM3)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a0d      	ldr	r2, [pc, #52]	@ (80037c4 <HAL_TIM_Base_MspInit+0x100>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d10d      	bne.n	80037ae <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003792:	2300      	movs	r3, #0
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	4b09      	ldr	r3, [pc, #36]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 8003798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379a:	4a08      	ldr	r2, [pc, #32]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 800379c:	f043 0302 	orr.w	r3, r3, #2
 80037a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80037a2:	4b06      	ldr	r3, [pc, #24]	@ (80037bc <HAL_TIM_Base_MspInit+0xf8>)
 80037a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	60fb      	str	r3, [r7, #12]
 80037ac:	68fb      	ldr	r3, [r7, #12]
}
 80037ae:	bf00      	nop
 80037b0:	3730      	adds	r7, #48	@ 0x30
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40010000 	.word	0x40010000
 80037bc:	40023800 	.word	0x40023800
 80037c0:	40020000 	.word	0x40020000
 80037c4:	40000400 	.word	0x40000400

080037c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b08a      	sub	sp, #40	@ 0x28
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037d0:	f107 0314 	add.w	r3, r7, #20
 80037d4:	2200      	movs	r2, #0
 80037d6:	601a      	str	r2, [r3, #0]
 80037d8:	605a      	str	r2, [r3, #4]
 80037da:	609a      	str	r2, [r3, #8]
 80037dc:	60da      	str	r2, [r3, #12]
 80037de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a24      	ldr	r2, [pc, #144]	@ (8003878 <HAL_TIM_MspPostInit+0xb0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d11f      	bne.n	800382a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ea:	2300      	movs	r3, #0
 80037ec:	613b      	str	r3, [r7, #16]
 80037ee:	4b23      	ldr	r3, [pc, #140]	@ (800387c <HAL_TIM_MspPostInit+0xb4>)
 80037f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f2:	4a22      	ldr	r2, [pc, #136]	@ (800387c <HAL_TIM_MspPostInit+0xb4>)
 80037f4:	f043 0301 	orr.w	r3, r3, #1
 80037f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80037fa:	4b20      	ldr	r3, [pc, #128]	@ (800387c <HAL_TIM_MspPostInit+0xb4>)
 80037fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	613b      	str	r3, [r7, #16]
 8003804:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = AIN2_Pin|BIN1_Pin|BIN2_Pin|AIN1_Pin;
 8003806:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800380a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800380c:	2302      	movs	r3, #2
 800380e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003810:	2300      	movs	r3, #0
 8003812:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003814:	2300      	movs	r3, #0
 8003816:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003818:	2301      	movs	r3, #1
 800381a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800381c:	f107 0314 	add.w	r3, r7, #20
 8003820:	4619      	mov	r1, r3
 8003822:	4817      	ldr	r0, [pc, #92]	@ (8003880 <HAL_TIM_MspPostInit+0xb8>)
 8003824:	f000 feea 	bl	80045fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003828:	e022      	b.n	8003870 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM3)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a15      	ldr	r2, [pc, #84]	@ (8003884 <HAL_TIM_MspPostInit+0xbc>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d11d      	bne.n	8003870 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003834:	2300      	movs	r3, #0
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	4b10      	ldr	r3, [pc, #64]	@ (800387c <HAL_TIM_MspPostInit+0xb4>)
 800383a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383c:	4a0f      	ldr	r2, [pc, #60]	@ (800387c <HAL_TIM_MspPostInit+0xb4>)
 800383e:	f043 0302 	orr.w	r3, r3, #2
 8003842:	6313      	str	r3, [r2, #48]	@ 0x30
 8003844:	4b0d      	ldr	r3, [pc, #52]	@ (800387c <HAL_TIM_MspPostInit+0xb4>)
 8003846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CIN2_Pin|CIN1_Pin|DIN1_Pin|DIN2_Pin;
 8003850:	2333      	movs	r3, #51	@ 0x33
 8003852:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003854:	2302      	movs	r3, #2
 8003856:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003858:	2300      	movs	r3, #0
 800385a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800385c:	2300      	movs	r3, #0
 800385e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003860:	2302      	movs	r3, #2
 8003862:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003864:	f107 0314 	add.w	r3, r7, #20
 8003868:	4619      	mov	r1, r3
 800386a:	4807      	ldr	r0, [pc, #28]	@ (8003888 <HAL_TIM_MspPostInit+0xc0>)
 800386c:	f000 fec6 	bl	80045fc <HAL_GPIO_Init>
}
 8003870:	bf00      	nop
 8003872:	3728      	adds	r7, #40	@ 0x28
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	40010000 	.word	0x40010000
 800387c:	40023800 	.word	0x40023800
 8003880:	40020000 	.word	0x40020000
 8003884:	40000400 	.word	0x40000400
 8003888:	40020400 	.word	0x40020400

0800388c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003890:	4b11      	ldr	r3, [pc, #68]	@ (80038d8 <MX_USART1_UART_Init+0x4c>)
 8003892:	4a12      	ldr	r2, [pc, #72]	@ (80038dc <MX_USART1_UART_Init+0x50>)
 8003894:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003896:	4b10      	ldr	r3, [pc, #64]	@ (80038d8 <MX_USART1_UART_Init+0x4c>)
 8003898:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800389c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800389e:	4b0e      	ldr	r3, [pc, #56]	@ (80038d8 <MX_USART1_UART_Init+0x4c>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80038a4:	4b0c      	ldr	r3, [pc, #48]	@ (80038d8 <MX_USART1_UART_Init+0x4c>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80038aa:	4b0b      	ldr	r3, [pc, #44]	@ (80038d8 <MX_USART1_UART_Init+0x4c>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80038b0:	4b09      	ldr	r3, [pc, #36]	@ (80038d8 <MX_USART1_UART_Init+0x4c>)
 80038b2:	220c      	movs	r2, #12
 80038b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038b6:	4b08      	ldr	r3, [pc, #32]	@ (80038d8 <MX_USART1_UART_Init+0x4c>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80038bc:	4b06      	ldr	r3, [pc, #24]	@ (80038d8 <MX_USART1_UART_Init+0x4c>)
 80038be:	2200      	movs	r2, #0
 80038c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80038c2:	4805      	ldr	r0, [pc, #20]	@ (80038d8 <MX_USART1_UART_Init+0x4c>)
 80038c4:	f004 fdda 	bl	800847c <HAL_UART_Init>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80038ce:	f7ff fb55 	bl	8002f7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80038d2:	bf00      	nop
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	20000a40 	.word	0x20000a40
 80038dc:	40011000 	.word	0x40011000

080038e0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80038e4:	4b11      	ldr	r3, [pc, #68]	@ (800392c <MX_USART2_UART_Init+0x4c>)
 80038e6:	4a12      	ldr	r2, [pc, #72]	@ (8003930 <MX_USART2_UART_Init+0x50>)
 80038e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80038ea:	4b10      	ldr	r3, [pc, #64]	@ (800392c <MX_USART2_UART_Init+0x4c>)
 80038ec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80038f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80038f2:	4b0e      	ldr	r3, [pc, #56]	@ (800392c <MX_USART2_UART_Init+0x4c>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80038f8:	4b0c      	ldr	r3, [pc, #48]	@ (800392c <MX_USART2_UART_Init+0x4c>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80038fe:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <MX_USART2_UART_Init+0x4c>)
 8003900:	2200      	movs	r2, #0
 8003902:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003904:	4b09      	ldr	r3, [pc, #36]	@ (800392c <MX_USART2_UART_Init+0x4c>)
 8003906:	220c      	movs	r2, #12
 8003908:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800390a:	4b08      	ldr	r3, [pc, #32]	@ (800392c <MX_USART2_UART_Init+0x4c>)
 800390c:	2200      	movs	r2, #0
 800390e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003910:	4b06      	ldr	r3, [pc, #24]	@ (800392c <MX_USART2_UART_Init+0x4c>)
 8003912:	2200      	movs	r2, #0
 8003914:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003916:	4805      	ldr	r0, [pc, #20]	@ (800392c <MX_USART2_UART_Init+0x4c>)
 8003918:	f004 fdb0 	bl	800847c <HAL_UART_Init>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003922:	f7ff fb2b 	bl	8002f7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003926:	bf00      	nop
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	20000a88 	.word	0x20000a88
 8003930:	40004400 	.word	0x40004400

08003934 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b08c      	sub	sp, #48	@ 0x30
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800393c:	f107 031c 	add.w	r3, r7, #28
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	605a      	str	r2, [r3, #4]
 8003946:	609a      	str	r2, [r3, #8]
 8003948:	60da      	str	r2, [r3, #12]
 800394a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a79      	ldr	r2, [pc, #484]	@ (8003b38 <HAL_UART_MspInit+0x204>)
 8003952:	4293      	cmp	r3, r2
 8003954:	f040 8082 	bne.w	8003a5c <HAL_UART_MspInit+0x128>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003958:	2300      	movs	r3, #0
 800395a:	61bb      	str	r3, [r7, #24]
 800395c:	4b77      	ldr	r3, [pc, #476]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 800395e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003960:	4a76      	ldr	r2, [pc, #472]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 8003962:	f043 0310 	orr.w	r3, r3, #16
 8003966:	6453      	str	r3, [r2, #68]	@ 0x44
 8003968:	4b74      	ldr	r3, [pc, #464]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 800396a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800396c:	f003 0310 	and.w	r3, r3, #16
 8003970:	61bb      	str	r3, [r7, #24]
 8003972:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003974:	2300      	movs	r3, #0
 8003976:	617b      	str	r3, [r7, #20]
 8003978:	4b70      	ldr	r3, [pc, #448]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 800397a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397c:	4a6f      	ldr	r2, [pc, #444]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 800397e:	f043 0301 	orr.w	r3, r3, #1
 8003982:	6313      	str	r3, [r2, #48]	@ 0x30
 8003984:	4b6d      	ldr	r3, [pc, #436]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 8003986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	617b      	str	r3, [r7, #20]
 800398e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003990:	2300      	movs	r3, #0
 8003992:	613b      	str	r3, [r7, #16]
 8003994:	4b69      	ldr	r3, [pc, #420]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 8003996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003998:	4a68      	ldr	r2, [pc, #416]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 800399a:	f043 0302 	orr.w	r3, r3, #2
 800399e:	6313      	str	r3, [r2, #48]	@ 0x30
 80039a0:	4b66      	ldr	r3, [pc, #408]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 80039a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	613b      	str	r3, [r7, #16]
 80039aa:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80039ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039b2:	2302      	movs	r3, #2
 80039b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b6:	2300      	movs	r3, #0
 80039b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039ba:	2303      	movs	r3, #3
 80039bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80039be:	2307      	movs	r3, #7
 80039c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c2:	f107 031c 	add.w	r3, r7, #28
 80039c6:	4619      	mov	r1, r3
 80039c8:	485d      	ldr	r0, [pc, #372]	@ (8003b40 <HAL_UART_MspInit+0x20c>)
 80039ca:	f000 fe17 	bl	80045fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80039ce:	2308      	movs	r3, #8
 80039d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039d2:	2302      	movs	r3, #2
 80039d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d6:	2300      	movs	r3, #0
 80039d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039da:	2303      	movs	r3, #3
 80039dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80039de:	2307      	movs	r3, #7
 80039e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039e2:	f107 031c 	add.w	r3, r7, #28
 80039e6:	4619      	mov	r1, r3
 80039e8:	4856      	ldr	r0, [pc, #344]	@ (8003b44 <HAL_UART_MspInit+0x210>)
 80039ea:	f000 fe07 	bl	80045fc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80039ee:	4b56      	ldr	r3, [pc, #344]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 80039f0:	4a56      	ldr	r2, [pc, #344]	@ (8003b4c <HAL_UART_MspInit+0x218>)
 80039f2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80039f4:	4b54      	ldr	r3, [pc, #336]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 80039f6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80039fa:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039fc:	4b52      	ldr	r3, [pc, #328]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 80039fe:	2240      	movs	r2, #64	@ 0x40
 8003a00:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a02:	4b51      	ldr	r3, [pc, #324]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a08:	4b4f      	ldr	r3, [pc, #316]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a0e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a10:	4b4d      	ldr	r3, [pc, #308]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a16:	4b4c      	ldr	r3, [pc, #304]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003a1c:	4b4a      	ldr	r3, [pc, #296]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a22:	4b49      	ldr	r3, [pc, #292]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a28:	4b47      	ldr	r3, [pc, #284]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003a2e:	4846      	ldr	r0, [pc, #280]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a30:	f000 f9e2 	bl	8003df8 <HAL_DMA_Init>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 8003a3a:	f7ff fa9f 	bl	8002f7c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a41      	ldr	r2, [pc, #260]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a42:	639a      	str	r2, [r3, #56]	@ 0x38
 8003a44:	4a40      	ldr	r2, [pc, #256]	@ (8003b48 <HAL_UART_MspInit+0x214>)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	2105      	movs	r1, #5
 8003a4e:	2025      	movs	r0, #37	@ 0x25
 8003a50:	f000 f9a8 	bl	8003da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003a54:	2025      	movs	r0, #37	@ 0x25
 8003a56:	f000 f9c1 	bl	8003ddc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003a5a:	e068      	b.n	8003b2e <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==USART2)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a3b      	ldr	r2, [pc, #236]	@ (8003b50 <HAL_UART_MspInit+0x21c>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d163      	bne.n	8003b2e <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
 8003a6a:	4b34      	ldr	r3, [pc, #208]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6e:	4a33      	ldr	r2, [pc, #204]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 8003a70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a74:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a76:	4b31      	ldr	r3, [pc, #196]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a7e:	60fb      	str	r3, [r7, #12]
 8003a80:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a82:	2300      	movs	r3, #0
 8003a84:	60bb      	str	r3, [r7, #8]
 8003a86:	4b2d      	ldr	r3, [pc, #180]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 8003a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 8003a8c:	f043 0301 	orr.w	r3, r3, #1
 8003a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a92:	4b2a      	ldr	r3, [pc, #168]	@ (8003b3c <HAL_UART_MspInit+0x208>)
 8003a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	60bb      	str	r3, [r7, #8]
 8003a9c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003a9e:	230c      	movs	r3, #12
 8003aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003aae:	2307      	movs	r3, #7
 8003ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab2:	f107 031c 	add.w	r3, r7, #28
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4821      	ldr	r0, [pc, #132]	@ (8003b40 <HAL_UART_MspInit+0x20c>)
 8003aba:	f000 fd9f 	bl	80045fc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003abe:	4b25      	ldr	r3, [pc, #148]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003ac0:	4a25      	ldr	r2, [pc, #148]	@ (8003b58 <HAL_UART_MspInit+0x224>)
 8003ac2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003ac4:	4b23      	ldr	r3, [pc, #140]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003ac6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003aca:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003acc:	4b21      	ldr	r3, [pc, #132]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ad2:	4b20      	ldr	r3, [pc, #128]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003ada:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ade:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003aec:	4b19      	ldr	r3, [pc, #100]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003aee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003af2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003af4:	4b17      	ldr	r3, [pc, #92]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003af6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003afa:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003afc:	4b15      	ldr	r3, [pc, #84]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003b02:	4814      	ldr	r0, [pc, #80]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003b04:	f000 f978 	bl	8003df8 <HAL_DMA_Init>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <HAL_UART_MspInit+0x1de>
      Error_Handler();
 8003b0e:	f7ff fa35 	bl	8002f7c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a0f      	ldr	r2, [pc, #60]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003b16:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003b18:	4a0e      	ldr	r2, [pc, #56]	@ (8003b54 <HAL_UART_MspInit+0x220>)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003b1e:	2200      	movs	r2, #0
 8003b20:	2105      	movs	r1, #5
 8003b22:	2026      	movs	r0, #38	@ 0x26
 8003b24:	f000 f93e 	bl	8003da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b28:	2026      	movs	r0, #38	@ 0x26
 8003b2a:	f000 f957 	bl	8003ddc <HAL_NVIC_EnableIRQ>
}
 8003b2e:	bf00      	nop
 8003b30:	3730      	adds	r7, #48	@ 0x30
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	40011000 	.word	0x40011000
 8003b3c:	40023800 	.word	0x40023800
 8003b40:	40020000 	.word	0x40020000
 8003b44:	40020400 	.word	0x40020400
 8003b48:	20000ad0 	.word	0x20000ad0
 8003b4c:	400264b8 	.word	0x400264b8
 8003b50:	40004400 	.word	0x40004400
 8003b54:	20000b30 	.word	0x20000b30
 8003b58:	40026088 	.word	0x40026088

08003b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003b5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b94 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b60:	f7ff fbd2 	bl	8003308 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b64:	480c      	ldr	r0, [pc, #48]	@ (8003b98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003b66:	490d      	ldr	r1, [pc, #52]	@ (8003b9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003b68:	4a0d      	ldr	r2, [pc, #52]	@ (8003ba0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b6c:	e002      	b.n	8003b74 <LoopCopyDataInit>

08003b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b72:	3304      	adds	r3, #4

08003b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b78:	d3f9      	bcc.n	8003b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003ba4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8003ba8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b80:	e001      	b.n	8003b86 <LoopFillZerobss>

08003b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b84:	3204      	adds	r2, #4

08003b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b88:	d3fb      	bcc.n	8003b82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b8a:	f00b fc9b 	bl	800f4c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b8e:	f7ff f89d 	bl	8002ccc <main>
  bx  lr    
 8003b92:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003b94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b9c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003ba0:	08012700 	.word	0x08012700
  ldr r2, =_sbss
 8003ba4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003ba8:	200056c8 	.word	0x200056c8

08003bac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bac:	e7fe      	b.n	8003bac <ADC_IRQHandler>
	...

08003bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8003bf0 <HAL_Init+0x40>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a0d      	ldr	r2, [pc, #52]	@ (8003bf0 <HAL_Init+0x40>)
 8003bba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003bbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf0 <HAL_Init+0x40>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf0 <HAL_Init+0x40>)
 8003bc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003bca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bcc:	4b08      	ldr	r3, [pc, #32]	@ (8003bf0 <HAL_Init+0x40>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a07      	ldr	r2, [pc, #28]	@ (8003bf0 <HAL_Init+0x40>)
 8003bd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bd8:	2003      	movs	r0, #3
 8003bda:	f000 f8d8 	bl	8003d8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bde:	200f      	movs	r0, #15
 8003be0:	f7ff f9fe 	bl	8002fe0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003be4:	f7ff f9d0 	bl	8002f88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	40023c00 	.word	0x40023c00

08003bf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bf8:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <HAL_IncTick+0x20>)
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	4b06      	ldr	r3, [pc, #24]	@ (8003c18 <HAL_IncTick+0x24>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4413      	add	r3, r2
 8003c04:	4a04      	ldr	r2, [pc, #16]	@ (8003c18 <HAL_IncTick+0x24>)
 8003c06:	6013      	str	r3, [r2, #0]
}
 8003c08:	bf00      	nop
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	2000000c 	.word	0x2000000c
 8003c18:	20000b90 	.word	0x20000b90

08003c1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c20:	4b03      	ldr	r3, [pc, #12]	@ (8003c30 <HAL_GetTick+0x14>)
 8003c22:	681b      	ldr	r3, [r3, #0]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	20000b90 	.word	0x20000b90

08003c34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f003 0307 	and.w	r3, r3, #7
 8003c42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c44:	4b0c      	ldr	r3, [pc, #48]	@ (8003c78 <__NVIC_SetPriorityGrouping+0x44>)
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c50:	4013      	ands	r3, r2
 8003c52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c66:	4a04      	ldr	r2, [pc, #16]	@ (8003c78 <__NVIC_SetPriorityGrouping+0x44>)
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	60d3      	str	r3, [r2, #12]
}
 8003c6c:	bf00      	nop
 8003c6e:	3714      	adds	r7, #20
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr
 8003c78:	e000ed00 	.word	0xe000ed00

08003c7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c80:	4b04      	ldr	r3, [pc, #16]	@ (8003c94 <__NVIC_GetPriorityGrouping+0x18>)
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	0a1b      	lsrs	r3, r3, #8
 8003c86:	f003 0307 	and.w	r3, r3, #7
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	e000ed00 	.word	0xe000ed00

08003c98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	db0b      	blt.n	8003cc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003caa:	79fb      	ldrb	r3, [r7, #7]
 8003cac:	f003 021f 	and.w	r2, r3, #31
 8003cb0:	4907      	ldr	r1, [pc, #28]	@ (8003cd0 <__NVIC_EnableIRQ+0x38>)
 8003cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb6:	095b      	lsrs	r3, r3, #5
 8003cb8:	2001      	movs	r0, #1
 8003cba:	fa00 f202 	lsl.w	r2, r0, r2
 8003cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cc2:	bf00      	nop
 8003cc4:	370c      	adds	r7, #12
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	e000e100 	.word	0xe000e100

08003cd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	4603      	mov	r3, r0
 8003cdc:	6039      	str	r1, [r7, #0]
 8003cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	db0a      	blt.n	8003cfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	b2da      	uxtb	r2, r3
 8003cec:	490c      	ldr	r1, [pc, #48]	@ (8003d20 <__NVIC_SetPriority+0x4c>)
 8003cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf2:	0112      	lsls	r2, r2, #4
 8003cf4:	b2d2      	uxtb	r2, r2
 8003cf6:	440b      	add	r3, r1
 8003cf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cfc:	e00a      	b.n	8003d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	b2da      	uxtb	r2, r3
 8003d02:	4908      	ldr	r1, [pc, #32]	@ (8003d24 <__NVIC_SetPriority+0x50>)
 8003d04:	79fb      	ldrb	r3, [r7, #7]
 8003d06:	f003 030f 	and.w	r3, r3, #15
 8003d0a:	3b04      	subs	r3, #4
 8003d0c:	0112      	lsls	r2, r2, #4
 8003d0e:	b2d2      	uxtb	r2, r2
 8003d10:	440b      	add	r3, r1
 8003d12:	761a      	strb	r2, [r3, #24]
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr
 8003d20:	e000e100 	.word	0xe000e100
 8003d24:	e000ed00 	.word	0xe000ed00

08003d28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b089      	sub	sp, #36	@ 0x24
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f003 0307 	and.w	r3, r3, #7
 8003d3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	f1c3 0307 	rsb	r3, r3, #7
 8003d42:	2b04      	cmp	r3, #4
 8003d44:	bf28      	it	cs
 8003d46:	2304      	movcs	r3, #4
 8003d48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	2b06      	cmp	r3, #6
 8003d50:	d902      	bls.n	8003d58 <NVIC_EncodePriority+0x30>
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	3b03      	subs	r3, #3
 8003d56:	e000      	b.n	8003d5a <NVIC_EncodePriority+0x32>
 8003d58:	2300      	movs	r3, #0
 8003d5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	fa02 f303 	lsl.w	r3, r2, r3
 8003d66:	43da      	mvns	r2, r3
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	401a      	ands	r2, r3
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d70:	f04f 31ff 	mov.w	r1, #4294967295
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	fa01 f303 	lsl.w	r3, r1, r3
 8003d7a:	43d9      	mvns	r1, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d80:	4313      	orrs	r3, r2
         );
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3724      	adds	r7, #36	@ 0x24
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b082      	sub	sp, #8
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f7ff ff4c 	bl	8003c34 <__NVIC_SetPriorityGrouping>
}
 8003d9c:	bf00      	nop
 8003d9e:	3708      	adds	r7, #8
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b086      	sub	sp, #24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
 8003db0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003db2:	2300      	movs	r3, #0
 8003db4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003db6:	f7ff ff61 	bl	8003c7c <__NVIC_GetPriorityGrouping>
 8003dba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	68b9      	ldr	r1, [r7, #8]
 8003dc0:	6978      	ldr	r0, [r7, #20]
 8003dc2:	f7ff ffb1 	bl	8003d28 <NVIC_EncodePriority>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dcc:	4611      	mov	r1, r2
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff ff80 	bl	8003cd4 <__NVIC_SetPriority>
}
 8003dd4:	bf00      	nop
 8003dd6:	3718      	adds	r7, #24
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	4603      	mov	r3, r0
 8003de4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff ff54 	bl	8003c98 <__NVIC_EnableIRQ>
}
 8003df0:	bf00      	nop
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e00:	2300      	movs	r3, #0
 8003e02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e04:	f7ff ff0a 	bl	8003c1c <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d101      	bne.n	8003e14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e099      	b.n	8003f48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2202      	movs	r2, #2
 8003e18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 0201 	bic.w	r2, r2, #1
 8003e32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e34:	e00f      	b.n	8003e56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e36:	f7ff fef1 	bl	8003c1c <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b05      	cmp	r3, #5
 8003e42:	d908      	bls.n	8003e56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2220      	movs	r2, #32
 8003e48:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e078      	b.n	8003f48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1e8      	bne.n	8003e36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e6c:	697a      	ldr	r2, [r7, #20]
 8003e6e:	4b38      	ldr	r3, [pc, #224]	@ (8003f50 <HAL_DMA_Init+0x158>)
 8003e70:	4013      	ands	r3, r2
 8003e72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685a      	ldr	r2, [r3, #4]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	699b      	ldr	r3, [r3, #24]
 8003e94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	d107      	bne.n	8003ec0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	f023 0307 	bic.w	r3, r3, #7
 8003ed6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003edc:	697a      	ldr	r2, [r7, #20]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d117      	bne.n	8003f1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00e      	beq.n	8003f1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 fb01 	bl	8004504 <DMA_CheckFifoParam>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d008      	beq.n	8003f1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2240      	movs	r2, #64	@ 0x40
 8003f0c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003f16:	2301      	movs	r3, #1
 8003f18:	e016      	b.n	8003f48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 fab8 	bl	8004498 <DMA_CalcBaseAndBitshift>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f30:	223f      	movs	r2, #63	@ 0x3f
 8003f32:	409a      	lsls	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3718      	adds	r7, #24
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	f010803f 	.word	0xf010803f

08003f54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f62:	2300      	movs	r3, #0
 8003f64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d101      	bne.n	8003f7a <HAL_DMA_Start_IT+0x26>
 8003f76:	2302      	movs	r3, #2
 8003f78:	e040      	b.n	8003ffc <HAL_DMA_Start_IT+0xa8>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d12f      	bne.n	8003fee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2202      	movs	r2, #2
 8003f92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	68b9      	ldr	r1, [r7, #8]
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f000 fa4a 	bl	800443c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fac:	223f      	movs	r2, #63	@ 0x3f
 8003fae:	409a      	lsls	r2, r3
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f042 0216 	orr.w	r2, r2, #22
 8003fc2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d007      	beq.n	8003fdc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f042 0208 	orr.w	r2, r2, #8
 8003fda:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f042 0201 	orr.w	r2, r2, #1
 8003fea:	601a      	str	r2, [r3, #0]
 8003fec:	e005      	b.n	8003ffa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3718      	adds	r7, #24
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004010:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004012:	f7ff fe03 	bl	8003c1c <HAL_GetTick>
 8004016:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b02      	cmp	r3, #2
 8004022:	d008      	beq.n	8004036 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2280      	movs	r2, #128	@ 0x80
 8004028:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e052      	b.n	80040dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f022 0216 	bic.w	r2, r2, #22
 8004044:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	695a      	ldr	r2, [r3, #20]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004054:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	2b00      	cmp	r3, #0
 800405c:	d103      	bne.n	8004066 <HAL_DMA_Abort+0x62>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004062:	2b00      	cmp	r3, #0
 8004064:	d007      	beq.n	8004076 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0208 	bic.w	r2, r2, #8
 8004074:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0201 	bic.w	r2, r2, #1
 8004084:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004086:	e013      	b.n	80040b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004088:	f7ff fdc8 	bl	8003c1c <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b05      	cmp	r3, #5
 8004094:	d90c      	bls.n	80040b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2220      	movs	r2, #32
 800409a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2203      	movs	r2, #3
 80040a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e015      	b.n	80040dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1e4      	bne.n	8004088 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c2:	223f      	movs	r2, #63	@ 0x3f
 80040c4:	409a      	lsls	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d004      	beq.n	8004102 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2280      	movs	r2, #128	@ 0x80
 80040fc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e00c      	b.n	800411c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2205      	movs	r2, #5
 8004106:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 0201 	bic.w	r2, r2, #1
 8004118:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b086      	sub	sp, #24
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004134:	4b8e      	ldr	r3, [pc, #568]	@ (8004370 <HAL_DMA_IRQHandler+0x248>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a8e      	ldr	r2, [pc, #568]	@ (8004374 <HAL_DMA_IRQHandler+0x24c>)
 800413a:	fba2 2303 	umull	r2, r3, r2, r3
 800413e:	0a9b      	lsrs	r3, r3, #10
 8004140:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004146:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004152:	2208      	movs	r2, #8
 8004154:	409a      	lsls	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	4013      	ands	r3, r2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d01a      	beq.n	8004194 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0304 	and.w	r3, r3, #4
 8004168:	2b00      	cmp	r3, #0
 800416a:	d013      	beq.n	8004194 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 0204 	bic.w	r2, r2, #4
 800417a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004180:	2208      	movs	r2, #8
 8004182:	409a      	lsls	r2, r3
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800418c:	f043 0201 	orr.w	r2, r3, #1
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004198:	2201      	movs	r2, #1
 800419a:	409a      	lsls	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	4013      	ands	r3, r2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d012      	beq.n	80041ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	695b      	ldr	r3, [r3, #20]
 80041aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00b      	beq.n	80041ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041b6:	2201      	movs	r2, #1
 80041b8:	409a      	lsls	r2, r3
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c2:	f043 0202 	orr.w	r2, r3, #2
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ce:	2204      	movs	r2, #4
 80041d0:	409a      	lsls	r2, r3
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	4013      	ands	r3, r2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d012      	beq.n	8004200 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00b      	beq.n	8004200 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ec:	2204      	movs	r2, #4
 80041ee:	409a      	lsls	r2, r3
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041f8:	f043 0204 	orr.w	r2, r3, #4
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004204:	2210      	movs	r2, #16
 8004206:	409a      	lsls	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4013      	ands	r3, r2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d043      	beq.n	8004298 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0308 	and.w	r3, r3, #8
 800421a:	2b00      	cmp	r3, #0
 800421c:	d03c      	beq.n	8004298 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004222:	2210      	movs	r2, #16
 8004224:	409a      	lsls	r2, r3
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d018      	beq.n	800426a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d108      	bne.n	8004258 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424a:	2b00      	cmp	r3, #0
 800424c:	d024      	beq.n	8004298 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	4798      	blx	r3
 8004256:	e01f      	b.n	8004298 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800425c:	2b00      	cmp	r3, #0
 800425e:	d01b      	beq.n	8004298 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	4798      	blx	r3
 8004268:	e016      	b.n	8004298 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004274:	2b00      	cmp	r3, #0
 8004276:	d107      	bne.n	8004288 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f022 0208 	bic.w	r2, r2, #8
 8004286:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428c:	2b00      	cmp	r3, #0
 800428e:	d003      	beq.n	8004298 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800429c:	2220      	movs	r2, #32
 800429e:	409a      	lsls	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4013      	ands	r3, r2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 808f 	beq.w	80043c8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0310 	and.w	r3, r3, #16
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 8087 	beq.w	80043c8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042be:	2220      	movs	r2, #32
 80042c0:	409a      	lsls	r2, r3
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b05      	cmp	r3, #5
 80042d0:	d136      	bne.n	8004340 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0216 	bic.w	r2, r2, #22
 80042e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	695a      	ldr	r2, [r3, #20]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d103      	bne.n	8004302 <HAL_DMA_IRQHandler+0x1da>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d007      	beq.n	8004312 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0208 	bic.w	r2, r2, #8
 8004310:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004316:	223f      	movs	r2, #63	@ 0x3f
 8004318:	409a      	lsls	r2, r3
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004332:	2b00      	cmp	r3, #0
 8004334:	d07e      	beq.n	8004434 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	4798      	blx	r3
        }
        return;
 800433e:	e079      	b.n	8004434 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d01d      	beq.n	800438a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10d      	bne.n	8004378 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004360:	2b00      	cmp	r3, #0
 8004362:	d031      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	4798      	blx	r3
 800436c:	e02c      	b.n	80043c8 <HAL_DMA_IRQHandler+0x2a0>
 800436e:	bf00      	nop
 8004370:	20000004 	.word	0x20000004
 8004374:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800437c:	2b00      	cmp	r3, #0
 800437e:	d023      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	4798      	blx	r3
 8004388:	e01e      	b.n	80043c8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004394:	2b00      	cmp	r3, #0
 8004396:	d10f      	bne.n	80043b8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0210 	bic.w	r2, r2, #16
 80043a6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d003      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d032      	beq.n	8004436 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d4:	f003 0301 	and.w	r3, r3, #1
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d022      	beq.n	8004422 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2205      	movs	r2, #5
 80043e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 0201 	bic.w	r2, r2, #1
 80043f2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	3301      	adds	r3, #1
 80043f8:	60bb      	str	r3, [r7, #8]
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d307      	bcc.n	8004410 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1f2      	bne.n	80043f4 <HAL_DMA_IRQHandler+0x2cc>
 800440e:	e000      	b.n	8004412 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004410:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2201      	movs	r2, #1
 8004416:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004426:	2b00      	cmp	r3, #0
 8004428:	d005      	beq.n	8004436 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	4798      	blx	r3
 8004432:	e000      	b.n	8004436 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004434:	bf00      	nop
    }
  }
}
 8004436:	3718      	adds	r7, #24
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
 8004448:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004458:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	2b40      	cmp	r3, #64	@ 0x40
 8004468:	d108      	bne.n	800447c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800447a:	e007      	b.n	800448c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	60da      	str	r2, [r3, #12]
}
 800448c:	bf00      	nop
 800448e:	3714      	adds	r7, #20
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	3b10      	subs	r3, #16
 80044a8:	4a14      	ldr	r2, [pc, #80]	@ (80044fc <DMA_CalcBaseAndBitshift+0x64>)
 80044aa:	fba2 2303 	umull	r2, r3, r2, r3
 80044ae:	091b      	lsrs	r3, r3, #4
 80044b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044b2:	4a13      	ldr	r2, [pc, #76]	@ (8004500 <DMA_CalcBaseAndBitshift+0x68>)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	4413      	add	r3, r2
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	461a      	mov	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2b03      	cmp	r3, #3
 80044c4:	d909      	bls.n	80044da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80044ce:	f023 0303 	bic.w	r3, r3, #3
 80044d2:	1d1a      	adds	r2, r3, #4
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	659a      	str	r2, [r3, #88]	@ 0x58
 80044d8:	e007      	b.n	80044ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80044e2:	f023 0303 	bic.w	r3, r3, #3
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	aaaaaaab 	.word	0xaaaaaaab
 8004500:	08012268 	.word	0x08012268

08004504 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800450c:	2300      	movs	r3, #0
 800450e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004514:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d11f      	bne.n	800455e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2b03      	cmp	r3, #3
 8004522:	d856      	bhi.n	80045d2 <DMA_CheckFifoParam+0xce>
 8004524:	a201      	add	r2, pc, #4	@ (adr r2, 800452c <DMA_CheckFifoParam+0x28>)
 8004526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800452a:	bf00      	nop
 800452c:	0800453d 	.word	0x0800453d
 8004530:	0800454f 	.word	0x0800454f
 8004534:	0800453d 	.word	0x0800453d
 8004538:	080045d3 	.word	0x080045d3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004540:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d046      	beq.n	80045d6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800454c:	e043      	b.n	80045d6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004552:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004556:	d140      	bne.n	80045da <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800455c:	e03d      	b.n	80045da <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004566:	d121      	bne.n	80045ac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	2b03      	cmp	r3, #3
 800456c:	d837      	bhi.n	80045de <DMA_CheckFifoParam+0xda>
 800456e:	a201      	add	r2, pc, #4	@ (adr r2, 8004574 <DMA_CheckFifoParam+0x70>)
 8004570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004574:	08004585 	.word	0x08004585
 8004578:	0800458b 	.word	0x0800458b
 800457c:	08004585 	.word	0x08004585
 8004580:	0800459d 	.word	0x0800459d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	73fb      	strb	r3, [r7, #15]
      break;
 8004588:	e030      	b.n	80045ec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d025      	beq.n	80045e2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800459a:	e022      	b.n	80045e2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80045a4:	d11f      	bne.n	80045e6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045aa:	e01c      	b.n	80045e6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d903      	bls.n	80045ba <DMA_CheckFifoParam+0xb6>
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	2b03      	cmp	r3, #3
 80045b6:	d003      	beq.n	80045c0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045b8:	e018      	b.n	80045ec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	73fb      	strb	r3, [r7, #15]
      break;
 80045be:	e015      	b.n	80045ec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00e      	beq.n	80045ea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	73fb      	strb	r3, [r7, #15]
      break;
 80045d0:	e00b      	b.n	80045ea <DMA_CheckFifoParam+0xe6>
      break;
 80045d2:	bf00      	nop
 80045d4:	e00a      	b.n	80045ec <DMA_CheckFifoParam+0xe8>
      break;
 80045d6:	bf00      	nop
 80045d8:	e008      	b.n	80045ec <DMA_CheckFifoParam+0xe8>
      break;
 80045da:	bf00      	nop
 80045dc:	e006      	b.n	80045ec <DMA_CheckFifoParam+0xe8>
      break;
 80045de:	bf00      	nop
 80045e0:	e004      	b.n	80045ec <DMA_CheckFifoParam+0xe8>
      break;
 80045e2:	bf00      	nop
 80045e4:	e002      	b.n	80045ec <DMA_CheckFifoParam+0xe8>
      break;   
 80045e6:	bf00      	nop
 80045e8:	e000      	b.n	80045ec <DMA_CheckFifoParam+0xe8>
      break;
 80045ea:	bf00      	nop
    }
  } 
  
  return status; 
 80045ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop

080045fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b089      	sub	sp, #36	@ 0x24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004606:	2300      	movs	r3, #0
 8004608:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800460a:	2300      	movs	r3, #0
 800460c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800460e:	2300      	movs	r3, #0
 8004610:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004612:	2300      	movs	r3, #0
 8004614:	61fb      	str	r3, [r7, #28]
 8004616:	e159      	b.n	80048cc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004618:	2201      	movs	r2, #1
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	fa02 f303 	lsl.w	r3, r2, r3
 8004620:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	4013      	ands	r3, r2
 800462a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	429a      	cmp	r2, r3
 8004632:	f040 8148 	bne.w	80048c6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f003 0303 	and.w	r3, r3, #3
 800463e:	2b01      	cmp	r3, #1
 8004640:	d005      	beq.n	800464e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800464a:	2b02      	cmp	r3, #2
 800464c:	d130      	bne.n	80046b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	005b      	lsls	r3, r3, #1
 8004658:	2203      	movs	r2, #3
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	43db      	mvns	r3, r3
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	4013      	ands	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	68da      	ldr	r2, [r3, #12]
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	69ba      	ldr	r2, [r7, #24]
 8004674:	4313      	orrs	r3, r2
 8004676:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	69ba      	ldr	r2, [r7, #24]
 800467c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004684:	2201      	movs	r2, #1
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	43db      	mvns	r3, r3
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	4013      	ands	r3, r2
 8004692:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	091b      	lsrs	r3, r3, #4
 800469a:	f003 0201 	and.w	r2, r3, #1
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	fa02 f303 	lsl.w	r3, r2, r3
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f003 0303 	and.w	r3, r3, #3
 80046b8:	2b03      	cmp	r3, #3
 80046ba:	d017      	beq.n	80046ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	2203      	movs	r2, #3
 80046c8:	fa02 f303 	lsl.w	r3, r2, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4013      	ands	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	fa02 f303 	lsl.w	r3, r2, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	f003 0303 	and.w	r3, r3, #3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d123      	bne.n	8004740 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	08da      	lsrs	r2, r3, #3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	3208      	adds	r2, #8
 8004700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004704:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	f003 0307 	and.w	r3, r3, #7
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	220f      	movs	r2, #15
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	43db      	mvns	r3, r3
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	4013      	ands	r3, r2
 800471a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	691a      	ldr	r2, [r3, #16]
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	fa02 f303 	lsl.w	r3, r2, r3
 800472c:	69ba      	ldr	r2, [r7, #24]
 800472e:	4313      	orrs	r3, r2
 8004730:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	08da      	lsrs	r2, r3, #3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	3208      	adds	r2, #8
 800473a:	69b9      	ldr	r1, [r7, #24]
 800473c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	2203      	movs	r2, #3
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	43db      	mvns	r3, r3
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	4013      	ands	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f003 0203 	and.w	r2, r3, #3
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	005b      	lsls	r3, r3, #1
 8004764:	fa02 f303 	lsl.w	r3, r2, r3
 8004768:	69ba      	ldr	r2, [r7, #24]
 800476a:	4313      	orrs	r3, r2
 800476c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 80a2 	beq.w	80048c6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004782:	2300      	movs	r3, #0
 8004784:	60fb      	str	r3, [r7, #12]
 8004786:	4b57      	ldr	r3, [pc, #348]	@ (80048e4 <HAL_GPIO_Init+0x2e8>)
 8004788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800478a:	4a56      	ldr	r2, [pc, #344]	@ (80048e4 <HAL_GPIO_Init+0x2e8>)
 800478c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004790:	6453      	str	r3, [r2, #68]	@ 0x44
 8004792:	4b54      	ldr	r3, [pc, #336]	@ (80048e4 <HAL_GPIO_Init+0x2e8>)
 8004794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004796:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800479e:	4a52      	ldr	r2, [pc, #328]	@ (80048e8 <HAL_GPIO_Init+0x2ec>)
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	089b      	lsrs	r3, r3, #2
 80047a4:	3302      	adds	r3, #2
 80047a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	f003 0303 	and.w	r3, r3, #3
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	220f      	movs	r2, #15
 80047b6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ba:	43db      	mvns	r3, r3
 80047bc:	69ba      	ldr	r2, [r7, #24]
 80047be:	4013      	ands	r3, r2
 80047c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a49      	ldr	r2, [pc, #292]	@ (80048ec <HAL_GPIO_Init+0x2f0>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d019      	beq.n	80047fe <HAL_GPIO_Init+0x202>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a48      	ldr	r2, [pc, #288]	@ (80048f0 <HAL_GPIO_Init+0x2f4>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d013      	beq.n	80047fa <HAL_GPIO_Init+0x1fe>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a47      	ldr	r2, [pc, #284]	@ (80048f4 <HAL_GPIO_Init+0x2f8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d00d      	beq.n	80047f6 <HAL_GPIO_Init+0x1fa>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a46      	ldr	r2, [pc, #280]	@ (80048f8 <HAL_GPIO_Init+0x2fc>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d007      	beq.n	80047f2 <HAL_GPIO_Init+0x1f6>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a45      	ldr	r2, [pc, #276]	@ (80048fc <HAL_GPIO_Init+0x300>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d101      	bne.n	80047ee <HAL_GPIO_Init+0x1f2>
 80047ea:	2304      	movs	r3, #4
 80047ec:	e008      	b.n	8004800 <HAL_GPIO_Init+0x204>
 80047ee:	2307      	movs	r3, #7
 80047f0:	e006      	b.n	8004800 <HAL_GPIO_Init+0x204>
 80047f2:	2303      	movs	r3, #3
 80047f4:	e004      	b.n	8004800 <HAL_GPIO_Init+0x204>
 80047f6:	2302      	movs	r3, #2
 80047f8:	e002      	b.n	8004800 <HAL_GPIO_Init+0x204>
 80047fa:	2301      	movs	r3, #1
 80047fc:	e000      	b.n	8004800 <HAL_GPIO_Init+0x204>
 80047fe:	2300      	movs	r3, #0
 8004800:	69fa      	ldr	r2, [r7, #28]
 8004802:	f002 0203 	and.w	r2, r2, #3
 8004806:	0092      	lsls	r2, r2, #2
 8004808:	4093      	lsls	r3, r2
 800480a:	69ba      	ldr	r2, [r7, #24]
 800480c:	4313      	orrs	r3, r2
 800480e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004810:	4935      	ldr	r1, [pc, #212]	@ (80048e8 <HAL_GPIO_Init+0x2ec>)
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	089b      	lsrs	r3, r3, #2
 8004816:	3302      	adds	r3, #2
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800481e:	4b38      	ldr	r3, [pc, #224]	@ (8004900 <HAL_GPIO_Init+0x304>)
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	43db      	mvns	r3, r3
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	4013      	ands	r3, r2
 800482c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	4313      	orrs	r3, r2
 8004840:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004842:	4a2f      	ldr	r2, [pc, #188]	@ (8004900 <HAL_GPIO_Init+0x304>)
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004848:	4b2d      	ldr	r3, [pc, #180]	@ (8004900 <HAL_GPIO_Init+0x304>)
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	43db      	mvns	r3, r3
 8004852:	69ba      	ldr	r2, [r7, #24]
 8004854:	4013      	ands	r3, r2
 8004856:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d003      	beq.n	800486c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	4313      	orrs	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800486c:	4a24      	ldr	r2, [pc, #144]	@ (8004900 <HAL_GPIO_Init+0x304>)
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004872:	4b23      	ldr	r3, [pc, #140]	@ (8004900 <HAL_GPIO_Init+0x304>)
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	43db      	mvns	r3, r3
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	4013      	ands	r3, r2
 8004880:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800488e:	69ba      	ldr	r2, [r7, #24]
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	4313      	orrs	r3, r2
 8004894:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004896:	4a1a      	ldr	r2, [pc, #104]	@ (8004900 <HAL_GPIO_Init+0x304>)
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800489c:	4b18      	ldr	r3, [pc, #96]	@ (8004900 <HAL_GPIO_Init+0x304>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	43db      	mvns	r3, r3
 80048a6:	69ba      	ldr	r2, [r7, #24]
 80048a8:	4013      	ands	r3, r2
 80048aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4313      	orrs	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048c0:	4a0f      	ldr	r2, [pc, #60]	@ (8004900 <HAL_GPIO_Init+0x304>)
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	3301      	adds	r3, #1
 80048ca:	61fb      	str	r3, [r7, #28]
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	2b0f      	cmp	r3, #15
 80048d0:	f67f aea2 	bls.w	8004618 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048d4:	bf00      	nop
 80048d6:	bf00      	nop
 80048d8:	3724      	adds	r7, #36	@ 0x24
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	40023800 	.word	0x40023800
 80048e8:	40013800 	.word	0x40013800
 80048ec:	40020000 	.word	0x40020000
 80048f0:	40020400 	.word	0x40020400
 80048f4:	40020800 	.word	0x40020800
 80048f8:	40020c00 	.word	0x40020c00
 80048fc:	40021000 	.word	0x40021000
 8004900:	40013c00 	.word	0x40013c00

08004904 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	460b      	mov	r3, r1
 800490e:	807b      	strh	r3, [r7, #2]
 8004910:	4613      	mov	r3, r2
 8004912:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004914:	787b      	ldrb	r3, [r7, #1]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800491a:	887a      	ldrh	r2, [r7, #2]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004920:	e003      	b.n	800492a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004922:	887b      	ldrh	r3, [r7, #2]
 8004924:	041a      	lsls	r2, r3, #16
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	619a      	str	r2, [r3, #24]
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
	...

08004938 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e12b      	b.n	8004ba2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d106      	bne.n	8004964 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f7fe f96c 	bl	8002c3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2224      	movs	r2, #36	@ 0x24
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f022 0201 	bic.w	r2, r2, #1
 800497a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800498a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800499a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800499c:	f002 f8a0 	bl	8006ae0 <HAL_RCC_GetPCLK1Freq>
 80049a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	4a81      	ldr	r2, [pc, #516]	@ (8004bac <HAL_I2C_Init+0x274>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d807      	bhi.n	80049bc <HAL_I2C_Init+0x84>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4a80      	ldr	r2, [pc, #512]	@ (8004bb0 <HAL_I2C_Init+0x278>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	bf94      	ite	ls
 80049b4:	2301      	movls	r3, #1
 80049b6:	2300      	movhi	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	e006      	b.n	80049ca <HAL_I2C_Init+0x92>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	4a7d      	ldr	r2, [pc, #500]	@ (8004bb4 <HAL_I2C_Init+0x27c>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	bf94      	ite	ls
 80049c4:	2301      	movls	r3, #1
 80049c6:	2300      	movhi	r3, #0
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e0e7      	b.n	8004ba2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	4a78      	ldr	r2, [pc, #480]	@ (8004bb8 <HAL_I2C_Init+0x280>)
 80049d6:	fba2 2303 	umull	r2, r3, r2, r3
 80049da:	0c9b      	lsrs	r3, r3, #18
 80049dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	4a6a      	ldr	r2, [pc, #424]	@ (8004bac <HAL_I2C_Init+0x274>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d802      	bhi.n	8004a0c <HAL_I2C_Init+0xd4>
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	e009      	b.n	8004a20 <HAL_I2C_Init+0xe8>
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a12:	fb02 f303 	mul.w	r3, r2, r3
 8004a16:	4a69      	ldr	r2, [pc, #420]	@ (8004bbc <HAL_I2C_Init+0x284>)
 8004a18:	fba2 2303 	umull	r2, r3, r2, r3
 8004a1c:	099b      	lsrs	r3, r3, #6
 8004a1e:	3301      	adds	r3, #1
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6812      	ldr	r2, [r2, #0]
 8004a24:	430b      	orrs	r3, r1
 8004a26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a32:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	495c      	ldr	r1, [pc, #368]	@ (8004bac <HAL_I2C_Init+0x274>)
 8004a3c:	428b      	cmp	r3, r1
 8004a3e:	d819      	bhi.n	8004a74 <HAL_I2C_Init+0x13c>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	1e59      	subs	r1, r3, #1
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a4e:	1c59      	adds	r1, r3, #1
 8004a50:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a54:	400b      	ands	r3, r1
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00a      	beq.n	8004a70 <HAL_I2C_Init+0x138>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	1e59      	subs	r1, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	005b      	lsls	r3, r3, #1
 8004a64:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a68:	3301      	adds	r3, #1
 8004a6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a6e:	e051      	b.n	8004b14 <HAL_I2C_Init+0x1dc>
 8004a70:	2304      	movs	r3, #4
 8004a72:	e04f      	b.n	8004b14 <HAL_I2C_Init+0x1dc>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d111      	bne.n	8004aa0 <HAL_I2C_Init+0x168>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	1e58      	subs	r0, r3, #1
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6859      	ldr	r1, [r3, #4]
 8004a84:	460b      	mov	r3, r1
 8004a86:	005b      	lsls	r3, r3, #1
 8004a88:	440b      	add	r3, r1
 8004a8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a8e:	3301      	adds	r3, #1
 8004a90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	bf0c      	ite	eq
 8004a98:	2301      	moveq	r3, #1
 8004a9a:	2300      	movne	r3, #0
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	e012      	b.n	8004ac6 <HAL_I2C_Init+0x18e>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	1e58      	subs	r0, r3, #1
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6859      	ldr	r1, [r3, #4]
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	0099      	lsls	r1, r3, #2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	bf0c      	ite	eq
 8004ac0:	2301      	moveq	r3, #1
 8004ac2:	2300      	movne	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <HAL_I2C_Init+0x196>
 8004aca:	2301      	movs	r3, #1
 8004acc:	e022      	b.n	8004b14 <HAL_I2C_Init+0x1dc>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d10e      	bne.n	8004af4 <HAL_I2C_Init+0x1bc>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	1e58      	subs	r0, r3, #1
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6859      	ldr	r1, [r3, #4]
 8004ade:	460b      	mov	r3, r1
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	440b      	add	r3, r1
 8004ae4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ae8:	3301      	adds	r3, #1
 8004aea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004af2:	e00f      	b.n	8004b14 <HAL_I2C_Init+0x1dc>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	1e58      	subs	r0, r3, #1
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6859      	ldr	r1, [r3, #4]
 8004afc:	460b      	mov	r3, r1
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	440b      	add	r3, r1
 8004b02:	0099      	lsls	r1, r3, #2
 8004b04:	440b      	add	r3, r1
 8004b06:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	6809      	ldr	r1, [r1, #0]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	69da      	ldr	r2, [r3, #28]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	6911      	ldr	r1, [r2, #16]
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	68d2      	ldr	r2, [r2, #12]
 8004b4e:	4311      	orrs	r1, r2
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	6812      	ldr	r2, [r2, #0]
 8004b54:	430b      	orrs	r3, r1
 8004b56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	695a      	ldr	r2, [r3, #20]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	430a      	orrs	r2, r1
 8004b72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f042 0201 	orr.w	r2, r2, #1
 8004b82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	000186a0 	.word	0x000186a0
 8004bb0:	001e847f 	.word	0x001e847f
 8004bb4:	003d08ff 	.word	0x003d08ff
 8004bb8:	431bde83 	.word	0x431bde83
 8004bbc:	10624dd3 	.word	0x10624dd3

08004bc0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b088      	sub	sp, #32
 8004bc4:	af02      	add	r7, sp, #8
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	607a      	str	r2, [r7, #4]
 8004bca:	461a      	mov	r2, r3
 8004bcc:	460b      	mov	r3, r1
 8004bce:	817b      	strh	r3, [r7, #10]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bd4:	f7ff f822 	bl	8003c1c <HAL_GetTick>
 8004bd8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b20      	cmp	r3, #32
 8004be4:	f040 80e0 	bne.w	8004da8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	2319      	movs	r3, #25
 8004bee:	2201      	movs	r2, #1
 8004bf0:	4970      	ldr	r1, [pc, #448]	@ (8004db4 <HAL_I2C_Master_Transmit+0x1f4>)
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f001 f90e 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004bfe:	2302      	movs	r3, #2
 8004c00:	e0d3      	b.n	8004daa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d101      	bne.n	8004c10 <HAL_I2C_Master_Transmit+0x50>
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e0cc      	b.n	8004daa <HAL_I2C_Master_Transmit+0x1ea>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d007      	beq.n	8004c36 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f042 0201 	orr.w	r2, r2, #1
 8004c34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2221      	movs	r2, #33	@ 0x21
 8004c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2210      	movs	r2, #16
 8004c52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	893a      	ldrh	r2, [r7, #8]
 8004c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	4a50      	ldr	r2, [pc, #320]	@ (8004db8 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c78:	8979      	ldrh	r1, [r7, #10]
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	6a3a      	ldr	r2, [r7, #32]
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 fdfa 	bl	8005878 <I2C_MasterRequestWrite>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e08d      	b.n	8004daa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8e:	2300      	movs	r3, #0
 8004c90:	613b      	str	r3, [r7, #16]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	695b      	ldr	r3, [r3, #20]
 8004c98:	613b      	str	r3, [r7, #16]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	613b      	str	r3, [r7, #16]
 8004ca2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004ca4:	e066      	b.n	8004d74 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	6a39      	ldr	r1, [r7, #32]
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f001 f9cc 	bl	8006048 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00d      	beq.n	8004cd2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cba:	2b04      	cmp	r3, #4
 8004cbc:	d107      	bne.n	8004cce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ccc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e06b      	b.n	8004daa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd6:	781a      	ldrb	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce2:	1c5a      	adds	r2, r3, #1
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	f003 0304 	and.w	r3, r3, #4
 8004d0c:	2b04      	cmp	r3, #4
 8004d0e:	d11b      	bne.n	8004d48 <HAL_I2C_Master_Transmit+0x188>
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d017      	beq.n	8004d48 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d1c:	781a      	ldrb	r2, [r3, #0]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d28:	1c5a      	adds	r2, r3, #1
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	3b01      	subs	r3, #1
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d40:	3b01      	subs	r3, #1
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	6a39      	ldr	r1, [r7, #32]
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f001 f9c3 	bl	80060d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d00d      	beq.n	8004d74 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5c:	2b04      	cmp	r3, #4
 8004d5e:	d107      	bne.n	8004d70 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d6e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e01a      	b.n	8004daa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d194      	bne.n	8004ca6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004da4:	2300      	movs	r3, #0
 8004da6:	e000      	b.n	8004daa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004da8:	2302      	movs	r3, #2
  }
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3718      	adds	r7, #24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	00100002 	.word	0x00100002
 8004db8:	ffff0000 	.word	0xffff0000

08004dbc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b08c      	sub	sp, #48	@ 0x30
 8004dc0:	af02      	add	r7, sp, #8
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	607a      	str	r2, [r7, #4]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	460b      	mov	r3, r1
 8004dca:	817b      	strh	r3, [r7, #10]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dd0:	f7fe ff24 	bl	8003c1c <HAL_GetTick>
 8004dd4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b20      	cmp	r3, #32
 8004de0:	f040 8217 	bne.w	8005212 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de6:	9300      	str	r3, [sp, #0]
 8004de8:	2319      	movs	r3, #25
 8004dea:	2201      	movs	r2, #1
 8004dec:	497c      	ldr	r1, [pc, #496]	@ (8004fe0 <HAL_I2C_Master_Receive+0x224>)
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f001 f810 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d001      	beq.n	8004dfe <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	e20a      	b.n	8005214 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d101      	bne.n	8004e0c <HAL_I2C_Master_Receive+0x50>
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e203      	b.n	8005214 <HAL_I2C_Master_Receive+0x458>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d007      	beq.n	8004e32 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f042 0201 	orr.w	r2, r2, #1
 8004e30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e40:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2222      	movs	r2, #34	@ 0x22
 8004e46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2210      	movs	r2, #16
 8004e4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	893a      	ldrh	r2, [r7, #8]
 8004e62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	4a5c      	ldr	r2, [pc, #368]	@ (8004fe4 <HAL_I2C_Master_Receive+0x228>)
 8004e72:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e74:	8979      	ldrh	r1, [r7, #10]
 8004e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 fd7e 	bl	800597c <I2C_MasterRequestRead>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e1c4      	b.n	8005214 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d113      	bne.n	8004eba <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e92:	2300      	movs	r3, #0
 8004e94:	623b      	str	r3, [r7, #32]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	695b      	ldr	r3, [r3, #20]
 8004e9c:	623b      	str	r3, [r7, #32]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	699b      	ldr	r3, [r3, #24]
 8004ea4:	623b      	str	r3, [r7, #32]
 8004ea6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eb6:	601a      	str	r2, [r3, #0]
 8004eb8:	e198      	b.n	80051ec <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d11b      	bne.n	8004efa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ed0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	61fb      	str	r3, [r7, #28]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	61fb      	str	r3, [r7, #28]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	61fb      	str	r3, [r7, #28]
 8004ee6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ef6:	601a      	str	r2, [r3, #0]
 8004ef8:	e178      	b.n	80051ec <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d11b      	bne.n	8004f3a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f10:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f22:	2300      	movs	r3, #0
 8004f24:	61bb      	str	r3, [r7, #24]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	61bb      	str	r3, [r7, #24]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	61bb      	str	r3, [r7, #24]
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	e158      	b.n	80051ec <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	617b      	str	r3, [r7, #20]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	695b      	ldr	r3, [r3, #20]
 8004f54:	617b      	str	r3, [r7, #20]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	617b      	str	r3, [r7, #20]
 8004f5e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f60:	e144      	b.n	80051ec <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f66:	2b03      	cmp	r3, #3
 8004f68:	f200 80f1 	bhi.w	800514e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d123      	bne.n	8004fbc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f001 f8f5 	bl	8006168 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d001      	beq.n	8004f88 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e145      	b.n	8005214 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691a      	ldr	r2, [r3, #16]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f92:	b2d2      	uxtb	r2, r2
 8004f94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9a:	1c5a      	adds	r2, r3, #1
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa4:	3b01      	subs	r3, #1
 8004fa6:	b29a      	uxth	r2, r3
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004fba:	e117      	b.n	80051ec <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d14e      	bne.n	8005062 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fca:	2200      	movs	r2, #0
 8004fcc:	4906      	ldr	r1, [pc, #24]	@ (8004fe8 <HAL_I2C_Master_Receive+0x22c>)
 8004fce:	68f8      	ldr	r0, [r7, #12]
 8004fd0:	f000 ff20 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d008      	beq.n	8004fec <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e11a      	b.n	8005214 <HAL_I2C_Master_Receive+0x458>
 8004fde:	bf00      	nop
 8004fe0:	00100002 	.word	0x00100002
 8004fe4:	ffff0000 	.word	0xffff0000
 8004fe8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ffa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	691a      	ldr	r2, [r3, #16]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	b2d2      	uxtb	r2, r2
 8005008:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500e:	1c5a      	adds	r2, r3, #1
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005018:	3b01      	subs	r3, #1
 800501a:	b29a      	uxth	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005024:	b29b      	uxth	r3, r3
 8005026:	3b01      	subs	r3, #1
 8005028:	b29a      	uxth	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	691a      	ldr	r2, [r3, #16]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005038:	b2d2      	uxtb	r2, r2
 800503a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005040:	1c5a      	adds	r2, r3, #1
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800504a:	3b01      	subs	r3, #1
 800504c:	b29a      	uxth	r2, r3
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005056:	b29b      	uxth	r3, r3
 8005058:	3b01      	subs	r3, #1
 800505a:	b29a      	uxth	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005060:	e0c4      	b.n	80051ec <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005068:	2200      	movs	r2, #0
 800506a:	496c      	ldr	r1, [pc, #432]	@ (800521c <HAL_I2C_Master_Receive+0x460>)
 800506c:	68f8      	ldr	r0, [r7, #12]
 800506e:	f000 fed1 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d001      	beq.n	800507c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e0cb      	b.n	8005214 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800508a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	691a      	ldr	r2, [r3, #16]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005096:	b2d2      	uxtb	r2, r2
 8005098:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509e:	1c5a      	adds	r2, r3, #1
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050a8:	3b01      	subs	r3, #1
 80050aa:	b29a      	uxth	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c0:	9300      	str	r3, [sp, #0]
 80050c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c4:	2200      	movs	r2, #0
 80050c6:	4955      	ldr	r1, [pc, #340]	@ (800521c <HAL_I2C_Master_Receive+0x460>)
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f000 fea3 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e09d      	b.n	8005214 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	691a      	ldr	r2, [r3, #16]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f2:	b2d2      	uxtb	r2, r2
 80050f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005110:	b29b      	uxth	r3, r3
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	691a      	ldr	r2, [r3, #16]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005124:	b2d2      	uxtb	r2, r2
 8005126:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512c:	1c5a      	adds	r2, r3, #1
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005142:	b29b      	uxth	r3, r3
 8005144:	3b01      	subs	r3, #1
 8005146:	b29a      	uxth	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800514c:	e04e      	b.n	80051ec <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800514e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005150:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f001 f808 	bl	8006168 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d001      	beq.n	8005162 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e058      	b.n	8005214 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	691a      	ldr	r2, [r3, #16]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	b2d2      	uxtb	r2, r2
 800516e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005174:	1c5a      	adds	r2, r3, #1
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800517e:	3b01      	subs	r3, #1
 8005180:	b29a      	uxth	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800518a:	b29b      	uxth	r3, r3
 800518c:	3b01      	subs	r3, #1
 800518e:	b29a      	uxth	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	f003 0304 	and.w	r3, r3, #4
 800519e:	2b04      	cmp	r3, #4
 80051a0:	d124      	bne.n	80051ec <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d107      	bne.n	80051ba <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051b8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	691a      	ldr	r2, [r3, #16]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051cc:	1c5a      	adds	r2, r3, #1
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051d6:	3b01      	subs	r3, #1
 80051d8:	b29a      	uxth	r2, r3
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	3b01      	subs	r3, #1
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f47f aeb6 	bne.w	8004f62 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2220      	movs	r2, #32
 80051fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800520e:	2300      	movs	r3, #0
 8005210:	e000      	b.n	8005214 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005212:	2302      	movs	r3, #2
  }
}
 8005214:	4618      	mov	r0, r3
 8005216:	3728      	adds	r7, #40	@ 0x28
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	00010004 	.word	0x00010004

08005220 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b088      	sub	sp, #32
 8005224:	af02      	add	r7, sp, #8
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	4608      	mov	r0, r1
 800522a:	4611      	mov	r1, r2
 800522c:	461a      	mov	r2, r3
 800522e:	4603      	mov	r3, r0
 8005230:	817b      	strh	r3, [r7, #10]
 8005232:	460b      	mov	r3, r1
 8005234:	813b      	strh	r3, [r7, #8]
 8005236:	4613      	mov	r3, r2
 8005238:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800523a:	f7fe fcef 	bl	8003c1c <HAL_GetTick>
 800523e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b20      	cmp	r3, #32
 800524a:	f040 80d9 	bne.w	8005400 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	9300      	str	r3, [sp, #0]
 8005252:	2319      	movs	r3, #25
 8005254:	2201      	movs	r2, #1
 8005256:	496d      	ldr	r1, [pc, #436]	@ (800540c <HAL_I2C_Mem_Write+0x1ec>)
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f000 fddb 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005264:	2302      	movs	r3, #2
 8005266:	e0cc      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <HAL_I2C_Mem_Write+0x56>
 8005272:	2302      	movs	r3, #2
 8005274:	e0c5      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b01      	cmp	r3, #1
 800528a:	d007      	beq.n	800529c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f042 0201 	orr.w	r2, r2, #1
 800529a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2221      	movs	r2, #33	@ 0x21
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2240      	movs	r2, #64	@ 0x40
 80052b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6a3a      	ldr	r2, [r7, #32]
 80052c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80052cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	4a4d      	ldr	r2, [pc, #308]	@ (8005410 <HAL_I2C_Mem_Write+0x1f0>)
 80052dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052de:	88f8      	ldrh	r0, [r7, #6]
 80052e0:	893a      	ldrh	r2, [r7, #8]
 80052e2:	8979      	ldrh	r1, [r7, #10]
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	9301      	str	r3, [sp, #4]
 80052e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	4603      	mov	r3, r0
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 fc12 	bl	8005b18 <I2C_RequestMemoryWrite>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d052      	beq.n	80053a0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e081      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 fea0 	bl	8006048 <I2C_WaitOnTXEFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00d      	beq.n	800532a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005312:	2b04      	cmp	r3, #4
 8005314:	d107      	bne.n	8005326 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005324:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e06b      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532e:	781a      	ldrb	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533a:	1c5a      	adds	r2, r3, #1
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005344:	3b01      	subs	r3, #1
 8005346:	b29a      	uxth	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005350:	b29b      	uxth	r3, r3
 8005352:	3b01      	subs	r3, #1
 8005354:	b29a      	uxth	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	f003 0304 	and.w	r3, r3, #4
 8005364:	2b04      	cmp	r3, #4
 8005366:	d11b      	bne.n	80053a0 <HAL_I2C_Mem_Write+0x180>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536c:	2b00      	cmp	r3, #0
 800536e:	d017      	beq.n	80053a0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	781a      	ldrb	r2, [r3, #0]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005380:	1c5a      	adds	r2, r3, #1
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800538a:	3b01      	subs	r3, #1
 800538c:	b29a      	uxth	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005396:	b29b      	uxth	r3, r3
 8005398:	3b01      	subs	r3, #1
 800539a:	b29a      	uxth	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1aa      	bne.n	80052fe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053a8:	697a      	ldr	r2, [r7, #20]
 80053aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f000 fe93 	bl	80060d8 <I2C_WaitOnBTFFlagUntilTimeout>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00d      	beq.n	80053d4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053bc:	2b04      	cmp	r3, #4
 80053be:	d107      	bne.n	80053d0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e016      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	e000      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005400:	2302      	movs	r3, #2
  }
}
 8005402:	4618      	mov	r0, r3
 8005404:	3718      	adds	r7, #24
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	00100002 	.word	0x00100002
 8005410:	ffff0000 	.word	0xffff0000

08005414 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b08c      	sub	sp, #48	@ 0x30
 8005418:	af02      	add	r7, sp, #8
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	4608      	mov	r0, r1
 800541e:	4611      	mov	r1, r2
 8005420:	461a      	mov	r2, r3
 8005422:	4603      	mov	r3, r0
 8005424:	817b      	strh	r3, [r7, #10]
 8005426:	460b      	mov	r3, r1
 8005428:	813b      	strh	r3, [r7, #8]
 800542a:	4613      	mov	r3, r2
 800542c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800542e:	f7fe fbf5 	bl	8003c1c <HAL_GetTick>
 8005432:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b20      	cmp	r3, #32
 800543e:	f040 8214 	bne.w	800586a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	2319      	movs	r3, #25
 8005448:	2201      	movs	r2, #1
 800544a:	497b      	ldr	r1, [pc, #492]	@ (8005638 <HAL_I2C_Mem_Read+0x224>)
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f000 fce1 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005458:	2302      	movs	r3, #2
 800545a:	e207      	b.n	800586c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005462:	2b01      	cmp	r3, #1
 8005464:	d101      	bne.n	800546a <HAL_I2C_Mem_Read+0x56>
 8005466:	2302      	movs	r3, #2
 8005468:	e200      	b.n	800586c <HAL_I2C_Mem_Read+0x458>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0301 	and.w	r3, r3, #1
 800547c:	2b01      	cmp	r3, #1
 800547e:	d007      	beq.n	8005490 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f042 0201 	orr.w	r2, r2, #1
 800548e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800549e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2222      	movs	r2, #34	@ 0x22
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2240      	movs	r2, #64	@ 0x40
 80054ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80054c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054c6:	b29a      	uxth	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	4a5b      	ldr	r2, [pc, #364]	@ (800563c <HAL_I2C_Mem_Read+0x228>)
 80054d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054d2:	88f8      	ldrh	r0, [r7, #6]
 80054d4:	893a      	ldrh	r2, [r7, #8]
 80054d6:	8979      	ldrh	r1, [r7, #10]
 80054d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054da:	9301      	str	r3, [sp, #4]
 80054dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	4603      	mov	r3, r0
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f000 fbae 	bl	8005c44 <I2C_RequestMemoryRead>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e1bc      	b.n	800586c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d113      	bne.n	8005522 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054fa:	2300      	movs	r3, #0
 80054fc:	623b      	str	r3, [r7, #32]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	623b      	str	r3, [r7, #32]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	623b      	str	r3, [r7, #32]
 800550e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800551e:	601a      	str	r2, [r3, #0]
 8005520:	e190      	b.n	8005844 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005526:	2b01      	cmp	r3, #1
 8005528:	d11b      	bne.n	8005562 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005538:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800553a:	2300      	movs	r3, #0
 800553c:	61fb      	str	r3, [r7, #28]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	695b      	ldr	r3, [r3, #20]
 8005544:	61fb      	str	r3, [r7, #28]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	61fb      	str	r3, [r7, #28]
 800554e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	e170      	b.n	8005844 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005566:	2b02      	cmp	r3, #2
 8005568:	d11b      	bne.n	80055a2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005578:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005588:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800558a:	2300      	movs	r3, #0
 800558c:	61bb      	str	r3, [r7, #24]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	61bb      	str	r3, [r7, #24]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	61bb      	str	r3, [r7, #24]
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	e150      	b.n	8005844 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055a2:	2300      	movs	r3, #0
 80055a4:	617b      	str	r3, [r7, #20]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	617b      	str	r3, [r7, #20]
 80055b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80055b8:	e144      	b.n	8005844 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055be:	2b03      	cmp	r3, #3
 80055c0:	f200 80f1 	bhi.w	80057a6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d123      	bne.n	8005614 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80055d0:	68f8      	ldr	r0, [r7, #12]
 80055d2:	f000 fdc9 	bl	8006168 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d001      	beq.n	80055e0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e145      	b.n	800586c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	691a      	ldr	r2, [r3, #16]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ea:	b2d2      	uxtb	r2, r2
 80055ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f2:	1c5a      	adds	r2, r3, #1
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055fc:	3b01      	subs	r3, #1
 80055fe:	b29a      	uxth	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005608:	b29b      	uxth	r3, r3
 800560a:	3b01      	subs	r3, #1
 800560c:	b29a      	uxth	r2, r3
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005612:	e117      	b.n	8005844 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005618:	2b02      	cmp	r3, #2
 800561a:	d14e      	bne.n	80056ba <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005622:	2200      	movs	r2, #0
 8005624:	4906      	ldr	r1, [pc, #24]	@ (8005640 <HAL_I2C_Mem_Read+0x22c>)
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 fbf4 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d008      	beq.n	8005644 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e11a      	b.n	800586c <HAL_I2C_Mem_Read+0x458>
 8005636:	bf00      	nop
 8005638:	00100002 	.word	0x00100002
 800563c:	ffff0000 	.word	0xffff0000
 8005640:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005652:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	691a      	ldr	r2, [r3, #16]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565e:	b2d2      	uxtb	r2, r2
 8005660:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005670:	3b01      	subs	r3, #1
 8005672:	b29a      	uxth	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800567c:	b29b      	uxth	r3, r3
 800567e:	3b01      	subs	r3, #1
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	691a      	ldr	r2, [r3, #16]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005690:	b2d2      	uxtb	r2, r2
 8005692:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005698:	1c5a      	adds	r2, r3, #1
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056a2:	3b01      	subs	r3, #1
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80056b8:	e0c4      	b.n	8005844 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c0:	2200      	movs	r2, #0
 80056c2:	496c      	ldr	r1, [pc, #432]	@ (8005874 <HAL_I2C_Mem_Read+0x460>)
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f000 fba5 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d001      	beq.n	80056d4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e0cb      	b.n	800586c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	691a      	ldr	r2, [r3, #16]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f6:	1c5a      	adds	r2, r3, #1
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005700:	3b01      	subs	r3, #1
 8005702:	b29a      	uxth	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800570c:	b29b      	uxth	r3, r3
 800570e:	3b01      	subs	r3, #1
 8005710:	b29a      	uxth	r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005718:	9300      	str	r3, [sp, #0]
 800571a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800571c:	2200      	movs	r2, #0
 800571e:	4955      	ldr	r1, [pc, #340]	@ (8005874 <HAL_I2C_Mem_Read+0x460>)
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 fb77 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d001      	beq.n	8005730 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e09d      	b.n	800586c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800573e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	691a      	ldr	r2, [r3, #16]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574a:	b2d2      	uxtb	r2, r2
 800574c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005752:	1c5a      	adds	r2, r3, #1
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800575c:	3b01      	subs	r3, #1
 800575e:	b29a      	uxth	r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005768:	b29b      	uxth	r3, r3
 800576a:	3b01      	subs	r3, #1
 800576c:	b29a      	uxth	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	691a      	ldr	r2, [r3, #16]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800578e:	3b01      	subs	r3, #1
 8005790:	b29a      	uxth	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800579a:	b29b      	uxth	r3, r3
 800579c:	3b01      	subs	r3, #1
 800579e:	b29a      	uxth	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80057a4:	e04e      	b.n	8005844 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057a8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f000 fcdc 	bl	8006168 <I2C_WaitOnRXNEFlagUntilTimeout>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e058      	b.n	800586c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	691a      	ldr	r2, [r3, #16]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c4:	b2d2      	uxtb	r2, r2
 80057c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057cc:	1c5a      	adds	r2, r3, #1
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	3b01      	subs	r3, #1
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	f003 0304 	and.w	r3, r3, #4
 80057f6:	2b04      	cmp	r3, #4
 80057f8:	d124      	bne.n	8005844 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d107      	bne.n	8005812 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005810:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	691a      	ldr	r2, [r3, #16]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581c:	b2d2      	uxtb	r2, r2
 800581e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005824:	1c5a      	adds	r2, r3, #1
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800582e:	3b01      	subs	r3, #1
 8005830:	b29a      	uxth	r2, r3
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800583a:	b29b      	uxth	r3, r3
 800583c:	3b01      	subs	r3, #1
 800583e:	b29a      	uxth	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005848:	2b00      	cmp	r3, #0
 800584a:	f47f aeb6 	bne.w	80055ba <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2220      	movs	r2, #32
 8005852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005866:	2300      	movs	r3, #0
 8005868:	e000      	b.n	800586c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800586a:	2302      	movs	r3, #2
  }
}
 800586c:	4618      	mov	r0, r3
 800586e:	3728      	adds	r7, #40	@ 0x28
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	00010004 	.word	0x00010004

08005878 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af02      	add	r7, sp, #8
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	607a      	str	r2, [r7, #4]
 8005882:	603b      	str	r3, [r7, #0]
 8005884:	460b      	mov	r3, r1
 8005886:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800588c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	2b08      	cmp	r3, #8
 8005892:	d006      	beq.n	80058a2 <I2C_MasterRequestWrite+0x2a>
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	2b01      	cmp	r3, #1
 8005898:	d003      	beq.n	80058a2 <I2C_MasterRequestWrite+0x2a>
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80058a0:	d108      	bne.n	80058b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058b0:	601a      	str	r2, [r3, #0]
 80058b2:	e00b      	b.n	80058cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b8:	2b12      	cmp	r3, #18
 80058ba:	d107      	bne.n	80058cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 fa9b 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00d      	beq.n	8005900 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058f2:	d103      	bne.n	80058fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e035      	b.n	800596c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005908:	d108      	bne.n	800591c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800590a:	897b      	ldrh	r3, [r7, #10]
 800590c:	b2db      	uxtb	r3, r3
 800590e:	461a      	mov	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005918:	611a      	str	r2, [r3, #16]
 800591a:	e01b      	b.n	8005954 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800591c:	897b      	ldrh	r3, [r7, #10]
 800591e:	11db      	asrs	r3, r3, #7
 8005920:	b2db      	uxtb	r3, r3
 8005922:	f003 0306 	and.w	r3, r3, #6
 8005926:	b2db      	uxtb	r3, r3
 8005928:	f063 030f 	orn	r3, r3, #15
 800592c:	b2da      	uxtb	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	490e      	ldr	r1, [pc, #56]	@ (8005974 <I2C_MasterRequestWrite+0xfc>)
 800593a:	68f8      	ldr	r0, [r7, #12]
 800593c:	f000 fae4 	bl	8005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d001      	beq.n	800594a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e010      	b.n	800596c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800594a:	897b      	ldrh	r3, [r7, #10]
 800594c:	b2da      	uxtb	r2, r3
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	4907      	ldr	r1, [pc, #28]	@ (8005978 <I2C_MasterRequestWrite+0x100>)
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 fad4 	bl	8005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d001      	beq.n	800596a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e000      	b.n	800596c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3718      	adds	r7, #24
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}
 8005974:	00010008 	.word	0x00010008
 8005978:	00010002 	.word	0x00010002

0800597c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b088      	sub	sp, #32
 8005980:	af02      	add	r7, sp, #8
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	607a      	str	r2, [r7, #4]
 8005986:	603b      	str	r3, [r7, #0]
 8005988:	460b      	mov	r3, r1
 800598a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005990:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80059a0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	2b08      	cmp	r3, #8
 80059a6:	d006      	beq.n	80059b6 <I2C_MasterRequestRead+0x3a>
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d003      	beq.n	80059b6 <I2C_MasterRequestRead+0x3a>
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80059b4:	d108      	bne.n	80059c8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059c4:	601a      	str	r2, [r3, #0]
 80059c6:	e00b      	b.n	80059e0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059cc:	2b11      	cmp	r3, #17
 80059ce:	d107      	bne.n	80059e0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	9300      	str	r3, [sp, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059ec:	68f8      	ldr	r0, [r7, #12]
 80059ee:	f000 fa11 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00d      	beq.n	8005a14 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a06:	d103      	bne.n	8005a10 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e079      	b.n	8005b08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a1c:	d108      	bne.n	8005a30 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005a1e:	897b      	ldrh	r3, [r7, #10]
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	f043 0301 	orr.w	r3, r3, #1
 8005a26:	b2da      	uxtb	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	611a      	str	r2, [r3, #16]
 8005a2e:	e05f      	b.n	8005af0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a30:	897b      	ldrh	r3, [r7, #10]
 8005a32:	11db      	asrs	r3, r3, #7
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	f003 0306 	and.w	r3, r3, #6
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	f063 030f 	orn	r3, r3, #15
 8005a40:	b2da      	uxtb	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	4930      	ldr	r1, [pc, #192]	@ (8005b10 <I2C_MasterRequestRead+0x194>)
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f000 fa5a 	bl	8005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d001      	beq.n	8005a5e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e054      	b.n	8005b08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a5e:	897b      	ldrh	r3, [r7, #10]
 8005a60:	b2da      	uxtb	r2, r3
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	4929      	ldr	r1, [pc, #164]	@ (8005b14 <I2C_MasterRequestRead+0x198>)
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f000 fa4a 	bl	8005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d001      	beq.n	8005a7e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e044      	b.n	8005b08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a7e:	2300      	movs	r3, #0
 8005a80:	613b      	str	r3, [r7, #16]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	695b      	ldr	r3, [r3, #20]
 8005a88:	613b      	str	r3, [r7, #16]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	613b      	str	r3, [r7, #16]
 8005a92:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005aa2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ab0:	68f8      	ldr	r0, [r7, #12]
 8005ab2:	f000 f9af 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00d      	beq.n	8005ad8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aca:	d103      	bne.n	8005ad4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ad2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e017      	b.n	8005b08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005ad8:	897b      	ldrh	r3, [r7, #10]
 8005ada:	11db      	asrs	r3, r3, #7
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	f003 0306 	and.w	r3, r3, #6
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	f063 030e 	orn	r3, r3, #14
 8005ae8:	b2da      	uxtb	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	4907      	ldr	r1, [pc, #28]	@ (8005b14 <I2C_MasterRequestRead+0x198>)
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f000 fa06 	bl	8005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e000      	b.n	8005b08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3718      	adds	r7, #24
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	00010008 	.word	0x00010008
 8005b14:	00010002 	.word	0x00010002

08005b18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b088      	sub	sp, #32
 8005b1c:	af02      	add	r7, sp, #8
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	4608      	mov	r0, r1
 8005b22:	4611      	mov	r1, r2
 8005b24:	461a      	mov	r2, r3
 8005b26:	4603      	mov	r3, r0
 8005b28:	817b      	strh	r3, [r7, #10]
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	813b      	strh	r3, [r7, #8]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	6a3b      	ldr	r3, [r7, #32]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b4e:	68f8      	ldr	r0, [r7, #12]
 8005b50:	f000 f960 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00d      	beq.n	8005b76 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b68:	d103      	bne.n	8005b72 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b70:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e05f      	b.n	8005c36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b76:	897b      	ldrh	r3, [r7, #10]
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	6a3a      	ldr	r2, [r7, #32]
 8005b8a:	492d      	ldr	r1, [pc, #180]	@ (8005c40 <I2C_RequestMemoryWrite+0x128>)
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f000 f9bb 	bl	8005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d001      	beq.n	8005b9c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e04c      	b.n	8005c36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	617b      	str	r3, [r7, #20]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	617b      	str	r3, [r7, #20]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	617b      	str	r3, [r7, #20]
 8005bb0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bb4:	6a39      	ldr	r1, [r7, #32]
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f000 fa46 	bl	8006048 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00d      	beq.n	8005bde <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc6:	2b04      	cmp	r3, #4
 8005bc8:	d107      	bne.n	8005bda <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e02b      	b.n	8005c36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005bde:	88fb      	ldrh	r3, [r7, #6]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d105      	bne.n	8005bf0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005be4:	893b      	ldrh	r3, [r7, #8]
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	611a      	str	r2, [r3, #16]
 8005bee:	e021      	b.n	8005c34 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005bf0:	893b      	ldrh	r3, [r7, #8]
 8005bf2:	0a1b      	lsrs	r3, r3, #8
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c00:	6a39      	ldr	r1, [r7, #32]
 8005c02:	68f8      	ldr	r0, [r7, #12]
 8005c04:	f000 fa20 	bl	8006048 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d00d      	beq.n	8005c2a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c12:	2b04      	cmp	r3, #4
 8005c14:	d107      	bne.n	8005c26 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e005      	b.n	8005c36 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c2a:	893b      	ldrh	r3, [r7, #8]
 8005c2c:	b2da      	uxtb	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3718      	adds	r7, #24
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	00010002 	.word	0x00010002

08005c44 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b088      	sub	sp, #32
 8005c48:	af02      	add	r7, sp, #8
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	4608      	mov	r0, r1
 8005c4e:	4611      	mov	r1, r2
 8005c50:	461a      	mov	r2, r3
 8005c52:	4603      	mov	r3, r0
 8005c54:	817b      	strh	r3, [r7, #10]
 8005c56:	460b      	mov	r3, r1
 8005c58:	813b      	strh	r3, [r7, #8]
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005c6c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	6a3b      	ldr	r3, [r7, #32]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f000 f8c2 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00d      	beq.n	8005cb2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ca0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ca4:	d103      	bne.n	8005cae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e0aa      	b.n	8005e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cb2:	897b      	ldrh	r3, [r7, #10]
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005cc0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc4:	6a3a      	ldr	r2, [r7, #32]
 8005cc6:	4952      	ldr	r1, [pc, #328]	@ (8005e10 <I2C_RequestMemoryRead+0x1cc>)
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f000 f91d 	bl	8005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d001      	beq.n	8005cd8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e097      	b.n	8005e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cd8:	2300      	movs	r3, #0
 8005cda:	617b      	str	r3, [r7, #20]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	617b      	str	r3, [r7, #20]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	699b      	ldr	r3, [r3, #24]
 8005cea:	617b      	str	r3, [r7, #20]
 8005cec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cf0:	6a39      	ldr	r1, [r7, #32]
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f000 f9a8 	bl	8006048 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00d      	beq.n	8005d1a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d02:	2b04      	cmp	r3, #4
 8005d04:	d107      	bne.n	8005d16 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e076      	b.n	8005e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d1a:	88fb      	ldrh	r3, [r7, #6]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d105      	bne.n	8005d2c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d20:	893b      	ldrh	r3, [r7, #8]
 8005d22:	b2da      	uxtb	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	611a      	str	r2, [r3, #16]
 8005d2a:	e021      	b.n	8005d70 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d2c:	893b      	ldrh	r3, [r7, #8]
 8005d2e:	0a1b      	lsrs	r3, r3, #8
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d3c:	6a39      	ldr	r1, [r7, #32]
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f000 f982 	bl	8006048 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d00d      	beq.n	8005d66 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4e:	2b04      	cmp	r3, #4
 8005d50:	d107      	bne.n	8005d62 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e050      	b.n	8005e08 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d66:	893b      	ldrh	r3, [r7, #8]
 8005d68:	b2da      	uxtb	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d72:	6a39      	ldr	r1, [r7, #32]
 8005d74:	68f8      	ldr	r0, [r7, #12]
 8005d76:	f000 f967 	bl	8006048 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d00d      	beq.n	8005d9c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d84:	2b04      	cmp	r3, #4
 8005d86:	d107      	bne.n	8005d98 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d96:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e035      	b.n	8005e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005daa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f000 f82b 	bl	8005e14 <I2C_WaitOnFlagUntilTimeout>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d00d      	beq.n	8005de0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dd2:	d103      	bne.n	8005ddc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dda:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e013      	b.n	8005e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005de0:	897b      	ldrh	r3, [r7, #10]
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	f043 0301 	orr.w	r3, r3, #1
 8005de8:	b2da      	uxtb	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df2:	6a3a      	ldr	r2, [r7, #32]
 8005df4:	4906      	ldr	r1, [pc, #24]	@ (8005e10 <I2C_RequestMemoryRead+0x1cc>)
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 f886 	bl	8005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d001      	beq.n	8005e06 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e000      	b.n	8005e08 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3718      	adds	r7, #24
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	00010002 	.word	0x00010002

08005e14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	603b      	str	r3, [r7, #0]
 8005e20:	4613      	mov	r3, r2
 8005e22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e24:	e048      	b.n	8005eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2c:	d044      	beq.n	8005eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e2e:	f7fd fef5 	bl	8003c1c <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d302      	bcc.n	8005e44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d139      	bne.n	8005eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	0c1b      	lsrs	r3, r3, #16
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d10d      	bne.n	8005e6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	695b      	ldr	r3, [r3, #20]
 8005e54:	43da      	mvns	r2, r3
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	4013      	ands	r3, r2
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	bf0c      	ite	eq
 8005e60:	2301      	moveq	r3, #1
 8005e62:	2300      	movne	r3, #0
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	461a      	mov	r2, r3
 8005e68:	e00c      	b.n	8005e84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	699b      	ldr	r3, [r3, #24]
 8005e70:	43da      	mvns	r2, r3
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	4013      	ands	r3, r2
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	bf0c      	ite	eq
 8005e7c:	2301      	moveq	r3, #1
 8005e7e:	2300      	movne	r3, #0
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	461a      	mov	r2, r3
 8005e84:	79fb      	ldrb	r3, [r7, #7]
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d116      	bne.n	8005eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2220      	movs	r2, #32
 8005e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea4:	f043 0220 	orr.w	r2, r3, #32
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e023      	b.n	8005f00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	0c1b      	lsrs	r3, r3, #16
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d10d      	bne.n	8005ede <I2C_WaitOnFlagUntilTimeout+0xca>
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	695b      	ldr	r3, [r3, #20]
 8005ec8:	43da      	mvns	r2, r3
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	4013      	ands	r3, r2
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	bf0c      	ite	eq
 8005ed4:	2301      	moveq	r3, #1
 8005ed6:	2300      	movne	r3, #0
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	461a      	mov	r2, r3
 8005edc:	e00c      	b.n	8005ef8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	43da      	mvns	r2, r3
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	4013      	ands	r3, r2
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	bf0c      	ite	eq
 8005ef0:	2301      	moveq	r3, #1
 8005ef2:	2300      	movne	r3, #0
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	79fb      	ldrb	r3, [r7, #7]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d093      	beq.n	8005e26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]
 8005f14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f16:	e071      	b.n	8005ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f26:	d123      	bne.n	8005f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005f40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5c:	f043 0204 	orr.w	r2, r3, #4
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e067      	b.n	8006040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f76:	d041      	beq.n	8005ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f78:	f7fd fe50 	bl	8003c1c <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d302      	bcc.n	8005f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d136      	bne.n	8005ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	0c1b      	lsrs	r3, r3, #16
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d10c      	bne.n	8005fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	695b      	ldr	r3, [r3, #20]
 8005f9e:	43da      	mvns	r2, r3
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	bf14      	ite	ne
 8005faa:	2301      	movne	r3, #1
 8005fac:	2300      	moveq	r3, #0
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	e00b      	b.n	8005fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	699b      	ldr	r3, [r3, #24]
 8005fb8:	43da      	mvns	r2, r3
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	bf14      	ite	ne
 8005fc4:	2301      	movne	r3, #1
 8005fc6:	2300      	moveq	r3, #0
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d016      	beq.n	8005ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe8:	f043 0220 	orr.w	r2, r3, #32
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e021      	b.n	8006040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	0c1b      	lsrs	r3, r3, #16
 8006000:	b2db      	uxtb	r3, r3
 8006002:	2b01      	cmp	r3, #1
 8006004:	d10c      	bne.n	8006020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	695b      	ldr	r3, [r3, #20]
 800600c:	43da      	mvns	r2, r3
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	4013      	ands	r3, r2
 8006012:	b29b      	uxth	r3, r3
 8006014:	2b00      	cmp	r3, #0
 8006016:	bf14      	ite	ne
 8006018:	2301      	movne	r3, #1
 800601a:	2300      	moveq	r3, #0
 800601c:	b2db      	uxtb	r3, r3
 800601e:	e00b      	b.n	8006038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	43da      	mvns	r2, r3
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	4013      	ands	r3, r2
 800602c:	b29b      	uxth	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	bf14      	ite	ne
 8006032:	2301      	movne	r3, #1
 8006034:	2300      	moveq	r3, #0
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b00      	cmp	r3, #0
 800603a:	f47f af6d 	bne.w	8005f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006054:	e034      	b.n	80060c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 f8e3 	bl	8006222 <I2C_IsAcknowledgeFailed>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e034      	b.n	80060d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606c:	d028      	beq.n	80060c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800606e:	f7fd fdd5 	bl	8003c1c <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	68ba      	ldr	r2, [r7, #8]
 800607a:	429a      	cmp	r2, r3
 800607c:	d302      	bcc.n	8006084 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d11d      	bne.n	80060c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800608e:	2b80      	cmp	r3, #128	@ 0x80
 8006090:	d016      	beq.n	80060c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2200      	movs	r2, #0
 8006096:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2220      	movs	r2, #32
 800609c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2200      	movs	r2, #0
 80060a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ac:	f043 0220 	orr.w	r2, r3, #32
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e007      	b.n	80060d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060ca:	2b80      	cmp	r3, #128	@ 0x80
 80060cc:	d1c3      	bne.n	8006056 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80060e4:	e034      	b.n	8006150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80060e6:	68f8      	ldr	r0, [r7, #12]
 80060e8:	f000 f89b 	bl	8006222 <I2C_IsAcknowledgeFailed>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d001      	beq.n	80060f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e034      	b.n	8006160 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060fc:	d028      	beq.n	8006150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060fe:	f7fd fd8d 	bl	8003c1c <HAL_GetTick>
 8006102:	4602      	mov	r2, r0
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	429a      	cmp	r2, r3
 800610c:	d302      	bcc.n	8006114 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d11d      	bne.n	8006150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	f003 0304 	and.w	r3, r3, #4
 800611e:	2b04      	cmp	r3, #4
 8006120:	d016      	beq.n	8006150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2200      	movs	r2, #0
 8006126:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2220      	movs	r2, #32
 800612c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800613c:	f043 0220 	orr.w	r2, r3, #32
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2200      	movs	r2, #0
 8006148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	e007      	b.n	8006160 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	f003 0304 	and.w	r3, r3, #4
 800615a:	2b04      	cmp	r3, #4
 800615c:	d1c3      	bne.n	80060e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006174:	e049      	b.n	800620a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	695b      	ldr	r3, [r3, #20]
 800617c:	f003 0310 	and.w	r3, r3, #16
 8006180:	2b10      	cmp	r3, #16
 8006182:	d119      	bne.n	80061b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f06f 0210 	mvn.w	r2, #16
 800618c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2220      	movs	r2, #32
 8006198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e030      	b.n	800621a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061b8:	f7fd fd30 	bl	8003c1c <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	68ba      	ldr	r2, [r7, #8]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d302      	bcc.n	80061ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d11d      	bne.n	800620a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d8:	2b40      	cmp	r3, #64	@ 0x40
 80061da:	d016      	beq.n	800620a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2200      	movs	r2, #0
 80061e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f6:	f043 0220 	orr.w	r2, r3, #32
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e007      	b.n	800621a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	695b      	ldr	r3, [r3, #20]
 8006210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006214:	2b40      	cmp	r3, #64	@ 0x40
 8006216:	d1ae      	bne.n	8006176 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006218:	2300      	movs	r3, #0
}
 800621a:	4618      	mov	r0, r3
 800621c:	3710      	adds	r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}

08006222 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	695b      	ldr	r3, [r3, #20]
 8006230:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006238:	d11b      	bne.n	8006272 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006242:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2220      	movs	r2, #32
 800624e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800625e:	f043 0204 	orr.w	r2, r3, #4
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e000      	b.n	8006274 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006272:	2300      	movs	r3, #0
}
 8006274:	4618      	mov	r0, r3
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e267      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	2b00      	cmp	r3, #0
 800629c:	d075      	beq.n	800638a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800629e:	4b88      	ldr	r3, [pc, #544]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	f003 030c 	and.w	r3, r3, #12
 80062a6:	2b04      	cmp	r3, #4
 80062a8:	d00c      	beq.n	80062c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062aa:	4b85      	ldr	r3, [pc, #532]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80062b2:	2b08      	cmp	r3, #8
 80062b4:	d112      	bne.n	80062dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062b6:	4b82      	ldr	r3, [pc, #520]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062c2:	d10b      	bne.n	80062dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062c4:	4b7e      	ldr	r3, [pc, #504]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d05b      	beq.n	8006388 <HAL_RCC_OscConfig+0x108>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d157      	bne.n	8006388 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e242      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062e4:	d106      	bne.n	80062f4 <HAL_RCC_OscConfig+0x74>
 80062e6:	4b76      	ldr	r3, [pc, #472]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a75      	ldr	r2, [pc, #468]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80062ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062f0:	6013      	str	r3, [r2, #0]
 80062f2:	e01d      	b.n	8006330 <HAL_RCC_OscConfig+0xb0>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062fc:	d10c      	bne.n	8006318 <HAL_RCC_OscConfig+0x98>
 80062fe:	4b70      	ldr	r3, [pc, #448]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a6f      	ldr	r2, [pc, #444]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 8006304:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006308:	6013      	str	r3, [r2, #0]
 800630a:	4b6d      	ldr	r3, [pc, #436]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a6c      	ldr	r2, [pc, #432]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 8006310:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006314:	6013      	str	r3, [r2, #0]
 8006316:	e00b      	b.n	8006330 <HAL_RCC_OscConfig+0xb0>
 8006318:	4b69      	ldr	r3, [pc, #420]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a68      	ldr	r2, [pc, #416]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 800631e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006322:	6013      	str	r3, [r2, #0]
 8006324:	4b66      	ldr	r3, [pc, #408]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a65      	ldr	r2, [pc, #404]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 800632a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800632e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d013      	beq.n	8006360 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006338:	f7fd fc70 	bl	8003c1c <HAL_GetTick>
 800633c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800633e:	e008      	b.n	8006352 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006340:	f7fd fc6c 	bl	8003c1c <HAL_GetTick>
 8006344:	4602      	mov	r2, r0
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	2b64      	cmp	r3, #100	@ 0x64
 800634c:	d901      	bls.n	8006352 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e207      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006352:	4b5b      	ldr	r3, [pc, #364]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d0f0      	beq.n	8006340 <HAL_RCC_OscConfig+0xc0>
 800635e:	e014      	b.n	800638a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006360:	f7fd fc5c 	bl	8003c1c <HAL_GetTick>
 8006364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006366:	e008      	b.n	800637a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006368:	f7fd fc58 	bl	8003c1c <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	2b64      	cmp	r3, #100	@ 0x64
 8006374:	d901      	bls.n	800637a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	e1f3      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800637a:	4b51      	ldr	r3, [pc, #324]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1f0      	bne.n	8006368 <HAL_RCC_OscConfig+0xe8>
 8006386:	e000      	b.n	800638a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 0302 	and.w	r3, r3, #2
 8006392:	2b00      	cmp	r3, #0
 8006394:	d063      	beq.n	800645e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006396:	4b4a      	ldr	r3, [pc, #296]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	f003 030c 	and.w	r3, r3, #12
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00b      	beq.n	80063ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063a2:	4b47      	ldr	r3, [pc, #284]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80063aa:	2b08      	cmp	r3, #8
 80063ac:	d11c      	bne.n	80063e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063ae:	4b44      	ldr	r3, [pc, #272]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d116      	bne.n	80063e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063ba:	4b41      	ldr	r3, [pc, #260]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d005      	beq.n	80063d2 <HAL_RCC_OscConfig+0x152>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d001      	beq.n	80063d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e1c7      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063d2:	4b3b      	ldr	r3, [pc, #236]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	691b      	ldr	r3, [r3, #16]
 80063de:	00db      	lsls	r3, r3, #3
 80063e0:	4937      	ldr	r1, [pc, #220]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 80063e2:	4313      	orrs	r3, r2
 80063e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063e6:	e03a      	b.n	800645e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d020      	beq.n	8006432 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063f0:	4b34      	ldr	r3, [pc, #208]	@ (80064c4 <HAL_RCC_OscConfig+0x244>)
 80063f2:	2201      	movs	r2, #1
 80063f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063f6:	f7fd fc11 	bl	8003c1c <HAL_GetTick>
 80063fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063fc:	e008      	b.n	8006410 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063fe:	f7fd fc0d 	bl	8003c1c <HAL_GetTick>
 8006402:	4602      	mov	r2, r0
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	2b02      	cmp	r3, #2
 800640a:	d901      	bls.n	8006410 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e1a8      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006410:	4b2b      	ldr	r3, [pc, #172]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0302 	and.w	r3, r3, #2
 8006418:	2b00      	cmp	r3, #0
 800641a:	d0f0      	beq.n	80063fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800641c:	4b28      	ldr	r3, [pc, #160]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	00db      	lsls	r3, r3, #3
 800642a:	4925      	ldr	r1, [pc, #148]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 800642c:	4313      	orrs	r3, r2
 800642e:	600b      	str	r3, [r1, #0]
 8006430:	e015      	b.n	800645e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006432:	4b24      	ldr	r3, [pc, #144]	@ (80064c4 <HAL_RCC_OscConfig+0x244>)
 8006434:	2200      	movs	r2, #0
 8006436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006438:	f7fd fbf0 	bl	8003c1c <HAL_GetTick>
 800643c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800643e:	e008      	b.n	8006452 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006440:	f7fd fbec 	bl	8003c1c <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	2b02      	cmp	r3, #2
 800644c:	d901      	bls.n	8006452 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e187      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006452:	4b1b      	ldr	r3, [pc, #108]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1f0      	bne.n	8006440 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0308 	and.w	r3, r3, #8
 8006466:	2b00      	cmp	r3, #0
 8006468:	d036      	beq.n	80064d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d016      	beq.n	80064a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006472:	4b15      	ldr	r3, [pc, #84]	@ (80064c8 <HAL_RCC_OscConfig+0x248>)
 8006474:	2201      	movs	r2, #1
 8006476:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006478:	f7fd fbd0 	bl	8003c1c <HAL_GetTick>
 800647c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800647e:	e008      	b.n	8006492 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006480:	f7fd fbcc 	bl	8003c1c <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	2b02      	cmp	r3, #2
 800648c:	d901      	bls.n	8006492 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e167      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006492:	4b0b      	ldr	r3, [pc, #44]	@ (80064c0 <HAL_RCC_OscConfig+0x240>)
 8006494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006496:	f003 0302 	and.w	r3, r3, #2
 800649a:	2b00      	cmp	r3, #0
 800649c:	d0f0      	beq.n	8006480 <HAL_RCC_OscConfig+0x200>
 800649e:	e01b      	b.n	80064d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064a0:	4b09      	ldr	r3, [pc, #36]	@ (80064c8 <HAL_RCC_OscConfig+0x248>)
 80064a2:	2200      	movs	r2, #0
 80064a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064a6:	f7fd fbb9 	bl	8003c1c <HAL_GetTick>
 80064aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064ac:	e00e      	b.n	80064cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064ae:	f7fd fbb5 	bl	8003c1c <HAL_GetTick>
 80064b2:	4602      	mov	r2, r0
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	2b02      	cmp	r3, #2
 80064ba:	d907      	bls.n	80064cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e150      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
 80064c0:	40023800 	.word	0x40023800
 80064c4:	42470000 	.word	0x42470000
 80064c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064cc:	4b88      	ldr	r3, [pc, #544]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 80064ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1ea      	bne.n	80064ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0304 	and.w	r3, r3, #4
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	f000 8097 	beq.w	8006614 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064e6:	2300      	movs	r3, #0
 80064e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064ea:	4b81      	ldr	r3, [pc, #516]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 80064ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d10f      	bne.n	8006516 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064f6:	2300      	movs	r3, #0
 80064f8:	60bb      	str	r3, [r7, #8]
 80064fa:	4b7d      	ldr	r3, [pc, #500]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 80064fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fe:	4a7c      	ldr	r2, [pc, #496]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006504:	6413      	str	r3, [r2, #64]	@ 0x40
 8006506:	4b7a      	ldr	r3, [pc, #488]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800650e:	60bb      	str	r3, [r7, #8]
 8006510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006512:	2301      	movs	r3, #1
 8006514:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006516:	4b77      	ldr	r3, [pc, #476]	@ (80066f4 <HAL_RCC_OscConfig+0x474>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800651e:	2b00      	cmp	r3, #0
 8006520:	d118      	bne.n	8006554 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006522:	4b74      	ldr	r3, [pc, #464]	@ (80066f4 <HAL_RCC_OscConfig+0x474>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a73      	ldr	r2, [pc, #460]	@ (80066f4 <HAL_RCC_OscConfig+0x474>)
 8006528:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800652c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800652e:	f7fd fb75 	bl	8003c1c <HAL_GetTick>
 8006532:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006534:	e008      	b.n	8006548 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006536:	f7fd fb71 	bl	8003c1c <HAL_GetTick>
 800653a:	4602      	mov	r2, r0
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	2b02      	cmp	r3, #2
 8006542:	d901      	bls.n	8006548 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e10c      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006548:	4b6a      	ldr	r3, [pc, #424]	@ (80066f4 <HAL_RCC_OscConfig+0x474>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006550:	2b00      	cmp	r3, #0
 8006552:	d0f0      	beq.n	8006536 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	2b01      	cmp	r3, #1
 800655a:	d106      	bne.n	800656a <HAL_RCC_OscConfig+0x2ea>
 800655c:	4b64      	ldr	r3, [pc, #400]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 800655e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006560:	4a63      	ldr	r2, [pc, #396]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006562:	f043 0301 	orr.w	r3, r3, #1
 8006566:	6713      	str	r3, [r2, #112]	@ 0x70
 8006568:	e01c      	b.n	80065a4 <HAL_RCC_OscConfig+0x324>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	2b05      	cmp	r3, #5
 8006570:	d10c      	bne.n	800658c <HAL_RCC_OscConfig+0x30c>
 8006572:	4b5f      	ldr	r3, [pc, #380]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006576:	4a5e      	ldr	r2, [pc, #376]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006578:	f043 0304 	orr.w	r3, r3, #4
 800657c:	6713      	str	r3, [r2, #112]	@ 0x70
 800657e:	4b5c      	ldr	r3, [pc, #368]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006582:	4a5b      	ldr	r2, [pc, #364]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006584:	f043 0301 	orr.w	r3, r3, #1
 8006588:	6713      	str	r3, [r2, #112]	@ 0x70
 800658a:	e00b      	b.n	80065a4 <HAL_RCC_OscConfig+0x324>
 800658c:	4b58      	ldr	r3, [pc, #352]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 800658e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006590:	4a57      	ldr	r2, [pc, #348]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006592:	f023 0301 	bic.w	r3, r3, #1
 8006596:	6713      	str	r3, [r2, #112]	@ 0x70
 8006598:	4b55      	ldr	r3, [pc, #340]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 800659a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800659c:	4a54      	ldr	r2, [pc, #336]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 800659e:	f023 0304 	bic.w	r3, r3, #4
 80065a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d015      	beq.n	80065d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065ac:	f7fd fb36 	bl	8003c1c <HAL_GetTick>
 80065b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065b2:	e00a      	b.n	80065ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065b4:	f7fd fb32 	bl	8003c1c <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d901      	bls.n	80065ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80065c6:	2303      	movs	r3, #3
 80065c8:	e0cb      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065ca:	4b49      	ldr	r3, [pc, #292]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 80065cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065ce:	f003 0302 	and.w	r3, r3, #2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d0ee      	beq.n	80065b4 <HAL_RCC_OscConfig+0x334>
 80065d6:	e014      	b.n	8006602 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065d8:	f7fd fb20 	bl	8003c1c <HAL_GetTick>
 80065dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065de:	e00a      	b.n	80065f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065e0:	f7fd fb1c 	bl	8003c1c <HAL_GetTick>
 80065e4:	4602      	mov	r2, r0
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d901      	bls.n	80065f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	e0b5      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065f6:	4b3e      	ldr	r3, [pc, #248]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 80065f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fa:	f003 0302 	and.w	r3, r3, #2
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1ee      	bne.n	80065e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006602:	7dfb      	ldrb	r3, [r7, #23]
 8006604:	2b01      	cmp	r3, #1
 8006606:	d105      	bne.n	8006614 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006608:	4b39      	ldr	r3, [pc, #228]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 800660a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660c:	4a38      	ldr	r2, [pc, #224]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 800660e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006612:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 80a1 	beq.w	8006760 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800661e:	4b34      	ldr	r3, [pc, #208]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f003 030c 	and.w	r3, r3, #12
 8006626:	2b08      	cmp	r3, #8
 8006628:	d05c      	beq.n	80066e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	2b02      	cmp	r3, #2
 8006630:	d141      	bne.n	80066b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006632:	4b31      	ldr	r3, [pc, #196]	@ (80066f8 <HAL_RCC_OscConfig+0x478>)
 8006634:	2200      	movs	r2, #0
 8006636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006638:	f7fd faf0 	bl	8003c1c <HAL_GetTick>
 800663c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006640:	f7fd faec 	bl	8003c1c <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b02      	cmp	r3, #2
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e087      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006652:	4b27      	ldr	r3, [pc, #156]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1f0      	bne.n	8006640 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	69da      	ldr	r2, [r3, #28]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	431a      	orrs	r2, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666c:	019b      	lsls	r3, r3, #6
 800666e:	431a      	orrs	r2, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006674:	085b      	lsrs	r3, r3, #1
 8006676:	3b01      	subs	r3, #1
 8006678:	041b      	lsls	r3, r3, #16
 800667a:	431a      	orrs	r2, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006680:	061b      	lsls	r3, r3, #24
 8006682:	491b      	ldr	r1, [pc, #108]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 8006684:	4313      	orrs	r3, r2
 8006686:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006688:	4b1b      	ldr	r3, [pc, #108]	@ (80066f8 <HAL_RCC_OscConfig+0x478>)
 800668a:	2201      	movs	r2, #1
 800668c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800668e:	f7fd fac5 	bl	8003c1c <HAL_GetTick>
 8006692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006694:	e008      	b.n	80066a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006696:	f7fd fac1 	bl	8003c1c <HAL_GetTick>
 800669a:	4602      	mov	r2, r0
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	1ad3      	subs	r3, r2, r3
 80066a0:	2b02      	cmp	r3, #2
 80066a2:	d901      	bls.n	80066a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80066a4:	2303      	movs	r3, #3
 80066a6:	e05c      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066a8:	4b11      	ldr	r3, [pc, #68]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d0f0      	beq.n	8006696 <HAL_RCC_OscConfig+0x416>
 80066b4:	e054      	b.n	8006760 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066b6:	4b10      	ldr	r3, [pc, #64]	@ (80066f8 <HAL_RCC_OscConfig+0x478>)
 80066b8:	2200      	movs	r2, #0
 80066ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066bc:	f7fd faae 	bl	8003c1c <HAL_GetTick>
 80066c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066c2:	e008      	b.n	80066d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066c4:	f7fd faaa 	bl	8003c1c <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d901      	bls.n	80066d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e045      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066d6:	4b06      	ldr	r3, [pc, #24]	@ (80066f0 <HAL_RCC_OscConfig+0x470>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d1f0      	bne.n	80066c4 <HAL_RCC_OscConfig+0x444>
 80066e2:	e03d      	b.n	8006760 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	699b      	ldr	r3, [r3, #24]
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d107      	bne.n	80066fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e038      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
 80066f0:	40023800 	.word	0x40023800
 80066f4:	40007000 	.word	0x40007000
 80066f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80066fc:	4b1b      	ldr	r3, [pc, #108]	@ (800676c <HAL_RCC_OscConfig+0x4ec>)
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	2b01      	cmp	r3, #1
 8006708:	d028      	beq.n	800675c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006714:	429a      	cmp	r2, r3
 8006716:	d121      	bne.n	800675c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006722:	429a      	cmp	r2, r3
 8006724:	d11a      	bne.n	800675c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800672c:	4013      	ands	r3, r2
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006732:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006734:	4293      	cmp	r3, r2
 8006736:	d111      	bne.n	800675c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006742:	085b      	lsrs	r3, r3, #1
 8006744:	3b01      	subs	r3, #1
 8006746:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006748:	429a      	cmp	r2, r3
 800674a:	d107      	bne.n	800675c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006756:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006758:	429a      	cmp	r2, r3
 800675a:	d001      	beq.n	8006760 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e000      	b.n	8006762 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3718      	adds	r7, #24
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	40023800 	.word	0x40023800

08006770 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d101      	bne.n	8006784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e0cc      	b.n	800691e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006784:	4b68      	ldr	r3, [pc, #416]	@ (8006928 <HAL_RCC_ClockConfig+0x1b8>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0307 	and.w	r3, r3, #7
 800678c:	683a      	ldr	r2, [r7, #0]
 800678e:	429a      	cmp	r2, r3
 8006790:	d90c      	bls.n	80067ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006792:	4b65      	ldr	r3, [pc, #404]	@ (8006928 <HAL_RCC_ClockConfig+0x1b8>)
 8006794:	683a      	ldr	r2, [r7, #0]
 8006796:	b2d2      	uxtb	r2, r2
 8006798:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800679a:	4b63      	ldr	r3, [pc, #396]	@ (8006928 <HAL_RCC_ClockConfig+0x1b8>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 0307 	and.w	r3, r3, #7
 80067a2:	683a      	ldr	r2, [r7, #0]
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d001      	beq.n	80067ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e0b8      	b.n	800691e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0302 	and.w	r3, r3, #2
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d020      	beq.n	80067fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 0304 	and.w	r3, r3, #4
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d005      	beq.n	80067d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80067c4:	4b59      	ldr	r3, [pc, #356]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	4a58      	ldr	r2, [pc, #352]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80067ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80067ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f003 0308 	and.w	r3, r3, #8
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d005      	beq.n	80067e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80067dc:	4b53      	ldr	r3, [pc, #332]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	4a52      	ldr	r2, [pc, #328]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80067e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80067e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067e8:	4b50      	ldr	r3, [pc, #320]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	494d      	ldr	r1, [pc, #308]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80067f6:	4313      	orrs	r3, r2
 80067f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b00      	cmp	r3, #0
 8006804:	d044      	beq.n	8006890 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d107      	bne.n	800681e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800680e:	4b47      	ldr	r3, [pc, #284]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006816:	2b00      	cmp	r3, #0
 8006818:	d119      	bne.n	800684e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e07f      	b.n	800691e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	2b02      	cmp	r3, #2
 8006824:	d003      	beq.n	800682e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800682a:	2b03      	cmp	r3, #3
 800682c:	d107      	bne.n	800683e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800682e:	4b3f      	ldr	r3, [pc, #252]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006836:	2b00      	cmp	r3, #0
 8006838:	d109      	bne.n	800684e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e06f      	b.n	800691e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800683e:	4b3b      	ldr	r3, [pc, #236]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f003 0302 	and.w	r3, r3, #2
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e067      	b.n	800691e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800684e:	4b37      	ldr	r3, [pc, #220]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f023 0203 	bic.w	r2, r3, #3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	4934      	ldr	r1, [pc, #208]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 800685c:	4313      	orrs	r3, r2
 800685e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006860:	f7fd f9dc 	bl	8003c1c <HAL_GetTick>
 8006864:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006866:	e00a      	b.n	800687e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006868:	f7fd f9d8 	bl	8003c1c <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006876:	4293      	cmp	r3, r2
 8006878:	d901      	bls.n	800687e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800687a:	2303      	movs	r3, #3
 800687c:	e04f      	b.n	800691e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800687e:	4b2b      	ldr	r3, [pc, #172]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f003 020c 	and.w	r2, r3, #12
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	429a      	cmp	r2, r3
 800688e:	d1eb      	bne.n	8006868 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006890:	4b25      	ldr	r3, [pc, #148]	@ (8006928 <HAL_RCC_ClockConfig+0x1b8>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0307 	and.w	r3, r3, #7
 8006898:	683a      	ldr	r2, [r7, #0]
 800689a:	429a      	cmp	r2, r3
 800689c:	d20c      	bcs.n	80068b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800689e:	4b22      	ldr	r3, [pc, #136]	@ (8006928 <HAL_RCC_ClockConfig+0x1b8>)
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	b2d2      	uxtb	r2, r2
 80068a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068a6:	4b20      	ldr	r3, [pc, #128]	@ (8006928 <HAL_RCC_ClockConfig+0x1b8>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0307 	and.w	r3, r3, #7
 80068ae:	683a      	ldr	r2, [r7, #0]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d001      	beq.n	80068b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e032      	b.n	800691e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0304 	and.w	r3, r3, #4
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d008      	beq.n	80068d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068c4:	4b19      	ldr	r3, [pc, #100]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	4916      	ldr	r1, [pc, #88]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80068d2:	4313      	orrs	r3, r2
 80068d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0308 	and.w	r3, r3, #8
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d009      	beq.n	80068f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068e2:	4b12      	ldr	r3, [pc, #72]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	00db      	lsls	r3, r3, #3
 80068f0:	490e      	ldr	r1, [pc, #56]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80068f2:	4313      	orrs	r3, r2
 80068f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80068f6:	f000 f821 	bl	800693c <HAL_RCC_GetSysClockFreq>
 80068fa:	4602      	mov	r2, r0
 80068fc:	4b0b      	ldr	r3, [pc, #44]	@ (800692c <HAL_RCC_ClockConfig+0x1bc>)
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	091b      	lsrs	r3, r3, #4
 8006902:	f003 030f 	and.w	r3, r3, #15
 8006906:	490a      	ldr	r1, [pc, #40]	@ (8006930 <HAL_RCC_ClockConfig+0x1c0>)
 8006908:	5ccb      	ldrb	r3, [r1, r3]
 800690a:	fa22 f303 	lsr.w	r3, r2, r3
 800690e:	4a09      	ldr	r2, [pc, #36]	@ (8006934 <HAL_RCC_ClockConfig+0x1c4>)
 8006910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006912:	4b09      	ldr	r3, [pc, #36]	@ (8006938 <HAL_RCC_ClockConfig+0x1c8>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4618      	mov	r0, r3
 8006918:	f7fc fb62 	bl	8002fe0 <HAL_InitTick>

  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	40023c00 	.word	0x40023c00
 800692c:	40023800 	.word	0x40023800
 8006930:	08012250 	.word	0x08012250
 8006934:	20000004 	.word	0x20000004
 8006938:	20000008 	.word	0x20000008

0800693c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800693c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006940:	b090      	sub	sp, #64	@ 0x40
 8006942:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006944:	2300      	movs	r3, #0
 8006946:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006948:	2300      	movs	r3, #0
 800694a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006950:	2300      	movs	r3, #0
 8006952:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006954:	4b59      	ldr	r3, [pc, #356]	@ (8006abc <HAL_RCC_GetSysClockFreq+0x180>)
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	f003 030c 	and.w	r3, r3, #12
 800695c:	2b08      	cmp	r3, #8
 800695e:	d00d      	beq.n	800697c <HAL_RCC_GetSysClockFreq+0x40>
 8006960:	2b08      	cmp	r3, #8
 8006962:	f200 80a1 	bhi.w	8006aa8 <HAL_RCC_GetSysClockFreq+0x16c>
 8006966:	2b00      	cmp	r3, #0
 8006968:	d002      	beq.n	8006970 <HAL_RCC_GetSysClockFreq+0x34>
 800696a:	2b04      	cmp	r3, #4
 800696c:	d003      	beq.n	8006976 <HAL_RCC_GetSysClockFreq+0x3a>
 800696e:	e09b      	b.n	8006aa8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006970:	4b53      	ldr	r3, [pc, #332]	@ (8006ac0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006972:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006974:	e09b      	b.n	8006aae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006976:	4b53      	ldr	r3, [pc, #332]	@ (8006ac4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006978:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800697a:	e098      	b.n	8006aae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800697c:	4b4f      	ldr	r3, [pc, #316]	@ (8006abc <HAL_RCC_GetSysClockFreq+0x180>)
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006984:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006986:	4b4d      	ldr	r3, [pc, #308]	@ (8006abc <HAL_RCC_GetSysClockFreq+0x180>)
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800698e:	2b00      	cmp	r3, #0
 8006990:	d028      	beq.n	80069e4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006992:	4b4a      	ldr	r3, [pc, #296]	@ (8006abc <HAL_RCC_GetSysClockFreq+0x180>)
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	099b      	lsrs	r3, r3, #6
 8006998:	2200      	movs	r2, #0
 800699a:	623b      	str	r3, [r7, #32]
 800699c:	627a      	str	r2, [r7, #36]	@ 0x24
 800699e:	6a3b      	ldr	r3, [r7, #32]
 80069a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80069a4:	2100      	movs	r1, #0
 80069a6:	4b47      	ldr	r3, [pc, #284]	@ (8006ac4 <HAL_RCC_GetSysClockFreq+0x188>)
 80069a8:	fb03 f201 	mul.w	r2, r3, r1
 80069ac:	2300      	movs	r3, #0
 80069ae:	fb00 f303 	mul.w	r3, r0, r3
 80069b2:	4413      	add	r3, r2
 80069b4:	4a43      	ldr	r2, [pc, #268]	@ (8006ac4 <HAL_RCC_GetSysClockFreq+0x188>)
 80069b6:	fba0 1202 	umull	r1, r2, r0, r2
 80069ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069bc:	460a      	mov	r2, r1
 80069be:	62ba      	str	r2, [r7, #40]	@ 0x28
 80069c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069c2:	4413      	add	r3, r2
 80069c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069c8:	2200      	movs	r2, #0
 80069ca:	61bb      	str	r3, [r7, #24]
 80069cc:	61fa      	str	r2, [r7, #28]
 80069ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80069d6:	f7fa f95f 	bl	8000c98 <__aeabi_uldivmod>
 80069da:	4602      	mov	r2, r0
 80069dc:	460b      	mov	r3, r1
 80069de:	4613      	mov	r3, r2
 80069e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069e2:	e053      	b.n	8006a8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069e4:	4b35      	ldr	r3, [pc, #212]	@ (8006abc <HAL_RCC_GetSysClockFreq+0x180>)
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	099b      	lsrs	r3, r3, #6
 80069ea:	2200      	movs	r2, #0
 80069ec:	613b      	str	r3, [r7, #16]
 80069ee:	617a      	str	r2, [r7, #20]
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80069f6:	f04f 0b00 	mov.w	fp, #0
 80069fa:	4652      	mov	r2, sl
 80069fc:	465b      	mov	r3, fp
 80069fe:	f04f 0000 	mov.w	r0, #0
 8006a02:	f04f 0100 	mov.w	r1, #0
 8006a06:	0159      	lsls	r1, r3, #5
 8006a08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a0c:	0150      	lsls	r0, r2, #5
 8006a0e:	4602      	mov	r2, r0
 8006a10:	460b      	mov	r3, r1
 8006a12:	ebb2 080a 	subs.w	r8, r2, sl
 8006a16:	eb63 090b 	sbc.w	r9, r3, fp
 8006a1a:	f04f 0200 	mov.w	r2, #0
 8006a1e:	f04f 0300 	mov.w	r3, #0
 8006a22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006a26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006a2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006a2e:	ebb2 0408 	subs.w	r4, r2, r8
 8006a32:	eb63 0509 	sbc.w	r5, r3, r9
 8006a36:	f04f 0200 	mov.w	r2, #0
 8006a3a:	f04f 0300 	mov.w	r3, #0
 8006a3e:	00eb      	lsls	r3, r5, #3
 8006a40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a44:	00e2      	lsls	r2, r4, #3
 8006a46:	4614      	mov	r4, r2
 8006a48:	461d      	mov	r5, r3
 8006a4a:	eb14 030a 	adds.w	r3, r4, sl
 8006a4e:	603b      	str	r3, [r7, #0]
 8006a50:	eb45 030b 	adc.w	r3, r5, fp
 8006a54:	607b      	str	r3, [r7, #4]
 8006a56:	f04f 0200 	mov.w	r2, #0
 8006a5a:	f04f 0300 	mov.w	r3, #0
 8006a5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006a62:	4629      	mov	r1, r5
 8006a64:	028b      	lsls	r3, r1, #10
 8006a66:	4621      	mov	r1, r4
 8006a68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006a6c:	4621      	mov	r1, r4
 8006a6e:	028a      	lsls	r2, r1, #10
 8006a70:	4610      	mov	r0, r2
 8006a72:	4619      	mov	r1, r3
 8006a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a76:	2200      	movs	r2, #0
 8006a78:	60bb      	str	r3, [r7, #8]
 8006a7a:	60fa      	str	r2, [r7, #12]
 8006a7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a80:	f7fa f90a 	bl	8000c98 <__aeabi_uldivmod>
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	4613      	mov	r3, r2
 8006a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006abc <HAL_RCC_GetSysClockFreq+0x180>)
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	0c1b      	lsrs	r3, r3, #16
 8006a92:	f003 0303 	and.w	r3, r3, #3
 8006a96:	3301      	adds	r3, #1
 8006a98:	005b      	lsls	r3, r3, #1
 8006a9a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006a9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006aa6:	e002      	b.n	8006aae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006aa8:	4b05      	ldr	r3, [pc, #20]	@ (8006ac0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006aac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3740      	adds	r7, #64	@ 0x40
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006aba:	bf00      	nop
 8006abc:	40023800 	.word	0x40023800
 8006ac0:	00f42400 	.word	0x00f42400
 8006ac4:	017d7840 	.word	0x017d7840

08006ac8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006acc:	4b03      	ldr	r3, [pc, #12]	@ (8006adc <HAL_RCC_GetHCLKFreq+0x14>)
 8006ace:	681b      	ldr	r3, [r3, #0]
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop
 8006adc:	20000004 	.word	0x20000004

08006ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006ae4:	f7ff fff0 	bl	8006ac8 <HAL_RCC_GetHCLKFreq>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	4b05      	ldr	r3, [pc, #20]	@ (8006b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	0a9b      	lsrs	r3, r3, #10
 8006af0:	f003 0307 	and.w	r3, r3, #7
 8006af4:	4903      	ldr	r1, [pc, #12]	@ (8006b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006af6:	5ccb      	ldrb	r3, [r1, r3]
 8006af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	40023800 	.word	0x40023800
 8006b04:	08012260 	.word	0x08012260

08006b08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006b0c:	f7ff ffdc 	bl	8006ac8 <HAL_RCC_GetHCLKFreq>
 8006b10:	4602      	mov	r2, r0
 8006b12:	4b05      	ldr	r3, [pc, #20]	@ (8006b28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	0b5b      	lsrs	r3, r3, #13
 8006b18:	f003 0307 	and.w	r3, r3, #7
 8006b1c:	4903      	ldr	r1, [pc, #12]	@ (8006b2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b1e:	5ccb      	ldrb	r3, [r1, r3]
 8006b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	40023800 	.word	0x40023800
 8006b2c:	08012260 	.word	0x08012260

08006b30 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	220f      	movs	r2, #15
 8006b3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006b40:	4b12      	ldr	r3, [pc, #72]	@ (8006b8c <HAL_RCC_GetClockConfig+0x5c>)
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	f003 0203 	and.w	r2, r3, #3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8006b8c <HAL_RCC_GetClockConfig+0x5c>)
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006b58:	4b0c      	ldr	r3, [pc, #48]	@ (8006b8c <HAL_RCC_GetClockConfig+0x5c>)
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006b64:	4b09      	ldr	r3, [pc, #36]	@ (8006b8c <HAL_RCC_GetClockConfig+0x5c>)
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	08db      	lsrs	r3, r3, #3
 8006b6a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006b72:	4b07      	ldr	r3, [pc, #28]	@ (8006b90 <HAL_RCC_GetClockConfig+0x60>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 0207 	and.w	r2, r3, #7
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	601a      	str	r2, [r3, #0]
}
 8006b7e:	bf00      	nop
 8006b80:	370c      	adds	r7, #12
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	40023800 	.word	0x40023800
 8006b90:	40023c00 	.word	0x40023c00

08006b94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d101      	bne.n	8006ba6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e041      	b.n	8006c2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d106      	bne.n	8006bc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f7fc fd82 	bl	80036c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2202      	movs	r2, #2
 8006bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	3304      	adds	r3, #4
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	4610      	mov	r0, r2
 8006bd4:	f000 ff8e 	bl	8007af4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2201      	movs	r2, #1
 8006c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3708      	adds	r7, #8
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
	...

08006c34 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b085      	sub	sp, #20
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d001      	beq.n	8006c4c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e03c      	b.n	8006cc6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2202      	movs	r2, #2
 8006c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a1e      	ldr	r2, [pc, #120]	@ (8006cd4 <HAL_TIM_Base_Start+0xa0>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d018      	beq.n	8006c90 <HAL_TIM_Base_Start+0x5c>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c66:	d013      	beq.n	8006c90 <HAL_TIM_Base_Start+0x5c>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a1a      	ldr	r2, [pc, #104]	@ (8006cd8 <HAL_TIM_Base_Start+0xa4>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d00e      	beq.n	8006c90 <HAL_TIM_Base_Start+0x5c>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a19      	ldr	r2, [pc, #100]	@ (8006cdc <HAL_TIM_Base_Start+0xa8>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d009      	beq.n	8006c90 <HAL_TIM_Base_Start+0x5c>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a17      	ldr	r2, [pc, #92]	@ (8006ce0 <HAL_TIM_Base_Start+0xac>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d004      	beq.n	8006c90 <HAL_TIM_Base_Start+0x5c>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a16      	ldr	r2, [pc, #88]	@ (8006ce4 <HAL_TIM_Base_Start+0xb0>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d111      	bne.n	8006cb4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	f003 0307 	and.w	r3, r3, #7
 8006c9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2b06      	cmp	r3, #6
 8006ca0:	d010      	beq.n	8006cc4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f042 0201 	orr.w	r2, r2, #1
 8006cb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cb2:	e007      	b.n	8006cc4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f042 0201 	orr.w	r2, r2, #1
 8006cc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3714      	adds	r7, #20
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd0:	4770      	bx	lr
 8006cd2:	bf00      	nop
 8006cd4:	40010000 	.word	0x40010000
 8006cd8:	40000400 	.word	0x40000400
 8006cdc:	40000800 	.word	0x40000800
 8006ce0:	40000c00 	.word	0x40000c00
 8006ce4:	40014000 	.word	0x40014000

08006ce8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d001      	beq.n	8006d00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e044      	b.n	8006d8a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2202      	movs	r2, #2
 8006d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68da      	ldr	r2, [r3, #12]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f042 0201 	orr.w	r2, r2, #1
 8006d16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a1e      	ldr	r2, [pc, #120]	@ (8006d98 <HAL_TIM_Base_Start_IT+0xb0>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d018      	beq.n	8006d54 <HAL_TIM_Base_Start_IT+0x6c>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d2a:	d013      	beq.n	8006d54 <HAL_TIM_Base_Start_IT+0x6c>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a1a      	ldr	r2, [pc, #104]	@ (8006d9c <HAL_TIM_Base_Start_IT+0xb4>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d00e      	beq.n	8006d54 <HAL_TIM_Base_Start_IT+0x6c>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a19      	ldr	r2, [pc, #100]	@ (8006da0 <HAL_TIM_Base_Start_IT+0xb8>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d009      	beq.n	8006d54 <HAL_TIM_Base_Start_IT+0x6c>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a17      	ldr	r2, [pc, #92]	@ (8006da4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d004      	beq.n	8006d54 <HAL_TIM_Base_Start_IT+0x6c>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a16      	ldr	r2, [pc, #88]	@ (8006da8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d111      	bne.n	8006d78 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f003 0307 	and.w	r3, r3, #7
 8006d5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2b06      	cmp	r3, #6
 8006d64:	d010      	beq.n	8006d88 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f042 0201 	orr.w	r2, r2, #1
 8006d74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d76:	e007      	b.n	8006d88 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f042 0201 	orr.w	r2, r2, #1
 8006d86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d88:	2300      	movs	r3, #0
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3714      	adds	r7, #20
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr
 8006d96:	bf00      	nop
 8006d98:	40010000 	.word	0x40010000
 8006d9c:	40000400 	.word	0x40000400
 8006da0:	40000800 	.word	0x40000800
 8006da4:	40000c00 	.word	0x40000c00
 8006da8:	40014000 	.word	0x40014000

08006dac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d101      	bne.n	8006dbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e041      	b.n	8006e42 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d106      	bne.n	8006dd8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f839 	bl	8006e4a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2202      	movs	r2, #2
 8006ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	3304      	adds	r3, #4
 8006de8:	4619      	mov	r1, r3
 8006dea:	4610      	mov	r0, r2
 8006dec:	f000 fe82 	bl	8007af4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3708      	adds	r7, #8
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e4a:	b480      	push	{r7}
 8006e4c:	b083      	sub	sp, #12
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e52:	bf00      	nop
 8006e54:	370c      	adds	r7, #12
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
	...

08006e60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d109      	bne.n	8006e84 <HAL_TIM_PWM_Start+0x24>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	bf14      	ite	ne
 8006e7c:	2301      	movne	r3, #1
 8006e7e:	2300      	moveq	r3, #0
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	e022      	b.n	8006eca <HAL_TIM_PWM_Start+0x6a>
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	2b04      	cmp	r3, #4
 8006e88:	d109      	bne.n	8006e9e <HAL_TIM_PWM_Start+0x3e>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	bf14      	ite	ne
 8006e96:	2301      	movne	r3, #1
 8006e98:	2300      	moveq	r3, #0
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	e015      	b.n	8006eca <HAL_TIM_PWM_Start+0x6a>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	2b08      	cmp	r3, #8
 8006ea2:	d109      	bne.n	8006eb8 <HAL_TIM_PWM_Start+0x58>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	bf14      	ite	ne
 8006eb0:	2301      	movne	r3, #1
 8006eb2:	2300      	moveq	r3, #0
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	e008      	b.n	8006eca <HAL_TIM_PWM_Start+0x6a>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	bf14      	ite	ne
 8006ec4:	2301      	movne	r3, #1
 8006ec6:	2300      	moveq	r3, #0
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d001      	beq.n	8006ed2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e068      	b.n	8006fa4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d104      	bne.n	8006ee2 <HAL_TIM_PWM_Start+0x82>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ee0:	e013      	b.n	8006f0a <HAL_TIM_PWM_Start+0xaa>
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	2b04      	cmp	r3, #4
 8006ee6:	d104      	bne.n	8006ef2 <HAL_TIM_PWM_Start+0x92>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2202      	movs	r2, #2
 8006eec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ef0:	e00b      	b.n	8006f0a <HAL_TIM_PWM_Start+0xaa>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	2b08      	cmp	r3, #8
 8006ef6:	d104      	bne.n	8006f02 <HAL_TIM_PWM_Start+0xa2>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2202      	movs	r2, #2
 8006efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f00:	e003      	b.n	8006f0a <HAL_TIM_PWM_Start+0xaa>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2202      	movs	r2, #2
 8006f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	6839      	ldr	r1, [r7, #0]
 8006f12:	4618      	mov	r0, r3
 8006f14:	f001 f9b8 	bl	8008288 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a23      	ldr	r2, [pc, #140]	@ (8006fac <HAL_TIM_PWM_Start+0x14c>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d107      	bne.n	8006f32 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a1d      	ldr	r2, [pc, #116]	@ (8006fac <HAL_TIM_PWM_Start+0x14c>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d018      	beq.n	8006f6e <HAL_TIM_PWM_Start+0x10e>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f44:	d013      	beq.n	8006f6e <HAL_TIM_PWM_Start+0x10e>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a19      	ldr	r2, [pc, #100]	@ (8006fb0 <HAL_TIM_PWM_Start+0x150>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d00e      	beq.n	8006f6e <HAL_TIM_PWM_Start+0x10e>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a17      	ldr	r2, [pc, #92]	@ (8006fb4 <HAL_TIM_PWM_Start+0x154>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d009      	beq.n	8006f6e <HAL_TIM_PWM_Start+0x10e>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a16      	ldr	r2, [pc, #88]	@ (8006fb8 <HAL_TIM_PWM_Start+0x158>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d004      	beq.n	8006f6e <HAL_TIM_PWM_Start+0x10e>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a14      	ldr	r2, [pc, #80]	@ (8006fbc <HAL_TIM_PWM_Start+0x15c>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d111      	bne.n	8006f92 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	f003 0307 	and.w	r3, r3, #7
 8006f78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2b06      	cmp	r3, #6
 8006f7e:	d010      	beq.n	8006fa2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f042 0201 	orr.w	r2, r2, #1
 8006f8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f90:	e007      	b.n	8006fa2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f042 0201 	orr.w	r2, r2, #1
 8006fa0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fa2:	2300      	movs	r3, #0
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3710      	adds	r7, #16
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	40010000 	.word	0x40010000
 8006fb0:	40000400 	.word	0x40000400
 8006fb4:	40000800 	.word	0x40000800
 8006fb8:	40000c00 	.word	0x40000c00
 8006fbc:	40014000 	.word	0x40014000

08006fc0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b082      	sub	sp, #8
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d101      	bne.n	8006fd2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e041      	b.n	8007056 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d106      	bne.n	8006fec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 f839 	bl	800705e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2202      	movs	r2, #2
 8006ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	3304      	adds	r3, #4
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	4610      	mov	r0, r2
 8007000:	f000 fd78 	bl	8007af4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2201      	movs	r2, #1
 8007010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3708      	adds	r7, #8
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800705e:	b480      	push	{r7}
 8007060:	b083      	sub	sp, #12
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007066:	bf00      	nop
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr
	...

08007074 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800707e:	2300      	movs	r3, #0
 8007080:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d104      	bne.n	8007092 <HAL_TIM_IC_Start_IT+0x1e>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800708e:	b2db      	uxtb	r3, r3
 8007090:	e013      	b.n	80070ba <HAL_TIM_IC_Start_IT+0x46>
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	2b04      	cmp	r3, #4
 8007096:	d104      	bne.n	80070a2 <HAL_TIM_IC_Start_IT+0x2e>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	e00b      	b.n	80070ba <HAL_TIM_IC_Start_IT+0x46>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	2b08      	cmp	r3, #8
 80070a6:	d104      	bne.n	80070b2 <HAL_TIM_IC_Start_IT+0x3e>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	e003      	b.n	80070ba <HAL_TIM_IC_Start_IT+0x46>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d104      	bne.n	80070cc <HAL_TIM_IC_Start_IT+0x58>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	e013      	b.n	80070f4 <HAL_TIM_IC_Start_IT+0x80>
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	2b04      	cmp	r3, #4
 80070d0:	d104      	bne.n	80070dc <HAL_TIM_IC_Start_IT+0x68>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	e00b      	b.n	80070f4 <HAL_TIM_IC_Start_IT+0x80>
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	2b08      	cmp	r3, #8
 80070e0:	d104      	bne.n	80070ec <HAL_TIM_IC_Start_IT+0x78>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	e003      	b.n	80070f4 <HAL_TIM_IC_Start_IT+0x80>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80070f6:	7bbb      	ldrb	r3, [r7, #14]
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d102      	bne.n	8007102 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80070fc:	7b7b      	ldrb	r3, [r7, #13]
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d001      	beq.n	8007106 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e0c2      	b.n	800728c <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d104      	bne.n	8007116 <HAL_TIM_IC_Start_IT+0xa2>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2202      	movs	r2, #2
 8007110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007114:	e013      	b.n	800713e <HAL_TIM_IC_Start_IT+0xca>
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	2b04      	cmp	r3, #4
 800711a:	d104      	bne.n	8007126 <HAL_TIM_IC_Start_IT+0xb2>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2202      	movs	r2, #2
 8007120:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007124:	e00b      	b.n	800713e <HAL_TIM_IC_Start_IT+0xca>
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	2b08      	cmp	r3, #8
 800712a:	d104      	bne.n	8007136 <HAL_TIM_IC_Start_IT+0xc2>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2202      	movs	r2, #2
 8007130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007134:	e003      	b.n	800713e <HAL_TIM_IC_Start_IT+0xca>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2202      	movs	r2, #2
 800713a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d104      	bne.n	800714e <HAL_TIM_IC_Start_IT+0xda>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2202      	movs	r2, #2
 8007148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800714c:	e013      	b.n	8007176 <HAL_TIM_IC_Start_IT+0x102>
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	2b04      	cmp	r3, #4
 8007152:	d104      	bne.n	800715e <HAL_TIM_IC_Start_IT+0xea>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2202      	movs	r2, #2
 8007158:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800715c:	e00b      	b.n	8007176 <HAL_TIM_IC_Start_IT+0x102>
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	2b08      	cmp	r3, #8
 8007162:	d104      	bne.n	800716e <HAL_TIM_IC_Start_IT+0xfa>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2202      	movs	r2, #2
 8007168:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800716c:	e003      	b.n	8007176 <HAL_TIM_IC_Start_IT+0x102>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2202      	movs	r2, #2
 8007172:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	2b0c      	cmp	r3, #12
 800717a:	d841      	bhi.n	8007200 <HAL_TIM_IC_Start_IT+0x18c>
 800717c:	a201      	add	r2, pc, #4	@ (adr r2, 8007184 <HAL_TIM_IC_Start_IT+0x110>)
 800717e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007182:	bf00      	nop
 8007184:	080071b9 	.word	0x080071b9
 8007188:	08007201 	.word	0x08007201
 800718c:	08007201 	.word	0x08007201
 8007190:	08007201 	.word	0x08007201
 8007194:	080071cb 	.word	0x080071cb
 8007198:	08007201 	.word	0x08007201
 800719c:	08007201 	.word	0x08007201
 80071a0:	08007201 	.word	0x08007201
 80071a4:	080071dd 	.word	0x080071dd
 80071a8:	08007201 	.word	0x08007201
 80071ac:	08007201 	.word	0x08007201
 80071b0:	08007201 	.word	0x08007201
 80071b4:	080071ef 	.word	0x080071ef
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68da      	ldr	r2, [r3, #12]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f042 0202 	orr.w	r2, r2, #2
 80071c6:	60da      	str	r2, [r3, #12]
      break;
 80071c8:	e01d      	b.n	8007206 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	68da      	ldr	r2, [r3, #12]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f042 0204 	orr.w	r2, r2, #4
 80071d8:	60da      	str	r2, [r3, #12]
      break;
 80071da:	e014      	b.n	8007206 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68da      	ldr	r2, [r3, #12]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f042 0208 	orr.w	r2, r2, #8
 80071ea:	60da      	str	r2, [r3, #12]
      break;
 80071ec:	e00b      	b.n	8007206 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	68da      	ldr	r2, [r3, #12]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f042 0210 	orr.w	r2, r2, #16
 80071fc:	60da      	str	r2, [r3, #12]
      break;
 80071fe:	e002      	b.n	8007206 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	73fb      	strb	r3, [r7, #15]
      break;
 8007204:	bf00      	nop
  }

  if (status == HAL_OK)
 8007206:	7bfb      	ldrb	r3, [r7, #15]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d13e      	bne.n	800728a <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2201      	movs	r2, #1
 8007212:	6839      	ldr	r1, [r7, #0]
 8007214:	4618      	mov	r0, r3
 8007216:	f001 f837 	bl	8008288 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a1d      	ldr	r2, [pc, #116]	@ (8007294 <HAL_TIM_IC_Start_IT+0x220>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d018      	beq.n	8007256 <HAL_TIM_IC_Start_IT+0x1e2>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800722c:	d013      	beq.n	8007256 <HAL_TIM_IC_Start_IT+0x1e2>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a19      	ldr	r2, [pc, #100]	@ (8007298 <HAL_TIM_IC_Start_IT+0x224>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d00e      	beq.n	8007256 <HAL_TIM_IC_Start_IT+0x1e2>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a17      	ldr	r2, [pc, #92]	@ (800729c <HAL_TIM_IC_Start_IT+0x228>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d009      	beq.n	8007256 <HAL_TIM_IC_Start_IT+0x1e2>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a16      	ldr	r2, [pc, #88]	@ (80072a0 <HAL_TIM_IC_Start_IT+0x22c>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d004      	beq.n	8007256 <HAL_TIM_IC_Start_IT+0x1e2>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a14      	ldr	r2, [pc, #80]	@ (80072a4 <HAL_TIM_IC_Start_IT+0x230>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d111      	bne.n	800727a <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	f003 0307 	and.w	r3, r3, #7
 8007260:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	2b06      	cmp	r3, #6
 8007266:	d010      	beq.n	800728a <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f042 0201 	orr.w	r2, r2, #1
 8007276:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007278:	e007      	b.n	800728a <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f042 0201 	orr.w	r2, r2, #1
 8007288:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800728a:	7bfb      	ldrb	r3, [r7, #15]
}
 800728c:	4618      	mov	r0, r3
 800728e:	3710      	adds	r7, #16
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}
 8007294:	40010000 	.word	0x40010000
 8007298:	40000400 	.word	0x40000400
 800729c:	40000800 	.word	0x40000800
 80072a0:	40000c00 	.word	0x40000c00
 80072a4:	40014000 	.word	0x40014000

080072a8 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072b2:	2300      	movs	r3, #0
 80072b4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	2b0c      	cmp	r3, #12
 80072ba:	d841      	bhi.n	8007340 <HAL_TIM_IC_Stop_IT+0x98>
 80072bc:	a201      	add	r2, pc, #4	@ (adr r2, 80072c4 <HAL_TIM_IC_Stop_IT+0x1c>)
 80072be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072c2:	bf00      	nop
 80072c4:	080072f9 	.word	0x080072f9
 80072c8:	08007341 	.word	0x08007341
 80072cc:	08007341 	.word	0x08007341
 80072d0:	08007341 	.word	0x08007341
 80072d4:	0800730b 	.word	0x0800730b
 80072d8:	08007341 	.word	0x08007341
 80072dc:	08007341 	.word	0x08007341
 80072e0:	08007341 	.word	0x08007341
 80072e4:	0800731d 	.word	0x0800731d
 80072e8:	08007341 	.word	0x08007341
 80072ec:	08007341 	.word	0x08007341
 80072f0:	08007341 	.word	0x08007341
 80072f4:	0800732f 	.word	0x0800732f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68da      	ldr	r2, [r3, #12]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f022 0202 	bic.w	r2, r2, #2
 8007306:	60da      	str	r2, [r3, #12]
      break;
 8007308:	e01d      	b.n	8007346 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	68da      	ldr	r2, [r3, #12]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f022 0204 	bic.w	r2, r2, #4
 8007318:	60da      	str	r2, [r3, #12]
      break;
 800731a:	e014      	b.n	8007346 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	68da      	ldr	r2, [r3, #12]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f022 0208 	bic.w	r2, r2, #8
 800732a:	60da      	str	r2, [r3, #12]
      break;
 800732c:	e00b      	b.n	8007346 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68da      	ldr	r2, [r3, #12]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f022 0210 	bic.w	r2, r2, #16
 800733c:	60da      	str	r2, [r3, #12]
      break;
 800733e:	e002      	b.n	8007346 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	73fb      	strb	r3, [r7, #15]
      break;
 8007344:	bf00      	nop
  }

  if (status == HAL_OK)
 8007346:	7bfb      	ldrb	r3, [r7, #15]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d156      	bne.n	80073fa <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2200      	movs	r2, #0
 8007352:	6839      	ldr	r1, [r7, #0]
 8007354:	4618      	mov	r0, r3
 8007356:	f000 ff97 	bl	8008288 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	6a1a      	ldr	r2, [r3, #32]
 8007360:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007364:	4013      	ands	r3, r2
 8007366:	2b00      	cmp	r3, #0
 8007368:	d10f      	bne.n	800738a <HAL_TIM_IC_Stop_IT+0xe2>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	6a1a      	ldr	r2, [r3, #32]
 8007370:	f240 4344 	movw	r3, #1092	@ 0x444
 8007374:	4013      	ands	r3, r2
 8007376:	2b00      	cmp	r3, #0
 8007378:	d107      	bne.n	800738a <HAL_TIM_IC_Stop_IT+0xe2>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f022 0201 	bic.w	r2, r2, #1
 8007388:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d104      	bne.n	800739a <HAL_TIM_IC_Stop_IT+0xf2>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007398:	e013      	b.n	80073c2 <HAL_TIM_IC_Stop_IT+0x11a>
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	2b04      	cmp	r3, #4
 800739e:	d104      	bne.n	80073aa <HAL_TIM_IC_Stop_IT+0x102>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073a8:	e00b      	b.n	80073c2 <HAL_TIM_IC_Stop_IT+0x11a>
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	2b08      	cmp	r3, #8
 80073ae:	d104      	bne.n	80073ba <HAL_TIM_IC_Stop_IT+0x112>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80073b8:	e003      	b.n	80073c2 <HAL_TIM_IC_Stop_IT+0x11a>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2201      	movs	r2, #1
 80073be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d104      	bne.n	80073d2 <HAL_TIM_IC_Stop_IT+0x12a>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073d0:	e013      	b.n	80073fa <HAL_TIM_IC_Stop_IT+0x152>
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	2b04      	cmp	r3, #4
 80073d6:	d104      	bne.n	80073e2 <HAL_TIM_IC_Stop_IT+0x13a>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2201      	movs	r2, #1
 80073dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073e0:	e00b      	b.n	80073fa <HAL_TIM_IC_Stop_IT+0x152>
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	2b08      	cmp	r3, #8
 80073e6:	d104      	bne.n	80073f2 <HAL_TIM_IC_Stop_IT+0x14a>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073f0:	e003      	b.n	80073fa <HAL_TIM_IC_Stop_IT+0x152>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2201      	movs	r2, #1
 80073f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 80073fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b084      	sub	sp, #16
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b00      	cmp	r3, #0
 8007424:	d020      	beq.n	8007468 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f003 0302 	and.w	r3, r3, #2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d01b      	beq.n	8007468 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f06f 0202 	mvn.w	r2, #2
 8007438:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	f003 0303 	and.w	r3, r3, #3
 800744a:	2b00      	cmp	r3, #0
 800744c:	d003      	beq.n	8007456 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f7fb fd74 	bl	8002f3c <HAL_TIM_IC_CaptureCallback>
 8007454:	e005      	b.n	8007462 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 fb2e 	bl	8007ab8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 fb35 	bl	8007acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	f003 0304 	and.w	r3, r3, #4
 800746e:	2b00      	cmp	r3, #0
 8007470:	d020      	beq.n	80074b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f003 0304 	and.w	r3, r3, #4
 8007478:	2b00      	cmp	r3, #0
 800747a:	d01b      	beq.n	80074b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f06f 0204 	mvn.w	r2, #4
 8007484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2202      	movs	r2, #2
 800748a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	699b      	ldr	r3, [r3, #24]
 8007492:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007496:	2b00      	cmp	r3, #0
 8007498:	d003      	beq.n	80074a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f7fb fd4e 	bl	8002f3c <HAL_TIM_IC_CaptureCallback>
 80074a0:	e005      	b.n	80074ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 fb08 	bl	8007ab8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f000 fb0f 	bl	8007acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	f003 0308 	and.w	r3, r3, #8
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d020      	beq.n	8007500 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f003 0308 	and.w	r3, r3, #8
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d01b      	beq.n	8007500 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f06f 0208 	mvn.w	r2, #8
 80074d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2204      	movs	r2, #4
 80074d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	69db      	ldr	r3, [r3, #28]
 80074de:	f003 0303 	and.w	r3, r3, #3
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d003      	beq.n	80074ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f7fb fd28 	bl	8002f3c <HAL_TIM_IC_CaptureCallback>
 80074ec:	e005      	b.n	80074fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 fae2 	bl	8007ab8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 fae9 	bl	8007acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f003 0310 	and.w	r3, r3, #16
 8007506:	2b00      	cmp	r3, #0
 8007508:	d020      	beq.n	800754c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f003 0310 	and.w	r3, r3, #16
 8007510:	2b00      	cmp	r3, #0
 8007512:	d01b      	beq.n	800754c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f06f 0210 	mvn.w	r2, #16
 800751c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2208      	movs	r2, #8
 8007522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	69db      	ldr	r3, [r3, #28]
 800752a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800752e:	2b00      	cmp	r3, #0
 8007530:	d003      	beq.n	800753a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f7fb fd02 	bl	8002f3c <HAL_TIM_IC_CaptureCallback>
 8007538:	e005      	b.n	8007546 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fabc 	bl	8007ab8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 fac3 	bl	8007acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00c      	beq.n	8007570 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f003 0301 	and.w	r3, r3, #1
 800755c:	2b00      	cmp	r3, #0
 800755e:	d007      	beq.n	8007570 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f06f 0201 	mvn.w	r2, #1
 8007568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7fb fcf2 	bl	8002f54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00c      	beq.n	8007594 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007580:	2b00      	cmp	r3, #0
 8007582:	d007      	beq.n	8007594 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800758c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 ff6a 	bl	8008468 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00c      	beq.n	80075b8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d007      	beq.n	80075b8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80075b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 fa94 	bl	8007ae0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	f003 0320 	and.w	r3, r3, #32
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00c      	beq.n	80075dc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f003 0320 	and.w	r3, r3, #32
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d007      	beq.n	80075dc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f06f 0220 	mvn.w	r2, #32
 80075d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 ff3c 	bl	8008454 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80075dc:	bf00      	nop
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b086      	sub	sp, #24
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075f0:	2300      	movs	r3, #0
 80075f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d101      	bne.n	8007602 <HAL_TIM_IC_ConfigChannel+0x1e>
 80075fe:	2302      	movs	r3, #2
 8007600:	e088      	b.n	8007714 <HAL_TIM_IC_ConfigChannel+0x130>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2201      	movs	r2, #1
 8007606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d11b      	bne.n	8007648 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007620:	f000 fc7a 	bl	8007f18 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	699a      	ldr	r2, [r3, #24]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f022 020c 	bic.w	r2, r2, #12
 8007632:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	6999      	ldr	r1, [r3, #24]
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	689a      	ldr	r2, [r3, #8]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	430a      	orrs	r2, r1
 8007644:	619a      	str	r2, [r3, #24]
 8007646:	e060      	b.n	800770a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2b04      	cmp	r3, #4
 800764c:	d11c      	bne.n	8007688 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800765e:	f000 fcf2 	bl	8008046 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	699a      	ldr	r2, [r3, #24]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007670:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	6999      	ldr	r1, [r3, #24]
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	021a      	lsls	r2, r3, #8
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	430a      	orrs	r2, r1
 8007684:	619a      	str	r2, [r3, #24]
 8007686:	e040      	b.n	800770a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2b08      	cmp	r3, #8
 800768c:	d11b      	bne.n	80076c6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800769e:	f000 fd3f 	bl	8008120 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	69da      	ldr	r2, [r3, #28]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f022 020c 	bic.w	r2, r2, #12
 80076b0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	69d9      	ldr	r1, [r3, #28]
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	689a      	ldr	r2, [r3, #8]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	430a      	orrs	r2, r1
 80076c2:	61da      	str	r2, [r3, #28]
 80076c4:	e021      	b.n	800770a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2b0c      	cmp	r3, #12
 80076ca:	d11c      	bne.n	8007706 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80076dc:	f000 fd5c 	bl	8008198 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	69da      	ldr	r2, [r3, #28]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80076ee:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	69d9      	ldr	r1, [r3, #28]
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	021a      	lsls	r2, r3, #8
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	430a      	orrs	r2, r1
 8007702:	61da      	str	r2, [r3, #28]
 8007704:	e001      	b.n	800770a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007706:	2301      	movs	r3, #1
 8007708:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007712:	7dfb      	ldrb	r3, [r7, #23]
}
 8007714:	4618      	mov	r0, r3
 8007716:	3718      	adds	r7, #24
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b086      	sub	sp, #24
 8007720:	af00      	add	r7, sp, #0
 8007722:	60f8      	str	r0, [r7, #12]
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007728:	2300      	movs	r3, #0
 800772a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007732:	2b01      	cmp	r3, #1
 8007734:	d101      	bne.n	800773a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007736:	2302      	movs	r3, #2
 8007738:	e0ae      	b.n	8007898 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2b0c      	cmp	r3, #12
 8007746:	f200 809f 	bhi.w	8007888 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800774a:	a201      	add	r2, pc, #4	@ (adr r2, 8007750 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800774c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007750:	08007785 	.word	0x08007785
 8007754:	08007889 	.word	0x08007889
 8007758:	08007889 	.word	0x08007889
 800775c:	08007889 	.word	0x08007889
 8007760:	080077c5 	.word	0x080077c5
 8007764:	08007889 	.word	0x08007889
 8007768:	08007889 	.word	0x08007889
 800776c:	08007889 	.word	0x08007889
 8007770:	08007807 	.word	0x08007807
 8007774:	08007889 	.word	0x08007889
 8007778:	08007889 	.word	0x08007889
 800777c:	08007889 	.word	0x08007889
 8007780:	08007847 	.word	0x08007847
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68b9      	ldr	r1, [r7, #8]
 800778a:	4618      	mov	r0, r3
 800778c:	f000 fa38 	bl	8007c00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	699a      	ldr	r2, [r3, #24]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f042 0208 	orr.w	r2, r2, #8
 800779e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	699a      	ldr	r2, [r3, #24]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f022 0204 	bic.w	r2, r2, #4
 80077ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	6999      	ldr	r1, [r3, #24]
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	691a      	ldr	r2, [r3, #16]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	430a      	orrs	r2, r1
 80077c0:	619a      	str	r2, [r3, #24]
      break;
 80077c2:	e064      	b.n	800788e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	68b9      	ldr	r1, [r7, #8]
 80077ca:	4618      	mov	r0, r3
 80077cc:	f000 fa7e 	bl	8007ccc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	699a      	ldr	r2, [r3, #24]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	699a      	ldr	r2, [r3, #24]
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	6999      	ldr	r1, [r3, #24]
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	021a      	lsls	r2, r3, #8
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	430a      	orrs	r2, r1
 8007802:	619a      	str	r2, [r3, #24]
      break;
 8007804:	e043      	b.n	800788e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68b9      	ldr	r1, [r7, #8]
 800780c:	4618      	mov	r0, r3
 800780e:	f000 fac9 	bl	8007da4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	69da      	ldr	r2, [r3, #28]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f042 0208 	orr.w	r2, r2, #8
 8007820:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	69da      	ldr	r2, [r3, #28]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f022 0204 	bic.w	r2, r2, #4
 8007830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	69d9      	ldr	r1, [r3, #28]
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	691a      	ldr	r2, [r3, #16]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	430a      	orrs	r2, r1
 8007842:	61da      	str	r2, [r3, #28]
      break;
 8007844:	e023      	b.n	800788e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68b9      	ldr	r1, [r7, #8]
 800784c:	4618      	mov	r0, r3
 800784e:	f000 fb13 	bl	8007e78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	69da      	ldr	r2, [r3, #28]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007860:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	69da      	ldr	r2, [r3, #28]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007870:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	69d9      	ldr	r1, [r3, #28]
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	691b      	ldr	r3, [r3, #16]
 800787c:	021a      	lsls	r2, r3, #8
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	430a      	orrs	r2, r1
 8007884:	61da      	str	r2, [r3, #28]
      break;
 8007886:	e002      	b.n	800788e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	75fb      	strb	r3, [r7, #23]
      break;
 800788c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2200      	movs	r2, #0
 8007892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007896:	7dfb      	ldrb	r3, [r7, #23]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3718      	adds	r7, #24
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078aa:	2300      	movs	r3, #0
 80078ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d101      	bne.n	80078bc <HAL_TIM_ConfigClockSource+0x1c>
 80078b8:	2302      	movs	r3, #2
 80078ba:	e0b4      	b.n	8007a26 <HAL_TIM_ConfigClockSource+0x186>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2202      	movs	r2, #2
 80078c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80078da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	68ba      	ldr	r2, [r7, #8]
 80078ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078f4:	d03e      	beq.n	8007974 <HAL_TIM_ConfigClockSource+0xd4>
 80078f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078fa:	f200 8087 	bhi.w	8007a0c <HAL_TIM_ConfigClockSource+0x16c>
 80078fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007902:	f000 8086 	beq.w	8007a12 <HAL_TIM_ConfigClockSource+0x172>
 8007906:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800790a:	d87f      	bhi.n	8007a0c <HAL_TIM_ConfigClockSource+0x16c>
 800790c:	2b70      	cmp	r3, #112	@ 0x70
 800790e:	d01a      	beq.n	8007946 <HAL_TIM_ConfigClockSource+0xa6>
 8007910:	2b70      	cmp	r3, #112	@ 0x70
 8007912:	d87b      	bhi.n	8007a0c <HAL_TIM_ConfigClockSource+0x16c>
 8007914:	2b60      	cmp	r3, #96	@ 0x60
 8007916:	d050      	beq.n	80079ba <HAL_TIM_ConfigClockSource+0x11a>
 8007918:	2b60      	cmp	r3, #96	@ 0x60
 800791a:	d877      	bhi.n	8007a0c <HAL_TIM_ConfigClockSource+0x16c>
 800791c:	2b50      	cmp	r3, #80	@ 0x50
 800791e:	d03c      	beq.n	800799a <HAL_TIM_ConfigClockSource+0xfa>
 8007920:	2b50      	cmp	r3, #80	@ 0x50
 8007922:	d873      	bhi.n	8007a0c <HAL_TIM_ConfigClockSource+0x16c>
 8007924:	2b40      	cmp	r3, #64	@ 0x40
 8007926:	d058      	beq.n	80079da <HAL_TIM_ConfigClockSource+0x13a>
 8007928:	2b40      	cmp	r3, #64	@ 0x40
 800792a:	d86f      	bhi.n	8007a0c <HAL_TIM_ConfigClockSource+0x16c>
 800792c:	2b30      	cmp	r3, #48	@ 0x30
 800792e:	d064      	beq.n	80079fa <HAL_TIM_ConfigClockSource+0x15a>
 8007930:	2b30      	cmp	r3, #48	@ 0x30
 8007932:	d86b      	bhi.n	8007a0c <HAL_TIM_ConfigClockSource+0x16c>
 8007934:	2b20      	cmp	r3, #32
 8007936:	d060      	beq.n	80079fa <HAL_TIM_ConfigClockSource+0x15a>
 8007938:	2b20      	cmp	r3, #32
 800793a:	d867      	bhi.n	8007a0c <HAL_TIM_ConfigClockSource+0x16c>
 800793c:	2b00      	cmp	r3, #0
 800793e:	d05c      	beq.n	80079fa <HAL_TIM_ConfigClockSource+0x15a>
 8007940:	2b10      	cmp	r3, #16
 8007942:	d05a      	beq.n	80079fa <HAL_TIM_ConfigClockSource+0x15a>
 8007944:	e062      	b.n	8007a0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007956:	f000 fc77 	bl	8008248 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007968:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68ba      	ldr	r2, [r7, #8]
 8007970:	609a      	str	r2, [r3, #8]
      break;
 8007972:	e04f      	b.n	8007a14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007984:	f000 fc60 	bl	8008248 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	689a      	ldr	r2, [r3, #8]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007996:	609a      	str	r2, [r3, #8]
      break;
 8007998:	e03c      	b.n	8007a14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079a6:	461a      	mov	r2, r3
 80079a8:	f000 fb1e 	bl	8007fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2150      	movs	r1, #80	@ 0x50
 80079b2:	4618      	mov	r0, r3
 80079b4:	f000 fc2d 	bl	8008212 <TIM_ITRx_SetConfig>
      break;
 80079b8:	e02c      	b.n	8007a14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079c6:	461a      	mov	r2, r3
 80079c8:	f000 fb7a 	bl	80080c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	2160      	movs	r1, #96	@ 0x60
 80079d2:	4618      	mov	r0, r3
 80079d4:	f000 fc1d 	bl	8008212 <TIM_ITRx_SetConfig>
      break;
 80079d8:	e01c      	b.n	8007a14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079e6:	461a      	mov	r2, r3
 80079e8:	f000 fafe 	bl	8007fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2140      	movs	r1, #64	@ 0x40
 80079f2:	4618      	mov	r0, r3
 80079f4:	f000 fc0d 	bl	8008212 <TIM_ITRx_SetConfig>
      break;
 80079f8:	e00c      	b.n	8007a14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4619      	mov	r1, r3
 8007a04:	4610      	mov	r0, r2
 8007a06:	f000 fc04 	bl	8008212 <TIM_ITRx_SetConfig>
      break;
 8007a0a:	e003      	b.n	8007a14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8007a10:	e000      	b.n	8007a14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007a12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
	...

08007a30 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	2b0c      	cmp	r3, #12
 8007a42:	d831      	bhi.n	8007aa8 <HAL_TIM_ReadCapturedValue+0x78>
 8007a44:	a201      	add	r2, pc, #4	@ (adr r2, 8007a4c <HAL_TIM_ReadCapturedValue+0x1c>)
 8007a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a4a:	bf00      	nop
 8007a4c:	08007a81 	.word	0x08007a81
 8007a50:	08007aa9 	.word	0x08007aa9
 8007a54:	08007aa9 	.word	0x08007aa9
 8007a58:	08007aa9 	.word	0x08007aa9
 8007a5c:	08007a8b 	.word	0x08007a8b
 8007a60:	08007aa9 	.word	0x08007aa9
 8007a64:	08007aa9 	.word	0x08007aa9
 8007a68:	08007aa9 	.word	0x08007aa9
 8007a6c:	08007a95 	.word	0x08007a95
 8007a70:	08007aa9 	.word	0x08007aa9
 8007a74:	08007aa9 	.word	0x08007aa9
 8007a78:	08007aa9 	.word	0x08007aa9
 8007a7c:	08007a9f 	.word	0x08007a9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a86:	60fb      	str	r3, [r7, #12]

      break;
 8007a88:	e00f      	b.n	8007aaa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a90:	60fb      	str	r3, [r7, #12]

      break;
 8007a92:	e00a      	b.n	8007aaa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a9a:	60fb      	str	r3, [r7, #12]

      break;
 8007a9c:	e005      	b.n	8007aaa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aa4:	60fb      	str	r3, [r7, #12]

      break;
 8007aa6:	e000      	b.n	8007aaa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007aa8:	bf00      	nop
  }

  return tmpreg;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3714      	adds	r7, #20
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ac0:	bf00      	nop
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ad4:	bf00      	nop
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ae8:	bf00      	nop
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b085      	sub	sp, #20
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a37      	ldr	r2, [pc, #220]	@ (8007be4 <TIM_Base_SetConfig+0xf0>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d00f      	beq.n	8007b2c <TIM_Base_SetConfig+0x38>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b12:	d00b      	beq.n	8007b2c <TIM_Base_SetConfig+0x38>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	4a34      	ldr	r2, [pc, #208]	@ (8007be8 <TIM_Base_SetConfig+0xf4>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d007      	beq.n	8007b2c <TIM_Base_SetConfig+0x38>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a33      	ldr	r2, [pc, #204]	@ (8007bec <TIM_Base_SetConfig+0xf8>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d003      	beq.n	8007b2c <TIM_Base_SetConfig+0x38>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a32      	ldr	r2, [pc, #200]	@ (8007bf0 <TIM_Base_SetConfig+0xfc>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d108      	bne.n	8007b3e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a28      	ldr	r2, [pc, #160]	@ (8007be4 <TIM_Base_SetConfig+0xf0>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d01b      	beq.n	8007b7e <TIM_Base_SetConfig+0x8a>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b4c:	d017      	beq.n	8007b7e <TIM_Base_SetConfig+0x8a>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a25      	ldr	r2, [pc, #148]	@ (8007be8 <TIM_Base_SetConfig+0xf4>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d013      	beq.n	8007b7e <TIM_Base_SetConfig+0x8a>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a24      	ldr	r2, [pc, #144]	@ (8007bec <TIM_Base_SetConfig+0xf8>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d00f      	beq.n	8007b7e <TIM_Base_SetConfig+0x8a>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a23      	ldr	r2, [pc, #140]	@ (8007bf0 <TIM_Base_SetConfig+0xfc>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d00b      	beq.n	8007b7e <TIM_Base_SetConfig+0x8a>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a22      	ldr	r2, [pc, #136]	@ (8007bf4 <TIM_Base_SetConfig+0x100>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d007      	beq.n	8007b7e <TIM_Base_SetConfig+0x8a>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a21      	ldr	r2, [pc, #132]	@ (8007bf8 <TIM_Base_SetConfig+0x104>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d003      	beq.n	8007b7e <TIM_Base_SetConfig+0x8a>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a20      	ldr	r2, [pc, #128]	@ (8007bfc <TIM_Base_SetConfig+0x108>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d108      	bne.n	8007b90 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	695b      	ldr	r3, [r3, #20]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	689a      	ldr	r2, [r3, #8]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a0c      	ldr	r2, [pc, #48]	@ (8007be4 <TIM_Base_SetConfig+0xf0>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d103      	bne.n	8007bbe <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	691a      	ldr	r2, [r3, #16]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f043 0204 	orr.w	r2, r3, #4
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2201      	movs	r2, #1
 8007bce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	68fa      	ldr	r2, [r7, #12]
 8007bd4:	601a      	str	r2, [r3, #0]
}
 8007bd6:	bf00      	nop
 8007bd8:	3714      	adds	r7, #20
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr
 8007be2:	bf00      	nop
 8007be4:	40010000 	.word	0x40010000
 8007be8:	40000400 	.word	0x40000400
 8007bec:	40000800 	.word	0x40000800
 8007bf0:	40000c00 	.word	0x40000c00
 8007bf4:	40014000 	.word	0x40014000
 8007bf8:	40014400 	.word	0x40014400
 8007bfc:	40014800 	.word	0x40014800

08007c00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b087      	sub	sp, #28
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6a1b      	ldr	r3, [r3, #32]
 8007c14:	f023 0201 	bic.w	r2, r3, #1
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	699b      	ldr	r3, [r3, #24]
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f023 0303 	bic.w	r3, r3, #3
 8007c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f023 0302 	bic.w	r3, r3, #2
 8007c48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	4a1c      	ldr	r2, [pc, #112]	@ (8007cc8 <TIM_OC1_SetConfig+0xc8>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d10c      	bne.n	8007c76 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	f023 0308 	bic.w	r3, r3, #8
 8007c62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	697a      	ldr	r2, [r7, #20]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	f023 0304 	bic.w	r3, r3, #4
 8007c74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a13      	ldr	r2, [pc, #76]	@ (8007cc8 <TIM_OC1_SetConfig+0xc8>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d111      	bne.n	8007ca2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	695b      	ldr	r3, [r3, #20]
 8007c92:	693a      	ldr	r2, [r7, #16]
 8007c94:	4313      	orrs	r3, r2
 8007c96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	699b      	ldr	r3, [r3, #24]
 8007c9c:	693a      	ldr	r2, [r7, #16]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	693a      	ldr	r2, [r7, #16]
 8007ca6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	68fa      	ldr	r2, [r7, #12]
 8007cac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	685a      	ldr	r2, [r3, #4]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	697a      	ldr	r2, [r7, #20]
 8007cba:	621a      	str	r2, [r3, #32]
}
 8007cbc:	bf00      	nop
 8007cbe:	371c      	adds	r7, #28
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr
 8007cc8:	40010000 	.word	0x40010000

08007ccc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b087      	sub	sp, #28
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a1b      	ldr	r3, [r3, #32]
 8007cda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6a1b      	ldr	r3, [r3, #32]
 8007ce0:	f023 0210 	bic.w	r2, r3, #16
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	021b      	lsls	r3, r3, #8
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	f023 0320 	bic.w	r3, r3, #32
 8007d16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	011b      	lsls	r3, r3, #4
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	4a1e      	ldr	r2, [pc, #120]	@ (8007da0 <TIM_OC2_SetConfig+0xd4>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d10d      	bne.n	8007d48 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	011b      	lsls	r3, r3, #4
 8007d3a:	697a      	ldr	r2, [r7, #20]
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	4a15      	ldr	r2, [pc, #84]	@ (8007da0 <TIM_OC2_SetConfig+0xd4>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d113      	bne.n	8007d78 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	695b      	ldr	r3, [r3, #20]
 8007d64:	009b      	lsls	r3, r3, #2
 8007d66:	693a      	ldr	r2, [r7, #16]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	699b      	ldr	r3, [r3, #24]
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	693a      	ldr	r2, [r7, #16]
 8007d74:	4313      	orrs	r3, r2
 8007d76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	693a      	ldr	r2, [r7, #16]
 8007d7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	68fa      	ldr	r2, [r7, #12]
 8007d82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	685a      	ldr	r2, [r3, #4]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	697a      	ldr	r2, [r7, #20]
 8007d90:	621a      	str	r2, [r3, #32]
}
 8007d92:	bf00      	nop
 8007d94:	371c      	adds	r7, #28
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	40010000 	.word	0x40010000

08007da4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b087      	sub	sp, #28
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a1b      	ldr	r3, [r3, #32]
 8007db2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	69db      	ldr	r3, [r3, #28]
 8007dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f023 0303 	bic.w	r3, r3, #3
 8007dda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007dec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	021b      	lsls	r3, r3, #8
 8007df4:	697a      	ldr	r2, [r7, #20]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8007e74 <TIM_OC3_SetConfig+0xd0>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d10d      	bne.n	8007e1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	021b      	lsls	r3, r3, #8
 8007e10:	697a      	ldr	r2, [r7, #20]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007e1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a14      	ldr	r2, [pc, #80]	@ (8007e74 <TIM_OC3_SetConfig+0xd0>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d113      	bne.n	8007e4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	695b      	ldr	r3, [r3, #20]
 8007e3a:	011b      	lsls	r3, r3, #4
 8007e3c:	693a      	ldr	r2, [r7, #16]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	699b      	ldr	r3, [r3, #24]
 8007e46:	011b      	lsls	r3, r3, #4
 8007e48:	693a      	ldr	r2, [r7, #16]
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	693a      	ldr	r2, [r7, #16]
 8007e52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	68fa      	ldr	r2, [r7, #12]
 8007e58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	685a      	ldr	r2, [r3, #4]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	697a      	ldr	r2, [r7, #20]
 8007e66:	621a      	str	r2, [r3, #32]
}
 8007e68:	bf00      	nop
 8007e6a:	371c      	adds	r7, #28
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr
 8007e74:	40010000 	.word	0x40010000

08007e78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b087      	sub	sp, #28
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
 8007e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a1b      	ldr	r3, [r3, #32]
 8007e86:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6a1b      	ldr	r3, [r3, #32]
 8007e8c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	69db      	ldr	r3, [r3, #28]
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	021b      	lsls	r3, r3, #8
 8007eb6:	68fa      	ldr	r2, [r7, #12]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ec2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	031b      	lsls	r3, r3, #12
 8007eca:	693a      	ldr	r2, [r7, #16]
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a10      	ldr	r2, [pc, #64]	@ (8007f14 <TIM_OC4_SetConfig+0x9c>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d109      	bne.n	8007eec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ede:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	695b      	ldr	r3, [r3, #20]
 8007ee4:	019b      	lsls	r3, r3, #6
 8007ee6:	697a      	ldr	r2, [r7, #20]
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	697a      	ldr	r2, [r7, #20]
 8007ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	685a      	ldr	r2, [r3, #4]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	621a      	str	r2, [r3, #32]
}
 8007f06:	bf00      	nop
 8007f08:	371c      	adds	r7, #28
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	40010000 	.word	0x40010000

08007f18 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b087      	sub	sp, #28
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	607a      	str	r2, [r7, #4]
 8007f24:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6a1b      	ldr	r3, [r3, #32]
 8007f2a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6a1b      	ldr	r3, [r3, #32]
 8007f30:	f023 0201 	bic.w	r2, r3, #1
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	699b      	ldr	r3, [r3, #24]
 8007f3c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	4a24      	ldr	r2, [pc, #144]	@ (8007fd4 <TIM_TI1_SetConfig+0xbc>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d013      	beq.n	8007f6e <TIM_TI1_SetConfig+0x56>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f4c:	d00f      	beq.n	8007f6e <TIM_TI1_SetConfig+0x56>
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	4a21      	ldr	r2, [pc, #132]	@ (8007fd8 <TIM_TI1_SetConfig+0xc0>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d00b      	beq.n	8007f6e <TIM_TI1_SetConfig+0x56>
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	4a20      	ldr	r2, [pc, #128]	@ (8007fdc <TIM_TI1_SetConfig+0xc4>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d007      	beq.n	8007f6e <TIM_TI1_SetConfig+0x56>
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	4a1f      	ldr	r2, [pc, #124]	@ (8007fe0 <TIM_TI1_SetConfig+0xc8>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d003      	beq.n	8007f6e <TIM_TI1_SetConfig+0x56>
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	4a1e      	ldr	r2, [pc, #120]	@ (8007fe4 <TIM_TI1_SetConfig+0xcc>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d101      	bne.n	8007f72 <TIM_TI1_SetConfig+0x5a>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e000      	b.n	8007f74 <TIM_TI1_SetConfig+0x5c>
 8007f72:	2300      	movs	r3, #0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d008      	beq.n	8007f8a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	f023 0303 	bic.w	r3, r3, #3
 8007f7e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007f80:	697a      	ldr	r2, [r7, #20]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4313      	orrs	r3, r2
 8007f86:	617b      	str	r3, [r7, #20]
 8007f88:	e003      	b.n	8007f92 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	f043 0301 	orr.w	r3, r3, #1
 8007f90:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	011b      	lsls	r3, r3, #4
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	697a      	ldr	r2, [r7, #20]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	f023 030a 	bic.w	r3, r3, #10
 8007fac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	f003 030a 	and.w	r3, r3, #10
 8007fb4:	693a      	ldr	r2, [r7, #16]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	697a      	ldr	r2, [r7, #20]
 8007fbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	693a      	ldr	r2, [r7, #16]
 8007fc4:	621a      	str	r2, [r3, #32]
}
 8007fc6:	bf00      	nop
 8007fc8:	371c      	adds	r7, #28
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr
 8007fd2:	bf00      	nop
 8007fd4:	40010000 	.word	0x40010000
 8007fd8:	40000400 	.word	0x40000400
 8007fdc:	40000800 	.word	0x40000800
 8007fe0:	40000c00 	.word	0x40000c00
 8007fe4:	40014000 	.word	0x40014000

08007fe8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b087      	sub	sp, #28
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6a1b      	ldr	r3, [r3, #32]
 8007ff8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	f023 0201 	bic.w	r2, r3, #1
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	699b      	ldr	r3, [r3, #24]
 800800a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008012:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	011b      	lsls	r3, r3, #4
 8008018:	693a      	ldr	r2, [r7, #16]
 800801a:	4313      	orrs	r3, r2
 800801c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	f023 030a 	bic.w	r3, r3, #10
 8008024:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	4313      	orrs	r3, r2
 800802c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	693a      	ldr	r2, [r7, #16]
 8008032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	697a      	ldr	r2, [r7, #20]
 8008038:	621a      	str	r2, [r3, #32]
}
 800803a:	bf00      	nop
 800803c:	371c      	adds	r7, #28
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr

08008046 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008046:	b480      	push	{r7}
 8008048:	b087      	sub	sp, #28
 800804a:	af00      	add	r7, sp, #0
 800804c:	60f8      	str	r0, [r7, #12]
 800804e:	60b9      	str	r1, [r7, #8]
 8008050:	607a      	str	r2, [r7, #4]
 8008052:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6a1b      	ldr	r3, [r3, #32]
 8008058:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	6a1b      	ldr	r3, [r3, #32]
 800805e:	f023 0210 	bic.w	r2, r3, #16
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	699b      	ldr	r3, [r3, #24]
 800806a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008072:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	021b      	lsls	r3, r3, #8
 8008078:	693a      	ldr	r2, [r7, #16]
 800807a:	4313      	orrs	r3, r2
 800807c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008084:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	031b      	lsls	r3, r3, #12
 800808a:	b29b      	uxth	r3, r3
 800808c:	693a      	ldr	r2, [r7, #16]
 800808e:	4313      	orrs	r3, r2
 8008090:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008098:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	011b      	lsls	r3, r3, #4
 800809e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80080a2:	697a      	ldr	r2, [r7, #20]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	693a      	ldr	r2, [r7, #16]
 80080ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	697a      	ldr	r2, [r7, #20]
 80080b2:	621a      	str	r2, [r3, #32]
}
 80080b4:	bf00      	nop
 80080b6:	371c      	adds	r7, #28
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b087      	sub	sp, #28
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6a1b      	ldr	r3, [r3, #32]
 80080d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	6a1b      	ldr	r3, [r3, #32]
 80080d6:	f023 0210 	bic.w	r2, r3, #16
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	699b      	ldr	r3, [r3, #24]
 80080e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80080ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	031b      	lsls	r3, r3, #12
 80080f0:	693a      	ldr	r2, [r7, #16]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80080fc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	011b      	lsls	r3, r3, #4
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	4313      	orrs	r3, r2
 8008106:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	693a      	ldr	r2, [r7, #16]
 800810c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	697a      	ldr	r2, [r7, #20]
 8008112:	621a      	str	r2, [r3, #32]
}
 8008114:	bf00      	nop
 8008116:	371c      	adds	r7, #28
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008120:	b480      	push	{r7}
 8008122:	b087      	sub	sp, #28
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	607a      	str	r2, [r7, #4]
 800812c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6a1b      	ldr	r3, [r3, #32]
 8008132:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6a1b      	ldr	r3, [r3, #32]
 8008138:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	69db      	ldr	r3, [r3, #28]
 8008144:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	f023 0303 	bic.w	r3, r3, #3
 800814c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800814e:	693a      	ldr	r2, [r7, #16]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	4313      	orrs	r3, r2
 8008154:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800815c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	011b      	lsls	r3, r3, #4
 8008162:	b2db      	uxtb	r3, r3
 8008164:	693a      	ldr	r2, [r7, #16]
 8008166:	4313      	orrs	r3, r2
 8008168:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008170:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	021b      	lsls	r3, r3, #8
 8008176:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	4313      	orrs	r3, r2
 800817e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	693a      	ldr	r2, [r7, #16]
 8008184:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	697a      	ldr	r2, [r7, #20]
 800818a:	621a      	str	r2, [r3, #32]
}
 800818c:	bf00      	nop
 800818e:	371c      	adds	r7, #28
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr

08008198 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008198:	b480      	push	{r7}
 800819a:	b087      	sub	sp, #28
 800819c:	af00      	add	r7, sp, #0
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	60b9      	str	r1, [r7, #8]
 80081a2:	607a      	str	r2, [r7, #4]
 80081a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6a1b      	ldr	r3, [r3, #32]
 80081aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6a1b      	ldr	r3, [r3, #32]
 80081b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	69db      	ldr	r3, [r3, #28]
 80081bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	021b      	lsls	r3, r3, #8
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80081d6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	031b      	lsls	r3, r3, #12
 80081dc:	b29b      	uxth	r3, r3
 80081de:	693a      	ldr	r2, [r7, #16]
 80081e0:	4313      	orrs	r3, r2
 80081e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80081ea:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	031b      	lsls	r3, r3, #12
 80081f0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80081f4:	697a      	ldr	r2, [r7, #20]
 80081f6:	4313      	orrs	r3, r2
 80081f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	693a      	ldr	r2, [r7, #16]
 80081fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	697a      	ldr	r2, [r7, #20]
 8008204:	621a      	str	r2, [r3, #32]
}
 8008206:	bf00      	nop
 8008208:	371c      	adds	r7, #28
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr

08008212 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008212:	b480      	push	{r7}
 8008214:	b085      	sub	sp, #20
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
 800821a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008228:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800822a:	683a      	ldr	r2, [r7, #0]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	4313      	orrs	r3, r2
 8008230:	f043 0307 	orr.w	r3, r3, #7
 8008234:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	609a      	str	r2, [r3, #8]
}
 800823c:	bf00      	nop
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008248:	b480      	push	{r7}
 800824a:	b087      	sub	sp, #28
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	607a      	str	r2, [r7, #4]
 8008254:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008262:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	021a      	lsls	r2, r3, #8
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	431a      	orrs	r2, r3
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	4313      	orrs	r3, r2
 8008270:	697a      	ldr	r2, [r7, #20]
 8008272:	4313      	orrs	r3, r2
 8008274:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	697a      	ldr	r2, [r7, #20]
 800827a:	609a      	str	r2, [r3, #8]
}
 800827c:	bf00      	nop
 800827e:	371c      	adds	r7, #28
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008288:	b480      	push	{r7}
 800828a:	b087      	sub	sp, #28
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	f003 031f 	and.w	r3, r3, #31
 800829a:	2201      	movs	r2, #1
 800829c:	fa02 f303 	lsl.w	r3, r2, r3
 80082a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6a1a      	ldr	r2, [r3, #32]
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	43db      	mvns	r3, r3
 80082aa:	401a      	ands	r2, r3
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6a1a      	ldr	r2, [r3, #32]
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	f003 031f 	and.w	r3, r3, #31
 80082ba:	6879      	ldr	r1, [r7, #4]
 80082bc:	fa01 f303 	lsl.w	r3, r1, r3
 80082c0:	431a      	orrs	r2, r3
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	621a      	str	r2, [r3, #32]
}
 80082c6:	bf00      	nop
 80082c8:	371c      	adds	r7, #28
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
	...

080082d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d101      	bne.n	80082ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082e8:	2302      	movs	r3, #2
 80082ea:	e050      	b.n	800838e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2202      	movs	r2, #2
 80082f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008312:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	4313      	orrs	r3, r2
 800831c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68fa      	ldr	r2, [r7, #12]
 8008324:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a1c      	ldr	r2, [pc, #112]	@ (800839c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d018      	beq.n	8008362 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008338:	d013      	beq.n	8008362 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a18      	ldr	r2, [pc, #96]	@ (80083a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d00e      	beq.n	8008362 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a16      	ldr	r2, [pc, #88]	@ (80083a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d009      	beq.n	8008362 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a15      	ldr	r2, [pc, #84]	@ (80083a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d004      	beq.n	8008362 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a13      	ldr	r2, [pc, #76]	@ (80083ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d10c      	bne.n	800837c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008368:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	68ba      	ldr	r2, [r7, #8]
 8008370:	4313      	orrs	r3, r2
 8008372:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	68ba      	ldr	r2, [r7, #8]
 800837a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3714      	adds	r7, #20
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	40010000 	.word	0x40010000
 80083a0:	40000400 	.word	0x40000400
 80083a4:	40000800 	.word	0x40000800
 80083a8:	40000c00 	.word	0x40000c00
 80083ac:	40014000 	.word	0x40014000

080083b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80083ba:	2300      	movs	r3, #0
 80083bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d101      	bne.n	80083cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80083c8:	2302      	movs	r3, #2
 80083ca:	e03d      	b.n	8008448 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	4313      	orrs	r3, r2
 80083e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	4313      	orrs	r3, r2
 80083ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4313      	orrs	r3, r2
 800840a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	4313      	orrs	r3, r2
 8008418:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	695b      	ldr	r3, [r3, #20]
 8008424:	4313      	orrs	r3, r2
 8008426:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	69db      	ldr	r3, [r3, #28]
 8008432:	4313      	orrs	r3, r2
 8008434:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2200      	movs	r2, #0
 8008442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008446:	2300      	movs	r3, #0
}
 8008448:	4618      	mov	r0, r3
 800844a:	3714      	adds	r7, #20
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800845c:	bf00      	nop
 800845e:	370c      	adds	r7, #12
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008468:	b480      	push	{r7}
 800846a:	b083      	sub	sp, #12
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008470:	bf00      	nop
 8008472:	370c      	adds	r7, #12
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr

0800847c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b082      	sub	sp, #8
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d101      	bne.n	800848e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e042      	b.n	8008514 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008494:	b2db      	uxtb	r3, r3
 8008496:	2b00      	cmp	r3, #0
 8008498:	d106      	bne.n	80084a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f7fb fa46 	bl	8003934 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2224      	movs	r2, #36	@ 0x24
 80084ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68da      	ldr	r2, [r3, #12]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80084be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f001 f871 	bl	80095a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	691a      	ldr	r2, [r3, #16]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80084d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	695a      	ldr	r2, [r3, #20]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80084e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	68da      	ldr	r2, [r3, #12]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80084f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2220      	movs	r2, #32
 8008500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2220      	movs	r2, #32
 8008508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3708      	adds	r7, #8
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b08a      	sub	sp, #40	@ 0x28
 8008520:	af02      	add	r7, sp, #8
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	603b      	str	r3, [r7, #0]
 8008528:	4613      	mov	r3, r2
 800852a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800852c:	2300      	movs	r3, #0
 800852e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008536:	b2db      	uxtb	r3, r3
 8008538:	2b20      	cmp	r3, #32
 800853a:	d175      	bne.n	8008628 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d002      	beq.n	8008548 <HAL_UART_Transmit+0x2c>
 8008542:	88fb      	ldrh	r3, [r7, #6]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d101      	bne.n	800854c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008548:	2301      	movs	r3, #1
 800854a:	e06e      	b.n	800862a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2200      	movs	r2, #0
 8008550:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2221      	movs	r2, #33	@ 0x21
 8008556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800855a:	f7fb fb5f 	bl	8003c1c <HAL_GetTick>
 800855e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	88fa      	ldrh	r2, [r7, #6]
 8008564:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	88fa      	ldrh	r2, [r7, #6]
 800856a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008574:	d108      	bne.n	8008588 <HAL_UART_Transmit+0x6c>
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	691b      	ldr	r3, [r3, #16]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d104      	bne.n	8008588 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800857e:	2300      	movs	r3, #0
 8008580:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	61bb      	str	r3, [r7, #24]
 8008586:	e003      	b.n	8008590 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800858c:	2300      	movs	r3, #0
 800858e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008590:	e02e      	b.n	80085f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	9300      	str	r3, [sp, #0]
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	2200      	movs	r2, #0
 800859a:	2180      	movs	r1, #128	@ 0x80
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f000 fd41 	bl	8009024 <UART_WaitOnFlagUntilTimeout>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d005      	beq.n	80085b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2220      	movs	r2, #32
 80085ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80085b0:	2303      	movs	r3, #3
 80085b2:	e03a      	b.n	800862a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80085b4:	69fb      	ldr	r3, [r7, #28]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d10b      	bne.n	80085d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	881b      	ldrh	r3, [r3, #0]
 80085be:	461a      	mov	r2, r3
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80085ca:	69bb      	ldr	r3, [r7, #24]
 80085cc:	3302      	adds	r3, #2
 80085ce:	61bb      	str	r3, [r7, #24]
 80085d0:	e007      	b.n	80085e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	781a      	ldrb	r2, [r3, #0]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80085dc:	69fb      	ldr	r3, [r7, #28]
 80085de:	3301      	adds	r3, #1
 80085e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	3b01      	subs	r3, #1
 80085ea:	b29a      	uxth	r2, r3
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80085f4:	b29b      	uxth	r3, r3
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d1cb      	bne.n	8008592 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	9300      	str	r3, [sp, #0]
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	2200      	movs	r2, #0
 8008602:	2140      	movs	r1, #64	@ 0x40
 8008604:	68f8      	ldr	r0, [r7, #12]
 8008606:	f000 fd0d 	bl	8009024 <UART_WaitOnFlagUntilTimeout>
 800860a:	4603      	mov	r3, r0
 800860c:	2b00      	cmp	r3, #0
 800860e:	d005      	beq.n	800861c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2220      	movs	r2, #32
 8008614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008618:	2303      	movs	r3, #3
 800861a:	e006      	b.n	800862a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2220      	movs	r2, #32
 8008620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008624:	2300      	movs	r3, #0
 8008626:	e000      	b.n	800862a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008628:	2302      	movs	r3, #2
  }
}
 800862a:	4618      	mov	r0, r3
 800862c:	3720      	adds	r7, #32
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}

08008632 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008632:	b580      	push	{r7, lr}
 8008634:	b08a      	sub	sp, #40	@ 0x28
 8008636:	af02      	add	r7, sp, #8
 8008638:	60f8      	str	r0, [r7, #12]
 800863a:	60b9      	str	r1, [r7, #8]
 800863c:	603b      	str	r3, [r7, #0]
 800863e:	4613      	mov	r3, r2
 8008640:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008642:	2300      	movs	r3, #0
 8008644:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800864c:	b2db      	uxtb	r3, r3
 800864e:	2b20      	cmp	r3, #32
 8008650:	f040 8081 	bne.w	8008756 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d002      	beq.n	8008660 <HAL_UART_Receive+0x2e>
 800865a:	88fb      	ldrh	r3, [r7, #6]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d101      	bne.n	8008664 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008660:	2301      	movs	r3, #1
 8008662:	e079      	b.n	8008758 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2222      	movs	r2, #34	@ 0x22
 800866e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008678:	f7fb fad0 	bl	8003c1c <HAL_GetTick>
 800867c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	88fa      	ldrh	r2, [r7, #6]
 8008682:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	88fa      	ldrh	r2, [r7, #6]
 8008688:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	689b      	ldr	r3, [r3, #8]
 800868e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008692:	d108      	bne.n	80086a6 <HAL_UART_Receive+0x74>
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	691b      	ldr	r3, [r3, #16]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d104      	bne.n	80086a6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800869c:	2300      	movs	r3, #0
 800869e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	61bb      	str	r3, [r7, #24]
 80086a4:	e003      	b.n	80086ae <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80086aa:	2300      	movs	r3, #0
 80086ac:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80086ae:	e047      	b.n	8008740 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	9300      	str	r3, [sp, #0]
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	2200      	movs	r2, #0
 80086b8:	2120      	movs	r1, #32
 80086ba:	68f8      	ldr	r0, [r7, #12]
 80086bc:	f000 fcb2 	bl	8009024 <UART_WaitOnFlagUntilTimeout>
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d005      	beq.n	80086d2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2220      	movs	r2, #32
 80086ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80086ce:	2303      	movs	r3, #3
 80086d0:	e042      	b.n	8008758 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80086d2:	69fb      	ldr	r3, [r7, #28]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d10c      	bne.n	80086f2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	b29b      	uxth	r3, r3
 80086e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086e4:	b29a      	uxth	r2, r3
 80086e6:	69bb      	ldr	r3, [r7, #24]
 80086e8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80086ea:	69bb      	ldr	r3, [r7, #24]
 80086ec:	3302      	adds	r3, #2
 80086ee:	61bb      	str	r3, [r7, #24]
 80086f0:	e01f      	b.n	8008732 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086fa:	d007      	beq.n	800870c <HAL_UART_Receive+0xda>
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d10a      	bne.n	800871a <HAL_UART_Receive+0xe8>
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	691b      	ldr	r3, [r3, #16]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d106      	bne.n	800871a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	b2da      	uxtb	r2, r3
 8008714:	69fb      	ldr	r3, [r7, #28]
 8008716:	701a      	strb	r2, [r3, #0]
 8008718:	e008      	b.n	800872c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	b2db      	uxtb	r3, r3
 8008722:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008726:	b2da      	uxtb	r2, r3
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	3301      	adds	r3, #1
 8008730:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008736:	b29b      	uxth	r3, r3
 8008738:	3b01      	subs	r3, #1
 800873a:	b29a      	uxth	r2, r3
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008744:	b29b      	uxth	r3, r3
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1b2      	bne.n	80086b0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2220      	movs	r2, #32
 800874e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8008752:	2300      	movs	r3, #0
 8008754:	e000      	b.n	8008758 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008756:	2302      	movs	r3, #2
  }
}
 8008758:	4618      	mov	r0, r3
 800875a:	3720      	adds	r7, #32
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}

08008760 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	60f8      	str	r0, [r7, #12]
 8008768:	60b9      	str	r1, [r7, #8]
 800876a:	4613      	mov	r3, r2
 800876c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b20      	cmp	r3, #32
 8008778:	d112      	bne.n	80087a0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d002      	beq.n	8008786 <HAL_UART_Receive_DMA+0x26>
 8008780:	88fb      	ldrh	r3, [r7, #6]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d101      	bne.n	800878a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	e00b      	b.n	80087a2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	2200      	movs	r2, #0
 800878e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008790:	88fb      	ldrh	r3, [r7, #6]
 8008792:	461a      	mov	r2, r3
 8008794:	68b9      	ldr	r1, [r7, #8]
 8008796:	68f8      	ldr	r0, [r7, #12]
 8008798:	f000 fc9e 	bl	80090d8 <UART_Start_Receive_DMA>
 800879c:	4603      	mov	r3, r0
 800879e:	e000      	b.n	80087a2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80087a0:	2302      	movs	r3, #2
  }
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3710      	adds	r7, #16
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}

080087aa <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b090      	sub	sp, #64	@ 0x40
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80087b2:	2300      	movs	r3, #0
 80087b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	695b      	ldr	r3, [r3, #20]
 80087bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087c0:	2b80      	cmp	r3, #128	@ 0x80
 80087c2:	bf0c      	ite	eq
 80087c4:	2301      	moveq	r3, #1
 80087c6:	2300      	movne	r3, #0
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	2b21      	cmp	r3, #33	@ 0x21
 80087d6:	d128      	bne.n	800882a <HAL_UART_DMAStop+0x80>
 80087d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d025      	beq.n	800882a <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	3314      	adds	r3, #20
 80087e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e8:	e853 3f00 	ldrex	r3, [r3]
 80087ec:	623b      	str	r3, [r7, #32]
   return(result);
 80087ee:	6a3b      	ldr	r3, [r7, #32]
 80087f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	3314      	adds	r3, #20
 80087fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8008800:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008802:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008804:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008806:	e841 2300 	strex	r3, r2, [r1]
 800880a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800880c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880e:	2b00      	cmp	r3, #0
 8008810:	d1e5      	bne.n	80087de <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008816:	2b00      	cmp	r3, #0
 8008818:	d004      	beq.n	8008824 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800881e:	4618      	mov	r0, r3
 8008820:	f7fb fbf0 	bl	8004004 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f000 fcfd 	bl	8009224 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	695b      	ldr	r3, [r3, #20]
 8008830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008834:	2b40      	cmp	r3, #64	@ 0x40
 8008836:	bf0c      	ite	eq
 8008838:	2301      	moveq	r3, #1
 800883a:	2300      	movne	r3, #0
 800883c:	b2db      	uxtb	r3, r3
 800883e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008846:	b2db      	uxtb	r3, r3
 8008848:	2b22      	cmp	r3, #34	@ 0x22
 800884a:	d128      	bne.n	800889e <HAL_UART_DMAStop+0xf4>
 800884c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800884e:	2b00      	cmp	r3, #0
 8008850:	d025      	beq.n	800889e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	3314      	adds	r3, #20
 8008858:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	e853 3f00 	ldrex	r3, [r3]
 8008860:	60fb      	str	r3, [r7, #12]
   return(result);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008868:	637b      	str	r3, [r7, #52]	@ 0x34
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	3314      	adds	r3, #20
 8008870:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008872:	61fa      	str	r2, [r7, #28]
 8008874:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008876:	69b9      	ldr	r1, [r7, #24]
 8008878:	69fa      	ldr	r2, [r7, #28]
 800887a:	e841 2300 	strex	r3, r2, [r1]
 800887e:	617b      	str	r3, [r7, #20]
   return(result);
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d1e5      	bne.n	8008852 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800888a:	2b00      	cmp	r3, #0
 800888c:	d004      	beq.n	8008898 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008892:	4618      	mov	r0, r3
 8008894:	f7fb fbb6 	bl	8004004 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 fceb 	bl	8009274 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3740      	adds	r7, #64	@ 0x40
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b0ba      	sub	sp, #232	@ 0xe8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	695b      	ldr	r3, [r3, #20]
 80088ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80088ce:	2300      	movs	r3, #0
 80088d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80088d4:	2300      	movs	r3, #0
 80088d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80088da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088de:	f003 030f 	and.w	r3, r3, #15
 80088e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80088e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d10f      	bne.n	800890e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088f2:	f003 0320 	and.w	r3, r3, #32
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d009      	beq.n	800890e <HAL_UART_IRQHandler+0x66>
 80088fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088fe:	f003 0320 	and.w	r3, r3, #32
 8008902:	2b00      	cmp	r3, #0
 8008904:	d003      	beq.n	800890e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 fd90 	bl	800942c <UART_Receive_IT>
      return;
 800890c:	e273      	b.n	8008df6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800890e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008912:	2b00      	cmp	r3, #0
 8008914:	f000 80de 	beq.w	8008ad4 <HAL_UART_IRQHandler+0x22c>
 8008918:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800891c:	f003 0301 	and.w	r3, r3, #1
 8008920:	2b00      	cmp	r3, #0
 8008922:	d106      	bne.n	8008932 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008928:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800892c:	2b00      	cmp	r3, #0
 800892e:	f000 80d1 	beq.w	8008ad4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008936:	f003 0301 	and.w	r3, r3, #1
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00b      	beq.n	8008956 <HAL_UART_IRQHandler+0xae>
 800893e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008946:	2b00      	cmp	r3, #0
 8008948:	d005      	beq.n	8008956 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800894e:	f043 0201 	orr.w	r2, r3, #1
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800895a:	f003 0304 	and.w	r3, r3, #4
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00b      	beq.n	800897a <HAL_UART_IRQHandler+0xd2>
 8008962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008966:	f003 0301 	and.w	r3, r3, #1
 800896a:	2b00      	cmp	r3, #0
 800896c:	d005      	beq.n	800897a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008972:	f043 0202 	orr.w	r2, r3, #2
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800897a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800897e:	f003 0302 	and.w	r3, r3, #2
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00b      	beq.n	800899e <HAL_UART_IRQHandler+0xf6>
 8008986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b00      	cmp	r3, #0
 8008990:	d005      	beq.n	800899e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008996:	f043 0204 	orr.w	r2, r3, #4
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800899e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089a2:	f003 0308 	and.w	r3, r3, #8
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d011      	beq.n	80089ce <HAL_UART_IRQHandler+0x126>
 80089aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089ae:	f003 0320 	and.w	r3, r3, #32
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d105      	bne.n	80089c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80089b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089ba:	f003 0301 	and.w	r3, r3, #1
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d005      	beq.n	80089ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089c6:	f043 0208 	orr.w	r2, r3, #8
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	f000 820a 	beq.w	8008dec <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089dc:	f003 0320 	and.w	r3, r3, #32
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d008      	beq.n	80089f6 <HAL_UART_IRQHandler+0x14e>
 80089e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089e8:	f003 0320 	and.w	r3, r3, #32
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d002      	beq.n	80089f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 fd1b 	bl	800942c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	695b      	ldr	r3, [r3, #20]
 80089fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a00:	2b40      	cmp	r3, #64	@ 0x40
 8008a02:	bf0c      	ite	eq
 8008a04:	2301      	moveq	r3, #1
 8008a06:	2300      	movne	r3, #0
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a12:	f003 0308 	and.w	r3, r3, #8
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d103      	bne.n	8008a22 <HAL_UART_IRQHandler+0x17a>
 8008a1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d04f      	beq.n	8008ac2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 fc26 	bl	8009274 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	695b      	ldr	r3, [r3, #20]
 8008a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a32:	2b40      	cmp	r3, #64	@ 0x40
 8008a34:	d141      	bne.n	8008aba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	3314      	adds	r3, #20
 8008a3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a44:	e853 3f00 	ldrex	r3, [r3]
 8008a48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008a4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	3314      	adds	r3, #20
 8008a5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a62:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a72:	e841 2300 	strex	r3, r2, [r1]
 8008a76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d1d9      	bne.n	8008a36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d013      	beq.n	8008ab2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a8e:	4a8a      	ldr	r2, [pc, #552]	@ (8008cb8 <HAL_UART_IRQHandler+0x410>)
 8008a90:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a96:	4618      	mov	r0, r3
 8008a98:	f7fb fb24 	bl	80040e4 <HAL_DMA_Abort_IT>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d016      	beq.n	8008ad0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008aa8:	687a      	ldr	r2, [r7, #4]
 8008aaa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008aac:	4610      	mov	r0, r2
 8008aae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ab0:	e00e      	b.n	8008ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7fa fa37 	bl	8002f26 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ab8:	e00a      	b.n	8008ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f7fa fa33 	bl	8002f26 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ac0:	e006      	b.n	8008ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f7fa fa2f 	bl	8002f26 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008ace:	e18d      	b.n	8008dec <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ad0:	bf00      	nop
    return;
 8008ad2:	e18b      	b.n	8008dec <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	f040 8167 	bne.w	8008dac <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ae2:	f003 0310 	and.w	r3, r3, #16
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	f000 8160 	beq.w	8008dac <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008af0:	f003 0310 	and.w	r3, r3, #16
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	f000 8159 	beq.w	8008dac <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008afa:	2300      	movs	r3, #0
 8008afc:	60bb      	str	r3, [r7, #8]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	60bb      	str	r3, [r7, #8]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	60bb      	str	r3, [r7, #8]
 8008b0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	695b      	ldr	r3, [r3, #20]
 8008b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b1a:	2b40      	cmp	r3, #64	@ 0x40
 8008b1c:	f040 80ce 	bne.w	8008cbc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f000 80a9 	beq.w	8008c88 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	f080 80a2 	bcs.w	8008c88 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b4a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b50:	69db      	ldr	r3, [r3, #28]
 8008b52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b56:	f000 8088 	beq.w	8008c6a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	330c      	adds	r3, #12
 8008b60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b68:	e853 3f00 	ldrex	r3, [r3]
 8008b6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	330c      	adds	r3, #12
 8008b82:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008b86:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008b8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b92:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b96:	e841 2300 	strex	r3, r2, [r1]
 8008b9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d1d9      	bne.n	8008b5a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	3314      	adds	r3, #20
 8008bac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008bb0:	e853 3f00 	ldrex	r3, [r3]
 8008bb4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008bb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008bb8:	f023 0301 	bic.w	r3, r3, #1
 8008bbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	3314      	adds	r3, #20
 8008bc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008bca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008bce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008bd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008bd6:	e841 2300 	strex	r3, r2, [r1]
 8008bda:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bdc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d1e1      	bne.n	8008ba6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	3314      	adds	r3, #20
 8008be8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bec:	e853 3f00 	ldrex	r3, [r3]
 8008bf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008bf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	3314      	adds	r3, #20
 8008c02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008c06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008c08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008c0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008c0e:	e841 2300 	strex	r3, r2, [r1]
 8008c12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d1e3      	bne.n	8008be2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2220      	movs	r2, #32
 8008c1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	330c      	adds	r3, #12
 8008c2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c32:	e853 3f00 	ldrex	r3, [r3]
 8008c36:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c3a:	f023 0310 	bic.w	r3, r3, #16
 8008c3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	330c      	adds	r3, #12
 8008c48:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008c4c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008c4e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c50:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c52:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c54:	e841 2300 	strex	r3, r2, [r1]
 8008c58:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d1e3      	bne.n	8008c28 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c64:	4618      	mov	r0, r3
 8008c66:	f7fb f9cd 	bl	8004004 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2202      	movs	r2, #2
 8008c6e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	1ad3      	subs	r3, r2, r3
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 f8c5 	bl	8008e10 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008c86:	e0b3      	b.n	8008df0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008c8c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c90:	429a      	cmp	r2, r3
 8008c92:	f040 80ad 	bne.w	8008df0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c9a:	69db      	ldr	r3, [r3, #28]
 8008c9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ca0:	f040 80a6 	bne.w	8008df0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2202      	movs	r2, #2
 8008ca8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008cae:	4619      	mov	r1, r3
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 f8ad 	bl	8008e10 <HAL_UARTEx_RxEventCallback>
      return;
 8008cb6:	e09b      	b.n	8008df0 <HAL_UART_IRQHandler+0x548>
 8008cb8:	0800933b 	.word	0x0800933b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	1ad3      	subs	r3, r2, r3
 8008cc8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f000 808e 	beq.w	8008df4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008cd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	f000 8089 	beq.w	8008df4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	330c      	adds	r3, #12
 8008ce8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cec:	e853 3f00 	ldrex	r3, [r3]
 8008cf0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cf8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	330c      	adds	r3, #12
 8008d02:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008d06:	647a      	str	r2, [r7, #68]	@ 0x44
 8008d08:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d0a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d0e:	e841 2300 	strex	r3, r2, [r1]
 8008d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d1e3      	bne.n	8008ce2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	3314      	adds	r3, #20
 8008d20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d24:	e853 3f00 	ldrex	r3, [r3]
 8008d28:	623b      	str	r3, [r7, #32]
   return(result);
 8008d2a:	6a3b      	ldr	r3, [r7, #32]
 8008d2c:	f023 0301 	bic.w	r3, r3, #1
 8008d30:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	3314      	adds	r3, #20
 8008d3a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d3e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d46:	e841 2300 	strex	r3, r2, [r1]
 8008d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1e3      	bne.n	8008d1a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2220      	movs	r2, #32
 8008d56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	330c      	adds	r3, #12
 8008d66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	e853 3f00 	ldrex	r3, [r3]
 8008d6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f023 0310 	bic.w	r3, r3, #16
 8008d76:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	330c      	adds	r3, #12
 8008d80:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008d84:	61fa      	str	r2, [r7, #28]
 8008d86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d88:	69b9      	ldr	r1, [r7, #24]
 8008d8a:	69fa      	ldr	r2, [r7, #28]
 8008d8c:	e841 2300 	strex	r3, r2, [r1]
 8008d90:	617b      	str	r3, [r7, #20]
   return(result);
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d1e3      	bne.n	8008d60 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2202      	movs	r2, #2
 8008d9c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d9e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008da2:	4619      	mov	r1, r3
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 f833 	bl	8008e10 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008daa:	e023      	b.n	8008df4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008db0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d009      	beq.n	8008dcc <HAL_UART_IRQHandler+0x524>
 8008db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d003      	beq.n	8008dcc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 fac9 	bl	800935c <UART_Transmit_IT>
    return;
 8008dca:	e014      	b.n	8008df6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008dcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d00e      	beq.n	8008df6 <HAL_UART_IRQHandler+0x54e>
 8008dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d008      	beq.n	8008df6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 fb09 	bl	80093fc <UART_EndTransmit_IT>
    return;
 8008dea:	e004      	b.n	8008df6 <HAL_UART_IRQHandler+0x54e>
    return;
 8008dec:	bf00      	nop
 8008dee:	e002      	b.n	8008df6 <HAL_UART_IRQHandler+0x54e>
      return;
 8008df0:	bf00      	nop
 8008df2:	e000      	b.n	8008df6 <HAL_UART_IRQHandler+0x54e>
      return;
 8008df4:	bf00      	nop
  }
}
 8008df6:	37e8      	adds	r7, #232	@ 0xe8
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}

08008dfc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008e04:	bf00      	nop
 8008e06:	370c      	adds	r7, #12
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0e:	4770      	bx	lr

08008e10 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	460b      	mov	r3, r1
 8008e1a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e1c:	bf00      	nop
 8008e1e:	370c      	adds	r7, #12
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b09c      	sub	sp, #112	@ 0x70
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e34:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d172      	bne.n	8008f2a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008e44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e46:	2200      	movs	r2, #0
 8008e48:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	330c      	adds	r3, #12
 8008e50:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e54:	e853 3f00 	ldrex	r3, [r3]
 8008e58:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	330c      	adds	r3, #12
 8008e68:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008e6a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008e6c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e72:	e841 2300 	strex	r3, r2, [r1]
 8008e76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d1e5      	bne.n	8008e4a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	3314      	adds	r3, #20
 8008e84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e88:	e853 3f00 	ldrex	r3, [r3]
 8008e8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e90:	f023 0301 	bic.w	r3, r3, #1
 8008e94:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	3314      	adds	r3, #20
 8008e9c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008e9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008ea0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ea4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ea6:	e841 2300 	strex	r3, r2, [r1]
 8008eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d1e5      	bne.n	8008e7e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	3314      	adds	r3, #20
 8008eb8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ebc:	e853 3f00 	ldrex	r3, [r3]
 8008ec0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ec2:	6a3b      	ldr	r3, [r7, #32]
 8008ec4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ec8:	663b      	str	r3, [r7, #96]	@ 0x60
 8008eca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	3314      	adds	r3, #20
 8008ed0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008ed2:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ed8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eda:	e841 2300 	strex	r3, r2, [r1]
 8008ede:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1e5      	bne.n	8008eb2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008ee6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ee8:	2220      	movs	r2, #32
 8008eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d119      	bne.n	8008f2a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ef6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	330c      	adds	r3, #12
 8008efc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	e853 3f00 	ldrex	r3, [r3]
 8008f04:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	f023 0310 	bic.w	r3, r3, #16
 8008f0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	330c      	adds	r3, #12
 8008f14:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008f16:	61fa      	str	r2, [r7, #28]
 8008f18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1a:	69b9      	ldr	r1, [r7, #24]
 8008f1c:	69fa      	ldr	r2, [r7, #28]
 8008f1e:	e841 2300 	strex	r3, r2, [r1]
 8008f22:	617b      	str	r3, [r7, #20]
   return(result);
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1e5      	bne.n	8008ef6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d106      	bne.n	8008f46 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008f40:	f7ff ff66 	bl	8008e10 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f44:	e002      	b.n	8008f4c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008f46:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008f48:	f7f9 ffdf 	bl	8002f0a <HAL_UART_RxCpltCallback>
}
 8008f4c:	bf00      	nop
 8008f4e:	3770      	adds	r7, #112	@ 0x70
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f60:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2201      	movs	r2, #1
 8008f66:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d108      	bne.n	8008f82 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008f74:	085b      	lsrs	r3, r3, #1
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	4619      	mov	r1, r3
 8008f7a:	68f8      	ldr	r0, [r7, #12]
 8008f7c:	f7ff ff48 	bl	8008e10 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f80:	e002      	b.n	8008f88 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f7f9 ffb6 	bl	8002ef4 <HAL_UART_RxHalfCpltCallback>
}
 8008f88:	bf00      	nop
 8008f8a:	3710      	adds	r7, #16
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	695b      	ldr	r3, [r3, #20]
 8008fa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fac:	2b80      	cmp	r3, #128	@ 0x80
 8008fae:	bf0c      	ite	eq
 8008fb0:	2301      	moveq	r3, #1
 8008fb2:	2300      	movne	r3, #0
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fbe:	b2db      	uxtb	r3, r3
 8008fc0:	2b21      	cmp	r3, #33	@ 0x21
 8008fc2:	d108      	bne.n	8008fd6 <UART_DMAError+0x46>
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d005      	beq.n	8008fd6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008fd0:	68b8      	ldr	r0, [r7, #8]
 8008fd2:	f000 f927 	bl	8009224 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	695b      	ldr	r3, [r3, #20]
 8008fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fe0:	2b40      	cmp	r3, #64	@ 0x40
 8008fe2:	bf0c      	ite	eq
 8008fe4:	2301      	moveq	r3, #1
 8008fe6:	2300      	movne	r3, #0
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	2b22      	cmp	r3, #34	@ 0x22
 8008ff6:	d108      	bne.n	800900a <UART_DMAError+0x7a>
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d005      	beq.n	800900a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	2200      	movs	r2, #0
 8009002:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009004:	68b8      	ldr	r0, [r7, #8]
 8009006:	f000 f935 	bl	8009274 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800900e:	f043 0210 	orr.w	r2, r3, #16
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009016:	68b8      	ldr	r0, [r7, #8]
 8009018:	f7f9 ff85 	bl	8002f26 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800901c:	bf00      	nop
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b086      	sub	sp, #24
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	603b      	str	r3, [r7, #0]
 8009030:	4613      	mov	r3, r2
 8009032:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009034:	e03b      	b.n	80090ae <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009036:	6a3b      	ldr	r3, [r7, #32]
 8009038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800903c:	d037      	beq.n	80090ae <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800903e:	f7fa fded 	bl	8003c1c <HAL_GetTick>
 8009042:	4602      	mov	r2, r0
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	6a3a      	ldr	r2, [r7, #32]
 800904a:	429a      	cmp	r2, r3
 800904c:	d302      	bcc.n	8009054 <UART_WaitOnFlagUntilTimeout+0x30>
 800904e:	6a3b      	ldr	r3, [r7, #32]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d101      	bne.n	8009058 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009054:	2303      	movs	r3, #3
 8009056:	e03a      	b.n	80090ce <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	68db      	ldr	r3, [r3, #12]
 800905e:	f003 0304 	and.w	r3, r3, #4
 8009062:	2b00      	cmp	r3, #0
 8009064:	d023      	beq.n	80090ae <UART_WaitOnFlagUntilTimeout+0x8a>
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	2b80      	cmp	r3, #128	@ 0x80
 800906a:	d020      	beq.n	80090ae <UART_WaitOnFlagUntilTimeout+0x8a>
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	2b40      	cmp	r3, #64	@ 0x40
 8009070:	d01d      	beq.n	80090ae <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f003 0308 	and.w	r3, r3, #8
 800907c:	2b08      	cmp	r3, #8
 800907e:	d116      	bne.n	80090ae <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009080:	2300      	movs	r3, #0
 8009082:	617b      	str	r3, [r7, #20]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	617b      	str	r3, [r7, #20]
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	617b      	str	r3, [r7, #20]
 8009094:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009096:	68f8      	ldr	r0, [r7, #12]
 8009098:	f000 f8ec 	bl	8009274 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2208      	movs	r2, #8
 80090a0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2200      	movs	r2, #0
 80090a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	e00f      	b.n	80090ce <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	4013      	ands	r3, r2
 80090b8:	68ba      	ldr	r2, [r7, #8]
 80090ba:	429a      	cmp	r2, r3
 80090bc:	bf0c      	ite	eq
 80090be:	2301      	moveq	r3, #1
 80090c0:	2300      	movne	r3, #0
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	461a      	mov	r2, r3
 80090c6:	79fb      	ldrb	r3, [r7, #7]
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d0b4      	beq.n	8009036 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3718      	adds	r7, #24
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
	...

080090d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b098      	sub	sp, #96	@ 0x60
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	4613      	mov	r3, r2
 80090e4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80090e6:	68ba      	ldr	r2, [r7, #8]
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	88fa      	ldrh	r2, [r7, #6]
 80090f0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2200      	movs	r2, #0
 80090f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2222      	movs	r2, #34	@ 0x22
 80090fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009104:	4a44      	ldr	r2, [pc, #272]	@ (8009218 <UART_Start_Receive_DMA+0x140>)
 8009106:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800910c:	4a43      	ldr	r2, [pc, #268]	@ (800921c <UART_Start_Receive_DMA+0x144>)
 800910e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009114:	4a42      	ldr	r2, [pc, #264]	@ (8009220 <UART_Start_Receive_DMA+0x148>)
 8009116:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800911c:	2200      	movs	r2, #0
 800911e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009120:	f107 0308 	add.w	r3, r7, #8
 8009124:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	3304      	adds	r3, #4
 8009130:	4619      	mov	r1, r3
 8009132:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	88fb      	ldrh	r3, [r7, #6]
 8009138:	f7fa ff0c 	bl	8003f54 <HAL_DMA_Start_IT>
 800913c:	4603      	mov	r3, r0
 800913e:	2b00      	cmp	r3, #0
 8009140:	d008      	beq.n	8009154 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2210      	movs	r2, #16
 8009146:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2220      	movs	r2, #32
 800914c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	e05d      	b.n	8009210 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009154:	2300      	movs	r3, #0
 8009156:	613b      	str	r3, [r7, #16]
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	613b      	str	r3, [r7, #16]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	685b      	ldr	r3, [r3, #4]
 8009166:	613b      	str	r3, [r7, #16]
 8009168:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d019      	beq.n	80091a6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	330c      	adds	r3, #12
 8009178:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800917c:	e853 3f00 	ldrex	r3, [r3]
 8009180:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009184:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009188:	65bb      	str	r3, [r7, #88]	@ 0x58
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	330c      	adds	r3, #12
 8009190:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009192:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009194:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009196:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009198:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800919a:	e841 2300 	strex	r3, r2, [r1]
 800919e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80091a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1e5      	bne.n	8009172 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	3314      	adds	r3, #20
 80091ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b0:	e853 3f00 	ldrex	r3, [r3]
 80091b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091b8:	f043 0301 	orr.w	r3, r3, #1
 80091bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	3314      	adds	r3, #20
 80091c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80091c6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80091c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80091cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091ce:	e841 2300 	strex	r3, r2, [r1]
 80091d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80091d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1e5      	bne.n	80091a6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	3314      	adds	r3, #20
 80091e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e2:	69bb      	ldr	r3, [r7, #24]
 80091e4:	e853 3f00 	ldrex	r3, [r3]
 80091e8:	617b      	str	r3, [r7, #20]
   return(result);
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	3314      	adds	r3, #20
 80091f8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80091fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80091fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091fe:	6a39      	ldr	r1, [r7, #32]
 8009200:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009202:	e841 2300 	strex	r3, r2, [r1]
 8009206:	61fb      	str	r3, [r7, #28]
   return(result);
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1e5      	bne.n	80091da <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800920e:	2300      	movs	r3, #0
}
 8009210:	4618      	mov	r0, r3
 8009212:	3760      	adds	r7, #96	@ 0x60
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}
 8009218:	08008e29 	.word	0x08008e29
 800921c:	08008f55 	.word	0x08008f55
 8009220:	08008f91 	.word	0x08008f91

08009224 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009224:	b480      	push	{r7}
 8009226:	b089      	sub	sp, #36	@ 0x24
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	330c      	adds	r3, #12
 8009232:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	e853 3f00 	ldrex	r3, [r3]
 800923a:	60bb      	str	r3, [r7, #8]
   return(result);
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009242:	61fb      	str	r3, [r7, #28]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	330c      	adds	r3, #12
 800924a:	69fa      	ldr	r2, [r7, #28]
 800924c:	61ba      	str	r2, [r7, #24]
 800924e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009250:	6979      	ldr	r1, [r7, #20]
 8009252:	69ba      	ldr	r2, [r7, #24]
 8009254:	e841 2300 	strex	r3, r2, [r1]
 8009258:	613b      	str	r3, [r7, #16]
   return(result);
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d1e5      	bne.n	800922c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2220      	movs	r2, #32
 8009264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009268:	bf00      	nop
 800926a:	3724      	adds	r7, #36	@ 0x24
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009274:	b480      	push	{r7}
 8009276:	b095      	sub	sp, #84	@ 0x54
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	330c      	adds	r3, #12
 8009282:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009286:	e853 3f00 	ldrex	r3, [r3]
 800928a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800928c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009292:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	330c      	adds	r3, #12
 800929a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800929c:	643a      	str	r2, [r7, #64]	@ 0x40
 800929e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80092a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80092a4:	e841 2300 	strex	r3, r2, [r1]
 80092a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80092aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d1e5      	bne.n	800927c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	3314      	adds	r3, #20
 80092b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b8:	6a3b      	ldr	r3, [r7, #32]
 80092ba:	e853 3f00 	ldrex	r3, [r3]
 80092be:	61fb      	str	r3, [r7, #28]
   return(result);
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	f023 0301 	bic.w	r3, r3, #1
 80092c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	3314      	adds	r3, #20
 80092ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80092d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092d8:	e841 2300 	strex	r3, r2, [r1]
 80092dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80092de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d1e5      	bne.n	80092b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d119      	bne.n	8009320 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	330c      	adds	r3, #12
 80092f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	e853 3f00 	ldrex	r3, [r3]
 80092fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	f023 0310 	bic.w	r3, r3, #16
 8009302:	647b      	str	r3, [r7, #68]	@ 0x44
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	330c      	adds	r3, #12
 800930a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800930c:	61ba      	str	r2, [r7, #24]
 800930e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009310:	6979      	ldr	r1, [r7, #20]
 8009312:	69ba      	ldr	r2, [r7, #24]
 8009314:	e841 2300 	strex	r3, r2, [r1]
 8009318:	613b      	str	r3, [r7, #16]
   return(result);
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d1e5      	bne.n	80092ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2220      	movs	r2, #32
 8009324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800932e:	bf00      	nop
 8009330:	3754      	adds	r7, #84	@ 0x54
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr

0800933a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800933a:	b580      	push	{r7, lr}
 800933c:	b084      	sub	sp, #16
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009346:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800934e:	68f8      	ldr	r0, [r7, #12]
 8009350:	f7f9 fde9 	bl	8002f26 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009354:	bf00      	nop
 8009356:	3710      	adds	r7, #16
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800935c:	b480      	push	{r7}
 800935e:	b085      	sub	sp, #20
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800936a:	b2db      	uxtb	r3, r3
 800936c:	2b21      	cmp	r3, #33	@ 0x21
 800936e:	d13e      	bne.n	80093ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	689b      	ldr	r3, [r3, #8]
 8009374:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009378:	d114      	bne.n	80093a4 <UART_Transmit_IT+0x48>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	691b      	ldr	r3, [r3, #16]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d110      	bne.n	80093a4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6a1b      	ldr	r3, [r3, #32]
 8009386:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	881b      	ldrh	r3, [r3, #0]
 800938c:	461a      	mov	r2, r3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009396:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6a1b      	ldr	r3, [r3, #32]
 800939c:	1c9a      	adds	r2, r3, #2
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	621a      	str	r2, [r3, #32]
 80093a2:	e008      	b.n	80093b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6a1b      	ldr	r3, [r3, #32]
 80093a8:	1c59      	adds	r1, r3, #1
 80093aa:	687a      	ldr	r2, [r7, #4]
 80093ac:	6211      	str	r1, [r2, #32]
 80093ae:	781a      	ldrb	r2, [r3, #0]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	3b01      	subs	r3, #1
 80093be:	b29b      	uxth	r3, r3
 80093c0:	687a      	ldr	r2, [r7, #4]
 80093c2:	4619      	mov	r1, r3
 80093c4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d10f      	bne.n	80093ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	68da      	ldr	r2, [r3, #12]
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80093d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	68da      	ldr	r2, [r3, #12]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80093e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80093ea:	2300      	movs	r3, #0
 80093ec:	e000      	b.n	80093f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80093ee:	2302      	movs	r3, #2
  }
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3714      	adds	r7, #20
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	68da      	ldr	r2, [r3, #12]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009412:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2220      	movs	r2, #32
 8009418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f7ff fced 	bl	8008dfc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009422:	2300      	movs	r3, #0
}
 8009424:	4618      	mov	r0, r3
 8009426:	3708      	adds	r7, #8
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b08c      	sub	sp, #48	@ 0x30
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009434:	2300      	movs	r3, #0
 8009436:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009438:	2300      	movs	r3, #0
 800943a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009442:	b2db      	uxtb	r3, r3
 8009444:	2b22      	cmp	r3, #34	@ 0x22
 8009446:	f040 80aa 	bne.w	800959e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	689b      	ldr	r3, [r3, #8]
 800944e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009452:	d115      	bne.n	8009480 <UART_Receive_IT+0x54>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	691b      	ldr	r3, [r3, #16]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d111      	bne.n	8009480 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009460:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	b29b      	uxth	r3, r3
 800946a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800946e:	b29a      	uxth	r2, r3
 8009470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009472:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009478:	1c9a      	adds	r2, r3, #2
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	629a      	str	r2, [r3, #40]	@ 0x28
 800947e:	e024      	b.n	80094ca <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009484:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800948e:	d007      	beq.n	80094a0 <UART_Receive_IT+0x74>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	689b      	ldr	r3, [r3, #8]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d10a      	bne.n	80094ae <UART_Receive_IT+0x82>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d106      	bne.n	80094ae <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	b2da      	uxtb	r2, r3
 80094a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094aa:	701a      	strb	r2, [r3, #0]
 80094ac:	e008      	b.n	80094c0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	685b      	ldr	r3, [r3, #4]
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094ba:	b2da      	uxtb	r2, r3
 80094bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094be:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c4:	1c5a      	adds	r2, r3, #1
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80094ce:	b29b      	uxth	r3, r3
 80094d0:	3b01      	subs	r3, #1
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	687a      	ldr	r2, [r7, #4]
 80094d6:	4619      	mov	r1, r3
 80094d8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d15d      	bne.n	800959a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	68da      	ldr	r2, [r3, #12]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	f022 0220 	bic.w	r2, r2, #32
 80094ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	68da      	ldr	r2, [r3, #12]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	695a      	ldr	r2, [r3, #20]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f022 0201 	bic.w	r2, r2, #1
 800950c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2220      	movs	r2, #32
 8009512:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2200      	movs	r2, #0
 800951a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009520:	2b01      	cmp	r3, #1
 8009522:	d135      	bne.n	8009590 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2200      	movs	r2, #0
 8009528:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	330c      	adds	r3, #12
 8009530:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	e853 3f00 	ldrex	r3, [r3]
 8009538:	613b      	str	r3, [r7, #16]
   return(result);
 800953a:	693b      	ldr	r3, [r7, #16]
 800953c:	f023 0310 	bic.w	r3, r3, #16
 8009540:	627b      	str	r3, [r7, #36]	@ 0x24
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	330c      	adds	r3, #12
 8009548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800954a:	623a      	str	r2, [r7, #32]
 800954c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954e:	69f9      	ldr	r1, [r7, #28]
 8009550:	6a3a      	ldr	r2, [r7, #32]
 8009552:	e841 2300 	strex	r3, r2, [r1]
 8009556:	61bb      	str	r3, [r7, #24]
   return(result);
 8009558:	69bb      	ldr	r3, [r7, #24]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d1e5      	bne.n	800952a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f003 0310 	and.w	r3, r3, #16
 8009568:	2b10      	cmp	r3, #16
 800956a:	d10a      	bne.n	8009582 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800956c:	2300      	movs	r3, #0
 800956e:	60fb      	str	r3, [r7, #12]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	60fb      	str	r3, [r7, #12]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	60fb      	str	r3, [r7, #12]
 8009580:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009586:	4619      	mov	r1, r3
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f7ff fc41 	bl	8008e10 <HAL_UARTEx_RxEventCallback>
 800958e:	e002      	b.n	8009596 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f7f9 fcba 	bl	8002f0a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009596:	2300      	movs	r3, #0
 8009598:	e002      	b.n	80095a0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800959a:	2300      	movs	r3, #0
 800959c:	e000      	b.n	80095a0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800959e:	2302      	movs	r3, #2
  }
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3730      	adds	r7, #48	@ 0x30
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80095a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095ac:	b0c0      	sub	sp, #256	@ 0x100
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80095b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	691b      	ldr	r3, [r3, #16]
 80095bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80095c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095c4:	68d9      	ldr	r1, [r3, #12]
 80095c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	ea40 0301 	orr.w	r3, r0, r1
 80095d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80095d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095d6:	689a      	ldr	r2, [r3, #8]
 80095d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095dc:	691b      	ldr	r3, [r3, #16]
 80095de:	431a      	orrs	r2, r3
 80095e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095e4:	695b      	ldr	r3, [r3, #20]
 80095e6:	431a      	orrs	r2, r3
 80095e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095ec:	69db      	ldr	r3, [r3, #28]
 80095ee:	4313      	orrs	r3, r2
 80095f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80095f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	68db      	ldr	r3, [r3, #12]
 80095fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009600:	f021 010c 	bic.w	r1, r1, #12
 8009604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009608:	681a      	ldr	r2, [r3, #0]
 800960a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800960e:	430b      	orrs	r3, r1
 8009610:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	695b      	ldr	r3, [r3, #20]
 800961a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800961e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009622:	6999      	ldr	r1, [r3, #24]
 8009624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	ea40 0301 	orr.w	r3, r0, r1
 800962e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	4b8f      	ldr	r3, [pc, #572]	@ (8009874 <UART_SetConfig+0x2cc>)
 8009638:	429a      	cmp	r2, r3
 800963a:	d005      	beq.n	8009648 <UART_SetConfig+0xa0>
 800963c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009640:	681a      	ldr	r2, [r3, #0]
 8009642:	4b8d      	ldr	r3, [pc, #564]	@ (8009878 <UART_SetConfig+0x2d0>)
 8009644:	429a      	cmp	r2, r3
 8009646:	d104      	bne.n	8009652 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009648:	f7fd fa5e 	bl	8006b08 <HAL_RCC_GetPCLK2Freq>
 800964c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009650:	e003      	b.n	800965a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009652:	f7fd fa45 	bl	8006ae0 <HAL_RCC_GetPCLK1Freq>
 8009656:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800965a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800965e:	69db      	ldr	r3, [r3, #28]
 8009660:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009664:	f040 810c 	bne.w	8009880 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009668:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800966c:	2200      	movs	r2, #0
 800966e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009672:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009676:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800967a:	4622      	mov	r2, r4
 800967c:	462b      	mov	r3, r5
 800967e:	1891      	adds	r1, r2, r2
 8009680:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009682:	415b      	adcs	r3, r3
 8009684:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009686:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800968a:	4621      	mov	r1, r4
 800968c:	eb12 0801 	adds.w	r8, r2, r1
 8009690:	4629      	mov	r1, r5
 8009692:	eb43 0901 	adc.w	r9, r3, r1
 8009696:	f04f 0200 	mov.w	r2, #0
 800969a:	f04f 0300 	mov.w	r3, #0
 800969e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80096a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80096a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80096aa:	4690      	mov	r8, r2
 80096ac:	4699      	mov	r9, r3
 80096ae:	4623      	mov	r3, r4
 80096b0:	eb18 0303 	adds.w	r3, r8, r3
 80096b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80096b8:	462b      	mov	r3, r5
 80096ba:	eb49 0303 	adc.w	r3, r9, r3
 80096be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80096c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096c6:	685b      	ldr	r3, [r3, #4]
 80096c8:	2200      	movs	r2, #0
 80096ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80096ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80096d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80096d6:	460b      	mov	r3, r1
 80096d8:	18db      	adds	r3, r3, r3
 80096da:	653b      	str	r3, [r7, #80]	@ 0x50
 80096dc:	4613      	mov	r3, r2
 80096de:	eb42 0303 	adc.w	r3, r2, r3
 80096e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80096e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80096e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80096ec:	f7f7 fad4 	bl	8000c98 <__aeabi_uldivmod>
 80096f0:	4602      	mov	r2, r0
 80096f2:	460b      	mov	r3, r1
 80096f4:	4b61      	ldr	r3, [pc, #388]	@ (800987c <UART_SetConfig+0x2d4>)
 80096f6:	fba3 2302 	umull	r2, r3, r3, r2
 80096fa:	095b      	lsrs	r3, r3, #5
 80096fc:	011c      	lsls	r4, r3, #4
 80096fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009702:	2200      	movs	r2, #0
 8009704:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009708:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800970c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009710:	4642      	mov	r2, r8
 8009712:	464b      	mov	r3, r9
 8009714:	1891      	adds	r1, r2, r2
 8009716:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009718:	415b      	adcs	r3, r3
 800971a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800971c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009720:	4641      	mov	r1, r8
 8009722:	eb12 0a01 	adds.w	sl, r2, r1
 8009726:	4649      	mov	r1, r9
 8009728:	eb43 0b01 	adc.w	fp, r3, r1
 800972c:	f04f 0200 	mov.w	r2, #0
 8009730:	f04f 0300 	mov.w	r3, #0
 8009734:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009738:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800973c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009740:	4692      	mov	sl, r2
 8009742:	469b      	mov	fp, r3
 8009744:	4643      	mov	r3, r8
 8009746:	eb1a 0303 	adds.w	r3, sl, r3
 800974a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800974e:	464b      	mov	r3, r9
 8009750:	eb4b 0303 	adc.w	r3, fp, r3
 8009754:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009764:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009768:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800976c:	460b      	mov	r3, r1
 800976e:	18db      	adds	r3, r3, r3
 8009770:	643b      	str	r3, [r7, #64]	@ 0x40
 8009772:	4613      	mov	r3, r2
 8009774:	eb42 0303 	adc.w	r3, r2, r3
 8009778:	647b      	str	r3, [r7, #68]	@ 0x44
 800977a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800977e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009782:	f7f7 fa89 	bl	8000c98 <__aeabi_uldivmod>
 8009786:	4602      	mov	r2, r0
 8009788:	460b      	mov	r3, r1
 800978a:	4611      	mov	r1, r2
 800978c:	4b3b      	ldr	r3, [pc, #236]	@ (800987c <UART_SetConfig+0x2d4>)
 800978e:	fba3 2301 	umull	r2, r3, r3, r1
 8009792:	095b      	lsrs	r3, r3, #5
 8009794:	2264      	movs	r2, #100	@ 0x64
 8009796:	fb02 f303 	mul.w	r3, r2, r3
 800979a:	1acb      	subs	r3, r1, r3
 800979c:	00db      	lsls	r3, r3, #3
 800979e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80097a2:	4b36      	ldr	r3, [pc, #216]	@ (800987c <UART_SetConfig+0x2d4>)
 80097a4:	fba3 2302 	umull	r2, r3, r3, r2
 80097a8:	095b      	lsrs	r3, r3, #5
 80097aa:	005b      	lsls	r3, r3, #1
 80097ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80097b0:	441c      	add	r4, r3
 80097b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097b6:	2200      	movs	r2, #0
 80097b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80097bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80097c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80097c4:	4642      	mov	r2, r8
 80097c6:	464b      	mov	r3, r9
 80097c8:	1891      	adds	r1, r2, r2
 80097ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80097cc:	415b      	adcs	r3, r3
 80097ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80097d4:	4641      	mov	r1, r8
 80097d6:	1851      	adds	r1, r2, r1
 80097d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80097da:	4649      	mov	r1, r9
 80097dc:	414b      	adcs	r3, r1
 80097de:	637b      	str	r3, [r7, #52]	@ 0x34
 80097e0:	f04f 0200 	mov.w	r2, #0
 80097e4:	f04f 0300 	mov.w	r3, #0
 80097e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80097ec:	4659      	mov	r1, fp
 80097ee:	00cb      	lsls	r3, r1, #3
 80097f0:	4651      	mov	r1, sl
 80097f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80097f6:	4651      	mov	r1, sl
 80097f8:	00ca      	lsls	r2, r1, #3
 80097fa:	4610      	mov	r0, r2
 80097fc:	4619      	mov	r1, r3
 80097fe:	4603      	mov	r3, r0
 8009800:	4642      	mov	r2, r8
 8009802:	189b      	adds	r3, r3, r2
 8009804:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009808:	464b      	mov	r3, r9
 800980a:	460a      	mov	r2, r1
 800980c:	eb42 0303 	adc.w	r3, r2, r3
 8009810:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009818:	685b      	ldr	r3, [r3, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009820:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009824:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009828:	460b      	mov	r3, r1
 800982a:	18db      	adds	r3, r3, r3
 800982c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800982e:	4613      	mov	r3, r2
 8009830:	eb42 0303 	adc.w	r3, r2, r3
 8009834:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009836:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800983a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800983e:	f7f7 fa2b 	bl	8000c98 <__aeabi_uldivmod>
 8009842:	4602      	mov	r2, r0
 8009844:	460b      	mov	r3, r1
 8009846:	4b0d      	ldr	r3, [pc, #52]	@ (800987c <UART_SetConfig+0x2d4>)
 8009848:	fba3 1302 	umull	r1, r3, r3, r2
 800984c:	095b      	lsrs	r3, r3, #5
 800984e:	2164      	movs	r1, #100	@ 0x64
 8009850:	fb01 f303 	mul.w	r3, r1, r3
 8009854:	1ad3      	subs	r3, r2, r3
 8009856:	00db      	lsls	r3, r3, #3
 8009858:	3332      	adds	r3, #50	@ 0x32
 800985a:	4a08      	ldr	r2, [pc, #32]	@ (800987c <UART_SetConfig+0x2d4>)
 800985c:	fba2 2303 	umull	r2, r3, r2, r3
 8009860:	095b      	lsrs	r3, r3, #5
 8009862:	f003 0207 	and.w	r2, r3, #7
 8009866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	4422      	add	r2, r4
 800986e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009870:	e106      	b.n	8009a80 <UART_SetConfig+0x4d8>
 8009872:	bf00      	nop
 8009874:	40011000 	.word	0x40011000
 8009878:	40011400 	.word	0x40011400
 800987c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009880:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009884:	2200      	movs	r2, #0
 8009886:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800988a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800988e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009892:	4642      	mov	r2, r8
 8009894:	464b      	mov	r3, r9
 8009896:	1891      	adds	r1, r2, r2
 8009898:	6239      	str	r1, [r7, #32]
 800989a:	415b      	adcs	r3, r3
 800989c:	627b      	str	r3, [r7, #36]	@ 0x24
 800989e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80098a2:	4641      	mov	r1, r8
 80098a4:	1854      	adds	r4, r2, r1
 80098a6:	4649      	mov	r1, r9
 80098a8:	eb43 0501 	adc.w	r5, r3, r1
 80098ac:	f04f 0200 	mov.w	r2, #0
 80098b0:	f04f 0300 	mov.w	r3, #0
 80098b4:	00eb      	lsls	r3, r5, #3
 80098b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80098ba:	00e2      	lsls	r2, r4, #3
 80098bc:	4614      	mov	r4, r2
 80098be:	461d      	mov	r5, r3
 80098c0:	4643      	mov	r3, r8
 80098c2:	18e3      	adds	r3, r4, r3
 80098c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80098c8:	464b      	mov	r3, r9
 80098ca:	eb45 0303 	adc.w	r3, r5, r3
 80098ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80098d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	2200      	movs	r2, #0
 80098da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80098de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80098e2:	f04f 0200 	mov.w	r2, #0
 80098e6:	f04f 0300 	mov.w	r3, #0
 80098ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80098ee:	4629      	mov	r1, r5
 80098f0:	008b      	lsls	r3, r1, #2
 80098f2:	4621      	mov	r1, r4
 80098f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80098f8:	4621      	mov	r1, r4
 80098fa:	008a      	lsls	r2, r1, #2
 80098fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009900:	f7f7 f9ca 	bl	8000c98 <__aeabi_uldivmod>
 8009904:	4602      	mov	r2, r0
 8009906:	460b      	mov	r3, r1
 8009908:	4b60      	ldr	r3, [pc, #384]	@ (8009a8c <UART_SetConfig+0x4e4>)
 800990a:	fba3 2302 	umull	r2, r3, r3, r2
 800990e:	095b      	lsrs	r3, r3, #5
 8009910:	011c      	lsls	r4, r3, #4
 8009912:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009916:	2200      	movs	r2, #0
 8009918:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800991c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009920:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009924:	4642      	mov	r2, r8
 8009926:	464b      	mov	r3, r9
 8009928:	1891      	adds	r1, r2, r2
 800992a:	61b9      	str	r1, [r7, #24]
 800992c:	415b      	adcs	r3, r3
 800992e:	61fb      	str	r3, [r7, #28]
 8009930:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009934:	4641      	mov	r1, r8
 8009936:	1851      	adds	r1, r2, r1
 8009938:	6139      	str	r1, [r7, #16]
 800993a:	4649      	mov	r1, r9
 800993c:	414b      	adcs	r3, r1
 800993e:	617b      	str	r3, [r7, #20]
 8009940:	f04f 0200 	mov.w	r2, #0
 8009944:	f04f 0300 	mov.w	r3, #0
 8009948:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800994c:	4659      	mov	r1, fp
 800994e:	00cb      	lsls	r3, r1, #3
 8009950:	4651      	mov	r1, sl
 8009952:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009956:	4651      	mov	r1, sl
 8009958:	00ca      	lsls	r2, r1, #3
 800995a:	4610      	mov	r0, r2
 800995c:	4619      	mov	r1, r3
 800995e:	4603      	mov	r3, r0
 8009960:	4642      	mov	r2, r8
 8009962:	189b      	adds	r3, r3, r2
 8009964:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009968:	464b      	mov	r3, r9
 800996a:	460a      	mov	r2, r1
 800996c:	eb42 0303 	adc.w	r3, r2, r3
 8009970:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800997e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009980:	f04f 0200 	mov.w	r2, #0
 8009984:	f04f 0300 	mov.w	r3, #0
 8009988:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800998c:	4649      	mov	r1, r9
 800998e:	008b      	lsls	r3, r1, #2
 8009990:	4641      	mov	r1, r8
 8009992:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009996:	4641      	mov	r1, r8
 8009998:	008a      	lsls	r2, r1, #2
 800999a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800999e:	f7f7 f97b 	bl	8000c98 <__aeabi_uldivmod>
 80099a2:	4602      	mov	r2, r0
 80099a4:	460b      	mov	r3, r1
 80099a6:	4611      	mov	r1, r2
 80099a8:	4b38      	ldr	r3, [pc, #224]	@ (8009a8c <UART_SetConfig+0x4e4>)
 80099aa:	fba3 2301 	umull	r2, r3, r3, r1
 80099ae:	095b      	lsrs	r3, r3, #5
 80099b0:	2264      	movs	r2, #100	@ 0x64
 80099b2:	fb02 f303 	mul.w	r3, r2, r3
 80099b6:	1acb      	subs	r3, r1, r3
 80099b8:	011b      	lsls	r3, r3, #4
 80099ba:	3332      	adds	r3, #50	@ 0x32
 80099bc:	4a33      	ldr	r2, [pc, #204]	@ (8009a8c <UART_SetConfig+0x4e4>)
 80099be:	fba2 2303 	umull	r2, r3, r2, r3
 80099c2:	095b      	lsrs	r3, r3, #5
 80099c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80099c8:	441c      	add	r4, r3
 80099ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099ce:	2200      	movs	r2, #0
 80099d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80099d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80099d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80099d8:	4642      	mov	r2, r8
 80099da:	464b      	mov	r3, r9
 80099dc:	1891      	adds	r1, r2, r2
 80099de:	60b9      	str	r1, [r7, #8]
 80099e0:	415b      	adcs	r3, r3
 80099e2:	60fb      	str	r3, [r7, #12]
 80099e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80099e8:	4641      	mov	r1, r8
 80099ea:	1851      	adds	r1, r2, r1
 80099ec:	6039      	str	r1, [r7, #0]
 80099ee:	4649      	mov	r1, r9
 80099f0:	414b      	adcs	r3, r1
 80099f2:	607b      	str	r3, [r7, #4]
 80099f4:	f04f 0200 	mov.w	r2, #0
 80099f8:	f04f 0300 	mov.w	r3, #0
 80099fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009a00:	4659      	mov	r1, fp
 8009a02:	00cb      	lsls	r3, r1, #3
 8009a04:	4651      	mov	r1, sl
 8009a06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a0a:	4651      	mov	r1, sl
 8009a0c:	00ca      	lsls	r2, r1, #3
 8009a0e:	4610      	mov	r0, r2
 8009a10:	4619      	mov	r1, r3
 8009a12:	4603      	mov	r3, r0
 8009a14:	4642      	mov	r2, r8
 8009a16:	189b      	adds	r3, r3, r2
 8009a18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a1a:	464b      	mov	r3, r9
 8009a1c:	460a      	mov	r2, r1
 8009a1e:	eb42 0303 	adc.w	r3, r2, r3
 8009a22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009a30:	f04f 0200 	mov.w	r2, #0
 8009a34:	f04f 0300 	mov.w	r3, #0
 8009a38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009a3c:	4649      	mov	r1, r9
 8009a3e:	008b      	lsls	r3, r1, #2
 8009a40:	4641      	mov	r1, r8
 8009a42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a46:	4641      	mov	r1, r8
 8009a48:	008a      	lsls	r2, r1, #2
 8009a4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009a4e:	f7f7 f923 	bl	8000c98 <__aeabi_uldivmod>
 8009a52:	4602      	mov	r2, r0
 8009a54:	460b      	mov	r3, r1
 8009a56:	4b0d      	ldr	r3, [pc, #52]	@ (8009a8c <UART_SetConfig+0x4e4>)
 8009a58:	fba3 1302 	umull	r1, r3, r3, r2
 8009a5c:	095b      	lsrs	r3, r3, #5
 8009a5e:	2164      	movs	r1, #100	@ 0x64
 8009a60:	fb01 f303 	mul.w	r3, r1, r3
 8009a64:	1ad3      	subs	r3, r2, r3
 8009a66:	011b      	lsls	r3, r3, #4
 8009a68:	3332      	adds	r3, #50	@ 0x32
 8009a6a:	4a08      	ldr	r2, [pc, #32]	@ (8009a8c <UART_SetConfig+0x4e4>)
 8009a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8009a70:	095b      	lsrs	r3, r3, #5
 8009a72:	f003 020f 	and.w	r2, r3, #15
 8009a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4422      	add	r2, r4
 8009a7e:	609a      	str	r2, [r3, #8]
}
 8009a80:	bf00      	nop
 8009a82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009a86:	46bd      	mov	sp, r7
 8009a88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a8c:	51eb851f 	.word	0x51eb851f

08009a90 <__NVIC_SetPriority>:
{
 8009a90:	b480      	push	{r7}
 8009a92:	b083      	sub	sp, #12
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	4603      	mov	r3, r0
 8009a98:	6039      	str	r1, [r7, #0]
 8009a9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	db0a      	blt.n	8009aba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	b2da      	uxtb	r2, r3
 8009aa8:	490c      	ldr	r1, [pc, #48]	@ (8009adc <__NVIC_SetPriority+0x4c>)
 8009aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009aae:	0112      	lsls	r2, r2, #4
 8009ab0:	b2d2      	uxtb	r2, r2
 8009ab2:	440b      	add	r3, r1
 8009ab4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009ab8:	e00a      	b.n	8009ad0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	b2da      	uxtb	r2, r3
 8009abe:	4908      	ldr	r1, [pc, #32]	@ (8009ae0 <__NVIC_SetPriority+0x50>)
 8009ac0:	79fb      	ldrb	r3, [r7, #7]
 8009ac2:	f003 030f 	and.w	r3, r3, #15
 8009ac6:	3b04      	subs	r3, #4
 8009ac8:	0112      	lsls	r2, r2, #4
 8009aca:	b2d2      	uxtb	r2, r2
 8009acc:	440b      	add	r3, r1
 8009ace:	761a      	strb	r2, [r3, #24]
}
 8009ad0:	bf00      	nop
 8009ad2:	370c      	adds	r7, #12
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr
 8009adc:	e000e100 	.word	0xe000e100
 8009ae0:	e000ed00 	.word	0xe000ed00

08009ae4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009ae8:	4b05      	ldr	r3, [pc, #20]	@ (8009b00 <SysTick_Handler+0x1c>)
 8009aea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009aec:	f002 fa6a 	bl	800bfc4 <xTaskGetSchedulerState>
 8009af0:	4603      	mov	r3, r0
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d001      	beq.n	8009afa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009af6:	f003 f95f 	bl	800cdb8 <xPortSysTickHandler>
  }
}
 8009afa:	bf00      	nop
 8009afc:	bd80      	pop	{r7, pc}
 8009afe:	bf00      	nop
 8009b00:	e000e010 	.word	0xe000e010

08009b04 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009b04:	b580      	push	{r7, lr}
 8009b06:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009b08:	2100      	movs	r1, #0
 8009b0a:	f06f 0004 	mvn.w	r0, #4
 8009b0e:	f7ff ffbf 	bl	8009a90 <__NVIC_SetPriority>
#endif
}
 8009b12:	bf00      	nop
 8009b14:	bd80      	pop	{r7, pc}
	...

08009b18 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009b18:	b480      	push	{r7}
 8009b1a:	b083      	sub	sp, #12
 8009b1c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b1e:	f3ef 8305 	mrs	r3, IPSR
 8009b22:	603b      	str	r3, [r7, #0]
  return(result);
 8009b24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d003      	beq.n	8009b32 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009b2a:	f06f 0305 	mvn.w	r3, #5
 8009b2e:	607b      	str	r3, [r7, #4]
 8009b30:	e00c      	b.n	8009b4c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009b32:	4b0a      	ldr	r3, [pc, #40]	@ (8009b5c <osKernelInitialize+0x44>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d105      	bne.n	8009b46 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009b3a:	4b08      	ldr	r3, [pc, #32]	@ (8009b5c <osKernelInitialize+0x44>)
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009b40:	2300      	movs	r3, #0
 8009b42:	607b      	str	r3, [r7, #4]
 8009b44:	e002      	b.n	8009b4c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009b46:	f04f 33ff 	mov.w	r3, #4294967295
 8009b4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009b4c:	687b      	ldr	r3, [r7, #4]
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	370c      	adds	r7, #12
 8009b52:	46bd      	mov	sp, r7
 8009b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop
 8009b5c:	20000b94 	.word	0x20000b94

08009b60 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b082      	sub	sp, #8
 8009b64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b66:	f3ef 8305 	mrs	r3, IPSR
 8009b6a:	603b      	str	r3, [r7, #0]
  return(result);
 8009b6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d003      	beq.n	8009b7a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009b72:	f06f 0305 	mvn.w	r3, #5
 8009b76:	607b      	str	r3, [r7, #4]
 8009b78:	e010      	b.n	8009b9c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8009ba8 <osKernelStart+0x48>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	2b01      	cmp	r3, #1
 8009b80:	d109      	bne.n	8009b96 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009b82:	f7ff ffbf 	bl	8009b04 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009b86:	4b08      	ldr	r3, [pc, #32]	@ (8009ba8 <osKernelStart+0x48>)
 8009b88:	2202      	movs	r2, #2
 8009b8a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009b8c:	f001 fdb6 	bl	800b6fc <vTaskStartScheduler>
      stat = osOK;
 8009b90:	2300      	movs	r3, #0
 8009b92:	607b      	str	r3, [r7, #4]
 8009b94:	e002      	b.n	8009b9c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009b96:	f04f 33ff 	mov.w	r3, #4294967295
 8009b9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009b9c:	687b      	ldr	r3, [r7, #4]
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3708      	adds	r7, #8
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}
 8009ba6:	bf00      	nop
 8009ba8:	20000b94 	.word	0x20000b94

08009bac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b08e      	sub	sp, #56	@ 0x38
 8009bb0:	af04      	add	r7, sp, #16
 8009bb2:	60f8      	str	r0, [r7, #12]
 8009bb4:	60b9      	str	r1, [r7, #8]
 8009bb6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009bbc:	f3ef 8305 	mrs	r3, IPSR
 8009bc0:	617b      	str	r3, [r7, #20]
  return(result);
 8009bc2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d17e      	bne.n	8009cc6 <osThreadNew+0x11a>
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d07b      	beq.n	8009cc6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009bce:	2380      	movs	r3, #128	@ 0x80
 8009bd0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009bd2:	2318      	movs	r3, #24
 8009bd4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009bda:	f04f 33ff 	mov.w	r3, #4294967295
 8009bde:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d045      	beq.n	8009c72 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d002      	beq.n	8009bf4 <osThreadNew+0x48>
        name = attr->name;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	699b      	ldr	r3, [r3, #24]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d002      	beq.n	8009c02 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	699b      	ldr	r3, [r3, #24]
 8009c00:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009c02:	69fb      	ldr	r3, [r7, #28]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d008      	beq.n	8009c1a <osThreadNew+0x6e>
 8009c08:	69fb      	ldr	r3, [r7, #28]
 8009c0a:	2b38      	cmp	r3, #56	@ 0x38
 8009c0c:	d805      	bhi.n	8009c1a <osThreadNew+0x6e>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	f003 0301 	and.w	r3, r3, #1
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d001      	beq.n	8009c1e <osThreadNew+0x72>
        return (NULL);
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	e054      	b.n	8009cc8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	695b      	ldr	r3, [r3, #20]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d003      	beq.n	8009c2e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	695b      	ldr	r3, [r3, #20]
 8009c2a:	089b      	lsrs	r3, r3, #2
 8009c2c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	689b      	ldr	r3, [r3, #8]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d00e      	beq.n	8009c54 <osThreadNew+0xa8>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	68db      	ldr	r3, [r3, #12]
 8009c3a:	2ba7      	cmp	r3, #167	@ 0xa7
 8009c3c:	d90a      	bls.n	8009c54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d006      	beq.n	8009c54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	695b      	ldr	r3, [r3, #20]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d002      	beq.n	8009c54 <osThreadNew+0xa8>
        mem = 1;
 8009c4e:	2301      	movs	r3, #1
 8009c50:	61bb      	str	r3, [r7, #24]
 8009c52:	e010      	b.n	8009c76 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d10c      	bne.n	8009c76 <osThreadNew+0xca>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	68db      	ldr	r3, [r3, #12]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d108      	bne.n	8009c76 <osThreadNew+0xca>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	691b      	ldr	r3, [r3, #16]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d104      	bne.n	8009c76 <osThreadNew+0xca>
          mem = 0;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	61bb      	str	r3, [r7, #24]
 8009c70:	e001      	b.n	8009c76 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009c72:	2300      	movs	r3, #0
 8009c74:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009c76:	69bb      	ldr	r3, [r7, #24]
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d110      	bne.n	8009c9e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009c84:	9202      	str	r2, [sp, #8]
 8009c86:	9301      	str	r3, [sp, #4]
 8009c88:	69fb      	ldr	r3, [r7, #28]
 8009c8a:	9300      	str	r3, [sp, #0]
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	6a3a      	ldr	r2, [r7, #32]
 8009c90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009c92:	68f8      	ldr	r0, [r7, #12]
 8009c94:	f001 fb3e 	bl	800b314 <xTaskCreateStatic>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	613b      	str	r3, [r7, #16]
 8009c9c:	e013      	b.n	8009cc6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009c9e:	69bb      	ldr	r3, [r7, #24]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d110      	bne.n	8009cc6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009ca4:	6a3b      	ldr	r3, [r7, #32]
 8009ca6:	b29a      	uxth	r2, r3
 8009ca8:	f107 0310 	add.w	r3, r7, #16
 8009cac:	9301      	str	r3, [sp, #4]
 8009cae:	69fb      	ldr	r3, [r7, #28]
 8009cb0:	9300      	str	r3, [sp, #0]
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009cb6:	68f8      	ldr	r0, [r7, #12]
 8009cb8:	f001 fb8c 	bl	800b3d4 <xTaskCreate>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d001      	beq.n	8009cc6 <osThreadNew+0x11a>
            hTask = NULL;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009cc6:	693b      	ldr	r3, [r7, #16]
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3728      	adds	r7, #40	@ 0x28
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b084      	sub	sp, #16
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009cd8:	f3ef 8305 	mrs	r3, IPSR
 8009cdc:	60bb      	str	r3, [r7, #8]
  return(result);
 8009cde:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d003      	beq.n	8009cec <osDelay+0x1c>
    stat = osErrorISR;
 8009ce4:	f06f 0305 	mvn.w	r3, #5
 8009ce8:	60fb      	str	r3, [r7, #12]
 8009cea:	e007      	b.n	8009cfc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009cec:	2300      	movs	r3, #0
 8009cee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d002      	beq.n	8009cfc <osDelay+0x2c>
      vTaskDelay(ticks);
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f001 fcca 	bl	800b690 <vTaskDelay>
    }
  }

  return (stat);
 8009cfc:	68fb      	ldr	r3, [r7, #12]
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}

08009d06 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b08a      	sub	sp, #40	@ 0x28
 8009d0a:	af02      	add	r7, sp, #8
 8009d0c:	60f8      	str	r0, [r7, #12]
 8009d0e:	60b9      	str	r1, [r7, #8]
 8009d10:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009d12:	2300      	movs	r3, #0
 8009d14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d16:	f3ef 8305 	mrs	r3, IPSR
 8009d1a:	613b      	str	r3, [r7, #16]
  return(result);
 8009d1c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d175      	bne.n	8009e0e <osSemaphoreNew+0x108>
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d072      	beq.n	8009e0e <osSemaphoreNew+0x108>
 8009d28:	68ba      	ldr	r2, [r7, #8]
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d86e      	bhi.n	8009e0e <osSemaphoreNew+0x108>
    mem = -1;
 8009d30:	f04f 33ff 	mov.w	r3, #4294967295
 8009d34:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d015      	beq.n	8009d68 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	689b      	ldr	r3, [r3, #8]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d006      	beq.n	8009d52 <osSemaphoreNew+0x4c>
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	2b4f      	cmp	r3, #79	@ 0x4f
 8009d4a:	d902      	bls.n	8009d52 <osSemaphoreNew+0x4c>
        mem = 1;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	61bb      	str	r3, [r7, #24]
 8009d50:	e00c      	b.n	8009d6c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	689b      	ldr	r3, [r3, #8]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d108      	bne.n	8009d6c <osSemaphoreNew+0x66>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	68db      	ldr	r3, [r3, #12]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d104      	bne.n	8009d6c <osSemaphoreNew+0x66>
          mem = 0;
 8009d62:	2300      	movs	r3, #0
 8009d64:	61bb      	str	r3, [r7, #24]
 8009d66:	e001      	b.n	8009d6c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009d6c:	69bb      	ldr	r3, [r7, #24]
 8009d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d72:	d04c      	beq.n	8009e0e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d128      	bne.n	8009dcc <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009d7a:	69bb      	ldr	r3, [r7, #24]
 8009d7c:	2b01      	cmp	r3, #1
 8009d7e:	d10a      	bne.n	8009d96 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	2203      	movs	r2, #3
 8009d86:	9200      	str	r2, [sp, #0]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	2100      	movs	r1, #0
 8009d8c:	2001      	movs	r0, #1
 8009d8e:	f000 faff 	bl	800a390 <xQueueGenericCreateStatic>
 8009d92:	61f8      	str	r0, [r7, #28]
 8009d94:	e005      	b.n	8009da2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8009d96:	2203      	movs	r2, #3
 8009d98:	2100      	movs	r1, #0
 8009d9a:	2001      	movs	r0, #1
 8009d9c:	f000 fb75 	bl	800a48a <xQueueGenericCreate>
 8009da0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009da2:	69fb      	ldr	r3, [r7, #28]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d022      	beq.n	8009dee <osSemaphoreNew+0xe8>
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d01f      	beq.n	8009dee <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009dae:	2300      	movs	r3, #0
 8009db0:	2200      	movs	r2, #0
 8009db2:	2100      	movs	r1, #0
 8009db4:	69f8      	ldr	r0, [r7, #28]
 8009db6:	f000 fc35 	bl	800a624 <xQueueGenericSend>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	d016      	beq.n	8009dee <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009dc0:	69f8      	ldr	r0, [r7, #28]
 8009dc2:	f001 f8d3 	bl	800af6c <vQueueDelete>
            hSemaphore = NULL;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	61fb      	str	r3, [r7, #28]
 8009dca:	e010      	b.n	8009dee <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009dcc:	69bb      	ldr	r3, [r7, #24]
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d108      	bne.n	8009de4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	68b9      	ldr	r1, [r7, #8]
 8009dda:	68f8      	ldr	r0, [r7, #12]
 8009ddc:	f000 fbb3 	bl	800a546 <xQueueCreateCountingSemaphoreStatic>
 8009de0:	61f8      	str	r0, [r7, #28]
 8009de2:	e004      	b.n	8009dee <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009de4:	68b9      	ldr	r1, [r7, #8]
 8009de6:	68f8      	ldr	r0, [r7, #12]
 8009de8:	f000 fbe6 	bl	800a5b8 <xQueueCreateCountingSemaphore>
 8009dec:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009dee:	69fb      	ldr	r3, [r7, #28]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d00c      	beq.n	8009e0e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d003      	beq.n	8009e02 <osSemaphoreNew+0xfc>
          name = attr->name;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	617b      	str	r3, [r7, #20]
 8009e00:	e001      	b.n	8009e06 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009e02:	2300      	movs	r3, #0
 8009e04:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009e06:	6979      	ldr	r1, [r7, #20]
 8009e08:	69f8      	ldr	r0, [r7, #28]
 8009e0a:	f001 f9fb 	bl	800b204 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009e0e:	69fb      	ldr	r3, [r7, #28]
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3720      	adds	r7, #32
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}

08009e18 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b086      	sub	sp, #24
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009e26:	2300      	movs	r3, #0
 8009e28:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d103      	bne.n	8009e38 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009e30:	f06f 0303 	mvn.w	r3, #3
 8009e34:	617b      	str	r3, [r7, #20]
 8009e36:	e039      	b.n	8009eac <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e38:	f3ef 8305 	mrs	r3, IPSR
 8009e3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d022      	beq.n	8009e8a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d003      	beq.n	8009e52 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8009e4a:	f06f 0303 	mvn.w	r3, #3
 8009e4e:	617b      	str	r3, [r7, #20]
 8009e50:	e02c      	b.n	8009eac <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8009e52:	2300      	movs	r3, #0
 8009e54:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8009e56:	f107 0308 	add.w	r3, r7, #8
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	6938      	ldr	r0, [r7, #16]
 8009e60:	f001 f802 	bl	800ae68 <xQueueReceiveFromISR>
 8009e64:	4603      	mov	r3, r0
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d003      	beq.n	8009e72 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8009e6a:	f06f 0302 	mvn.w	r3, #2
 8009e6e:	617b      	str	r3, [r7, #20]
 8009e70:	e01c      	b.n	8009eac <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d019      	beq.n	8009eac <osSemaphoreAcquire+0x94>
 8009e78:	4b0f      	ldr	r3, [pc, #60]	@ (8009eb8 <osSemaphoreAcquire+0xa0>)
 8009e7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e7e:	601a      	str	r2, [r3, #0]
 8009e80:	f3bf 8f4f 	dsb	sy
 8009e84:	f3bf 8f6f 	isb	sy
 8009e88:	e010      	b.n	8009eac <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009e8a:	6839      	ldr	r1, [r7, #0]
 8009e8c:	6938      	ldr	r0, [r7, #16]
 8009e8e:	f000 fedb 	bl	800ac48 <xQueueSemaphoreTake>
 8009e92:	4603      	mov	r3, r0
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d009      	beq.n	8009eac <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d003      	beq.n	8009ea6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8009e9e:	f06f 0301 	mvn.w	r3, #1
 8009ea2:	617b      	str	r3, [r7, #20]
 8009ea4:	e002      	b.n	8009eac <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8009ea6:	f06f 0302 	mvn.w	r3, #2
 8009eaa:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009eac:	697b      	ldr	r3, [r7, #20]
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3718      	adds	r7, #24
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop
 8009eb8:	e000ed04 	.word	0xe000ed04

08009ebc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b086      	sub	sp, #24
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d103      	bne.n	8009eda <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8009ed2:	f06f 0303 	mvn.w	r3, #3
 8009ed6:	617b      	str	r3, [r7, #20]
 8009ed8:	e02c      	b.n	8009f34 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009eda:	f3ef 8305 	mrs	r3, IPSR
 8009ede:	60fb      	str	r3, [r7, #12]
  return(result);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d01a      	beq.n	8009f1c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009eea:	f107 0308 	add.w	r3, r7, #8
 8009eee:	4619      	mov	r1, r3
 8009ef0:	6938      	ldr	r0, [r7, #16]
 8009ef2:	f000 fd37 	bl	800a964 <xQueueGiveFromISR>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d003      	beq.n	8009f04 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8009efc:	f06f 0302 	mvn.w	r3, #2
 8009f00:	617b      	str	r3, [r7, #20]
 8009f02:	e017      	b.n	8009f34 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d014      	beq.n	8009f34 <osSemaphoreRelease+0x78>
 8009f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009f40 <osSemaphoreRelease+0x84>)
 8009f0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f10:	601a      	str	r2, [r3, #0]
 8009f12:	f3bf 8f4f 	dsb	sy
 8009f16:	f3bf 8f6f 	isb	sy
 8009f1a:	e00b      	b.n	8009f34 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	2200      	movs	r2, #0
 8009f20:	2100      	movs	r1, #0
 8009f22:	6938      	ldr	r0, [r7, #16]
 8009f24:	f000 fb7e 	bl	800a624 <xQueueGenericSend>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	d002      	beq.n	8009f34 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8009f2e:	f06f 0302 	mvn.w	r3, #2
 8009f32:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009f34:	697b      	ldr	r3, [r7, #20]
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3718      	adds	r7, #24
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	e000ed04 	.word	0xe000ed04

08009f44 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b08a      	sub	sp, #40	@ 0x28
 8009f48:	af02      	add	r7, sp, #8
 8009f4a:	60f8      	str	r0, [r7, #12]
 8009f4c:	60b9      	str	r1, [r7, #8]
 8009f4e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009f50:	2300      	movs	r3, #0
 8009f52:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f54:	f3ef 8305 	mrs	r3, IPSR
 8009f58:	613b      	str	r3, [r7, #16]
  return(result);
 8009f5a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d15f      	bne.n	800a020 <osMessageQueueNew+0xdc>
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d05c      	beq.n	800a020 <osMessageQueueNew+0xdc>
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d059      	beq.n	800a020 <osMessageQueueNew+0xdc>
    mem = -1;
 8009f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8009f70:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d029      	beq.n	8009fcc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d012      	beq.n	8009fa6 <osMessageQueueNew+0x62>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	2b4f      	cmp	r3, #79	@ 0x4f
 8009f86:	d90e      	bls.n	8009fa6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d00a      	beq.n	8009fa6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	695a      	ldr	r2, [r3, #20]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	68b9      	ldr	r1, [r7, #8]
 8009f98:	fb01 f303 	mul.w	r3, r1, r3
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d302      	bcc.n	8009fa6 <osMessageQueueNew+0x62>
        mem = 1;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	61bb      	str	r3, [r7, #24]
 8009fa4:	e014      	b.n	8009fd0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d110      	bne.n	8009fd0 <osMessageQueueNew+0x8c>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	68db      	ldr	r3, [r3, #12]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d10c      	bne.n	8009fd0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d108      	bne.n	8009fd0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	695b      	ldr	r3, [r3, #20]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d104      	bne.n	8009fd0 <osMessageQueueNew+0x8c>
          mem = 0;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	61bb      	str	r3, [r7, #24]
 8009fca:	e001      	b.n	8009fd0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009fd0:	69bb      	ldr	r3, [r7, #24]
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d10b      	bne.n	8009fee <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	691a      	ldr	r2, [r3, #16]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	689b      	ldr	r3, [r3, #8]
 8009fde:	2100      	movs	r1, #0
 8009fe0:	9100      	str	r1, [sp, #0]
 8009fe2:	68b9      	ldr	r1, [r7, #8]
 8009fe4:	68f8      	ldr	r0, [r7, #12]
 8009fe6:	f000 f9d3 	bl	800a390 <xQueueGenericCreateStatic>
 8009fea:	61f8      	str	r0, [r7, #28]
 8009fec:	e008      	b.n	800a000 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009fee:	69bb      	ldr	r3, [r7, #24]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d105      	bne.n	800a000 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	68b9      	ldr	r1, [r7, #8]
 8009ff8:	68f8      	ldr	r0, [r7, #12]
 8009ffa:	f000 fa46 	bl	800a48a <xQueueGenericCreate>
 8009ffe:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a000:	69fb      	ldr	r3, [r7, #28]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d00c      	beq.n	800a020 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d003      	beq.n	800a014 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	617b      	str	r3, [r7, #20]
 800a012:	e001      	b.n	800a018 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a014:	2300      	movs	r3, #0
 800a016:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a018:	6979      	ldr	r1, [r7, #20]
 800a01a:	69f8      	ldr	r0, [r7, #28]
 800a01c:	f001 f8f2 	bl	800b204 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a020:	69fb      	ldr	r3, [r7, #28]
}
 800a022:	4618      	mov	r0, r3
 800a024:	3720      	adds	r7, #32
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}
	...

0800a02c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b088      	sub	sp, #32
 800a030:	af00      	add	r7, sp, #0
 800a032:	60f8      	str	r0, [r7, #12]
 800a034:	60b9      	str	r1, [r7, #8]
 800a036:	603b      	str	r3, [r7, #0]
 800a038:	4613      	mov	r3, r2
 800a03a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a040:	2300      	movs	r3, #0
 800a042:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a044:	f3ef 8305 	mrs	r3, IPSR
 800a048:	617b      	str	r3, [r7, #20]
  return(result);
 800a04a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d028      	beq.n	800a0a2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a050:	69bb      	ldr	r3, [r7, #24]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d005      	beq.n	800a062 <osMessageQueuePut+0x36>
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d002      	beq.n	800a062 <osMessageQueuePut+0x36>
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d003      	beq.n	800a06a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800a062:	f06f 0303 	mvn.w	r3, #3
 800a066:	61fb      	str	r3, [r7, #28]
 800a068:	e038      	b.n	800a0dc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800a06a:	2300      	movs	r3, #0
 800a06c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a06e:	f107 0210 	add.w	r2, r7, #16
 800a072:	2300      	movs	r3, #0
 800a074:	68b9      	ldr	r1, [r7, #8]
 800a076:	69b8      	ldr	r0, [r7, #24]
 800a078:	f000 fbd6 	bl	800a828 <xQueueGenericSendFromISR>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b01      	cmp	r3, #1
 800a080:	d003      	beq.n	800a08a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800a082:	f06f 0302 	mvn.w	r3, #2
 800a086:	61fb      	str	r3, [r7, #28]
 800a088:	e028      	b.n	800a0dc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d025      	beq.n	800a0dc <osMessageQueuePut+0xb0>
 800a090:	4b15      	ldr	r3, [pc, #84]	@ (800a0e8 <osMessageQueuePut+0xbc>)
 800a092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a096:	601a      	str	r2, [r3, #0]
 800a098:	f3bf 8f4f 	dsb	sy
 800a09c:	f3bf 8f6f 	isb	sy
 800a0a0:	e01c      	b.n	800a0dc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d002      	beq.n	800a0ae <osMessageQueuePut+0x82>
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d103      	bne.n	800a0b6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800a0ae:	f06f 0303 	mvn.w	r3, #3
 800a0b2:	61fb      	str	r3, [r7, #28]
 800a0b4:	e012      	b.n	800a0dc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	683a      	ldr	r2, [r7, #0]
 800a0ba:	68b9      	ldr	r1, [r7, #8]
 800a0bc:	69b8      	ldr	r0, [r7, #24]
 800a0be:	f000 fab1 	bl	800a624 <xQueueGenericSend>
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	2b01      	cmp	r3, #1
 800a0c6:	d009      	beq.n	800a0dc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d003      	beq.n	800a0d6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800a0ce:	f06f 0301 	mvn.w	r3, #1
 800a0d2:	61fb      	str	r3, [r7, #28]
 800a0d4:	e002      	b.n	800a0dc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800a0d6:	f06f 0302 	mvn.w	r3, #2
 800a0da:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a0dc:	69fb      	ldr	r3, [r7, #28]
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3720      	adds	r7, #32
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	e000ed04 	.word	0xe000ed04

0800a0ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a0ec:	b480      	push	{r7}
 800a0ee:	b085      	sub	sp, #20
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	60f8      	str	r0, [r7, #12]
 800a0f4:	60b9      	str	r1, [r7, #8]
 800a0f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	4a07      	ldr	r2, [pc, #28]	@ (800a118 <vApplicationGetIdleTaskMemory+0x2c>)
 800a0fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	4a06      	ldr	r2, [pc, #24]	@ (800a11c <vApplicationGetIdleTaskMemory+0x30>)
 800a102:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2280      	movs	r2, #128	@ 0x80
 800a108:	601a      	str	r2, [r3, #0]
}
 800a10a:	bf00      	nop
 800a10c:	3714      	adds	r7, #20
 800a10e:	46bd      	mov	sp, r7
 800a110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a114:	4770      	bx	lr
 800a116:	bf00      	nop
 800a118:	20000b98 	.word	0x20000b98
 800a11c:	20000c40 	.word	0x20000c40

0800a120 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a120:	b480      	push	{r7}
 800a122:	b085      	sub	sp, #20
 800a124:	af00      	add	r7, sp, #0
 800a126:	60f8      	str	r0, [r7, #12]
 800a128:	60b9      	str	r1, [r7, #8]
 800a12a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	4a07      	ldr	r2, [pc, #28]	@ (800a14c <vApplicationGetTimerTaskMemory+0x2c>)
 800a130:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	4a06      	ldr	r2, [pc, #24]	@ (800a150 <vApplicationGetTimerTaskMemory+0x30>)
 800a136:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a13e:	601a      	str	r2, [r3, #0]
}
 800a140:	bf00      	nop
 800a142:	3714      	adds	r7, #20
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr
 800a14c:	20000e40 	.word	0x20000e40
 800a150:	20000ee8 	.word	0x20000ee8

0800a154 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a154:	b480      	push	{r7}
 800a156:	b083      	sub	sp, #12
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f103 0208 	add.w	r2, r3, #8
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f04f 32ff 	mov.w	r2, #4294967295
 800a16c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f103 0208 	add.w	r2, r3, #8
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f103 0208 	add.w	r2, r3, #8
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2200      	movs	r2, #0
 800a186:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a188:	bf00      	nop
 800a18a:	370c      	adds	r7, #12
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a194:	b480      	push	{r7}
 800a196:	b083      	sub	sp, #12
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a1a2:	bf00      	nop
 800a1a4:	370c      	adds	r7, #12
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ac:	4770      	bx	lr

0800a1ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a1ae:	b480      	push	{r7}
 800a1b0:	b085      	sub	sp, #20
 800a1b2:	af00      	add	r7, sp, #0
 800a1b4:	6078      	str	r0, [r7, #4]
 800a1b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	68fa      	ldr	r2, [r7, #12]
 800a1c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	689a      	ldr	r2, [r3, #8]
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	683a      	ldr	r2, [r7, #0]
 800a1d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	683a      	ldr	r2, [r7, #0]
 800a1d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	687a      	ldr	r2, [r7, #4]
 800a1de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	1c5a      	adds	r2, r3, #1
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	601a      	str	r2, [r3, #0]
}
 800a1ea:	bf00      	nop
 800a1ec:	3714      	adds	r7, #20
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr

0800a1f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a1f6:	b480      	push	{r7}
 800a1f8:	b085      	sub	sp, #20
 800a1fa:	af00      	add	r7, sp, #0
 800a1fc:	6078      	str	r0, [r7, #4]
 800a1fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a20c:	d103      	bne.n	800a216 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	691b      	ldr	r3, [r3, #16]
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	e00c      	b.n	800a230 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	3308      	adds	r3, #8
 800a21a:	60fb      	str	r3, [r7, #12]
 800a21c:	e002      	b.n	800a224 <vListInsert+0x2e>
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	60fb      	str	r3, [r7, #12]
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	68ba      	ldr	r2, [r7, #8]
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d2f6      	bcs.n	800a21e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	685a      	ldr	r2, [r3, #4]
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	685b      	ldr	r3, [r3, #4]
 800a23c:	683a      	ldr	r2, [r7, #0]
 800a23e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	68fa      	ldr	r2, [r7, #12]
 800a244:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	683a      	ldr	r2, [r7, #0]
 800a24a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	1c5a      	adds	r2, r3, #1
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	601a      	str	r2, [r3, #0]
}
 800a25c:	bf00      	nop
 800a25e:	3714      	adds	r7, #20
 800a260:	46bd      	mov	sp, r7
 800a262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a266:	4770      	bx	lr

0800a268 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a268:	b480      	push	{r7}
 800a26a:	b085      	sub	sp, #20
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	6892      	ldr	r2, [r2, #8]
 800a27e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	6852      	ldr	r2, [r2, #4]
 800a288:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	687a      	ldr	r2, [r7, #4]
 800a290:	429a      	cmp	r2, r3
 800a292:	d103      	bne.n	800a29c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	689a      	ldr	r2, [r3, #8]
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	1e5a      	subs	r2, r3, #1
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3714      	adds	r7, #20
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b084      	sub	sp, #16
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d10b      	bne.n	800a2e8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d4:	f383 8811 	msr	BASEPRI, r3
 800a2d8:	f3bf 8f6f 	isb	sy
 800a2dc:	f3bf 8f4f 	dsb	sy
 800a2e0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a2e2:	bf00      	nop
 800a2e4:	bf00      	nop
 800a2e6:	e7fd      	b.n	800a2e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a2e8:	f002 fcd6 	bl	800cc98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681a      	ldr	r2, [r3, #0]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2f4:	68f9      	ldr	r1, [r7, #12]
 800a2f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a2f8:	fb01 f303 	mul.w	r3, r1, r3
 800a2fc:	441a      	add	r2, r3
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2200      	movs	r2, #0
 800a306:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681a      	ldr	r2, [r3, #0]
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681a      	ldr	r2, [r3, #0]
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a318:	3b01      	subs	r3, #1
 800a31a:	68f9      	ldr	r1, [r7, #12]
 800a31c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a31e:	fb01 f303 	mul.w	r3, r1, r3
 800a322:	441a      	add	r2, r3
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	22ff      	movs	r2, #255	@ 0xff
 800a32c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	22ff      	movs	r2, #255	@ 0xff
 800a334:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d114      	bne.n	800a368 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	691b      	ldr	r3, [r3, #16]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d01a      	beq.n	800a37c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	3310      	adds	r3, #16
 800a34a:	4618      	mov	r0, r3
 800a34c:	f001 fc74 	bl	800bc38 <xTaskRemoveFromEventList>
 800a350:	4603      	mov	r3, r0
 800a352:	2b00      	cmp	r3, #0
 800a354:	d012      	beq.n	800a37c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a356:	4b0d      	ldr	r3, [pc, #52]	@ (800a38c <xQueueGenericReset+0xd0>)
 800a358:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a35c:	601a      	str	r2, [r3, #0]
 800a35e:	f3bf 8f4f 	dsb	sy
 800a362:	f3bf 8f6f 	isb	sy
 800a366:	e009      	b.n	800a37c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	3310      	adds	r3, #16
 800a36c:	4618      	mov	r0, r3
 800a36e:	f7ff fef1 	bl	800a154 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	3324      	adds	r3, #36	@ 0x24
 800a376:	4618      	mov	r0, r3
 800a378:	f7ff feec 	bl	800a154 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a37c:	f002 fcbe 	bl	800ccfc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a380:	2301      	movs	r3, #1
}
 800a382:	4618      	mov	r0, r3
 800a384:	3710      	adds	r7, #16
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
 800a38a:	bf00      	nop
 800a38c:	e000ed04 	.word	0xe000ed04

0800a390 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a390:	b580      	push	{r7, lr}
 800a392:	b08e      	sub	sp, #56	@ 0x38
 800a394:	af02      	add	r7, sp, #8
 800a396:	60f8      	str	r0, [r7, #12]
 800a398:	60b9      	str	r1, [r7, #8]
 800a39a:	607a      	str	r2, [r7, #4]
 800a39c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d10b      	bne.n	800a3bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a3a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3a8:	f383 8811 	msr	BASEPRI, r3
 800a3ac:	f3bf 8f6f 	isb	sy
 800a3b0:	f3bf 8f4f 	dsb	sy
 800a3b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a3b6:	bf00      	nop
 800a3b8:	bf00      	nop
 800a3ba:	e7fd      	b.n	800a3b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d10b      	bne.n	800a3da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a3c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c6:	f383 8811 	msr	BASEPRI, r3
 800a3ca:	f3bf 8f6f 	isb	sy
 800a3ce:	f3bf 8f4f 	dsb	sy
 800a3d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a3d4:	bf00      	nop
 800a3d6:	bf00      	nop
 800a3d8:	e7fd      	b.n	800a3d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d002      	beq.n	800a3e6 <xQueueGenericCreateStatic+0x56>
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <xQueueGenericCreateStatic+0x5a>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e000      	b.n	800a3ec <xQueueGenericCreateStatic+0x5c>
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d10b      	bne.n	800a408 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f4:	f383 8811 	msr	BASEPRI, r3
 800a3f8:	f3bf 8f6f 	isb	sy
 800a3fc:	f3bf 8f4f 	dsb	sy
 800a400:	623b      	str	r3, [r7, #32]
}
 800a402:	bf00      	nop
 800a404:	bf00      	nop
 800a406:	e7fd      	b.n	800a404 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d102      	bne.n	800a414 <xQueueGenericCreateStatic+0x84>
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d101      	bne.n	800a418 <xQueueGenericCreateStatic+0x88>
 800a414:	2301      	movs	r3, #1
 800a416:	e000      	b.n	800a41a <xQueueGenericCreateStatic+0x8a>
 800a418:	2300      	movs	r3, #0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d10b      	bne.n	800a436 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a422:	f383 8811 	msr	BASEPRI, r3
 800a426:	f3bf 8f6f 	isb	sy
 800a42a:	f3bf 8f4f 	dsb	sy
 800a42e:	61fb      	str	r3, [r7, #28]
}
 800a430:	bf00      	nop
 800a432:	bf00      	nop
 800a434:	e7fd      	b.n	800a432 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a436:	2350      	movs	r3, #80	@ 0x50
 800a438:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	2b50      	cmp	r3, #80	@ 0x50
 800a43e:	d00b      	beq.n	800a458 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a444:	f383 8811 	msr	BASEPRI, r3
 800a448:	f3bf 8f6f 	isb	sy
 800a44c:	f3bf 8f4f 	dsb	sy
 800a450:	61bb      	str	r3, [r7, #24]
}
 800a452:	bf00      	nop
 800a454:	bf00      	nop
 800a456:	e7fd      	b.n	800a454 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a458:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a45e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a460:	2b00      	cmp	r3, #0
 800a462:	d00d      	beq.n	800a480 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a466:	2201      	movs	r2, #1
 800a468:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a46c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a472:	9300      	str	r3, [sp, #0]
 800a474:	4613      	mov	r3, r2
 800a476:	687a      	ldr	r2, [r7, #4]
 800a478:	68b9      	ldr	r1, [r7, #8]
 800a47a:	68f8      	ldr	r0, [r7, #12]
 800a47c:	f000 f840 	bl	800a500 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a482:	4618      	mov	r0, r3
 800a484:	3730      	adds	r7, #48	@ 0x30
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}

0800a48a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a48a:	b580      	push	{r7, lr}
 800a48c:	b08a      	sub	sp, #40	@ 0x28
 800a48e:	af02      	add	r7, sp, #8
 800a490:	60f8      	str	r0, [r7, #12]
 800a492:	60b9      	str	r1, [r7, #8]
 800a494:	4613      	mov	r3, r2
 800a496:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d10b      	bne.n	800a4b6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800a49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a2:	f383 8811 	msr	BASEPRI, r3
 800a4a6:	f3bf 8f6f 	isb	sy
 800a4aa:	f3bf 8f4f 	dsb	sy
 800a4ae:	613b      	str	r3, [r7, #16]
}
 800a4b0:	bf00      	nop
 800a4b2:	bf00      	nop
 800a4b4:	e7fd      	b.n	800a4b2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	68ba      	ldr	r2, [r7, #8]
 800a4ba:	fb02 f303 	mul.w	r3, r2, r3
 800a4be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a4c0:	69fb      	ldr	r3, [r7, #28]
 800a4c2:	3350      	adds	r3, #80	@ 0x50
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f002 fd09 	bl	800cedc <pvPortMalloc>
 800a4ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d011      	beq.n	800a4f6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	3350      	adds	r3, #80	@ 0x50
 800a4da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a4dc:	69bb      	ldr	r3, [r7, #24]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a4e4:	79fa      	ldrb	r2, [r7, #7]
 800a4e6:	69bb      	ldr	r3, [r7, #24]
 800a4e8:	9300      	str	r3, [sp, #0]
 800a4ea:	4613      	mov	r3, r2
 800a4ec:	697a      	ldr	r2, [r7, #20]
 800a4ee:	68b9      	ldr	r1, [r7, #8]
 800a4f0:	68f8      	ldr	r0, [r7, #12]
 800a4f2:	f000 f805 	bl	800a500 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a4f6:	69bb      	ldr	r3, [r7, #24]
	}
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	3720      	adds	r7, #32
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}

0800a500 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b084      	sub	sp, #16
 800a504:	af00      	add	r7, sp, #0
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	60b9      	str	r1, [r7, #8]
 800a50a:	607a      	str	r2, [r7, #4]
 800a50c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d103      	bne.n	800a51c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a514:	69bb      	ldr	r3, [r7, #24]
 800a516:	69ba      	ldr	r2, [r7, #24]
 800a518:	601a      	str	r2, [r3, #0]
 800a51a:	e002      	b.n	800a522 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a51c:	69bb      	ldr	r3, [r7, #24]
 800a51e:	687a      	ldr	r2, [r7, #4]
 800a520:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a522:	69bb      	ldr	r3, [r7, #24]
 800a524:	68fa      	ldr	r2, [r7, #12]
 800a526:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a528:	69bb      	ldr	r3, [r7, #24]
 800a52a:	68ba      	ldr	r2, [r7, #8]
 800a52c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a52e:	2101      	movs	r1, #1
 800a530:	69b8      	ldr	r0, [r7, #24]
 800a532:	f7ff fec3 	bl	800a2bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a536:	69bb      	ldr	r3, [r7, #24]
 800a538:	78fa      	ldrb	r2, [r7, #3]
 800a53a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a53e:	bf00      	nop
 800a540:	3710      	adds	r7, #16
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}

0800a546 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a546:	b580      	push	{r7, lr}
 800a548:	b08a      	sub	sp, #40	@ 0x28
 800a54a:	af02      	add	r7, sp, #8
 800a54c:	60f8      	str	r0, [r7, #12]
 800a54e:	60b9      	str	r1, [r7, #8]
 800a550:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d10b      	bne.n	800a570 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800a558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a55c:	f383 8811 	msr	BASEPRI, r3
 800a560:	f3bf 8f6f 	isb	sy
 800a564:	f3bf 8f4f 	dsb	sy
 800a568:	61bb      	str	r3, [r7, #24]
}
 800a56a:	bf00      	nop
 800a56c:	bf00      	nop
 800a56e:	e7fd      	b.n	800a56c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a570:	68ba      	ldr	r2, [r7, #8]
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	429a      	cmp	r2, r3
 800a576:	d90b      	bls.n	800a590 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800a578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a57c:	f383 8811 	msr	BASEPRI, r3
 800a580:	f3bf 8f6f 	isb	sy
 800a584:	f3bf 8f4f 	dsb	sy
 800a588:	617b      	str	r3, [r7, #20]
}
 800a58a:	bf00      	nop
 800a58c:	bf00      	nop
 800a58e:	e7fd      	b.n	800a58c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a590:	2302      	movs	r3, #2
 800a592:	9300      	str	r3, [sp, #0]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2200      	movs	r2, #0
 800a598:	2100      	movs	r1, #0
 800a59a:	68f8      	ldr	r0, [r7, #12]
 800a59c:	f7ff fef8 	bl	800a390 <xQueueGenericCreateStatic>
 800a5a0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a5a2:	69fb      	ldr	r3, [r7, #28]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d002      	beq.n	800a5ae <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a5a8:	69fb      	ldr	r3, [r7, #28]
 800a5aa:	68ba      	ldr	r2, [r7, #8]
 800a5ac:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a5ae:	69fb      	ldr	r3, [r7, #28]
	}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3720      	adds	r7, #32
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b086      	sub	sp, #24
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d10b      	bne.n	800a5e0 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800a5c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5cc:	f383 8811 	msr	BASEPRI, r3
 800a5d0:	f3bf 8f6f 	isb	sy
 800a5d4:	f3bf 8f4f 	dsb	sy
 800a5d8:	613b      	str	r3, [r7, #16]
}
 800a5da:	bf00      	nop
 800a5dc:	bf00      	nop
 800a5de:	e7fd      	b.n	800a5dc <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a5e0:	683a      	ldr	r2, [r7, #0]
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d90b      	bls.n	800a600 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800a5e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ec:	f383 8811 	msr	BASEPRI, r3
 800a5f0:	f3bf 8f6f 	isb	sy
 800a5f4:	f3bf 8f4f 	dsb	sy
 800a5f8:	60fb      	str	r3, [r7, #12]
}
 800a5fa:	bf00      	nop
 800a5fc:	bf00      	nop
 800a5fe:	e7fd      	b.n	800a5fc <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a600:	2202      	movs	r2, #2
 800a602:	2100      	movs	r1, #0
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f7ff ff40 	bl	800a48a <xQueueGenericCreate>
 800a60a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d002      	beq.n	800a618 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	683a      	ldr	r2, [r7, #0]
 800a616:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a618:	697b      	ldr	r3, [r7, #20]
	}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3718      	adds	r7, #24
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
	...

0800a624 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b08e      	sub	sp, #56	@ 0x38
 800a628:	af00      	add	r7, sp, #0
 800a62a:	60f8      	str	r0, [r7, #12]
 800a62c:	60b9      	str	r1, [r7, #8]
 800a62e:	607a      	str	r2, [r7, #4]
 800a630:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a632:	2300      	movs	r3, #0
 800a634:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a63a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d10b      	bne.n	800a658 <xQueueGenericSend+0x34>
	__asm volatile
 800a640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a644:	f383 8811 	msr	BASEPRI, r3
 800a648:	f3bf 8f6f 	isb	sy
 800a64c:	f3bf 8f4f 	dsb	sy
 800a650:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a652:	bf00      	nop
 800a654:	bf00      	nop
 800a656:	e7fd      	b.n	800a654 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d103      	bne.n	800a666 <xQueueGenericSend+0x42>
 800a65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a662:	2b00      	cmp	r3, #0
 800a664:	d101      	bne.n	800a66a <xQueueGenericSend+0x46>
 800a666:	2301      	movs	r3, #1
 800a668:	e000      	b.n	800a66c <xQueueGenericSend+0x48>
 800a66a:	2300      	movs	r3, #0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d10b      	bne.n	800a688 <xQueueGenericSend+0x64>
	__asm volatile
 800a670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a674:	f383 8811 	msr	BASEPRI, r3
 800a678:	f3bf 8f6f 	isb	sy
 800a67c:	f3bf 8f4f 	dsb	sy
 800a680:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a682:	bf00      	nop
 800a684:	bf00      	nop
 800a686:	e7fd      	b.n	800a684 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	2b02      	cmp	r3, #2
 800a68c:	d103      	bne.n	800a696 <xQueueGenericSend+0x72>
 800a68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a692:	2b01      	cmp	r3, #1
 800a694:	d101      	bne.n	800a69a <xQueueGenericSend+0x76>
 800a696:	2301      	movs	r3, #1
 800a698:	e000      	b.n	800a69c <xQueueGenericSend+0x78>
 800a69a:	2300      	movs	r3, #0
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d10b      	bne.n	800a6b8 <xQueueGenericSend+0x94>
	__asm volatile
 800a6a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6a4:	f383 8811 	msr	BASEPRI, r3
 800a6a8:	f3bf 8f6f 	isb	sy
 800a6ac:	f3bf 8f4f 	dsb	sy
 800a6b0:	623b      	str	r3, [r7, #32]
}
 800a6b2:	bf00      	nop
 800a6b4:	bf00      	nop
 800a6b6:	e7fd      	b.n	800a6b4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a6b8:	f001 fc84 	bl	800bfc4 <xTaskGetSchedulerState>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d102      	bne.n	800a6c8 <xQueueGenericSend+0xa4>
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d101      	bne.n	800a6cc <xQueueGenericSend+0xa8>
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	e000      	b.n	800a6ce <xQueueGenericSend+0xaa>
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d10b      	bne.n	800a6ea <xQueueGenericSend+0xc6>
	__asm volatile
 800a6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d6:	f383 8811 	msr	BASEPRI, r3
 800a6da:	f3bf 8f6f 	isb	sy
 800a6de:	f3bf 8f4f 	dsb	sy
 800a6e2:	61fb      	str	r3, [r7, #28]
}
 800a6e4:	bf00      	nop
 800a6e6:	bf00      	nop
 800a6e8:	e7fd      	b.n	800a6e6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a6ea:	f002 fad5 	bl	800cc98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a6f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d302      	bcc.n	800a700 <xQueueGenericSend+0xdc>
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	2b02      	cmp	r3, #2
 800a6fe:	d129      	bne.n	800a754 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a700:	683a      	ldr	r2, [r7, #0]
 800a702:	68b9      	ldr	r1, [r7, #8]
 800a704:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a706:	f000 fc6d 	bl	800afe4 <prvCopyDataToQueue>
 800a70a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a710:	2b00      	cmp	r3, #0
 800a712:	d010      	beq.n	800a736 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a716:	3324      	adds	r3, #36	@ 0x24
 800a718:	4618      	mov	r0, r3
 800a71a:	f001 fa8d 	bl	800bc38 <xTaskRemoveFromEventList>
 800a71e:	4603      	mov	r3, r0
 800a720:	2b00      	cmp	r3, #0
 800a722:	d013      	beq.n	800a74c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a724:	4b3f      	ldr	r3, [pc, #252]	@ (800a824 <xQueueGenericSend+0x200>)
 800a726:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a72a:	601a      	str	r2, [r3, #0]
 800a72c:	f3bf 8f4f 	dsb	sy
 800a730:	f3bf 8f6f 	isb	sy
 800a734:	e00a      	b.n	800a74c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d007      	beq.n	800a74c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a73c:	4b39      	ldr	r3, [pc, #228]	@ (800a824 <xQueueGenericSend+0x200>)
 800a73e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a742:	601a      	str	r2, [r3, #0]
 800a744:	f3bf 8f4f 	dsb	sy
 800a748:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a74c:	f002 fad6 	bl	800ccfc <vPortExitCritical>
				return pdPASS;
 800a750:	2301      	movs	r3, #1
 800a752:	e063      	b.n	800a81c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d103      	bne.n	800a762 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a75a:	f002 facf 	bl	800ccfc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a75e:	2300      	movs	r3, #0
 800a760:	e05c      	b.n	800a81c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a764:	2b00      	cmp	r3, #0
 800a766:	d106      	bne.n	800a776 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a768:	f107 0314 	add.w	r3, r7, #20
 800a76c:	4618      	mov	r0, r3
 800a76e:	f001 fac7 	bl	800bd00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a772:	2301      	movs	r3, #1
 800a774:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a776:	f002 fac1 	bl	800ccfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a77a:	f001 f82f 	bl	800b7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a77e:	f002 fa8b 	bl	800cc98 <vPortEnterCritical>
 800a782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a784:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a788:	b25b      	sxtb	r3, r3
 800a78a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a78e:	d103      	bne.n	800a798 <xQueueGenericSend+0x174>
 800a790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a792:	2200      	movs	r2, #0
 800a794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a79e:	b25b      	sxtb	r3, r3
 800a7a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7a4:	d103      	bne.n	800a7ae <xQueueGenericSend+0x18a>
 800a7a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a7ae:	f002 faa5 	bl	800ccfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a7b2:	1d3a      	adds	r2, r7, #4
 800a7b4:	f107 0314 	add.w	r3, r7, #20
 800a7b8:	4611      	mov	r1, r2
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f001 fab6 	bl	800bd2c <xTaskCheckForTimeOut>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d124      	bne.n	800a810 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a7c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a7c8:	f000 fd04 	bl	800b1d4 <prvIsQueueFull>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d018      	beq.n	800a804 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a7d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d4:	3310      	adds	r3, #16
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	4611      	mov	r1, r2
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f001 f9da 	bl	800bb94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a7e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a7e2:	f000 fc8f 	bl	800b104 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a7e6:	f001 f807 	bl	800b7f8 <xTaskResumeAll>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	f47f af7c 	bne.w	800a6ea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a7f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a824 <xQueueGenericSend+0x200>)
 800a7f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7f8:	601a      	str	r2, [r3, #0]
 800a7fa:	f3bf 8f4f 	dsb	sy
 800a7fe:	f3bf 8f6f 	isb	sy
 800a802:	e772      	b.n	800a6ea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a804:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a806:	f000 fc7d 	bl	800b104 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a80a:	f000 fff5 	bl	800b7f8 <xTaskResumeAll>
 800a80e:	e76c      	b.n	800a6ea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a810:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a812:	f000 fc77 	bl	800b104 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a816:	f000 ffef 	bl	800b7f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a81a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	3738      	adds	r7, #56	@ 0x38
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}
 800a824:	e000ed04 	.word	0xe000ed04

0800a828 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b090      	sub	sp, #64	@ 0x40
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	60f8      	str	r0, [r7, #12]
 800a830:	60b9      	str	r1, [r7, #8]
 800a832:	607a      	str	r2, [r7, #4]
 800a834:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a83a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d10b      	bne.n	800a858 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a844:	f383 8811 	msr	BASEPRI, r3
 800a848:	f3bf 8f6f 	isb	sy
 800a84c:	f3bf 8f4f 	dsb	sy
 800a850:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a852:	bf00      	nop
 800a854:	bf00      	nop
 800a856:	e7fd      	b.n	800a854 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d103      	bne.n	800a866 <xQueueGenericSendFromISR+0x3e>
 800a85e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a862:	2b00      	cmp	r3, #0
 800a864:	d101      	bne.n	800a86a <xQueueGenericSendFromISR+0x42>
 800a866:	2301      	movs	r3, #1
 800a868:	e000      	b.n	800a86c <xQueueGenericSendFromISR+0x44>
 800a86a:	2300      	movs	r3, #0
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d10b      	bne.n	800a888 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a874:	f383 8811 	msr	BASEPRI, r3
 800a878:	f3bf 8f6f 	isb	sy
 800a87c:	f3bf 8f4f 	dsb	sy
 800a880:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a882:	bf00      	nop
 800a884:	bf00      	nop
 800a886:	e7fd      	b.n	800a884 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	2b02      	cmp	r3, #2
 800a88c:	d103      	bne.n	800a896 <xQueueGenericSendFromISR+0x6e>
 800a88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a892:	2b01      	cmp	r3, #1
 800a894:	d101      	bne.n	800a89a <xQueueGenericSendFromISR+0x72>
 800a896:	2301      	movs	r3, #1
 800a898:	e000      	b.n	800a89c <xQueueGenericSendFromISR+0x74>
 800a89a:	2300      	movs	r3, #0
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d10b      	bne.n	800a8b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a8a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a4:	f383 8811 	msr	BASEPRI, r3
 800a8a8:	f3bf 8f6f 	isb	sy
 800a8ac:	f3bf 8f4f 	dsb	sy
 800a8b0:	623b      	str	r3, [r7, #32]
}
 800a8b2:	bf00      	nop
 800a8b4:	bf00      	nop
 800a8b6:	e7fd      	b.n	800a8b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a8b8:	f002 face 	bl	800ce58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a8bc:	f3ef 8211 	mrs	r2, BASEPRI
 800a8c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c4:	f383 8811 	msr	BASEPRI, r3
 800a8c8:	f3bf 8f6f 	isb	sy
 800a8cc:	f3bf 8f4f 	dsb	sy
 800a8d0:	61fa      	str	r2, [r7, #28]
 800a8d2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a8d4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a8d6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a8d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a8dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d302      	bcc.n	800a8ea <xQueueGenericSendFromISR+0xc2>
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	2b02      	cmp	r3, #2
 800a8e8:	d12f      	bne.n	800a94a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a8f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a8f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a8fa:	683a      	ldr	r2, [r7, #0]
 800a8fc:	68b9      	ldr	r1, [r7, #8]
 800a8fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a900:	f000 fb70 	bl	800afe4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a904:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a90c:	d112      	bne.n	800a934 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a90e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a912:	2b00      	cmp	r3, #0
 800a914:	d016      	beq.n	800a944 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a918:	3324      	adds	r3, #36	@ 0x24
 800a91a:	4618      	mov	r0, r3
 800a91c:	f001 f98c 	bl	800bc38 <xTaskRemoveFromEventList>
 800a920:	4603      	mov	r3, r0
 800a922:	2b00      	cmp	r3, #0
 800a924:	d00e      	beq.n	800a944 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d00b      	beq.n	800a944 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2201      	movs	r2, #1
 800a930:	601a      	str	r2, [r3, #0]
 800a932:	e007      	b.n	800a944 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a934:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a938:	3301      	adds	r3, #1
 800a93a:	b2db      	uxtb	r3, r3
 800a93c:	b25a      	sxtb	r2, r3
 800a93e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a944:	2301      	movs	r3, #1
 800a946:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a948:	e001      	b.n	800a94e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a94a:	2300      	movs	r3, #0
 800a94c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a94e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a950:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a958:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a95a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3740      	adds	r7, #64	@ 0x40
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}

0800a964 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b08e      	sub	sp, #56	@ 0x38
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a974:	2b00      	cmp	r3, #0
 800a976:	d10b      	bne.n	800a990 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800a978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a97c:	f383 8811 	msr	BASEPRI, r3
 800a980:	f3bf 8f6f 	isb	sy
 800a984:	f3bf 8f4f 	dsb	sy
 800a988:	623b      	str	r3, [r7, #32]
}
 800a98a:	bf00      	nop
 800a98c:	bf00      	nop
 800a98e:	e7fd      	b.n	800a98c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a994:	2b00      	cmp	r3, #0
 800a996:	d00b      	beq.n	800a9b0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800a998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a99c:	f383 8811 	msr	BASEPRI, r3
 800a9a0:	f3bf 8f6f 	isb	sy
 800a9a4:	f3bf 8f4f 	dsb	sy
 800a9a8:	61fb      	str	r3, [r7, #28]
}
 800a9aa:	bf00      	nop
 800a9ac:	bf00      	nop
 800a9ae:	e7fd      	b.n	800a9ac <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a9b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d103      	bne.n	800a9c0 <xQueueGiveFromISR+0x5c>
 800a9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d101      	bne.n	800a9c4 <xQueueGiveFromISR+0x60>
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	e000      	b.n	800a9c6 <xQueueGiveFromISR+0x62>
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d10b      	bne.n	800a9e2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800a9ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ce:	f383 8811 	msr	BASEPRI, r3
 800a9d2:	f3bf 8f6f 	isb	sy
 800a9d6:	f3bf 8f4f 	dsb	sy
 800a9da:	61bb      	str	r3, [r7, #24]
}
 800a9dc:	bf00      	nop
 800a9de:	bf00      	nop
 800a9e0:	e7fd      	b.n	800a9de <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a9e2:	f002 fa39 	bl	800ce58 <vPortValidateInterruptPriority>
	__asm volatile
 800a9e6:	f3ef 8211 	mrs	r2, BASEPRI
 800a9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ee:	f383 8811 	msr	BASEPRI, r3
 800a9f2:	f3bf 8f6f 	isb	sy
 800a9f6:	f3bf 8f4f 	dsb	sy
 800a9fa:	617a      	str	r2, [r7, #20]
 800a9fc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a9fe:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa00:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa06:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800aa08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d22b      	bcs.n	800aa6a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aa12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aa1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa1e:	1c5a      	adds	r2, r3, #1
 800aa20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa22:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800aa24:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aa28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa2c:	d112      	bne.n	800aa54 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d016      	beq.n	800aa64 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa38:	3324      	adds	r3, #36	@ 0x24
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f001 f8fc 	bl	800bc38 <xTaskRemoveFromEventList>
 800aa40:	4603      	mov	r3, r0
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d00e      	beq.n	800aa64 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d00b      	beq.n	800aa64 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	2201      	movs	r2, #1
 800aa50:	601a      	str	r2, [r3, #0]
 800aa52:	e007      	b.n	800aa64 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800aa54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aa58:	3301      	adds	r3, #1
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	b25a      	sxtb	r2, r3
 800aa5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800aa64:	2301      	movs	r3, #1
 800aa66:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa68:	e001      	b.n	800aa6e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa70:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	f383 8811 	msr	BASEPRI, r3
}
 800aa78:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3738      	adds	r7, #56	@ 0x38
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b08c      	sub	sp, #48	@ 0x30
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	60f8      	str	r0, [r7, #12]
 800aa8c:	60b9      	str	r1, [r7, #8]
 800aa8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aa90:	2300      	movs	r3, #0
 800aa92:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aa98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d10b      	bne.n	800aab6 <xQueueReceive+0x32>
	__asm volatile
 800aa9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa2:	f383 8811 	msr	BASEPRI, r3
 800aaa6:	f3bf 8f6f 	isb	sy
 800aaaa:	f3bf 8f4f 	dsb	sy
 800aaae:	623b      	str	r3, [r7, #32]
}
 800aab0:	bf00      	nop
 800aab2:	bf00      	nop
 800aab4:	e7fd      	b.n	800aab2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d103      	bne.n	800aac4 <xQueueReceive+0x40>
 800aabc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aabe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d101      	bne.n	800aac8 <xQueueReceive+0x44>
 800aac4:	2301      	movs	r3, #1
 800aac6:	e000      	b.n	800aaca <xQueueReceive+0x46>
 800aac8:	2300      	movs	r3, #0
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d10b      	bne.n	800aae6 <xQueueReceive+0x62>
	__asm volatile
 800aace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad2:	f383 8811 	msr	BASEPRI, r3
 800aad6:	f3bf 8f6f 	isb	sy
 800aada:	f3bf 8f4f 	dsb	sy
 800aade:	61fb      	str	r3, [r7, #28]
}
 800aae0:	bf00      	nop
 800aae2:	bf00      	nop
 800aae4:	e7fd      	b.n	800aae2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aae6:	f001 fa6d 	bl	800bfc4 <xTaskGetSchedulerState>
 800aaea:	4603      	mov	r3, r0
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d102      	bne.n	800aaf6 <xQueueReceive+0x72>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d101      	bne.n	800aafa <xQueueReceive+0x76>
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e000      	b.n	800aafc <xQueueReceive+0x78>
 800aafa:	2300      	movs	r3, #0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d10b      	bne.n	800ab18 <xQueueReceive+0x94>
	__asm volatile
 800ab00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab04:	f383 8811 	msr	BASEPRI, r3
 800ab08:	f3bf 8f6f 	isb	sy
 800ab0c:	f3bf 8f4f 	dsb	sy
 800ab10:	61bb      	str	r3, [r7, #24]
}
 800ab12:	bf00      	nop
 800ab14:	bf00      	nop
 800ab16:	e7fd      	b.n	800ab14 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab18:	f002 f8be 	bl	800cc98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab20:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d01f      	beq.n	800ab68 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab28:	68b9      	ldr	r1, [r7, #8]
 800ab2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab2c:	f000 fac4 	bl	800b0b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab32:	1e5a      	subs	r2, r3, #1
 800ab34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab36:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab3a:	691b      	ldr	r3, [r3, #16]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d00f      	beq.n	800ab60 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab42:	3310      	adds	r3, #16
 800ab44:	4618      	mov	r0, r3
 800ab46:	f001 f877 	bl	800bc38 <xTaskRemoveFromEventList>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d007      	beq.n	800ab60 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ab50:	4b3c      	ldr	r3, [pc, #240]	@ (800ac44 <xQueueReceive+0x1c0>)
 800ab52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab56:	601a      	str	r2, [r3, #0]
 800ab58:	f3bf 8f4f 	dsb	sy
 800ab5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ab60:	f002 f8cc 	bl	800ccfc <vPortExitCritical>
				return pdPASS;
 800ab64:	2301      	movs	r3, #1
 800ab66:	e069      	b.n	800ac3c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d103      	bne.n	800ab76 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab6e:	f002 f8c5 	bl	800ccfc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ab72:	2300      	movs	r3, #0
 800ab74:	e062      	b.n	800ac3c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d106      	bne.n	800ab8a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab7c:	f107 0310 	add.w	r3, r7, #16
 800ab80:	4618      	mov	r0, r3
 800ab82:	f001 f8bd 	bl	800bd00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab86:	2301      	movs	r3, #1
 800ab88:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab8a:	f002 f8b7 	bl	800ccfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab8e:	f000 fe25 	bl	800b7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab92:	f002 f881 	bl	800cc98 <vPortEnterCritical>
 800ab96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ab9c:	b25b      	sxtb	r3, r3
 800ab9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba2:	d103      	bne.n	800abac <xQueueReceive+0x128>
 800aba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba6:	2200      	movs	r2, #0
 800aba8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800abac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800abb2:	b25b      	sxtb	r3, r3
 800abb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb8:	d103      	bne.n	800abc2 <xQueueReceive+0x13e>
 800abba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abbc:	2200      	movs	r2, #0
 800abbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800abc2:	f002 f89b 	bl	800ccfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800abc6:	1d3a      	adds	r2, r7, #4
 800abc8:	f107 0310 	add.w	r3, r7, #16
 800abcc:	4611      	mov	r1, r2
 800abce:	4618      	mov	r0, r3
 800abd0:	f001 f8ac 	bl	800bd2c <xTaskCheckForTimeOut>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d123      	bne.n	800ac22 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800abda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abdc:	f000 fae4 	bl	800b1a8 <prvIsQueueEmpty>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d017      	beq.n	800ac16 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800abe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe8:	3324      	adds	r3, #36	@ 0x24
 800abea:	687a      	ldr	r2, [r7, #4]
 800abec:	4611      	mov	r1, r2
 800abee:	4618      	mov	r0, r3
 800abf0:	f000 ffd0 	bl	800bb94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800abf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abf6:	f000 fa85 	bl	800b104 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800abfa:	f000 fdfd 	bl	800b7f8 <xTaskResumeAll>
 800abfe:	4603      	mov	r3, r0
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d189      	bne.n	800ab18 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ac04:	4b0f      	ldr	r3, [pc, #60]	@ (800ac44 <xQueueReceive+0x1c0>)
 800ac06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac0a:	601a      	str	r2, [r3, #0]
 800ac0c:	f3bf 8f4f 	dsb	sy
 800ac10:	f3bf 8f6f 	isb	sy
 800ac14:	e780      	b.n	800ab18 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ac16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac18:	f000 fa74 	bl	800b104 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac1c:	f000 fdec 	bl	800b7f8 <xTaskResumeAll>
 800ac20:	e77a      	b.n	800ab18 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ac22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac24:	f000 fa6e 	bl	800b104 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac28:	f000 fde6 	bl	800b7f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac2e:	f000 fabb 	bl	800b1a8 <prvIsQueueEmpty>
 800ac32:	4603      	mov	r3, r0
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	f43f af6f 	beq.w	800ab18 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ac3a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3730      	adds	r7, #48	@ 0x30
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}
 800ac44:	e000ed04 	.word	0xe000ed04

0800ac48 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b08e      	sub	sp, #56	@ 0x38
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ac52:	2300      	movs	r3, #0
 800ac54:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ac5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d10b      	bne.n	800ac7c <xQueueSemaphoreTake+0x34>
	__asm volatile
 800ac64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac68:	f383 8811 	msr	BASEPRI, r3
 800ac6c:	f3bf 8f6f 	isb	sy
 800ac70:	f3bf 8f4f 	dsb	sy
 800ac74:	623b      	str	r3, [r7, #32]
}
 800ac76:	bf00      	nop
 800ac78:	bf00      	nop
 800ac7a:	e7fd      	b.n	800ac78 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ac7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d00b      	beq.n	800ac9c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800ac84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac88:	f383 8811 	msr	BASEPRI, r3
 800ac8c:	f3bf 8f6f 	isb	sy
 800ac90:	f3bf 8f4f 	dsb	sy
 800ac94:	61fb      	str	r3, [r7, #28]
}
 800ac96:	bf00      	nop
 800ac98:	bf00      	nop
 800ac9a:	e7fd      	b.n	800ac98 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ac9c:	f001 f992 	bl	800bfc4 <xTaskGetSchedulerState>
 800aca0:	4603      	mov	r3, r0
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d102      	bne.n	800acac <xQueueSemaphoreTake+0x64>
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d101      	bne.n	800acb0 <xQueueSemaphoreTake+0x68>
 800acac:	2301      	movs	r3, #1
 800acae:	e000      	b.n	800acb2 <xQueueSemaphoreTake+0x6a>
 800acb0:	2300      	movs	r3, #0
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d10b      	bne.n	800acce <xQueueSemaphoreTake+0x86>
	__asm volatile
 800acb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acba:	f383 8811 	msr	BASEPRI, r3
 800acbe:	f3bf 8f6f 	isb	sy
 800acc2:	f3bf 8f4f 	dsb	sy
 800acc6:	61bb      	str	r3, [r7, #24]
}
 800acc8:	bf00      	nop
 800acca:	bf00      	nop
 800accc:	e7fd      	b.n	800acca <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800acce:	f001 ffe3 	bl	800cc98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800acd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acd6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800acd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d024      	beq.n	800ad28 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800acde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ace0:	1e5a      	subs	r2, r3, #1
 800ace2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ace4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ace6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d104      	bne.n	800acf8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800acee:	f001 fae3 	bl	800c2b8 <pvTaskIncrementMutexHeldCount>
 800acf2:	4602      	mov	r2, r0
 800acf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acf6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800acf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acfa:	691b      	ldr	r3, [r3, #16]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d00f      	beq.n	800ad20 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad02:	3310      	adds	r3, #16
 800ad04:	4618      	mov	r0, r3
 800ad06:	f000 ff97 	bl	800bc38 <xTaskRemoveFromEventList>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d007      	beq.n	800ad20 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ad10:	4b54      	ldr	r3, [pc, #336]	@ (800ae64 <xQueueSemaphoreTake+0x21c>)
 800ad12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad16:	601a      	str	r2, [r3, #0]
 800ad18:	f3bf 8f4f 	dsb	sy
 800ad1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ad20:	f001 ffec 	bl	800ccfc <vPortExitCritical>
				return pdPASS;
 800ad24:	2301      	movs	r3, #1
 800ad26:	e098      	b.n	800ae5a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d112      	bne.n	800ad54 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ad2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d00b      	beq.n	800ad4c <xQueueSemaphoreTake+0x104>
	__asm volatile
 800ad34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad38:	f383 8811 	msr	BASEPRI, r3
 800ad3c:	f3bf 8f6f 	isb	sy
 800ad40:	f3bf 8f4f 	dsb	sy
 800ad44:	617b      	str	r3, [r7, #20]
}
 800ad46:	bf00      	nop
 800ad48:	bf00      	nop
 800ad4a:	e7fd      	b.n	800ad48 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ad4c:	f001 ffd6 	bl	800ccfc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ad50:	2300      	movs	r3, #0
 800ad52:	e082      	b.n	800ae5a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ad54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d106      	bne.n	800ad68 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ad5a:	f107 030c 	add.w	r3, r7, #12
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f000 ffce 	bl	800bd00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ad64:	2301      	movs	r3, #1
 800ad66:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ad68:	f001 ffc8 	bl	800ccfc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ad6c:	f000 fd36 	bl	800b7dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ad70:	f001 ff92 	bl	800cc98 <vPortEnterCritical>
 800ad74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad76:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ad7a:	b25b      	sxtb	r3, r3
 800ad7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad80:	d103      	bne.n	800ad8a <xQueueSemaphoreTake+0x142>
 800ad82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad84:	2200      	movs	r2, #0
 800ad86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ad8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ad90:	b25b      	sxtb	r3, r3
 800ad92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad96:	d103      	bne.n	800ada0 <xQueueSemaphoreTake+0x158>
 800ad98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ada0:	f001 ffac 	bl	800ccfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ada4:	463a      	mov	r2, r7
 800ada6:	f107 030c 	add.w	r3, r7, #12
 800adaa:	4611      	mov	r1, r2
 800adac:	4618      	mov	r0, r3
 800adae:	f000 ffbd 	bl	800bd2c <xTaskCheckForTimeOut>
 800adb2:	4603      	mov	r3, r0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d132      	bne.n	800ae1e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800adb8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800adba:	f000 f9f5 	bl	800b1a8 <prvIsQueueEmpty>
 800adbe:	4603      	mov	r3, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d026      	beq.n	800ae12 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800adc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d109      	bne.n	800ade0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800adcc:	f001 ff64 	bl	800cc98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800add0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	4618      	mov	r0, r3
 800add6:	f001 f913 	bl	800c000 <xTaskPriorityInherit>
 800adda:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800addc:	f001 ff8e 	bl	800ccfc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ade0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ade2:	3324      	adds	r3, #36	@ 0x24
 800ade4:	683a      	ldr	r2, [r7, #0]
 800ade6:	4611      	mov	r1, r2
 800ade8:	4618      	mov	r0, r3
 800adea:	f000 fed3 	bl	800bb94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800adee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800adf0:	f000 f988 	bl	800b104 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800adf4:	f000 fd00 	bl	800b7f8 <xTaskResumeAll>
 800adf8:	4603      	mov	r3, r0
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	f47f af67 	bne.w	800acce <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800ae00:	4b18      	ldr	r3, [pc, #96]	@ (800ae64 <xQueueSemaphoreTake+0x21c>)
 800ae02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae06:	601a      	str	r2, [r3, #0]
 800ae08:	f3bf 8f4f 	dsb	sy
 800ae0c:	f3bf 8f6f 	isb	sy
 800ae10:	e75d      	b.n	800acce <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ae12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae14:	f000 f976 	bl	800b104 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae18:	f000 fcee 	bl	800b7f8 <xTaskResumeAll>
 800ae1c:	e757      	b.n	800acce <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ae1e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae20:	f000 f970 	bl	800b104 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae24:	f000 fce8 	bl	800b7f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae28:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae2a:	f000 f9bd 	bl	800b1a8 <prvIsQueueEmpty>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	f43f af4c 	beq.w	800acce <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ae36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d00d      	beq.n	800ae58 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800ae3c:	f001 ff2c 	bl	800cc98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ae40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae42:	f000 f8b7 	bl	800afb4 <prvGetDisinheritPriorityAfterTimeout>
 800ae46:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ae48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae4a:	689b      	ldr	r3, [r3, #8]
 800ae4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f001 f9ae 	bl	800c1b0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ae54:	f001 ff52 	bl	800ccfc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ae58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	3738      	adds	r7, #56	@ 0x38
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	bd80      	pop	{r7, pc}
 800ae62:	bf00      	nop
 800ae64:	e000ed04 	.word	0xe000ed04

0800ae68 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b08e      	sub	sp, #56	@ 0x38
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	60f8      	str	r0, [r7, #12]
 800ae70:	60b9      	str	r1, [r7, #8]
 800ae72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ae78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d10b      	bne.n	800ae96 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800ae7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae82:	f383 8811 	msr	BASEPRI, r3
 800ae86:	f3bf 8f6f 	isb	sy
 800ae8a:	f3bf 8f4f 	dsb	sy
 800ae8e:	623b      	str	r3, [r7, #32]
}
 800ae90:	bf00      	nop
 800ae92:	bf00      	nop
 800ae94:	e7fd      	b.n	800ae92 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d103      	bne.n	800aea4 <xQueueReceiveFromISR+0x3c>
 800ae9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d101      	bne.n	800aea8 <xQueueReceiveFromISR+0x40>
 800aea4:	2301      	movs	r3, #1
 800aea6:	e000      	b.n	800aeaa <xQueueReceiveFromISR+0x42>
 800aea8:	2300      	movs	r3, #0
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d10b      	bne.n	800aec6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800aeae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeb2:	f383 8811 	msr	BASEPRI, r3
 800aeb6:	f3bf 8f6f 	isb	sy
 800aeba:	f3bf 8f4f 	dsb	sy
 800aebe:	61fb      	str	r3, [r7, #28]
}
 800aec0:	bf00      	nop
 800aec2:	bf00      	nop
 800aec4:	e7fd      	b.n	800aec2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aec6:	f001 ffc7 	bl	800ce58 <vPortValidateInterruptPriority>
	__asm volatile
 800aeca:	f3ef 8211 	mrs	r2, BASEPRI
 800aece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed2:	f383 8811 	msr	BASEPRI, r3
 800aed6:	f3bf 8f6f 	isb	sy
 800aeda:	f3bf 8f4f 	dsb	sy
 800aede:	61ba      	str	r2, [r7, #24]
 800aee0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800aee2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aeec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d02f      	beq.n	800af52 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800aef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aef8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aefc:	68b9      	ldr	r1, [r7, #8]
 800aefe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af00:	f000 f8da 	bl	800b0b8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800af04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af06:	1e5a      	subs	r2, r3, #1
 800af08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af0a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800af0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800af10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af14:	d112      	bne.n	800af3c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af18:	691b      	ldr	r3, [r3, #16]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d016      	beq.n	800af4c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af20:	3310      	adds	r3, #16
 800af22:	4618      	mov	r0, r3
 800af24:	f000 fe88 	bl	800bc38 <xTaskRemoveFromEventList>
 800af28:	4603      	mov	r3, r0
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d00e      	beq.n	800af4c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d00b      	beq.n	800af4c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2201      	movs	r2, #1
 800af38:	601a      	str	r2, [r3, #0]
 800af3a:	e007      	b.n	800af4c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800af3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800af40:	3301      	adds	r3, #1
 800af42:	b2db      	uxtb	r3, r3
 800af44:	b25a      	sxtb	r2, r3
 800af46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800af4c:	2301      	movs	r3, #1
 800af4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800af50:	e001      	b.n	800af56 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800af52:	2300      	movs	r3, #0
 800af54:	637b      	str	r3, [r7, #52]	@ 0x34
 800af56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af58:	613b      	str	r3, [r7, #16]
	__asm volatile
 800af5a:	693b      	ldr	r3, [r7, #16]
 800af5c:	f383 8811 	msr	BASEPRI, r3
}
 800af60:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800af62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800af64:	4618      	mov	r0, r3
 800af66:	3738      	adds	r7, #56	@ 0x38
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}

0800af6c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b084      	sub	sp, #16
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d10b      	bne.n	800af96 <vQueueDelete+0x2a>
	__asm volatile
 800af7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af82:	f383 8811 	msr	BASEPRI, r3
 800af86:	f3bf 8f6f 	isb	sy
 800af8a:	f3bf 8f4f 	dsb	sy
 800af8e:	60bb      	str	r3, [r7, #8]
}
 800af90:	bf00      	nop
 800af92:	bf00      	nop
 800af94:	e7fd      	b.n	800af92 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800af96:	68f8      	ldr	r0, [r7, #12]
 800af98:	f000 f95e 	bl	800b258 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d102      	bne.n	800afac <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800afa6:	68f8      	ldr	r0, [r7, #12]
 800afa8:	f002 f866 	bl	800d078 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800afac:	bf00      	nop
 800afae:	3710      	adds	r7, #16
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d006      	beq.n	800afd2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800afce:	60fb      	str	r3, [r7, #12]
 800afd0:	e001      	b.n	800afd6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800afd2:	2300      	movs	r3, #0
 800afd4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800afd6:	68fb      	ldr	r3, [r7, #12]
	}
 800afd8:	4618      	mov	r0, r3
 800afda:	3714      	adds	r7, #20
 800afdc:	46bd      	mov	sp, r7
 800afde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe2:	4770      	bx	lr

0800afe4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b086      	sub	sp, #24
 800afe8:	af00      	add	r7, sp, #0
 800afea:	60f8      	str	r0, [r7, #12]
 800afec:	60b9      	str	r1, [r7, #8]
 800afee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800aff0:	2300      	movs	r3, #0
 800aff2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aff8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800affe:	2b00      	cmp	r3, #0
 800b000:	d10d      	bne.n	800b01e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d14d      	bne.n	800b0a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	689b      	ldr	r3, [r3, #8]
 800b00e:	4618      	mov	r0, r3
 800b010:	f001 f85e 	bl	800c0d0 <xTaskPriorityDisinherit>
 800b014:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	2200      	movs	r2, #0
 800b01a:	609a      	str	r2, [r3, #8]
 800b01c:	e043      	b.n	800b0a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d119      	bne.n	800b058 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	6858      	ldr	r0, [r3, #4]
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b02c:	461a      	mov	r2, r3
 800b02e:	68b9      	ldr	r1, [r7, #8]
 800b030:	f004 fa6f 	bl	800f512 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	685a      	ldr	r2, [r3, #4]
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b03c:	441a      	add	r2, r3
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	685a      	ldr	r2, [r3, #4]
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	689b      	ldr	r3, [r3, #8]
 800b04a:	429a      	cmp	r2, r3
 800b04c:	d32b      	bcc.n	800b0a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	681a      	ldr	r2, [r3, #0]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	605a      	str	r2, [r3, #4]
 800b056:	e026      	b.n	800b0a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	68d8      	ldr	r0, [r3, #12]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b060:	461a      	mov	r2, r3
 800b062:	68b9      	ldr	r1, [r7, #8]
 800b064:	f004 fa55 	bl	800f512 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	68da      	ldr	r2, [r3, #12]
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b070:	425b      	negs	r3, r3
 800b072:	441a      	add	r2, r3
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	68da      	ldr	r2, [r3, #12]
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	429a      	cmp	r2, r3
 800b082:	d207      	bcs.n	800b094 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	689a      	ldr	r2, [r3, #8]
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b08c:	425b      	negs	r3, r3
 800b08e:	441a      	add	r2, r3
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2b02      	cmp	r3, #2
 800b098:	d105      	bne.n	800b0a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d002      	beq.n	800b0a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b0a0:	693b      	ldr	r3, [r7, #16]
 800b0a2:	3b01      	subs	r3, #1
 800b0a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	1c5a      	adds	r2, r3, #1
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b0ae:	697b      	ldr	r3, [r7, #20]
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3718      	adds	r7, #24
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b082      	sub	sp, #8
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d018      	beq.n	800b0fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	68da      	ldr	r2, [r3, #12]
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0d2:	441a      	add	r2, r3
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	68da      	ldr	r2, [r3, #12]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	689b      	ldr	r3, [r3, #8]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d303      	bcc.n	800b0ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	68d9      	ldr	r1, [r3, #12]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0f4:	461a      	mov	r2, r3
 800b0f6:	6838      	ldr	r0, [r7, #0]
 800b0f8:	f004 fa0b 	bl	800f512 <memcpy>
	}
}
 800b0fc:	bf00      	nop
 800b0fe:	3708      	adds	r7, #8
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}

0800b104 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b084      	sub	sp, #16
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b10c:	f001 fdc4 	bl	800cc98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b116:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b118:	e011      	b.n	800b13e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d012      	beq.n	800b148 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	3324      	adds	r3, #36	@ 0x24
 800b126:	4618      	mov	r0, r3
 800b128:	f000 fd86 	bl	800bc38 <xTaskRemoveFromEventList>
 800b12c:	4603      	mov	r3, r0
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d001      	beq.n	800b136 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b132:	f000 fe5f 	bl	800bdf4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b136:	7bfb      	ldrb	r3, [r7, #15]
 800b138:	3b01      	subs	r3, #1
 800b13a:	b2db      	uxtb	r3, r3
 800b13c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b13e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b142:	2b00      	cmp	r3, #0
 800b144:	dce9      	bgt.n	800b11a <prvUnlockQueue+0x16>
 800b146:	e000      	b.n	800b14a <prvUnlockQueue+0x46>
					break;
 800b148:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	22ff      	movs	r2, #255	@ 0xff
 800b14e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b152:	f001 fdd3 	bl	800ccfc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b156:	f001 fd9f 	bl	800cc98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b160:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b162:	e011      	b.n	800b188 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	691b      	ldr	r3, [r3, #16]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d012      	beq.n	800b192 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	3310      	adds	r3, #16
 800b170:	4618      	mov	r0, r3
 800b172:	f000 fd61 	bl	800bc38 <xTaskRemoveFromEventList>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d001      	beq.n	800b180 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b17c:	f000 fe3a 	bl	800bdf4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b180:	7bbb      	ldrb	r3, [r7, #14]
 800b182:	3b01      	subs	r3, #1
 800b184:	b2db      	uxtb	r3, r3
 800b186:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b188:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	dce9      	bgt.n	800b164 <prvUnlockQueue+0x60>
 800b190:	e000      	b.n	800b194 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b192:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	22ff      	movs	r2, #255	@ 0xff
 800b198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b19c:	f001 fdae 	bl	800ccfc <vPortExitCritical>
}
 800b1a0:	bf00      	nop
 800b1a2:	3710      	adds	r7, #16
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b084      	sub	sp, #16
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b1b0:	f001 fd72 	bl	800cc98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d102      	bne.n	800b1c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b1bc:	2301      	movs	r3, #1
 800b1be:	60fb      	str	r3, [r7, #12]
 800b1c0:	e001      	b.n	800b1c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b1c6:	f001 fd99 	bl	800ccfc <vPortExitCritical>

	return xReturn;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3710      	adds	r7, #16
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}

0800b1d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b084      	sub	sp, #16
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b1dc:	f001 fd5c 	bl	800cc98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d102      	bne.n	800b1f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	60fb      	str	r3, [r7, #12]
 800b1f0:	e001      	b.n	800b1f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b1f6:	f001 fd81 	bl	800ccfc <vPortExitCritical>

	return xReturn;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3710      	adds	r7, #16
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b204:	b480      	push	{r7}
 800b206:	b085      	sub	sp, #20
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
 800b20c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b20e:	2300      	movs	r3, #0
 800b210:	60fb      	str	r3, [r7, #12]
 800b212:	e014      	b.n	800b23e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b214:	4a0f      	ldr	r2, [pc, #60]	@ (800b254 <vQueueAddToRegistry+0x50>)
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d10b      	bne.n	800b238 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b220:	490c      	ldr	r1, [pc, #48]	@ (800b254 <vQueueAddToRegistry+0x50>)
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	683a      	ldr	r2, [r7, #0]
 800b226:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b22a:	4a0a      	ldr	r2, [pc, #40]	@ (800b254 <vQueueAddToRegistry+0x50>)
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	00db      	lsls	r3, r3, #3
 800b230:	4413      	add	r3, r2
 800b232:	687a      	ldr	r2, [r7, #4]
 800b234:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b236:	e006      	b.n	800b246 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	3301      	adds	r3, #1
 800b23c:	60fb      	str	r3, [r7, #12]
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2b07      	cmp	r3, #7
 800b242:	d9e7      	bls.n	800b214 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b244:	bf00      	nop
 800b246:	bf00      	nop
 800b248:	3714      	adds	r7, #20
 800b24a:	46bd      	mov	sp, r7
 800b24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b250:	4770      	bx	lr
 800b252:	bf00      	nop
 800b254:	200012e8 	.word	0x200012e8

0800b258 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b258:	b480      	push	{r7}
 800b25a:	b085      	sub	sp, #20
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b260:	2300      	movs	r3, #0
 800b262:	60fb      	str	r3, [r7, #12]
 800b264:	e016      	b.n	800b294 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b266:	4a10      	ldr	r2, [pc, #64]	@ (800b2a8 <vQueueUnregisterQueue+0x50>)
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	00db      	lsls	r3, r3, #3
 800b26c:	4413      	add	r3, r2
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	429a      	cmp	r2, r3
 800b274:	d10b      	bne.n	800b28e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b276:	4a0c      	ldr	r2, [pc, #48]	@ (800b2a8 <vQueueUnregisterQueue+0x50>)
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2100      	movs	r1, #0
 800b27c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b280:	4a09      	ldr	r2, [pc, #36]	@ (800b2a8 <vQueueUnregisterQueue+0x50>)
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	00db      	lsls	r3, r3, #3
 800b286:	4413      	add	r3, r2
 800b288:	2200      	movs	r2, #0
 800b28a:	605a      	str	r2, [r3, #4]
				break;
 800b28c:	e006      	b.n	800b29c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	3301      	adds	r3, #1
 800b292:	60fb      	str	r3, [r7, #12]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	2b07      	cmp	r3, #7
 800b298:	d9e5      	bls.n	800b266 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b29a:	bf00      	nop
 800b29c:	bf00      	nop
 800b29e:	3714      	adds	r7, #20
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a6:	4770      	bx	lr
 800b2a8:	200012e8 	.word	0x200012e8

0800b2ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b086      	sub	sp, #24
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	60f8      	str	r0, [r7, #12]
 800b2b4:	60b9      	str	r1, [r7, #8]
 800b2b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b2bc:	f001 fcec 	bl	800cc98 <vPortEnterCritical>
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b2c6:	b25b      	sxtb	r3, r3
 800b2c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2cc:	d103      	bne.n	800b2d6 <vQueueWaitForMessageRestricted+0x2a>
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b2dc:	b25b      	sxtb	r3, r3
 800b2de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2e2:	d103      	bne.n	800b2ec <vQueueWaitForMessageRestricted+0x40>
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b2ec:	f001 fd06 	bl	800ccfc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d106      	bne.n	800b306 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	3324      	adds	r3, #36	@ 0x24
 800b2fc:	687a      	ldr	r2, [r7, #4]
 800b2fe:	68b9      	ldr	r1, [r7, #8]
 800b300:	4618      	mov	r0, r3
 800b302:	f000 fc6d 	bl	800bbe0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b306:	6978      	ldr	r0, [r7, #20]
 800b308:	f7ff fefc 	bl	800b104 <prvUnlockQueue>
	}
 800b30c:	bf00      	nop
 800b30e:	3718      	adds	r7, #24
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b314:	b580      	push	{r7, lr}
 800b316:	b08e      	sub	sp, #56	@ 0x38
 800b318:	af04      	add	r7, sp, #16
 800b31a:	60f8      	str	r0, [r7, #12]
 800b31c:	60b9      	str	r1, [r7, #8]
 800b31e:	607a      	str	r2, [r7, #4]
 800b320:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b324:	2b00      	cmp	r3, #0
 800b326:	d10b      	bne.n	800b340 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b32c:	f383 8811 	msr	BASEPRI, r3
 800b330:	f3bf 8f6f 	isb	sy
 800b334:	f3bf 8f4f 	dsb	sy
 800b338:	623b      	str	r3, [r7, #32]
}
 800b33a:	bf00      	nop
 800b33c:	bf00      	nop
 800b33e:	e7fd      	b.n	800b33c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b342:	2b00      	cmp	r3, #0
 800b344:	d10b      	bne.n	800b35e <xTaskCreateStatic+0x4a>
	__asm volatile
 800b346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b34a:	f383 8811 	msr	BASEPRI, r3
 800b34e:	f3bf 8f6f 	isb	sy
 800b352:	f3bf 8f4f 	dsb	sy
 800b356:	61fb      	str	r3, [r7, #28]
}
 800b358:	bf00      	nop
 800b35a:	bf00      	nop
 800b35c:	e7fd      	b.n	800b35a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b35e:	23a8      	movs	r3, #168	@ 0xa8
 800b360:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	2ba8      	cmp	r3, #168	@ 0xa8
 800b366:	d00b      	beq.n	800b380 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b36c:	f383 8811 	msr	BASEPRI, r3
 800b370:	f3bf 8f6f 	isb	sy
 800b374:	f3bf 8f4f 	dsb	sy
 800b378:	61bb      	str	r3, [r7, #24]
}
 800b37a:	bf00      	nop
 800b37c:	bf00      	nop
 800b37e:	e7fd      	b.n	800b37c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b380:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b384:	2b00      	cmp	r3, #0
 800b386:	d01e      	beq.n	800b3c6 <xTaskCreateStatic+0xb2>
 800b388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d01b      	beq.n	800b3c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b38e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b390:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b394:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b396:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b39a:	2202      	movs	r2, #2
 800b39c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	9303      	str	r3, [sp, #12]
 800b3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a6:	9302      	str	r3, [sp, #8]
 800b3a8:	f107 0314 	add.w	r3, r7, #20
 800b3ac:	9301      	str	r3, [sp, #4]
 800b3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b0:	9300      	str	r3, [sp, #0]
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	68b9      	ldr	r1, [r7, #8]
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	f000 f851 	bl	800b460 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b3be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b3c0:	f000 f8f6 	bl	800b5b0 <prvAddNewTaskToReadyList>
 800b3c4:	e001      	b.n	800b3ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b3ca:	697b      	ldr	r3, [r7, #20]
	}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3728      	adds	r7, #40	@ 0x28
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b08c      	sub	sp, #48	@ 0x30
 800b3d8:	af04      	add	r7, sp, #16
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	603b      	str	r3, [r7, #0]
 800b3e0:	4613      	mov	r3, r2
 800b3e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b3e4:	88fb      	ldrh	r3, [r7, #6]
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f001 fd77 	bl	800cedc <pvPortMalloc>
 800b3ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d00e      	beq.n	800b414 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b3f6:	20a8      	movs	r0, #168	@ 0xa8
 800b3f8:	f001 fd70 	bl	800cedc <pvPortMalloc>
 800b3fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b3fe:	69fb      	ldr	r3, [r7, #28]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d003      	beq.n	800b40c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b404:	69fb      	ldr	r3, [r7, #28]
 800b406:	697a      	ldr	r2, [r7, #20]
 800b408:	631a      	str	r2, [r3, #48]	@ 0x30
 800b40a:	e005      	b.n	800b418 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b40c:	6978      	ldr	r0, [r7, #20]
 800b40e:	f001 fe33 	bl	800d078 <vPortFree>
 800b412:	e001      	b.n	800b418 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b414:	2300      	movs	r3, #0
 800b416:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b418:	69fb      	ldr	r3, [r7, #28]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d017      	beq.n	800b44e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	2200      	movs	r2, #0
 800b422:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b426:	88fa      	ldrh	r2, [r7, #6]
 800b428:	2300      	movs	r3, #0
 800b42a:	9303      	str	r3, [sp, #12]
 800b42c:	69fb      	ldr	r3, [r7, #28]
 800b42e:	9302      	str	r3, [sp, #8]
 800b430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b432:	9301      	str	r3, [sp, #4]
 800b434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b436:	9300      	str	r3, [sp, #0]
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	68b9      	ldr	r1, [r7, #8]
 800b43c:	68f8      	ldr	r0, [r7, #12]
 800b43e:	f000 f80f 	bl	800b460 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b442:	69f8      	ldr	r0, [r7, #28]
 800b444:	f000 f8b4 	bl	800b5b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b448:	2301      	movs	r3, #1
 800b44a:	61bb      	str	r3, [r7, #24]
 800b44c:	e002      	b.n	800b454 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b44e:	f04f 33ff 	mov.w	r3, #4294967295
 800b452:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b454:	69bb      	ldr	r3, [r7, #24]
	}
 800b456:	4618      	mov	r0, r3
 800b458:	3720      	adds	r7, #32
 800b45a:	46bd      	mov	sp, r7
 800b45c:	bd80      	pop	{r7, pc}
	...

0800b460 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b088      	sub	sp, #32
 800b464:	af00      	add	r7, sp, #0
 800b466:	60f8      	str	r0, [r7, #12]
 800b468:	60b9      	str	r1, [r7, #8]
 800b46a:	607a      	str	r2, [r7, #4]
 800b46c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b470:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	009b      	lsls	r3, r3, #2
 800b476:	461a      	mov	r2, r3
 800b478:	21a5      	movs	r1, #165	@ 0xa5
 800b47a:	f003 fecf 	bl	800f21c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b480:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b488:	3b01      	subs	r3, #1
 800b48a:	009b      	lsls	r3, r3, #2
 800b48c:	4413      	add	r3, r2
 800b48e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	f023 0307 	bic.w	r3, r3, #7
 800b496:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b498:	69bb      	ldr	r3, [r7, #24]
 800b49a:	f003 0307 	and.w	r3, r3, #7
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d00b      	beq.n	800b4ba <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b4a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a6:	f383 8811 	msr	BASEPRI, r3
 800b4aa:	f3bf 8f6f 	isb	sy
 800b4ae:	f3bf 8f4f 	dsb	sy
 800b4b2:	617b      	str	r3, [r7, #20]
}
 800b4b4:	bf00      	nop
 800b4b6:	bf00      	nop
 800b4b8:	e7fd      	b.n	800b4b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d01f      	beq.n	800b500 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	61fb      	str	r3, [r7, #28]
 800b4c4:	e012      	b.n	800b4ec <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b4c6:	68ba      	ldr	r2, [r7, #8]
 800b4c8:	69fb      	ldr	r3, [r7, #28]
 800b4ca:	4413      	add	r3, r2
 800b4cc:	7819      	ldrb	r1, [r3, #0]
 800b4ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4d0:	69fb      	ldr	r3, [r7, #28]
 800b4d2:	4413      	add	r3, r2
 800b4d4:	3334      	adds	r3, #52	@ 0x34
 800b4d6:	460a      	mov	r2, r1
 800b4d8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b4da:	68ba      	ldr	r2, [r7, #8]
 800b4dc:	69fb      	ldr	r3, [r7, #28]
 800b4de:	4413      	add	r3, r2
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d006      	beq.n	800b4f4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b4e6:	69fb      	ldr	r3, [r7, #28]
 800b4e8:	3301      	adds	r3, #1
 800b4ea:	61fb      	str	r3, [r7, #28]
 800b4ec:	69fb      	ldr	r3, [r7, #28]
 800b4ee:	2b0f      	cmp	r3, #15
 800b4f0:	d9e9      	bls.n	800b4c6 <prvInitialiseNewTask+0x66>
 800b4f2:	e000      	b.n	800b4f6 <prvInitialiseNewTask+0x96>
			{
				break;
 800b4f4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b4fe:	e003      	b.n	800b508 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b502:	2200      	movs	r2, #0
 800b504:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b50a:	2b37      	cmp	r3, #55	@ 0x37
 800b50c:	d901      	bls.n	800b512 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b50e:	2337      	movs	r3, #55	@ 0x37
 800b510:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b516:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b51a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b51c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b51e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b520:	2200      	movs	r2, #0
 800b522:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b526:	3304      	adds	r3, #4
 800b528:	4618      	mov	r0, r3
 800b52a:	f7fe fe33 	bl	800a194 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b52e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b530:	3318      	adds	r3, #24
 800b532:	4618      	mov	r0, r3
 800b534:	f7fe fe2e 	bl	800a194 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b53a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b53c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b53e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b540:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b546:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b54a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b54c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b550:	2200      	movs	r2, #0
 800b552:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b558:	2200      	movs	r2, #0
 800b55a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b560:	3354      	adds	r3, #84	@ 0x54
 800b562:	224c      	movs	r2, #76	@ 0x4c
 800b564:	2100      	movs	r1, #0
 800b566:	4618      	mov	r0, r3
 800b568:	f003 fe58 	bl	800f21c <memset>
 800b56c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b56e:	4a0d      	ldr	r2, [pc, #52]	@ (800b5a4 <prvInitialiseNewTask+0x144>)
 800b570:	659a      	str	r2, [r3, #88]	@ 0x58
 800b572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b574:	4a0c      	ldr	r2, [pc, #48]	@ (800b5a8 <prvInitialiseNewTask+0x148>)
 800b576:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b57a:	4a0c      	ldr	r2, [pc, #48]	@ (800b5ac <prvInitialiseNewTask+0x14c>)
 800b57c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b57e:	683a      	ldr	r2, [r7, #0]
 800b580:	68f9      	ldr	r1, [r7, #12]
 800b582:	69b8      	ldr	r0, [r7, #24]
 800b584:	f001 fa5a 	bl	800ca3c <pxPortInitialiseStack>
 800b588:	4602      	mov	r2, r0
 800b58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b58c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b58e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b590:	2b00      	cmp	r3, #0
 800b592:	d002      	beq.n	800b59a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b596:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b598:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b59a:	bf00      	nop
 800b59c:	3720      	adds	r7, #32
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}
 800b5a2:	bf00      	nop
 800b5a4:	20005584 	.word	0x20005584
 800b5a8:	200055ec 	.word	0x200055ec
 800b5ac:	20005654 	.word	0x20005654

0800b5b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b082      	sub	sp, #8
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b5b8:	f001 fb6e 	bl	800cc98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b5bc:	4b2d      	ldr	r3, [pc, #180]	@ (800b674 <prvAddNewTaskToReadyList+0xc4>)
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	3301      	adds	r3, #1
 800b5c2:	4a2c      	ldr	r2, [pc, #176]	@ (800b674 <prvAddNewTaskToReadyList+0xc4>)
 800b5c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b5c6:	4b2c      	ldr	r3, [pc, #176]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d109      	bne.n	800b5e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b5ce:	4a2a      	ldr	r2, [pc, #168]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b5d4:	4b27      	ldr	r3, [pc, #156]	@ (800b674 <prvAddNewTaskToReadyList+0xc4>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	2b01      	cmp	r3, #1
 800b5da:	d110      	bne.n	800b5fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b5dc:	f000 fc2e 	bl	800be3c <prvInitialiseTaskLists>
 800b5e0:	e00d      	b.n	800b5fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b5e2:	4b26      	ldr	r3, [pc, #152]	@ (800b67c <prvAddNewTaskToReadyList+0xcc>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d109      	bne.n	800b5fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b5ea:	4b23      	ldr	r3, [pc, #140]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d802      	bhi.n	800b5fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b5f8:	4a1f      	ldr	r2, [pc, #124]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b5fe:	4b20      	ldr	r3, [pc, #128]	@ (800b680 <prvAddNewTaskToReadyList+0xd0>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	3301      	adds	r3, #1
 800b604:	4a1e      	ldr	r2, [pc, #120]	@ (800b680 <prvAddNewTaskToReadyList+0xd0>)
 800b606:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b608:	4b1d      	ldr	r3, [pc, #116]	@ (800b680 <prvAddNewTaskToReadyList+0xd0>)
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b614:	4b1b      	ldr	r3, [pc, #108]	@ (800b684 <prvAddNewTaskToReadyList+0xd4>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	429a      	cmp	r2, r3
 800b61a:	d903      	bls.n	800b624 <prvAddNewTaskToReadyList+0x74>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b620:	4a18      	ldr	r2, [pc, #96]	@ (800b684 <prvAddNewTaskToReadyList+0xd4>)
 800b622:	6013      	str	r3, [r2, #0]
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b628:	4613      	mov	r3, r2
 800b62a:	009b      	lsls	r3, r3, #2
 800b62c:	4413      	add	r3, r2
 800b62e:	009b      	lsls	r3, r3, #2
 800b630:	4a15      	ldr	r2, [pc, #84]	@ (800b688 <prvAddNewTaskToReadyList+0xd8>)
 800b632:	441a      	add	r2, r3
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	3304      	adds	r3, #4
 800b638:	4619      	mov	r1, r3
 800b63a:	4610      	mov	r0, r2
 800b63c:	f7fe fdb7 	bl	800a1ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b640:	f001 fb5c 	bl	800ccfc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b644:	4b0d      	ldr	r3, [pc, #52]	@ (800b67c <prvAddNewTaskToReadyList+0xcc>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d00e      	beq.n	800b66a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b64c:	4b0a      	ldr	r3, [pc, #40]	@ (800b678 <prvAddNewTaskToReadyList+0xc8>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b656:	429a      	cmp	r2, r3
 800b658:	d207      	bcs.n	800b66a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b65a:	4b0c      	ldr	r3, [pc, #48]	@ (800b68c <prvAddNewTaskToReadyList+0xdc>)
 800b65c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b660:	601a      	str	r2, [r3, #0]
 800b662:	f3bf 8f4f 	dsb	sy
 800b666:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b66a:	bf00      	nop
 800b66c:	3708      	adds	r7, #8
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}
 800b672:	bf00      	nop
 800b674:	200017fc 	.word	0x200017fc
 800b678:	20001328 	.word	0x20001328
 800b67c:	20001808 	.word	0x20001808
 800b680:	20001818 	.word	0x20001818
 800b684:	20001804 	.word	0x20001804
 800b688:	2000132c 	.word	0x2000132c
 800b68c:	e000ed04 	.word	0xe000ed04

0800b690 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b690:	b580      	push	{r7, lr}
 800b692:	b084      	sub	sp, #16
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b698:	2300      	movs	r3, #0
 800b69a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d018      	beq.n	800b6d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b6a2:	4b14      	ldr	r3, [pc, #80]	@ (800b6f4 <vTaskDelay+0x64>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d00b      	beq.n	800b6c2 <vTaskDelay+0x32>
	__asm volatile
 800b6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6ae:	f383 8811 	msr	BASEPRI, r3
 800b6b2:	f3bf 8f6f 	isb	sy
 800b6b6:	f3bf 8f4f 	dsb	sy
 800b6ba:	60bb      	str	r3, [r7, #8]
}
 800b6bc:	bf00      	nop
 800b6be:	bf00      	nop
 800b6c0:	e7fd      	b.n	800b6be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b6c2:	f000 f88b 	bl	800b7dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b6c6:	2100      	movs	r1, #0
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 fe09 	bl	800c2e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b6ce:	f000 f893 	bl	800b7f8 <xTaskResumeAll>
 800b6d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d107      	bne.n	800b6ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b6da:	4b07      	ldr	r3, [pc, #28]	@ (800b6f8 <vTaskDelay+0x68>)
 800b6dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6e0:	601a      	str	r2, [r3, #0]
 800b6e2:	f3bf 8f4f 	dsb	sy
 800b6e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b6ea:	bf00      	nop
 800b6ec:	3710      	adds	r7, #16
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	20001824 	.word	0x20001824
 800b6f8:	e000ed04 	.word	0xe000ed04

0800b6fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b08a      	sub	sp, #40	@ 0x28
 800b700:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b702:	2300      	movs	r3, #0
 800b704:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b706:	2300      	movs	r3, #0
 800b708:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b70a:	463a      	mov	r2, r7
 800b70c:	1d39      	adds	r1, r7, #4
 800b70e:	f107 0308 	add.w	r3, r7, #8
 800b712:	4618      	mov	r0, r3
 800b714:	f7fe fcea 	bl	800a0ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b718:	6839      	ldr	r1, [r7, #0]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	68ba      	ldr	r2, [r7, #8]
 800b71e:	9202      	str	r2, [sp, #8]
 800b720:	9301      	str	r3, [sp, #4]
 800b722:	2300      	movs	r3, #0
 800b724:	9300      	str	r3, [sp, #0]
 800b726:	2300      	movs	r3, #0
 800b728:	460a      	mov	r2, r1
 800b72a:	4924      	ldr	r1, [pc, #144]	@ (800b7bc <vTaskStartScheduler+0xc0>)
 800b72c:	4824      	ldr	r0, [pc, #144]	@ (800b7c0 <vTaskStartScheduler+0xc4>)
 800b72e:	f7ff fdf1 	bl	800b314 <xTaskCreateStatic>
 800b732:	4603      	mov	r3, r0
 800b734:	4a23      	ldr	r2, [pc, #140]	@ (800b7c4 <vTaskStartScheduler+0xc8>)
 800b736:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b738:	4b22      	ldr	r3, [pc, #136]	@ (800b7c4 <vTaskStartScheduler+0xc8>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d002      	beq.n	800b746 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b740:	2301      	movs	r3, #1
 800b742:	617b      	str	r3, [r7, #20]
 800b744:	e001      	b.n	800b74a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b746:	2300      	movs	r3, #0
 800b748:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	2b01      	cmp	r3, #1
 800b74e:	d102      	bne.n	800b756 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b750:	f000 fe1a 	bl	800c388 <xTimerCreateTimerTask>
 800b754:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b756:	697b      	ldr	r3, [r7, #20]
 800b758:	2b01      	cmp	r3, #1
 800b75a:	d11b      	bne.n	800b794 <vTaskStartScheduler+0x98>
	__asm volatile
 800b75c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b760:	f383 8811 	msr	BASEPRI, r3
 800b764:	f3bf 8f6f 	isb	sy
 800b768:	f3bf 8f4f 	dsb	sy
 800b76c:	613b      	str	r3, [r7, #16]
}
 800b76e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b770:	4b15      	ldr	r3, [pc, #84]	@ (800b7c8 <vTaskStartScheduler+0xcc>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	3354      	adds	r3, #84	@ 0x54
 800b776:	4a15      	ldr	r2, [pc, #84]	@ (800b7cc <vTaskStartScheduler+0xd0>)
 800b778:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b77a:	4b15      	ldr	r3, [pc, #84]	@ (800b7d0 <vTaskStartScheduler+0xd4>)
 800b77c:	f04f 32ff 	mov.w	r2, #4294967295
 800b780:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b782:	4b14      	ldr	r3, [pc, #80]	@ (800b7d4 <vTaskStartScheduler+0xd8>)
 800b784:	2201      	movs	r2, #1
 800b786:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b788:	4b13      	ldr	r3, [pc, #76]	@ (800b7d8 <vTaskStartScheduler+0xdc>)
 800b78a:	2200      	movs	r2, #0
 800b78c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b78e:	f001 f9df 	bl	800cb50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b792:	e00f      	b.n	800b7b4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b79a:	d10b      	bne.n	800b7b4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800b79c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7a0:	f383 8811 	msr	BASEPRI, r3
 800b7a4:	f3bf 8f6f 	isb	sy
 800b7a8:	f3bf 8f4f 	dsb	sy
 800b7ac:	60fb      	str	r3, [r7, #12]
}
 800b7ae:	bf00      	nop
 800b7b0:	bf00      	nop
 800b7b2:	e7fd      	b.n	800b7b0 <vTaskStartScheduler+0xb4>
}
 800b7b4:	bf00      	nop
 800b7b6:	3718      	adds	r7, #24
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}
 800b7bc:	08012070 	.word	0x08012070
 800b7c0:	0800be0d 	.word	0x0800be0d
 800b7c4:	20001820 	.word	0x20001820
 800b7c8:	20001328 	.word	0x20001328
 800b7cc:	2000018c 	.word	0x2000018c
 800b7d0:	2000181c 	.word	0x2000181c
 800b7d4:	20001808 	.word	0x20001808
 800b7d8:	20001800 	.word	0x20001800

0800b7dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b7dc:	b480      	push	{r7}
 800b7de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b7e0:	4b04      	ldr	r3, [pc, #16]	@ (800b7f4 <vTaskSuspendAll+0x18>)
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	3301      	adds	r3, #1
 800b7e6:	4a03      	ldr	r2, [pc, #12]	@ (800b7f4 <vTaskSuspendAll+0x18>)
 800b7e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b7ea:	bf00      	nop
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr
 800b7f4:	20001824 	.word	0x20001824

0800b7f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b084      	sub	sp, #16
 800b7fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b7fe:	2300      	movs	r3, #0
 800b800:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b802:	2300      	movs	r3, #0
 800b804:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b806:	4b42      	ldr	r3, [pc, #264]	@ (800b910 <xTaskResumeAll+0x118>)
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d10b      	bne.n	800b826 <xTaskResumeAll+0x2e>
	__asm volatile
 800b80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b812:	f383 8811 	msr	BASEPRI, r3
 800b816:	f3bf 8f6f 	isb	sy
 800b81a:	f3bf 8f4f 	dsb	sy
 800b81e:	603b      	str	r3, [r7, #0]
}
 800b820:	bf00      	nop
 800b822:	bf00      	nop
 800b824:	e7fd      	b.n	800b822 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b826:	f001 fa37 	bl	800cc98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b82a:	4b39      	ldr	r3, [pc, #228]	@ (800b910 <xTaskResumeAll+0x118>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	3b01      	subs	r3, #1
 800b830:	4a37      	ldr	r2, [pc, #220]	@ (800b910 <xTaskResumeAll+0x118>)
 800b832:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b834:	4b36      	ldr	r3, [pc, #216]	@ (800b910 <xTaskResumeAll+0x118>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d162      	bne.n	800b902 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b83c:	4b35      	ldr	r3, [pc, #212]	@ (800b914 <xTaskResumeAll+0x11c>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d05e      	beq.n	800b902 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b844:	e02f      	b.n	800b8a6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b846:	4b34      	ldr	r3, [pc, #208]	@ (800b918 <xTaskResumeAll+0x120>)
 800b848:	68db      	ldr	r3, [r3, #12]
 800b84a:	68db      	ldr	r3, [r3, #12]
 800b84c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	3318      	adds	r3, #24
 800b852:	4618      	mov	r0, r3
 800b854:	f7fe fd08 	bl	800a268 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	3304      	adds	r3, #4
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7fe fd03 	bl	800a268 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b866:	4b2d      	ldr	r3, [pc, #180]	@ (800b91c <xTaskResumeAll+0x124>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	429a      	cmp	r2, r3
 800b86c:	d903      	bls.n	800b876 <xTaskResumeAll+0x7e>
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b872:	4a2a      	ldr	r2, [pc, #168]	@ (800b91c <xTaskResumeAll+0x124>)
 800b874:	6013      	str	r3, [r2, #0]
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b87a:	4613      	mov	r3, r2
 800b87c:	009b      	lsls	r3, r3, #2
 800b87e:	4413      	add	r3, r2
 800b880:	009b      	lsls	r3, r3, #2
 800b882:	4a27      	ldr	r2, [pc, #156]	@ (800b920 <xTaskResumeAll+0x128>)
 800b884:	441a      	add	r2, r3
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	3304      	adds	r3, #4
 800b88a:	4619      	mov	r1, r3
 800b88c:	4610      	mov	r0, r2
 800b88e:	f7fe fc8e 	bl	800a1ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b896:	4b23      	ldr	r3, [pc, #140]	@ (800b924 <xTaskResumeAll+0x12c>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b89c:	429a      	cmp	r2, r3
 800b89e:	d302      	bcc.n	800b8a6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b8a0:	4b21      	ldr	r3, [pc, #132]	@ (800b928 <xTaskResumeAll+0x130>)
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b8a6:	4b1c      	ldr	r3, [pc, #112]	@ (800b918 <xTaskResumeAll+0x120>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d1cb      	bne.n	800b846 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d001      	beq.n	800b8b8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b8b4:	f000 fb66 	bl	800bf84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b8b8:	4b1c      	ldr	r3, [pc, #112]	@ (800b92c <xTaskResumeAll+0x134>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d010      	beq.n	800b8e6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b8c4:	f000 f846 	bl	800b954 <xTaskIncrementTick>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d002      	beq.n	800b8d4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b8ce:	4b16      	ldr	r3, [pc, #88]	@ (800b928 <xTaskResumeAll+0x130>)
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	3b01      	subs	r3, #1
 800b8d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d1f1      	bne.n	800b8c4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b8e0:	4b12      	ldr	r3, [pc, #72]	@ (800b92c <xTaskResumeAll+0x134>)
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b8e6:	4b10      	ldr	r3, [pc, #64]	@ (800b928 <xTaskResumeAll+0x130>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d009      	beq.n	800b902 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b8f2:	4b0f      	ldr	r3, [pc, #60]	@ (800b930 <xTaskResumeAll+0x138>)
 800b8f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8f8:	601a      	str	r2, [r3, #0]
 800b8fa:	f3bf 8f4f 	dsb	sy
 800b8fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b902:	f001 f9fb 	bl	800ccfc <vPortExitCritical>

	return xAlreadyYielded;
 800b906:	68bb      	ldr	r3, [r7, #8]
}
 800b908:	4618      	mov	r0, r3
 800b90a:	3710      	adds	r7, #16
 800b90c:	46bd      	mov	sp, r7
 800b90e:	bd80      	pop	{r7, pc}
 800b910:	20001824 	.word	0x20001824
 800b914:	200017fc 	.word	0x200017fc
 800b918:	200017bc 	.word	0x200017bc
 800b91c:	20001804 	.word	0x20001804
 800b920:	2000132c 	.word	0x2000132c
 800b924:	20001328 	.word	0x20001328
 800b928:	20001810 	.word	0x20001810
 800b92c:	2000180c 	.word	0x2000180c
 800b930:	e000ed04 	.word	0xe000ed04

0800b934 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b934:	b480      	push	{r7}
 800b936:	b083      	sub	sp, #12
 800b938:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b93a:	4b05      	ldr	r3, [pc, #20]	@ (800b950 <xTaskGetTickCount+0x1c>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b940:	687b      	ldr	r3, [r7, #4]
}
 800b942:	4618      	mov	r0, r3
 800b944:	370c      	adds	r7, #12
 800b946:	46bd      	mov	sp, r7
 800b948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94c:	4770      	bx	lr
 800b94e:	bf00      	nop
 800b950:	20001800 	.word	0x20001800

0800b954 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b086      	sub	sp, #24
 800b958:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b95a:	2300      	movs	r3, #0
 800b95c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b95e:	4b4f      	ldr	r3, [pc, #316]	@ (800ba9c <xTaskIncrementTick+0x148>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	2b00      	cmp	r3, #0
 800b964:	f040 8090 	bne.w	800ba88 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b968:	4b4d      	ldr	r3, [pc, #308]	@ (800baa0 <xTaskIncrementTick+0x14c>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	3301      	adds	r3, #1
 800b96e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b970:	4a4b      	ldr	r2, [pc, #300]	@ (800baa0 <xTaskIncrementTick+0x14c>)
 800b972:	693b      	ldr	r3, [r7, #16]
 800b974:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d121      	bne.n	800b9c0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b97c:	4b49      	ldr	r3, [pc, #292]	@ (800baa4 <xTaskIncrementTick+0x150>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d00b      	beq.n	800b99e <xTaskIncrementTick+0x4a>
	__asm volatile
 800b986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b98a:	f383 8811 	msr	BASEPRI, r3
 800b98e:	f3bf 8f6f 	isb	sy
 800b992:	f3bf 8f4f 	dsb	sy
 800b996:	603b      	str	r3, [r7, #0]
}
 800b998:	bf00      	nop
 800b99a:	bf00      	nop
 800b99c:	e7fd      	b.n	800b99a <xTaskIncrementTick+0x46>
 800b99e:	4b41      	ldr	r3, [pc, #260]	@ (800baa4 <xTaskIncrementTick+0x150>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	60fb      	str	r3, [r7, #12]
 800b9a4:	4b40      	ldr	r3, [pc, #256]	@ (800baa8 <xTaskIncrementTick+0x154>)
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	4a3e      	ldr	r2, [pc, #248]	@ (800baa4 <xTaskIncrementTick+0x150>)
 800b9aa:	6013      	str	r3, [r2, #0]
 800b9ac:	4a3e      	ldr	r2, [pc, #248]	@ (800baa8 <xTaskIncrementTick+0x154>)
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	6013      	str	r3, [r2, #0]
 800b9b2:	4b3e      	ldr	r3, [pc, #248]	@ (800baac <xTaskIncrementTick+0x158>)
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	3301      	adds	r3, #1
 800b9b8:	4a3c      	ldr	r2, [pc, #240]	@ (800baac <xTaskIncrementTick+0x158>)
 800b9ba:	6013      	str	r3, [r2, #0]
 800b9bc:	f000 fae2 	bl	800bf84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b9c0:	4b3b      	ldr	r3, [pc, #236]	@ (800bab0 <xTaskIncrementTick+0x15c>)
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	693a      	ldr	r2, [r7, #16]
 800b9c6:	429a      	cmp	r2, r3
 800b9c8:	d349      	bcc.n	800ba5e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b9ca:	4b36      	ldr	r3, [pc, #216]	@ (800baa4 <xTaskIncrementTick+0x150>)
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d104      	bne.n	800b9de <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9d4:	4b36      	ldr	r3, [pc, #216]	@ (800bab0 <xTaskIncrementTick+0x15c>)
 800b9d6:	f04f 32ff 	mov.w	r2, #4294967295
 800b9da:	601a      	str	r2, [r3, #0]
					break;
 800b9dc:	e03f      	b.n	800ba5e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9de:	4b31      	ldr	r3, [pc, #196]	@ (800baa4 <xTaskIncrementTick+0x150>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	68db      	ldr	r3, [r3, #12]
 800b9e4:	68db      	ldr	r3, [r3, #12]
 800b9e6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	685b      	ldr	r3, [r3, #4]
 800b9ec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b9ee:	693a      	ldr	r2, [r7, #16]
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	429a      	cmp	r2, r3
 800b9f4:	d203      	bcs.n	800b9fe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b9f6:	4a2e      	ldr	r2, [pc, #184]	@ (800bab0 <xTaskIncrementTick+0x15c>)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b9fc:	e02f      	b.n	800ba5e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	3304      	adds	r3, #4
 800ba02:	4618      	mov	r0, r3
 800ba04:	f7fe fc30 	bl	800a268 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d004      	beq.n	800ba1a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	3318      	adds	r3, #24
 800ba14:	4618      	mov	r0, r3
 800ba16:	f7fe fc27 	bl	800a268 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba1e:	4b25      	ldr	r3, [pc, #148]	@ (800bab4 <xTaskIncrementTick+0x160>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d903      	bls.n	800ba2e <xTaskIncrementTick+0xda>
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba2a:	4a22      	ldr	r2, [pc, #136]	@ (800bab4 <xTaskIncrementTick+0x160>)
 800ba2c:	6013      	str	r3, [r2, #0]
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba32:	4613      	mov	r3, r2
 800ba34:	009b      	lsls	r3, r3, #2
 800ba36:	4413      	add	r3, r2
 800ba38:	009b      	lsls	r3, r3, #2
 800ba3a:	4a1f      	ldr	r2, [pc, #124]	@ (800bab8 <xTaskIncrementTick+0x164>)
 800ba3c:	441a      	add	r2, r3
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	3304      	adds	r3, #4
 800ba42:	4619      	mov	r1, r3
 800ba44:	4610      	mov	r0, r2
 800ba46:	f7fe fbb2 	bl	800a1ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba4e:	4b1b      	ldr	r3, [pc, #108]	@ (800babc <xTaskIncrementTick+0x168>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d3b8      	bcc.n	800b9ca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ba58:	2301      	movs	r3, #1
 800ba5a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba5c:	e7b5      	b.n	800b9ca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ba5e:	4b17      	ldr	r3, [pc, #92]	@ (800babc <xTaskIncrementTick+0x168>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba64:	4914      	ldr	r1, [pc, #80]	@ (800bab8 <xTaskIncrementTick+0x164>)
 800ba66:	4613      	mov	r3, r2
 800ba68:	009b      	lsls	r3, r3, #2
 800ba6a:	4413      	add	r3, r2
 800ba6c:	009b      	lsls	r3, r3, #2
 800ba6e:	440b      	add	r3, r1
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	2b01      	cmp	r3, #1
 800ba74:	d901      	bls.n	800ba7a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800ba76:	2301      	movs	r3, #1
 800ba78:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ba7a:	4b11      	ldr	r3, [pc, #68]	@ (800bac0 <xTaskIncrementTick+0x16c>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d007      	beq.n	800ba92 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800ba82:	2301      	movs	r3, #1
 800ba84:	617b      	str	r3, [r7, #20]
 800ba86:	e004      	b.n	800ba92 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ba88:	4b0e      	ldr	r3, [pc, #56]	@ (800bac4 <xTaskIncrementTick+0x170>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	3301      	adds	r3, #1
 800ba8e:	4a0d      	ldr	r2, [pc, #52]	@ (800bac4 <xTaskIncrementTick+0x170>)
 800ba90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ba92:	697b      	ldr	r3, [r7, #20]
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	3718      	adds	r7, #24
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	20001824 	.word	0x20001824
 800baa0:	20001800 	.word	0x20001800
 800baa4:	200017b4 	.word	0x200017b4
 800baa8:	200017b8 	.word	0x200017b8
 800baac:	20001814 	.word	0x20001814
 800bab0:	2000181c 	.word	0x2000181c
 800bab4:	20001804 	.word	0x20001804
 800bab8:	2000132c 	.word	0x2000132c
 800babc:	20001328 	.word	0x20001328
 800bac0:	20001810 	.word	0x20001810
 800bac4:	2000180c 	.word	0x2000180c

0800bac8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bac8:	b480      	push	{r7}
 800baca:	b085      	sub	sp, #20
 800bacc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bace:	4b2b      	ldr	r3, [pc, #172]	@ (800bb7c <vTaskSwitchContext+0xb4>)
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d003      	beq.n	800bade <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bad6:	4b2a      	ldr	r3, [pc, #168]	@ (800bb80 <vTaskSwitchContext+0xb8>)
 800bad8:	2201      	movs	r2, #1
 800bada:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800badc:	e047      	b.n	800bb6e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800bade:	4b28      	ldr	r3, [pc, #160]	@ (800bb80 <vTaskSwitchContext+0xb8>)
 800bae0:	2200      	movs	r2, #0
 800bae2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bae4:	4b27      	ldr	r3, [pc, #156]	@ (800bb84 <vTaskSwitchContext+0xbc>)
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	60fb      	str	r3, [r7, #12]
 800baea:	e011      	b.n	800bb10 <vTaskSwitchContext+0x48>
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d10b      	bne.n	800bb0a <vTaskSwitchContext+0x42>
	__asm volatile
 800baf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baf6:	f383 8811 	msr	BASEPRI, r3
 800bafa:	f3bf 8f6f 	isb	sy
 800bafe:	f3bf 8f4f 	dsb	sy
 800bb02:	607b      	str	r3, [r7, #4]
}
 800bb04:	bf00      	nop
 800bb06:	bf00      	nop
 800bb08:	e7fd      	b.n	800bb06 <vTaskSwitchContext+0x3e>
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	3b01      	subs	r3, #1
 800bb0e:	60fb      	str	r3, [r7, #12]
 800bb10:	491d      	ldr	r1, [pc, #116]	@ (800bb88 <vTaskSwitchContext+0xc0>)
 800bb12:	68fa      	ldr	r2, [r7, #12]
 800bb14:	4613      	mov	r3, r2
 800bb16:	009b      	lsls	r3, r3, #2
 800bb18:	4413      	add	r3, r2
 800bb1a:	009b      	lsls	r3, r3, #2
 800bb1c:	440b      	add	r3, r1
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d0e3      	beq.n	800baec <vTaskSwitchContext+0x24>
 800bb24:	68fa      	ldr	r2, [r7, #12]
 800bb26:	4613      	mov	r3, r2
 800bb28:	009b      	lsls	r3, r3, #2
 800bb2a:	4413      	add	r3, r2
 800bb2c:	009b      	lsls	r3, r3, #2
 800bb2e:	4a16      	ldr	r2, [pc, #88]	@ (800bb88 <vTaskSwitchContext+0xc0>)
 800bb30:	4413      	add	r3, r2
 800bb32:	60bb      	str	r3, [r7, #8]
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	685b      	ldr	r3, [r3, #4]
 800bb38:	685a      	ldr	r2, [r3, #4]
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	605a      	str	r2, [r3, #4]
 800bb3e:	68bb      	ldr	r3, [r7, #8]
 800bb40:	685a      	ldr	r2, [r3, #4]
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	3308      	adds	r3, #8
 800bb46:	429a      	cmp	r2, r3
 800bb48:	d104      	bne.n	800bb54 <vTaskSwitchContext+0x8c>
 800bb4a:	68bb      	ldr	r3, [r7, #8]
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	685a      	ldr	r2, [r3, #4]
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	605a      	str	r2, [r3, #4]
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	685b      	ldr	r3, [r3, #4]
 800bb58:	68db      	ldr	r3, [r3, #12]
 800bb5a:	4a0c      	ldr	r2, [pc, #48]	@ (800bb8c <vTaskSwitchContext+0xc4>)
 800bb5c:	6013      	str	r3, [r2, #0]
 800bb5e:	4a09      	ldr	r2, [pc, #36]	@ (800bb84 <vTaskSwitchContext+0xbc>)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bb64:	4b09      	ldr	r3, [pc, #36]	@ (800bb8c <vTaskSwitchContext+0xc4>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	3354      	adds	r3, #84	@ 0x54
 800bb6a:	4a09      	ldr	r2, [pc, #36]	@ (800bb90 <vTaskSwitchContext+0xc8>)
 800bb6c:	6013      	str	r3, [r2, #0]
}
 800bb6e:	bf00      	nop
 800bb70:	3714      	adds	r7, #20
 800bb72:	46bd      	mov	sp, r7
 800bb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb78:	4770      	bx	lr
 800bb7a:	bf00      	nop
 800bb7c:	20001824 	.word	0x20001824
 800bb80:	20001810 	.word	0x20001810
 800bb84:	20001804 	.word	0x20001804
 800bb88:	2000132c 	.word	0x2000132c
 800bb8c:	20001328 	.word	0x20001328
 800bb90:	2000018c 	.word	0x2000018c

0800bb94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b084      	sub	sp, #16
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
 800bb9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d10b      	bne.n	800bbbc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800bba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bba8:	f383 8811 	msr	BASEPRI, r3
 800bbac:	f3bf 8f6f 	isb	sy
 800bbb0:	f3bf 8f4f 	dsb	sy
 800bbb4:	60fb      	str	r3, [r7, #12]
}
 800bbb6:	bf00      	nop
 800bbb8:	bf00      	nop
 800bbba:	e7fd      	b.n	800bbb8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bbbc:	4b07      	ldr	r3, [pc, #28]	@ (800bbdc <vTaskPlaceOnEventList+0x48>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	3318      	adds	r3, #24
 800bbc2:	4619      	mov	r1, r3
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f7fe fb16 	bl	800a1f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bbca:	2101      	movs	r1, #1
 800bbcc:	6838      	ldr	r0, [r7, #0]
 800bbce:	f000 fb87 	bl	800c2e0 <prvAddCurrentTaskToDelayedList>
}
 800bbd2:	bf00      	nop
 800bbd4:	3710      	adds	r7, #16
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	20001328 	.word	0x20001328

0800bbe0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b086      	sub	sp, #24
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	60f8      	str	r0, [r7, #12]
 800bbe8:	60b9      	str	r1, [r7, #8]
 800bbea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d10b      	bne.n	800bc0a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800bbf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbf6:	f383 8811 	msr	BASEPRI, r3
 800bbfa:	f3bf 8f6f 	isb	sy
 800bbfe:	f3bf 8f4f 	dsb	sy
 800bc02:	617b      	str	r3, [r7, #20]
}
 800bc04:	bf00      	nop
 800bc06:	bf00      	nop
 800bc08:	e7fd      	b.n	800bc06 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc0a:	4b0a      	ldr	r3, [pc, #40]	@ (800bc34 <vTaskPlaceOnEventListRestricted+0x54>)
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	3318      	adds	r3, #24
 800bc10:	4619      	mov	r1, r3
 800bc12:	68f8      	ldr	r0, [r7, #12]
 800bc14:	f7fe facb 	bl	800a1ae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d002      	beq.n	800bc24 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800bc1e:	f04f 33ff 	mov.w	r3, #4294967295
 800bc22:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bc24:	6879      	ldr	r1, [r7, #4]
 800bc26:	68b8      	ldr	r0, [r7, #8]
 800bc28:	f000 fb5a 	bl	800c2e0 <prvAddCurrentTaskToDelayedList>
	}
 800bc2c:	bf00      	nop
 800bc2e:	3718      	adds	r7, #24
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}
 800bc34:	20001328 	.word	0x20001328

0800bc38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b086      	sub	sp, #24
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	68db      	ldr	r3, [r3, #12]
 800bc44:	68db      	ldr	r3, [r3, #12]
 800bc46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bc48:	693b      	ldr	r3, [r7, #16]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d10b      	bne.n	800bc66 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800bc4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc52:	f383 8811 	msr	BASEPRI, r3
 800bc56:	f3bf 8f6f 	isb	sy
 800bc5a:	f3bf 8f4f 	dsb	sy
 800bc5e:	60fb      	str	r3, [r7, #12]
}
 800bc60:	bf00      	nop
 800bc62:	bf00      	nop
 800bc64:	e7fd      	b.n	800bc62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	3318      	adds	r3, #24
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f7fe fafc 	bl	800a268 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc70:	4b1d      	ldr	r3, [pc, #116]	@ (800bce8 <xTaskRemoveFromEventList+0xb0>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d11d      	bne.n	800bcb4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bc78:	693b      	ldr	r3, [r7, #16]
 800bc7a:	3304      	adds	r3, #4
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	f7fe faf3 	bl	800a268 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bc82:	693b      	ldr	r3, [r7, #16]
 800bc84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc86:	4b19      	ldr	r3, [pc, #100]	@ (800bcec <xTaskRemoveFromEventList+0xb4>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	429a      	cmp	r2, r3
 800bc8c:	d903      	bls.n	800bc96 <xTaskRemoveFromEventList+0x5e>
 800bc8e:	693b      	ldr	r3, [r7, #16]
 800bc90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc92:	4a16      	ldr	r2, [pc, #88]	@ (800bcec <xTaskRemoveFromEventList+0xb4>)
 800bc94:	6013      	str	r3, [r2, #0]
 800bc96:	693b      	ldr	r3, [r7, #16]
 800bc98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc9a:	4613      	mov	r3, r2
 800bc9c:	009b      	lsls	r3, r3, #2
 800bc9e:	4413      	add	r3, r2
 800bca0:	009b      	lsls	r3, r3, #2
 800bca2:	4a13      	ldr	r2, [pc, #76]	@ (800bcf0 <xTaskRemoveFromEventList+0xb8>)
 800bca4:	441a      	add	r2, r3
 800bca6:	693b      	ldr	r3, [r7, #16]
 800bca8:	3304      	adds	r3, #4
 800bcaa:	4619      	mov	r1, r3
 800bcac:	4610      	mov	r0, r2
 800bcae:	f7fe fa7e 	bl	800a1ae <vListInsertEnd>
 800bcb2:	e005      	b.n	800bcc0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	3318      	adds	r3, #24
 800bcb8:	4619      	mov	r1, r3
 800bcba:	480e      	ldr	r0, [pc, #56]	@ (800bcf4 <xTaskRemoveFromEventList+0xbc>)
 800bcbc:	f7fe fa77 	bl	800a1ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bcc0:	693b      	ldr	r3, [r7, #16]
 800bcc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bcc4:	4b0c      	ldr	r3, [pc, #48]	@ (800bcf8 <xTaskRemoveFromEventList+0xc0>)
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcca:	429a      	cmp	r2, r3
 800bccc:	d905      	bls.n	800bcda <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bcce:	2301      	movs	r3, #1
 800bcd0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bcd2:	4b0a      	ldr	r3, [pc, #40]	@ (800bcfc <xTaskRemoveFromEventList+0xc4>)
 800bcd4:	2201      	movs	r2, #1
 800bcd6:	601a      	str	r2, [r3, #0]
 800bcd8:	e001      	b.n	800bcde <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bcde:	697b      	ldr	r3, [r7, #20]
}
 800bce0:	4618      	mov	r0, r3
 800bce2:	3718      	adds	r7, #24
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}
 800bce8:	20001824 	.word	0x20001824
 800bcec:	20001804 	.word	0x20001804
 800bcf0:	2000132c 	.word	0x2000132c
 800bcf4:	200017bc 	.word	0x200017bc
 800bcf8:	20001328 	.word	0x20001328
 800bcfc:	20001810 	.word	0x20001810

0800bd00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bd00:	b480      	push	{r7}
 800bd02:	b083      	sub	sp, #12
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bd08:	4b06      	ldr	r3, [pc, #24]	@ (800bd24 <vTaskInternalSetTimeOutState+0x24>)
 800bd0a:	681a      	ldr	r2, [r3, #0]
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bd10:	4b05      	ldr	r3, [pc, #20]	@ (800bd28 <vTaskInternalSetTimeOutState+0x28>)
 800bd12:	681a      	ldr	r2, [r3, #0]
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	605a      	str	r2, [r3, #4]
}
 800bd18:	bf00      	nop
 800bd1a:	370c      	adds	r7, #12
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr
 800bd24:	20001814 	.word	0x20001814
 800bd28:	20001800 	.word	0x20001800

0800bd2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b088      	sub	sp, #32
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
 800bd34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d10b      	bne.n	800bd54 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800bd3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd40:	f383 8811 	msr	BASEPRI, r3
 800bd44:	f3bf 8f6f 	isb	sy
 800bd48:	f3bf 8f4f 	dsb	sy
 800bd4c:	613b      	str	r3, [r7, #16]
}
 800bd4e:	bf00      	nop
 800bd50:	bf00      	nop
 800bd52:	e7fd      	b.n	800bd50 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d10b      	bne.n	800bd72 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800bd5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd5e:	f383 8811 	msr	BASEPRI, r3
 800bd62:	f3bf 8f6f 	isb	sy
 800bd66:	f3bf 8f4f 	dsb	sy
 800bd6a:	60fb      	str	r3, [r7, #12]
}
 800bd6c:	bf00      	nop
 800bd6e:	bf00      	nop
 800bd70:	e7fd      	b.n	800bd6e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800bd72:	f000 ff91 	bl	800cc98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bd76:	4b1d      	ldr	r3, [pc, #116]	@ (800bdec <xTaskCheckForTimeOut+0xc0>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	69ba      	ldr	r2, [r7, #24]
 800bd82:	1ad3      	subs	r3, r2, r3
 800bd84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd8e:	d102      	bne.n	800bd96 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bd90:	2300      	movs	r3, #0
 800bd92:	61fb      	str	r3, [r7, #28]
 800bd94:	e023      	b.n	800bdde <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681a      	ldr	r2, [r3, #0]
 800bd9a:	4b15      	ldr	r3, [pc, #84]	@ (800bdf0 <xTaskCheckForTimeOut+0xc4>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	429a      	cmp	r2, r3
 800bda0:	d007      	beq.n	800bdb2 <xTaskCheckForTimeOut+0x86>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	685b      	ldr	r3, [r3, #4]
 800bda6:	69ba      	ldr	r2, [r7, #24]
 800bda8:	429a      	cmp	r2, r3
 800bdaa:	d302      	bcc.n	800bdb2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bdac:	2301      	movs	r3, #1
 800bdae:	61fb      	str	r3, [r7, #28]
 800bdb0:	e015      	b.n	800bdde <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	697a      	ldr	r2, [r7, #20]
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d20b      	bcs.n	800bdd4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	681a      	ldr	r2, [r3, #0]
 800bdc0:	697b      	ldr	r3, [r7, #20]
 800bdc2:	1ad2      	subs	r2, r2, r3
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	f7ff ff99 	bl	800bd00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bdce:	2300      	movs	r3, #0
 800bdd0:	61fb      	str	r3, [r7, #28]
 800bdd2:	e004      	b.n	800bdde <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bdda:	2301      	movs	r3, #1
 800bddc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bdde:	f000 ff8d 	bl	800ccfc <vPortExitCritical>

	return xReturn;
 800bde2:	69fb      	ldr	r3, [r7, #28]
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	3720      	adds	r7, #32
 800bde8:	46bd      	mov	sp, r7
 800bdea:	bd80      	pop	{r7, pc}
 800bdec:	20001800 	.word	0x20001800
 800bdf0:	20001814 	.word	0x20001814

0800bdf4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bdf8:	4b03      	ldr	r3, [pc, #12]	@ (800be08 <vTaskMissedYield+0x14>)
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	601a      	str	r2, [r3, #0]
}
 800bdfe:	bf00      	nop
 800be00:	46bd      	mov	sp, r7
 800be02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be06:	4770      	bx	lr
 800be08:	20001810 	.word	0x20001810

0800be0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b082      	sub	sp, #8
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800be14:	f000 f852 	bl	800bebc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800be18:	4b06      	ldr	r3, [pc, #24]	@ (800be34 <prvIdleTask+0x28>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	2b01      	cmp	r3, #1
 800be1e:	d9f9      	bls.n	800be14 <prvIdleTask+0x8>
			{
				taskYIELD();
 800be20:	4b05      	ldr	r3, [pc, #20]	@ (800be38 <prvIdleTask+0x2c>)
 800be22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be26:	601a      	str	r2, [r3, #0]
 800be28:	f3bf 8f4f 	dsb	sy
 800be2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800be30:	e7f0      	b.n	800be14 <prvIdleTask+0x8>
 800be32:	bf00      	nop
 800be34:	2000132c 	.word	0x2000132c
 800be38:	e000ed04 	.word	0xe000ed04

0800be3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b082      	sub	sp, #8
 800be40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800be42:	2300      	movs	r3, #0
 800be44:	607b      	str	r3, [r7, #4]
 800be46:	e00c      	b.n	800be62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800be48:	687a      	ldr	r2, [r7, #4]
 800be4a:	4613      	mov	r3, r2
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	4413      	add	r3, r2
 800be50:	009b      	lsls	r3, r3, #2
 800be52:	4a12      	ldr	r2, [pc, #72]	@ (800be9c <prvInitialiseTaskLists+0x60>)
 800be54:	4413      	add	r3, r2
 800be56:	4618      	mov	r0, r3
 800be58:	f7fe f97c 	bl	800a154 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	3301      	adds	r3, #1
 800be60:	607b      	str	r3, [r7, #4]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2b37      	cmp	r3, #55	@ 0x37
 800be66:	d9ef      	bls.n	800be48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800be68:	480d      	ldr	r0, [pc, #52]	@ (800bea0 <prvInitialiseTaskLists+0x64>)
 800be6a:	f7fe f973 	bl	800a154 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800be6e:	480d      	ldr	r0, [pc, #52]	@ (800bea4 <prvInitialiseTaskLists+0x68>)
 800be70:	f7fe f970 	bl	800a154 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800be74:	480c      	ldr	r0, [pc, #48]	@ (800bea8 <prvInitialiseTaskLists+0x6c>)
 800be76:	f7fe f96d 	bl	800a154 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800be7a:	480c      	ldr	r0, [pc, #48]	@ (800beac <prvInitialiseTaskLists+0x70>)
 800be7c:	f7fe f96a 	bl	800a154 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800be80:	480b      	ldr	r0, [pc, #44]	@ (800beb0 <prvInitialiseTaskLists+0x74>)
 800be82:	f7fe f967 	bl	800a154 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800be86:	4b0b      	ldr	r3, [pc, #44]	@ (800beb4 <prvInitialiseTaskLists+0x78>)
 800be88:	4a05      	ldr	r2, [pc, #20]	@ (800bea0 <prvInitialiseTaskLists+0x64>)
 800be8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800be8c:	4b0a      	ldr	r3, [pc, #40]	@ (800beb8 <prvInitialiseTaskLists+0x7c>)
 800be8e:	4a05      	ldr	r2, [pc, #20]	@ (800bea4 <prvInitialiseTaskLists+0x68>)
 800be90:	601a      	str	r2, [r3, #0]
}
 800be92:	bf00      	nop
 800be94:	3708      	adds	r7, #8
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
 800be9a:	bf00      	nop
 800be9c:	2000132c 	.word	0x2000132c
 800bea0:	2000178c 	.word	0x2000178c
 800bea4:	200017a0 	.word	0x200017a0
 800bea8:	200017bc 	.word	0x200017bc
 800beac:	200017d0 	.word	0x200017d0
 800beb0:	200017e8 	.word	0x200017e8
 800beb4:	200017b4 	.word	0x200017b4
 800beb8:	200017b8 	.word	0x200017b8

0800bebc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b082      	sub	sp, #8
 800bec0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bec2:	e019      	b.n	800bef8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bec4:	f000 fee8 	bl	800cc98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bec8:	4b10      	ldr	r3, [pc, #64]	@ (800bf0c <prvCheckTasksWaitingTermination+0x50>)
 800beca:	68db      	ldr	r3, [r3, #12]
 800becc:	68db      	ldr	r3, [r3, #12]
 800bece:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	3304      	adds	r3, #4
 800bed4:	4618      	mov	r0, r3
 800bed6:	f7fe f9c7 	bl	800a268 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800beda:	4b0d      	ldr	r3, [pc, #52]	@ (800bf10 <prvCheckTasksWaitingTermination+0x54>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	3b01      	subs	r3, #1
 800bee0:	4a0b      	ldr	r2, [pc, #44]	@ (800bf10 <prvCheckTasksWaitingTermination+0x54>)
 800bee2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bee4:	4b0b      	ldr	r3, [pc, #44]	@ (800bf14 <prvCheckTasksWaitingTermination+0x58>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	3b01      	subs	r3, #1
 800beea:	4a0a      	ldr	r2, [pc, #40]	@ (800bf14 <prvCheckTasksWaitingTermination+0x58>)
 800beec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800beee:	f000 ff05 	bl	800ccfc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f000 f810 	bl	800bf18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bef8:	4b06      	ldr	r3, [pc, #24]	@ (800bf14 <prvCheckTasksWaitingTermination+0x58>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d1e1      	bne.n	800bec4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bf00:	bf00      	nop
 800bf02:	bf00      	nop
 800bf04:	3708      	adds	r7, #8
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}
 800bf0a:	bf00      	nop
 800bf0c:	200017d0 	.word	0x200017d0
 800bf10:	200017fc 	.word	0x200017fc
 800bf14:	200017e4 	.word	0x200017e4

0800bf18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b084      	sub	sp, #16
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	3354      	adds	r3, #84	@ 0x54
 800bf24:	4618      	mov	r0, r3
 800bf26:	f003 fa23 	bl	800f370 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d108      	bne.n	800bf46 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf38:	4618      	mov	r0, r3
 800bf3a:	f001 f89d 	bl	800d078 <vPortFree>
				vPortFree( pxTCB );
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f001 f89a 	bl	800d078 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bf44:	e019      	b.n	800bf7a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bf4c:	2b01      	cmp	r3, #1
 800bf4e:	d103      	bne.n	800bf58 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bf50:	6878      	ldr	r0, [r7, #4]
 800bf52:	f001 f891 	bl	800d078 <vPortFree>
	}
 800bf56:	e010      	b.n	800bf7a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bf5e:	2b02      	cmp	r3, #2
 800bf60:	d00b      	beq.n	800bf7a <prvDeleteTCB+0x62>
	__asm volatile
 800bf62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf66:	f383 8811 	msr	BASEPRI, r3
 800bf6a:	f3bf 8f6f 	isb	sy
 800bf6e:	f3bf 8f4f 	dsb	sy
 800bf72:	60fb      	str	r3, [r7, #12]
}
 800bf74:	bf00      	nop
 800bf76:	bf00      	nop
 800bf78:	e7fd      	b.n	800bf76 <prvDeleteTCB+0x5e>
	}
 800bf7a:	bf00      	nop
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
	...

0800bf84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bf84:	b480      	push	{r7}
 800bf86:	b083      	sub	sp, #12
 800bf88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf8a:	4b0c      	ldr	r3, [pc, #48]	@ (800bfbc <prvResetNextTaskUnblockTime+0x38>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d104      	bne.n	800bf9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bf94:	4b0a      	ldr	r3, [pc, #40]	@ (800bfc0 <prvResetNextTaskUnblockTime+0x3c>)
 800bf96:	f04f 32ff 	mov.w	r2, #4294967295
 800bf9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bf9c:	e008      	b.n	800bfb0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf9e:	4b07      	ldr	r3, [pc, #28]	@ (800bfbc <prvResetNextTaskUnblockTime+0x38>)
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	68db      	ldr	r3, [r3, #12]
 800bfa4:	68db      	ldr	r3, [r3, #12]
 800bfa6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	685b      	ldr	r3, [r3, #4]
 800bfac:	4a04      	ldr	r2, [pc, #16]	@ (800bfc0 <prvResetNextTaskUnblockTime+0x3c>)
 800bfae:	6013      	str	r3, [r2, #0]
}
 800bfb0:	bf00      	nop
 800bfb2:	370c      	adds	r7, #12
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfba:	4770      	bx	lr
 800bfbc:	200017b4 	.word	0x200017b4
 800bfc0:	2000181c 	.word	0x2000181c

0800bfc4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b083      	sub	sp, #12
 800bfc8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bfca:	4b0b      	ldr	r3, [pc, #44]	@ (800bff8 <xTaskGetSchedulerState+0x34>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d102      	bne.n	800bfd8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	607b      	str	r3, [r7, #4]
 800bfd6:	e008      	b.n	800bfea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bfd8:	4b08      	ldr	r3, [pc, #32]	@ (800bffc <xTaskGetSchedulerState+0x38>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d102      	bne.n	800bfe6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bfe0:	2302      	movs	r3, #2
 800bfe2:	607b      	str	r3, [r7, #4]
 800bfe4:	e001      	b.n	800bfea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bfea:	687b      	ldr	r3, [r7, #4]
	}
 800bfec:	4618      	mov	r0, r3
 800bfee:	370c      	adds	r7, #12
 800bff0:	46bd      	mov	sp, r7
 800bff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff6:	4770      	bx	lr
 800bff8:	20001808 	.word	0x20001808
 800bffc:	20001824 	.word	0x20001824

0800c000 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c000:	b580      	push	{r7, lr}
 800c002:	b084      	sub	sp, #16
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c00c:	2300      	movs	r3, #0
 800c00e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d051      	beq.n	800c0ba <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c01a:	4b2a      	ldr	r3, [pc, #168]	@ (800c0c4 <xTaskPriorityInherit+0xc4>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c020:	429a      	cmp	r2, r3
 800c022:	d241      	bcs.n	800c0a8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	699b      	ldr	r3, [r3, #24]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	db06      	blt.n	800c03a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c02c:	4b25      	ldr	r3, [pc, #148]	@ (800c0c4 <xTaskPriorityInherit+0xc4>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c032:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	6959      	ldr	r1, [r3, #20]
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c042:	4613      	mov	r3, r2
 800c044:	009b      	lsls	r3, r3, #2
 800c046:	4413      	add	r3, r2
 800c048:	009b      	lsls	r3, r3, #2
 800c04a:	4a1f      	ldr	r2, [pc, #124]	@ (800c0c8 <xTaskPriorityInherit+0xc8>)
 800c04c:	4413      	add	r3, r2
 800c04e:	4299      	cmp	r1, r3
 800c050:	d122      	bne.n	800c098 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	3304      	adds	r3, #4
 800c056:	4618      	mov	r0, r3
 800c058:	f7fe f906 	bl	800a268 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c05c:	4b19      	ldr	r3, [pc, #100]	@ (800c0c4 <xTaskPriorityInherit+0xc4>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c06a:	4b18      	ldr	r3, [pc, #96]	@ (800c0cc <xTaskPriorityInherit+0xcc>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	429a      	cmp	r2, r3
 800c070:	d903      	bls.n	800c07a <xTaskPriorityInherit+0x7a>
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c076:	4a15      	ldr	r2, [pc, #84]	@ (800c0cc <xTaskPriorityInherit+0xcc>)
 800c078:	6013      	str	r3, [r2, #0]
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c07e:	4613      	mov	r3, r2
 800c080:	009b      	lsls	r3, r3, #2
 800c082:	4413      	add	r3, r2
 800c084:	009b      	lsls	r3, r3, #2
 800c086:	4a10      	ldr	r2, [pc, #64]	@ (800c0c8 <xTaskPriorityInherit+0xc8>)
 800c088:	441a      	add	r2, r3
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	3304      	adds	r3, #4
 800c08e:	4619      	mov	r1, r3
 800c090:	4610      	mov	r0, r2
 800c092:	f7fe f88c 	bl	800a1ae <vListInsertEnd>
 800c096:	e004      	b.n	800c0a2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c098:	4b0a      	ldr	r3, [pc, #40]	@ (800c0c4 <xTaskPriorityInherit+0xc4>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	60fb      	str	r3, [r7, #12]
 800c0a6:	e008      	b.n	800c0ba <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c0ac:	4b05      	ldr	r3, [pc, #20]	@ (800c0c4 <xTaskPriorityInherit+0xc4>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d201      	bcs.n	800c0ba <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
	}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3710      	adds	r7, #16
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}
 800c0c4:	20001328 	.word	0x20001328
 800c0c8:	2000132c 	.word	0x2000132c
 800c0cc:	20001804 	.word	0x20001804

0800c0d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b086      	sub	sp, #24
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d058      	beq.n	800c198 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c0e6:	4b2f      	ldr	r3, [pc, #188]	@ (800c1a4 <xTaskPriorityDisinherit+0xd4>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	693a      	ldr	r2, [r7, #16]
 800c0ec:	429a      	cmp	r2, r3
 800c0ee:	d00b      	beq.n	800c108 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c0f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0f4:	f383 8811 	msr	BASEPRI, r3
 800c0f8:	f3bf 8f6f 	isb	sy
 800c0fc:	f3bf 8f4f 	dsb	sy
 800c100:	60fb      	str	r3, [r7, #12]
}
 800c102:	bf00      	nop
 800c104:	bf00      	nop
 800c106:	e7fd      	b.n	800c104 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c108:	693b      	ldr	r3, [r7, #16]
 800c10a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d10b      	bne.n	800c128 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c114:	f383 8811 	msr	BASEPRI, r3
 800c118:	f3bf 8f6f 	isb	sy
 800c11c:	f3bf 8f4f 	dsb	sy
 800c120:	60bb      	str	r3, [r7, #8]
}
 800c122:	bf00      	nop
 800c124:	bf00      	nop
 800c126:	e7fd      	b.n	800c124 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c128:	693b      	ldr	r3, [r7, #16]
 800c12a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c12c:	1e5a      	subs	r2, r3, #1
 800c12e:	693b      	ldr	r3, [r7, #16]
 800c130:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c132:	693b      	ldr	r3, [r7, #16]
 800c134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c136:	693b      	ldr	r3, [r7, #16]
 800c138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c13a:	429a      	cmp	r2, r3
 800c13c:	d02c      	beq.n	800c198 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c142:	2b00      	cmp	r3, #0
 800c144:	d128      	bne.n	800c198 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c146:	693b      	ldr	r3, [r7, #16]
 800c148:	3304      	adds	r3, #4
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7fe f88c 	bl	800a268 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c154:	693b      	ldr	r3, [r7, #16]
 800c156:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c158:	693b      	ldr	r3, [r7, #16]
 800c15a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c15c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c168:	4b0f      	ldr	r3, [pc, #60]	@ (800c1a8 <xTaskPriorityDisinherit+0xd8>)
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	429a      	cmp	r2, r3
 800c16e:	d903      	bls.n	800c178 <xTaskPriorityDisinherit+0xa8>
 800c170:	693b      	ldr	r3, [r7, #16]
 800c172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c174:	4a0c      	ldr	r2, [pc, #48]	@ (800c1a8 <xTaskPriorityDisinherit+0xd8>)
 800c176:	6013      	str	r3, [r2, #0]
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c17c:	4613      	mov	r3, r2
 800c17e:	009b      	lsls	r3, r3, #2
 800c180:	4413      	add	r3, r2
 800c182:	009b      	lsls	r3, r3, #2
 800c184:	4a09      	ldr	r2, [pc, #36]	@ (800c1ac <xTaskPriorityDisinherit+0xdc>)
 800c186:	441a      	add	r2, r3
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	3304      	adds	r3, #4
 800c18c:	4619      	mov	r1, r3
 800c18e:	4610      	mov	r0, r2
 800c190:	f7fe f80d 	bl	800a1ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c194:	2301      	movs	r3, #1
 800c196:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c198:	697b      	ldr	r3, [r7, #20]
	}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3718      	adds	r7, #24
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}
 800c1a2:	bf00      	nop
 800c1a4:	20001328 	.word	0x20001328
 800c1a8:	20001804 	.word	0x20001804
 800c1ac:	2000132c 	.word	0x2000132c

0800c1b0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b088      	sub	sp, #32
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d06c      	beq.n	800c2a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c1c8:	69bb      	ldr	r3, [r7, #24]
 800c1ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d10b      	bne.n	800c1e8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800c1d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1d4:	f383 8811 	msr	BASEPRI, r3
 800c1d8:	f3bf 8f6f 	isb	sy
 800c1dc:	f3bf 8f4f 	dsb	sy
 800c1e0:	60fb      	str	r3, [r7, #12]
}
 800c1e2:	bf00      	nop
 800c1e4:	bf00      	nop
 800c1e6:	e7fd      	b.n	800c1e4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c1e8:	69bb      	ldr	r3, [r7, #24]
 800c1ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c1ec:	683a      	ldr	r2, [r7, #0]
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	d902      	bls.n	800c1f8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	61fb      	str	r3, [r7, #28]
 800c1f6:	e002      	b.n	800c1fe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c1f8:	69bb      	ldr	r3, [r7, #24]
 800c1fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c1fc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c1fe:	69bb      	ldr	r3, [r7, #24]
 800c200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c202:	69fa      	ldr	r2, [r7, #28]
 800c204:	429a      	cmp	r2, r3
 800c206:	d04c      	beq.n	800c2a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c208:	69bb      	ldr	r3, [r7, #24]
 800c20a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c20c:	697a      	ldr	r2, [r7, #20]
 800c20e:	429a      	cmp	r2, r3
 800c210:	d147      	bne.n	800c2a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c212:	4b26      	ldr	r3, [pc, #152]	@ (800c2ac <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	69ba      	ldr	r2, [r7, #24]
 800c218:	429a      	cmp	r2, r3
 800c21a:	d10b      	bne.n	800c234 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800c21c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c220:	f383 8811 	msr	BASEPRI, r3
 800c224:	f3bf 8f6f 	isb	sy
 800c228:	f3bf 8f4f 	dsb	sy
 800c22c:	60bb      	str	r3, [r7, #8]
}
 800c22e:	bf00      	nop
 800c230:	bf00      	nop
 800c232:	e7fd      	b.n	800c230 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c234:	69bb      	ldr	r3, [r7, #24]
 800c236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c238:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c23a:	69bb      	ldr	r3, [r7, #24]
 800c23c:	69fa      	ldr	r2, [r7, #28]
 800c23e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c240:	69bb      	ldr	r3, [r7, #24]
 800c242:	699b      	ldr	r3, [r3, #24]
 800c244:	2b00      	cmp	r3, #0
 800c246:	db04      	blt.n	800c252 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c248:	69fb      	ldr	r3, [r7, #28]
 800c24a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c24e:	69bb      	ldr	r3, [r7, #24]
 800c250:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c252:	69bb      	ldr	r3, [r7, #24]
 800c254:	6959      	ldr	r1, [r3, #20]
 800c256:	693a      	ldr	r2, [r7, #16]
 800c258:	4613      	mov	r3, r2
 800c25a:	009b      	lsls	r3, r3, #2
 800c25c:	4413      	add	r3, r2
 800c25e:	009b      	lsls	r3, r3, #2
 800c260:	4a13      	ldr	r2, [pc, #76]	@ (800c2b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c262:	4413      	add	r3, r2
 800c264:	4299      	cmp	r1, r3
 800c266:	d11c      	bne.n	800c2a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c268:	69bb      	ldr	r3, [r7, #24]
 800c26a:	3304      	adds	r3, #4
 800c26c:	4618      	mov	r0, r3
 800c26e:	f7fd fffb 	bl	800a268 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c272:	69bb      	ldr	r3, [r7, #24]
 800c274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c276:	4b0f      	ldr	r3, [pc, #60]	@ (800c2b4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	429a      	cmp	r2, r3
 800c27c:	d903      	bls.n	800c286 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800c27e:	69bb      	ldr	r3, [r7, #24]
 800c280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c282:	4a0c      	ldr	r2, [pc, #48]	@ (800c2b4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800c284:	6013      	str	r3, [r2, #0]
 800c286:	69bb      	ldr	r3, [r7, #24]
 800c288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c28a:	4613      	mov	r3, r2
 800c28c:	009b      	lsls	r3, r3, #2
 800c28e:	4413      	add	r3, r2
 800c290:	009b      	lsls	r3, r3, #2
 800c292:	4a07      	ldr	r2, [pc, #28]	@ (800c2b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c294:	441a      	add	r2, r3
 800c296:	69bb      	ldr	r3, [r7, #24]
 800c298:	3304      	adds	r3, #4
 800c29a:	4619      	mov	r1, r3
 800c29c:	4610      	mov	r0, r2
 800c29e:	f7fd ff86 	bl	800a1ae <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c2a2:	bf00      	nop
 800c2a4:	3720      	adds	r7, #32
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
 800c2aa:	bf00      	nop
 800c2ac:	20001328 	.word	0x20001328
 800c2b0:	2000132c 	.word	0x2000132c
 800c2b4:	20001804 	.word	0x20001804

0800c2b8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c2b8:	b480      	push	{r7}
 800c2ba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c2bc:	4b07      	ldr	r3, [pc, #28]	@ (800c2dc <pvTaskIncrementMutexHeldCount+0x24>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d004      	beq.n	800c2ce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c2c4:	4b05      	ldr	r3, [pc, #20]	@ (800c2dc <pvTaskIncrementMutexHeldCount+0x24>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c2ca:	3201      	adds	r2, #1
 800c2cc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800c2ce:	4b03      	ldr	r3, [pc, #12]	@ (800c2dc <pvTaskIncrementMutexHeldCount+0x24>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
	}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2da:	4770      	bx	lr
 800c2dc:	20001328 	.word	0x20001328

0800c2e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b084      	sub	sp, #16
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	6078      	str	r0, [r7, #4]
 800c2e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c2ea:	4b21      	ldr	r3, [pc, #132]	@ (800c370 <prvAddCurrentTaskToDelayedList+0x90>)
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2f0:	4b20      	ldr	r3, [pc, #128]	@ (800c374 <prvAddCurrentTaskToDelayedList+0x94>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	3304      	adds	r3, #4
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f7fd ffb6 	bl	800a268 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c302:	d10a      	bne.n	800c31a <prvAddCurrentTaskToDelayedList+0x3a>
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d007      	beq.n	800c31a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c30a:	4b1a      	ldr	r3, [pc, #104]	@ (800c374 <prvAddCurrentTaskToDelayedList+0x94>)
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	3304      	adds	r3, #4
 800c310:	4619      	mov	r1, r3
 800c312:	4819      	ldr	r0, [pc, #100]	@ (800c378 <prvAddCurrentTaskToDelayedList+0x98>)
 800c314:	f7fd ff4b 	bl	800a1ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c318:	e026      	b.n	800c368 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c31a:	68fa      	ldr	r2, [r7, #12]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	4413      	add	r3, r2
 800c320:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c322:	4b14      	ldr	r3, [pc, #80]	@ (800c374 <prvAddCurrentTaskToDelayedList+0x94>)
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	68ba      	ldr	r2, [r7, #8]
 800c328:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c32a:	68ba      	ldr	r2, [r7, #8]
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	429a      	cmp	r2, r3
 800c330:	d209      	bcs.n	800c346 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c332:	4b12      	ldr	r3, [pc, #72]	@ (800c37c <prvAddCurrentTaskToDelayedList+0x9c>)
 800c334:	681a      	ldr	r2, [r3, #0]
 800c336:	4b0f      	ldr	r3, [pc, #60]	@ (800c374 <prvAddCurrentTaskToDelayedList+0x94>)
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	3304      	adds	r3, #4
 800c33c:	4619      	mov	r1, r3
 800c33e:	4610      	mov	r0, r2
 800c340:	f7fd ff59 	bl	800a1f6 <vListInsert>
}
 800c344:	e010      	b.n	800c368 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c346:	4b0e      	ldr	r3, [pc, #56]	@ (800c380 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c348:	681a      	ldr	r2, [r3, #0]
 800c34a:	4b0a      	ldr	r3, [pc, #40]	@ (800c374 <prvAddCurrentTaskToDelayedList+0x94>)
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	3304      	adds	r3, #4
 800c350:	4619      	mov	r1, r3
 800c352:	4610      	mov	r0, r2
 800c354:	f7fd ff4f 	bl	800a1f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c358:	4b0a      	ldr	r3, [pc, #40]	@ (800c384 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	68ba      	ldr	r2, [r7, #8]
 800c35e:	429a      	cmp	r2, r3
 800c360:	d202      	bcs.n	800c368 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c362:	4a08      	ldr	r2, [pc, #32]	@ (800c384 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	6013      	str	r3, [r2, #0]
}
 800c368:	bf00      	nop
 800c36a:	3710      	adds	r7, #16
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}
 800c370:	20001800 	.word	0x20001800
 800c374:	20001328 	.word	0x20001328
 800c378:	200017e8 	.word	0x200017e8
 800c37c:	200017b8 	.word	0x200017b8
 800c380:	200017b4 	.word	0x200017b4
 800c384:	2000181c 	.word	0x2000181c

0800c388 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	b08a      	sub	sp, #40	@ 0x28
 800c38c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c38e:	2300      	movs	r3, #0
 800c390:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c392:	f000 fb13 	bl	800c9bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c396:	4b1d      	ldr	r3, [pc, #116]	@ (800c40c <xTimerCreateTimerTask+0x84>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d021      	beq.n	800c3e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c3a6:	1d3a      	adds	r2, r7, #4
 800c3a8:	f107 0108 	add.w	r1, r7, #8
 800c3ac:	f107 030c 	add.w	r3, r7, #12
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	f7fd feb5 	bl	800a120 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c3b6:	6879      	ldr	r1, [r7, #4]
 800c3b8:	68bb      	ldr	r3, [r7, #8]
 800c3ba:	68fa      	ldr	r2, [r7, #12]
 800c3bc:	9202      	str	r2, [sp, #8]
 800c3be:	9301      	str	r3, [sp, #4]
 800c3c0:	2302      	movs	r3, #2
 800c3c2:	9300      	str	r3, [sp, #0]
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	460a      	mov	r2, r1
 800c3c8:	4911      	ldr	r1, [pc, #68]	@ (800c410 <xTimerCreateTimerTask+0x88>)
 800c3ca:	4812      	ldr	r0, [pc, #72]	@ (800c414 <xTimerCreateTimerTask+0x8c>)
 800c3cc:	f7fe ffa2 	bl	800b314 <xTaskCreateStatic>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	4a11      	ldr	r2, [pc, #68]	@ (800c418 <xTimerCreateTimerTask+0x90>)
 800c3d4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c3d6:	4b10      	ldr	r3, [pc, #64]	@ (800c418 <xTimerCreateTimerTask+0x90>)
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d001      	beq.n	800c3e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c3de:	2301      	movs	r3, #1
 800c3e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c3e2:	697b      	ldr	r3, [r7, #20]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d10b      	bne.n	800c400 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c3e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3ec:	f383 8811 	msr	BASEPRI, r3
 800c3f0:	f3bf 8f6f 	isb	sy
 800c3f4:	f3bf 8f4f 	dsb	sy
 800c3f8:	613b      	str	r3, [r7, #16]
}
 800c3fa:	bf00      	nop
 800c3fc:	bf00      	nop
 800c3fe:	e7fd      	b.n	800c3fc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c400:	697b      	ldr	r3, [r7, #20]
}
 800c402:	4618      	mov	r0, r3
 800c404:	3718      	adds	r7, #24
 800c406:	46bd      	mov	sp, r7
 800c408:	bd80      	pop	{r7, pc}
 800c40a:	bf00      	nop
 800c40c:	20001858 	.word	0x20001858
 800c410:	08012078 	.word	0x08012078
 800c414:	0800c555 	.word	0x0800c555
 800c418:	2000185c 	.word	0x2000185c

0800c41c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b08a      	sub	sp, #40	@ 0x28
 800c420:	af00      	add	r7, sp, #0
 800c422:	60f8      	str	r0, [r7, #12]
 800c424:	60b9      	str	r1, [r7, #8]
 800c426:	607a      	str	r2, [r7, #4]
 800c428:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c42a:	2300      	movs	r3, #0
 800c42c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d10b      	bne.n	800c44c <xTimerGenericCommand+0x30>
	__asm volatile
 800c434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c438:	f383 8811 	msr	BASEPRI, r3
 800c43c:	f3bf 8f6f 	isb	sy
 800c440:	f3bf 8f4f 	dsb	sy
 800c444:	623b      	str	r3, [r7, #32]
}
 800c446:	bf00      	nop
 800c448:	bf00      	nop
 800c44a:	e7fd      	b.n	800c448 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c44c:	4b19      	ldr	r3, [pc, #100]	@ (800c4b4 <xTimerGenericCommand+0x98>)
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d02a      	beq.n	800c4aa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c454:	68bb      	ldr	r3, [r7, #8]
 800c456:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	2b05      	cmp	r3, #5
 800c464:	dc18      	bgt.n	800c498 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c466:	f7ff fdad 	bl	800bfc4 <xTaskGetSchedulerState>
 800c46a:	4603      	mov	r3, r0
 800c46c:	2b02      	cmp	r3, #2
 800c46e:	d109      	bne.n	800c484 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c470:	4b10      	ldr	r3, [pc, #64]	@ (800c4b4 <xTimerGenericCommand+0x98>)
 800c472:	6818      	ldr	r0, [r3, #0]
 800c474:	f107 0110 	add.w	r1, r7, #16
 800c478:	2300      	movs	r3, #0
 800c47a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c47c:	f7fe f8d2 	bl	800a624 <xQueueGenericSend>
 800c480:	6278      	str	r0, [r7, #36]	@ 0x24
 800c482:	e012      	b.n	800c4aa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c484:	4b0b      	ldr	r3, [pc, #44]	@ (800c4b4 <xTimerGenericCommand+0x98>)
 800c486:	6818      	ldr	r0, [r3, #0]
 800c488:	f107 0110 	add.w	r1, r7, #16
 800c48c:	2300      	movs	r3, #0
 800c48e:	2200      	movs	r2, #0
 800c490:	f7fe f8c8 	bl	800a624 <xQueueGenericSend>
 800c494:	6278      	str	r0, [r7, #36]	@ 0x24
 800c496:	e008      	b.n	800c4aa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c498:	4b06      	ldr	r3, [pc, #24]	@ (800c4b4 <xTimerGenericCommand+0x98>)
 800c49a:	6818      	ldr	r0, [r3, #0]
 800c49c:	f107 0110 	add.w	r1, r7, #16
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	683a      	ldr	r2, [r7, #0]
 800c4a4:	f7fe f9c0 	bl	800a828 <xQueueGenericSendFromISR>
 800c4a8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	3728      	adds	r7, #40	@ 0x28
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}
 800c4b4:	20001858 	.word	0x20001858

0800c4b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b088      	sub	sp, #32
 800c4bc:	af02      	add	r7, sp, #8
 800c4be:	6078      	str	r0, [r7, #4]
 800c4c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4c2:	4b23      	ldr	r3, [pc, #140]	@ (800c550 <prvProcessExpiredTimer+0x98>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	68db      	ldr	r3, [r3, #12]
 800c4c8:	68db      	ldr	r3, [r3, #12]
 800c4ca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c4cc:	697b      	ldr	r3, [r7, #20]
 800c4ce:	3304      	adds	r3, #4
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f7fd fec9 	bl	800a268 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c4d6:	697b      	ldr	r3, [r7, #20]
 800c4d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c4dc:	f003 0304 	and.w	r3, r3, #4
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d023      	beq.n	800c52c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c4e4:	697b      	ldr	r3, [r7, #20]
 800c4e6:	699a      	ldr	r2, [r3, #24]
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	18d1      	adds	r1, r2, r3
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	683a      	ldr	r2, [r7, #0]
 800c4f0:	6978      	ldr	r0, [r7, #20]
 800c4f2:	f000 f8d5 	bl	800c6a0 <prvInsertTimerInActiveList>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d020      	beq.n	800c53e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	9300      	str	r3, [sp, #0]
 800c500:	2300      	movs	r3, #0
 800c502:	687a      	ldr	r2, [r7, #4]
 800c504:	2100      	movs	r1, #0
 800c506:	6978      	ldr	r0, [r7, #20]
 800c508:	f7ff ff88 	bl	800c41c <xTimerGenericCommand>
 800c50c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c50e:	693b      	ldr	r3, [r7, #16]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d114      	bne.n	800c53e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c518:	f383 8811 	msr	BASEPRI, r3
 800c51c:	f3bf 8f6f 	isb	sy
 800c520:	f3bf 8f4f 	dsb	sy
 800c524:	60fb      	str	r3, [r7, #12]
}
 800c526:	bf00      	nop
 800c528:	bf00      	nop
 800c52a:	e7fd      	b.n	800c528 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c52c:	697b      	ldr	r3, [r7, #20]
 800c52e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c532:	f023 0301 	bic.w	r3, r3, #1
 800c536:	b2da      	uxtb	r2, r3
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c53e:	697b      	ldr	r3, [r7, #20]
 800c540:	6a1b      	ldr	r3, [r3, #32]
 800c542:	6978      	ldr	r0, [r7, #20]
 800c544:	4798      	blx	r3
}
 800c546:	bf00      	nop
 800c548:	3718      	adds	r7, #24
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}
 800c54e:	bf00      	nop
 800c550:	20001850 	.word	0x20001850

0800c554 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b084      	sub	sp, #16
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c55c:	f107 0308 	add.w	r3, r7, #8
 800c560:	4618      	mov	r0, r3
 800c562:	f000 f859 	bl	800c618 <prvGetNextExpireTime>
 800c566:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	4619      	mov	r1, r3
 800c56c:	68f8      	ldr	r0, [r7, #12]
 800c56e:	f000 f805 	bl	800c57c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c572:	f000 f8d7 	bl	800c724 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c576:	bf00      	nop
 800c578:	e7f0      	b.n	800c55c <prvTimerTask+0x8>
	...

0800c57c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b084      	sub	sp, #16
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
 800c584:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c586:	f7ff f929 	bl	800b7dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c58a:	f107 0308 	add.w	r3, r7, #8
 800c58e:	4618      	mov	r0, r3
 800c590:	f000 f866 	bl	800c660 <prvSampleTimeNow>
 800c594:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d130      	bne.n	800c5fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d10a      	bne.n	800c5b8 <prvProcessTimerOrBlockTask+0x3c>
 800c5a2:	687a      	ldr	r2, [r7, #4]
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	429a      	cmp	r2, r3
 800c5a8:	d806      	bhi.n	800c5b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c5aa:	f7ff f925 	bl	800b7f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c5ae:	68f9      	ldr	r1, [r7, #12]
 800c5b0:	6878      	ldr	r0, [r7, #4]
 800c5b2:	f7ff ff81 	bl	800c4b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c5b6:	e024      	b.n	800c602 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d008      	beq.n	800c5d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c5be:	4b13      	ldr	r3, [pc, #76]	@ (800c60c <prvProcessTimerOrBlockTask+0x90>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d101      	bne.n	800c5cc <prvProcessTimerOrBlockTask+0x50>
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	e000      	b.n	800c5ce <prvProcessTimerOrBlockTask+0x52>
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c5d0:	4b0f      	ldr	r3, [pc, #60]	@ (800c610 <prvProcessTimerOrBlockTask+0x94>)
 800c5d2:	6818      	ldr	r0, [r3, #0]
 800c5d4:	687a      	ldr	r2, [r7, #4]
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	1ad3      	subs	r3, r2, r3
 800c5da:	683a      	ldr	r2, [r7, #0]
 800c5dc:	4619      	mov	r1, r3
 800c5de:	f7fe fe65 	bl	800b2ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c5e2:	f7ff f909 	bl	800b7f8 <xTaskResumeAll>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d10a      	bne.n	800c602 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c5ec:	4b09      	ldr	r3, [pc, #36]	@ (800c614 <prvProcessTimerOrBlockTask+0x98>)
 800c5ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c5f2:	601a      	str	r2, [r3, #0]
 800c5f4:	f3bf 8f4f 	dsb	sy
 800c5f8:	f3bf 8f6f 	isb	sy
}
 800c5fc:	e001      	b.n	800c602 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c5fe:	f7ff f8fb 	bl	800b7f8 <xTaskResumeAll>
}
 800c602:	bf00      	nop
 800c604:	3710      	adds	r7, #16
 800c606:	46bd      	mov	sp, r7
 800c608:	bd80      	pop	{r7, pc}
 800c60a:	bf00      	nop
 800c60c:	20001854 	.word	0x20001854
 800c610:	20001858 	.word	0x20001858
 800c614:	e000ed04 	.word	0xe000ed04

0800c618 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c618:	b480      	push	{r7}
 800c61a:	b085      	sub	sp, #20
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c620:	4b0e      	ldr	r3, [pc, #56]	@ (800c65c <prvGetNextExpireTime+0x44>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d101      	bne.n	800c62e <prvGetNextExpireTime+0x16>
 800c62a:	2201      	movs	r2, #1
 800c62c:	e000      	b.n	800c630 <prvGetNextExpireTime+0x18>
 800c62e:	2200      	movs	r2, #0
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d105      	bne.n	800c648 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c63c:	4b07      	ldr	r3, [pc, #28]	@ (800c65c <prvGetNextExpireTime+0x44>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	68db      	ldr	r3, [r3, #12]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	60fb      	str	r3, [r7, #12]
 800c646:	e001      	b.n	800c64c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c648:	2300      	movs	r3, #0
 800c64a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c64c:	68fb      	ldr	r3, [r7, #12]
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3714      	adds	r7, #20
 800c652:	46bd      	mov	sp, r7
 800c654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c658:	4770      	bx	lr
 800c65a:	bf00      	nop
 800c65c:	20001850 	.word	0x20001850

0800c660 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b084      	sub	sp, #16
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c668:	f7ff f964 	bl	800b934 <xTaskGetTickCount>
 800c66c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c66e:	4b0b      	ldr	r3, [pc, #44]	@ (800c69c <prvSampleTimeNow+0x3c>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	68fa      	ldr	r2, [r7, #12]
 800c674:	429a      	cmp	r2, r3
 800c676:	d205      	bcs.n	800c684 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c678:	f000 f93a 	bl	800c8f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2201      	movs	r2, #1
 800c680:	601a      	str	r2, [r3, #0]
 800c682:	e002      	b.n	800c68a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2200      	movs	r2, #0
 800c688:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c68a:	4a04      	ldr	r2, [pc, #16]	@ (800c69c <prvSampleTimeNow+0x3c>)
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c690:	68fb      	ldr	r3, [r7, #12]
}
 800c692:	4618      	mov	r0, r3
 800c694:	3710      	adds	r7, #16
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}
 800c69a:	bf00      	nop
 800c69c:	20001860 	.word	0x20001860

0800c6a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b086      	sub	sp, #24
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	60f8      	str	r0, [r7, #12]
 800c6a8:	60b9      	str	r1, [r7, #8]
 800c6aa:	607a      	str	r2, [r7, #4]
 800c6ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	68ba      	ldr	r2, [r7, #8]
 800c6b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	68fa      	ldr	r2, [r7, #12]
 800c6bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c6be:	68ba      	ldr	r2, [r7, #8]
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	429a      	cmp	r2, r3
 800c6c4:	d812      	bhi.n	800c6ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c6c6:	687a      	ldr	r2, [r7, #4]
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	1ad2      	subs	r2, r2, r3
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	699b      	ldr	r3, [r3, #24]
 800c6d0:	429a      	cmp	r2, r3
 800c6d2:	d302      	bcc.n	800c6da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	617b      	str	r3, [r7, #20]
 800c6d8:	e01b      	b.n	800c712 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c6da:	4b10      	ldr	r3, [pc, #64]	@ (800c71c <prvInsertTimerInActiveList+0x7c>)
 800c6dc:	681a      	ldr	r2, [r3, #0]
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	3304      	adds	r3, #4
 800c6e2:	4619      	mov	r1, r3
 800c6e4:	4610      	mov	r0, r2
 800c6e6:	f7fd fd86 	bl	800a1f6 <vListInsert>
 800c6ea:	e012      	b.n	800c712 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c6ec:	687a      	ldr	r2, [r7, #4]
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d206      	bcs.n	800c702 <prvInsertTimerInActiveList+0x62>
 800c6f4:	68ba      	ldr	r2, [r7, #8]
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d302      	bcc.n	800c702 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	617b      	str	r3, [r7, #20]
 800c700:	e007      	b.n	800c712 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c702:	4b07      	ldr	r3, [pc, #28]	@ (800c720 <prvInsertTimerInActiveList+0x80>)
 800c704:	681a      	ldr	r2, [r3, #0]
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	3304      	adds	r3, #4
 800c70a:	4619      	mov	r1, r3
 800c70c:	4610      	mov	r0, r2
 800c70e:	f7fd fd72 	bl	800a1f6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c712:	697b      	ldr	r3, [r7, #20]
}
 800c714:	4618      	mov	r0, r3
 800c716:	3718      	adds	r7, #24
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}
 800c71c:	20001854 	.word	0x20001854
 800c720:	20001850 	.word	0x20001850

0800c724 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b08e      	sub	sp, #56	@ 0x38
 800c728:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c72a:	e0ce      	b.n	800c8ca <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	da19      	bge.n	800c766 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c732:	1d3b      	adds	r3, r7, #4
 800c734:	3304      	adds	r3, #4
 800c736:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d10b      	bne.n	800c756 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c742:	f383 8811 	msr	BASEPRI, r3
 800c746:	f3bf 8f6f 	isb	sy
 800c74a:	f3bf 8f4f 	dsb	sy
 800c74e:	61fb      	str	r3, [r7, #28]
}
 800c750:	bf00      	nop
 800c752:	bf00      	nop
 800c754:	e7fd      	b.n	800c752 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c75c:	6850      	ldr	r0, [r2, #4]
 800c75e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c760:	6892      	ldr	r2, [r2, #8]
 800c762:	4611      	mov	r1, r2
 800c764:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	f2c0 80ae 	blt.w	800c8ca <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c774:	695b      	ldr	r3, [r3, #20]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d004      	beq.n	800c784 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c77c:	3304      	adds	r3, #4
 800c77e:	4618      	mov	r0, r3
 800c780:	f7fd fd72 	bl	800a268 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c784:	463b      	mov	r3, r7
 800c786:	4618      	mov	r0, r3
 800c788:	f7ff ff6a 	bl	800c660 <prvSampleTimeNow>
 800c78c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2b09      	cmp	r3, #9
 800c792:	f200 8097 	bhi.w	800c8c4 <prvProcessReceivedCommands+0x1a0>
 800c796:	a201      	add	r2, pc, #4	@ (adr r2, 800c79c <prvProcessReceivedCommands+0x78>)
 800c798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c79c:	0800c7c5 	.word	0x0800c7c5
 800c7a0:	0800c7c5 	.word	0x0800c7c5
 800c7a4:	0800c7c5 	.word	0x0800c7c5
 800c7a8:	0800c83b 	.word	0x0800c83b
 800c7ac:	0800c84f 	.word	0x0800c84f
 800c7b0:	0800c89b 	.word	0x0800c89b
 800c7b4:	0800c7c5 	.word	0x0800c7c5
 800c7b8:	0800c7c5 	.word	0x0800c7c5
 800c7bc:	0800c83b 	.word	0x0800c83b
 800c7c0:	0800c84f 	.word	0x0800c84f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c7c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c7ca:	f043 0301 	orr.w	r3, r3, #1
 800c7ce:	b2da      	uxtb	r2, r3
 800c7d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c7d6:	68ba      	ldr	r2, [r7, #8]
 800c7d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7da:	699b      	ldr	r3, [r3, #24]
 800c7dc:	18d1      	adds	r1, r2, r3
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c7e4:	f7ff ff5c 	bl	800c6a0 <prvInsertTimerInActiveList>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d06c      	beq.n	800c8c8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c7ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7f0:	6a1b      	ldr	r3, [r3, #32]
 800c7f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c7f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c7f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c7fc:	f003 0304 	and.w	r3, r3, #4
 800c800:	2b00      	cmp	r3, #0
 800c802:	d061      	beq.n	800c8c8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c804:	68ba      	ldr	r2, [r7, #8]
 800c806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c808:	699b      	ldr	r3, [r3, #24]
 800c80a:	441a      	add	r2, r3
 800c80c:	2300      	movs	r3, #0
 800c80e:	9300      	str	r3, [sp, #0]
 800c810:	2300      	movs	r3, #0
 800c812:	2100      	movs	r1, #0
 800c814:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c816:	f7ff fe01 	bl	800c41c <xTimerGenericCommand>
 800c81a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c81c:	6a3b      	ldr	r3, [r7, #32]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d152      	bne.n	800c8c8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c826:	f383 8811 	msr	BASEPRI, r3
 800c82a:	f3bf 8f6f 	isb	sy
 800c82e:	f3bf 8f4f 	dsb	sy
 800c832:	61bb      	str	r3, [r7, #24]
}
 800c834:	bf00      	nop
 800c836:	bf00      	nop
 800c838:	e7fd      	b.n	800c836 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c83a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c83c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c840:	f023 0301 	bic.w	r3, r3, #1
 800c844:	b2da      	uxtb	r2, r3
 800c846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c848:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c84c:	e03d      	b.n	800c8ca <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c84e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c850:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c854:	f043 0301 	orr.w	r3, r3, #1
 800c858:	b2da      	uxtb	r2, r3
 800c85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c85c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c860:	68ba      	ldr	r2, [r7, #8]
 800c862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c864:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c868:	699b      	ldr	r3, [r3, #24]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d10b      	bne.n	800c886 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c86e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c872:	f383 8811 	msr	BASEPRI, r3
 800c876:	f3bf 8f6f 	isb	sy
 800c87a:	f3bf 8f4f 	dsb	sy
 800c87e:	617b      	str	r3, [r7, #20]
}
 800c880:	bf00      	nop
 800c882:	bf00      	nop
 800c884:	e7fd      	b.n	800c882 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c888:	699a      	ldr	r2, [r3, #24]
 800c88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c88c:	18d1      	adds	r1, r2, r3
 800c88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c890:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c892:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c894:	f7ff ff04 	bl	800c6a0 <prvInsertTimerInActiveList>
					break;
 800c898:	e017      	b.n	800c8ca <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c89a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c89c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c8a0:	f003 0302 	and.w	r3, r3, #2
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d103      	bne.n	800c8b0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c8a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c8aa:	f000 fbe5 	bl	800d078 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c8ae:	e00c      	b.n	800c8ca <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c8b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c8b6:	f023 0301 	bic.w	r3, r3, #1
 800c8ba:	b2da      	uxtb	r2, r3
 800c8bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c8c2:	e002      	b.n	800c8ca <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c8c4:	bf00      	nop
 800c8c6:	e000      	b.n	800c8ca <prvProcessReceivedCommands+0x1a6>
					break;
 800c8c8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c8ca:	4b08      	ldr	r3, [pc, #32]	@ (800c8ec <prvProcessReceivedCommands+0x1c8>)
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	1d39      	adds	r1, r7, #4
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	4618      	mov	r0, r3
 800c8d4:	f7fe f8d6 	bl	800aa84 <xQueueReceive>
 800c8d8:	4603      	mov	r3, r0
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	f47f af26 	bne.w	800c72c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c8e0:	bf00      	nop
 800c8e2:	bf00      	nop
 800c8e4:	3730      	adds	r7, #48	@ 0x30
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	bd80      	pop	{r7, pc}
 800c8ea:	bf00      	nop
 800c8ec:	20001858 	.word	0x20001858

0800c8f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b088      	sub	sp, #32
 800c8f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c8f6:	e049      	b.n	800c98c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c8f8:	4b2e      	ldr	r3, [pc, #184]	@ (800c9b4 <prvSwitchTimerLists+0xc4>)
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	68db      	ldr	r3, [r3, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c902:	4b2c      	ldr	r3, [pc, #176]	@ (800c9b4 <prvSwitchTimerLists+0xc4>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	68db      	ldr	r3, [r3, #12]
 800c908:	68db      	ldr	r3, [r3, #12]
 800c90a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	3304      	adds	r3, #4
 800c910:	4618      	mov	r0, r3
 800c912:	f7fd fca9 	bl	800a268 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	6a1b      	ldr	r3, [r3, #32]
 800c91a:	68f8      	ldr	r0, [r7, #12]
 800c91c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c924:	f003 0304 	and.w	r3, r3, #4
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d02f      	beq.n	800c98c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	699b      	ldr	r3, [r3, #24]
 800c930:	693a      	ldr	r2, [r7, #16]
 800c932:	4413      	add	r3, r2
 800c934:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c936:	68ba      	ldr	r2, [r7, #8]
 800c938:	693b      	ldr	r3, [r7, #16]
 800c93a:	429a      	cmp	r2, r3
 800c93c:	d90e      	bls.n	800c95c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	68ba      	ldr	r2, [r7, #8]
 800c942:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	68fa      	ldr	r2, [r7, #12]
 800c948:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c94a:	4b1a      	ldr	r3, [pc, #104]	@ (800c9b4 <prvSwitchTimerLists+0xc4>)
 800c94c:	681a      	ldr	r2, [r3, #0]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	3304      	adds	r3, #4
 800c952:	4619      	mov	r1, r3
 800c954:	4610      	mov	r0, r2
 800c956:	f7fd fc4e 	bl	800a1f6 <vListInsert>
 800c95a:	e017      	b.n	800c98c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c95c:	2300      	movs	r3, #0
 800c95e:	9300      	str	r3, [sp, #0]
 800c960:	2300      	movs	r3, #0
 800c962:	693a      	ldr	r2, [r7, #16]
 800c964:	2100      	movs	r1, #0
 800c966:	68f8      	ldr	r0, [r7, #12]
 800c968:	f7ff fd58 	bl	800c41c <xTimerGenericCommand>
 800c96c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d10b      	bne.n	800c98c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c978:	f383 8811 	msr	BASEPRI, r3
 800c97c:	f3bf 8f6f 	isb	sy
 800c980:	f3bf 8f4f 	dsb	sy
 800c984:	603b      	str	r3, [r7, #0]
}
 800c986:	bf00      	nop
 800c988:	bf00      	nop
 800c98a:	e7fd      	b.n	800c988 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c98c:	4b09      	ldr	r3, [pc, #36]	@ (800c9b4 <prvSwitchTimerLists+0xc4>)
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d1b0      	bne.n	800c8f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c996:	4b07      	ldr	r3, [pc, #28]	@ (800c9b4 <prvSwitchTimerLists+0xc4>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c99c:	4b06      	ldr	r3, [pc, #24]	@ (800c9b8 <prvSwitchTimerLists+0xc8>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	4a04      	ldr	r2, [pc, #16]	@ (800c9b4 <prvSwitchTimerLists+0xc4>)
 800c9a2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c9a4:	4a04      	ldr	r2, [pc, #16]	@ (800c9b8 <prvSwitchTimerLists+0xc8>)
 800c9a6:	697b      	ldr	r3, [r7, #20]
 800c9a8:	6013      	str	r3, [r2, #0]
}
 800c9aa:	bf00      	nop
 800c9ac:	3718      	adds	r7, #24
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}
 800c9b2:	bf00      	nop
 800c9b4:	20001850 	.word	0x20001850
 800c9b8:	20001854 	.word	0x20001854

0800c9bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b082      	sub	sp, #8
 800c9c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c9c2:	f000 f969 	bl	800cc98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c9c6:	4b15      	ldr	r3, [pc, #84]	@ (800ca1c <prvCheckForValidListAndQueue+0x60>)
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d120      	bne.n	800ca10 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c9ce:	4814      	ldr	r0, [pc, #80]	@ (800ca20 <prvCheckForValidListAndQueue+0x64>)
 800c9d0:	f7fd fbc0 	bl	800a154 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c9d4:	4813      	ldr	r0, [pc, #76]	@ (800ca24 <prvCheckForValidListAndQueue+0x68>)
 800c9d6:	f7fd fbbd 	bl	800a154 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c9da:	4b13      	ldr	r3, [pc, #76]	@ (800ca28 <prvCheckForValidListAndQueue+0x6c>)
 800c9dc:	4a10      	ldr	r2, [pc, #64]	@ (800ca20 <prvCheckForValidListAndQueue+0x64>)
 800c9de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c9e0:	4b12      	ldr	r3, [pc, #72]	@ (800ca2c <prvCheckForValidListAndQueue+0x70>)
 800c9e2:	4a10      	ldr	r2, [pc, #64]	@ (800ca24 <prvCheckForValidListAndQueue+0x68>)
 800c9e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	9300      	str	r3, [sp, #0]
 800c9ea:	4b11      	ldr	r3, [pc, #68]	@ (800ca30 <prvCheckForValidListAndQueue+0x74>)
 800c9ec:	4a11      	ldr	r2, [pc, #68]	@ (800ca34 <prvCheckForValidListAndQueue+0x78>)
 800c9ee:	2110      	movs	r1, #16
 800c9f0:	200a      	movs	r0, #10
 800c9f2:	f7fd fccd 	bl	800a390 <xQueueGenericCreateStatic>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	4a08      	ldr	r2, [pc, #32]	@ (800ca1c <prvCheckForValidListAndQueue+0x60>)
 800c9fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c9fc:	4b07      	ldr	r3, [pc, #28]	@ (800ca1c <prvCheckForValidListAndQueue+0x60>)
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d005      	beq.n	800ca10 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ca04:	4b05      	ldr	r3, [pc, #20]	@ (800ca1c <prvCheckForValidListAndQueue+0x60>)
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	490b      	ldr	r1, [pc, #44]	@ (800ca38 <prvCheckForValidListAndQueue+0x7c>)
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	f7fe fbfa 	bl	800b204 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ca10:	f000 f974 	bl	800ccfc <vPortExitCritical>
}
 800ca14:	bf00      	nop
 800ca16:	46bd      	mov	sp, r7
 800ca18:	bd80      	pop	{r7, pc}
 800ca1a:	bf00      	nop
 800ca1c:	20001858 	.word	0x20001858
 800ca20:	20001828 	.word	0x20001828
 800ca24:	2000183c 	.word	0x2000183c
 800ca28:	20001850 	.word	0x20001850
 800ca2c:	20001854 	.word	0x20001854
 800ca30:	20001904 	.word	0x20001904
 800ca34:	20001864 	.word	0x20001864
 800ca38:	08012080 	.word	0x08012080

0800ca3c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ca3c:	b480      	push	{r7}
 800ca3e:	b085      	sub	sp, #20
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	60f8      	str	r0, [r7, #12]
 800ca44:	60b9      	str	r1, [r7, #8]
 800ca46:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	3b04      	subs	r3, #4
 800ca4c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ca54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	3b04      	subs	r3, #4
 800ca5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ca5c:	68bb      	ldr	r3, [r7, #8]
 800ca5e:	f023 0201 	bic.w	r2, r3, #1
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	3b04      	subs	r3, #4
 800ca6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ca6c:	4a0c      	ldr	r2, [pc, #48]	@ (800caa0 <pxPortInitialiseStack+0x64>)
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	3b14      	subs	r3, #20
 800ca76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ca78:	687a      	ldr	r2, [r7, #4]
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	3b04      	subs	r3, #4
 800ca82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	f06f 0202 	mvn.w	r2, #2
 800ca8a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	3b20      	subs	r3, #32
 800ca90:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ca92:	68fb      	ldr	r3, [r7, #12]
}
 800ca94:	4618      	mov	r0, r3
 800ca96:	3714      	adds	r7, #20
 800ca98:	46bd      	mov	sp, r7
 800ca9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9e:	4770      	bx	lr
 800caa0:	0800caa5 	.word	0x0800caa5

0800caa4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800caa4:	b480      	push	{r7}
 800caa6:	b085      	sub	sp, #20
 800caa8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800caaa:	2300      	movs	r3, #0
 800caac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800caae:	4b13      	ldr	r3, [pc, #76]	@ (800cafc <prvTaskExitError+0x58>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cab6:	d00b      	beq.n	800cad0 <prvTaskExitError+0x2c>
	__asm volatile
 800cab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cabc:	f383 8811 	msr	BASEPRI, r3
 800cac0:	f3bf 8f6f 	isb	sy
 800cac4:	f3bf 8f4f 	dsb	sy
 800cac8:	60fb      	str	r3, [r7, #12]
}
 800caca:	bf00      	nop
 800cacc:	bf00      	nop
 800cace:	e7fd      	b.n	800cacc <prvTaskExitError+0x28>
	__asm volatile
 800cad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cad4:	f383 8811 	msr	BASEPRI, r3
 800cad8:	f3bf 8f6f 	isb	sy
 800cadc:	f3bf 8f4f 	dsb	sy
 800cae0:	60bb      	str	r3, [r7, #8]
}
 800cae2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cae4:	bf00      	nop
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d0fc      	beq.n	800cae6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800caec:	bf00      	nop
 800caee:	bf00      	nop
 800caf0:	3714      	adds	r7, #20
 800caf2:	46bd      	mov	sp, r7
 800caf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf8:	4770      	bx	lr
 800cafa:	bf00      	nop
 800cafc:	20000010 	.word	0x20000010

0800cb00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cb00:	4b07      	ldr	r3, [pc, #28]	@ (800cb20 <pxCurrentTCBConst2>)
 800cb02:	6819      	ldr	r1, [r3, #0]
 800cb04:	6808      	ldr	r0, [r1, #0]
 800cb06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb0a:	f380 8809 	msr	PSP, r0
 800cb0e:	f3bf 8f6f 	isb	sy
 800cb12:	f04f 0000 	mov.w	r0, #0
 800cb16:	f380 8811 	msr	BASEPRI, r0
 800cb1a:	4770      	bx	lr
 800cb1c:	f3af 8000 	nop.w

0800cb20 <pxCurrentTCBConst2>:
 800cb20:	20001328 	.word	0x20001328
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cb24:	bf00      	nop
 800cb26:	bf00      	nop

0800cb28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cb28:	4808      	ldr	r0, [pc, #32]	@ (800cb4c <prvPortStartFirstTask+0x24>)
 800cb2a:	6800      	ldr	r0, [r0, #0]
 800cb2c:	6800      	ldr	r0, [r0, #0]
 800cb2e:	f380 8808 	msr	MSP, r0
 800cb32:	f04f 0000 	mov.w	r0, #0
 800cb36:	f380 8814 	msr	CONTROL, r0
 800cb3a:	b662      	cpsie	i
 800cb3c:	b661      	cpsie	f
 800cb3e:	f3bf 8f4f 	dsb	sy
 800cb42:	f3bf 8f6f 	isb	sy
 800cb46:	df00      	svc	0
 800cb48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cb4a:	bf00      	nop
 800cb4c:	e000ed08 	.word	0xe000ed08

0800cb50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b086      	sub	sp, #24
 800cb54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cb56:	4b47      	ldr	r3, [pc, #284]	@ (800cc74 <xPortStartScheduler+0x124>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	4a47      	ldr	r2, [pc, #284]	@ (800cc78 <xPortStartScheduler+0x128>)
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	d10b      	bne.n	800cb78 <xPortStartScheduler+0x28>
	__asm volatile
 800cb60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb64:	f383 8811 	msr	BASEPRI, r3
 800cb68:	f3bf 8f6f 	isb	sy
 800cb6c:	f3bf 8f4f 	dsb	sy
 800cb70:	60fb      	str	r3, [r7, #12]
}
 800cb72:	bf00      	nop
 800cb74:	bf00      	nop
 800cb76:	e7fd      	b.n	800cb74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cb78:	4b3e      	ldr	r3, [pc, #248]	@ (800cc74 <xPortStartScheduler+0x124>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	4a3f      	ldr	r2, [pc, #252]	@ (800cc7c <xPortStartScheduler+0x12c>)
 800cb7e:	4293      	cmp	r3, r2
 800cb80:	d10b      	bne.n	800cb9a <xPortStartScheduler+0x4a>
	__asm volatile
 800cb82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb86:	f383 8811 	msr	BASEPRI, r3
 800cb8a:	f3bf 8f6f 	isb	sy
 800cb8e:	f3bf 8f4f 	dsb	sy
 800cb92:	613b      	str	r3, [r7, #16]
}
 800cb94:	bf00      	nop
 800cb96:	bf00      	nop
 800cb98:	e7fd      	b.n	800cb96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cb9a:	4b39      	ldr	r3, [pc, #228]	@ (800cc80 <xPortStartScheduler+0x130>)
 800cb9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	781b      	ldrb	r3, [r3, #0]
 800cba2:	b2db      	uxtb	r3, r3
 800cba4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	22ff      	movs	r2, #255	@ 0xff
 800cbaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	781b      	ldrb	r3, [r3, #0]
 800cbb0:	b2db      	uxtb	r3, r3
 800cbb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cbb4:	78fb      	ldrb	r3, [r7, #3]
 800cbb6:	b2db      	uxtb	r3, r3
 800cbb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800cbbc:	b2da      	uxtb	r2, r3
 800cbbe:	4b31      	ldr	r3, [pc, #196]	@ (800cc84 <xPortStartScheduler+0x134>)
 800cbc0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cbc2:	4b31      	ldr	r3, [pc, #196]	@ (800cc88 <xPortStartScheduler+0x138>)
 800cbc4:	2207      	movs	r2, #7
 800cbc6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cbc8:	e009      	b.n	800cbde <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800cbca:	4b2f      	ldr	r3, [pc, #188]	@ (800cc88 <xPortStartScheduler+0x138>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	3b01      	subs	r3, #1
 800cbd0:	4a2d      	ldr	r2, [pc, #180]	@ (800cc88 <xPortStartScheduler+0x138>)
 800cbd2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cbd4:	78fb      	ldrb	r3, [r7, #3]
 800cbd6:	b2db      	uxtb	r3, r3
 800cbd8:	005b      	lsls	r3, r3, #1
 800cbda:	b2db      	uxtb	r3, r3
 800cbdc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cbde:	78fb      	ldrb	r3, [r7, #3]
 800cbe0:	b2db      	uxtb	r3, r3
 800cbe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cbe6:	2b80      	cmp	r3, #128	@ 0x80
 800cbe8:	d0ef      	beq.n	800cbca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cbea:	4b27      	ldr	r3, [pc, #156]	@ (800cc88 <xPortStartScheduler+0x138>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f1c3 0307 	rsb	r3, r3, #7
 800cbf2:	2b04      	cmp	r3, #4
 800cbf4:	d00b      	beq.n	800cc0e <xPortStartScheduler+0xbe>
	__asm volatile
 800cbf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbfa:	f383 8811 	msr	BASEPRI, r3
 800cbfe:	f3bf 8f6f 	isb	sy
 800cc02:	f3bf 8f4f 	dsb	sy
 800cc06:	60bb      	str	r3, [r7, #8]
}
 800cc08:	bf00      	nop
 800cc0a:	bf00      	nop
 800cc0c:	e7fd      	b.n	800cc0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cc0e:	4b1e      	ldr	r3, [pc, #120]	@ (800cc88 <xPortStartScheduler+0x138>)
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	021b      	lsls	r3, r3, #8
 800cc14:	4a1c      	ldr	r2, [pc, #112]	@ (800cc88 <xPortStartScheduler+0x138>)
 800cc16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cc18:	4b1b      	ldr	r3, [pc, #108]	@ (800cc88 <xPortStartScheduler+0x138>)
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cc20:	4a19      	ldr	r2, [pc, #100]	@ (800cc88 <xPortStartScheduler+0x138>)
 800cc22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	b2da      	uxtb	r2, r3
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cc2c:	4b17      	ldr	r3, [pc, #92]	@ (800cc8c <xPortStartScheduler+0x13c>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	4a16      	ldr	r2, [pc, #88]	@ (800cc8c <xPortStartScheduler+0x13c>)
 800cc32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cc36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cc38:	4b14      	ldr	r3, [pc, #80]	@ (800cc8c <xPortStartScheduler+0x13c>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	4a13      	ldr	r2, [pc, #76]	@ (800cc8c <xPortStartScheduler+0x13c>)
 800cc3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800cc42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cc44:	f000 f8da 	bl	800cdfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cc48:	4b11      	ldr	r3, [pc, #68]	@ (800cc90 <xPortStartScheduler+0x140>)
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cc4e:	f000 f8f9 	bl	800ce44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cc52:	4b10      	ldr	r3, [pc, #64]	@ (800cc94 <xPortStartScheduler+0x144>)
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	4a0f      	ldr	r2, [pc, #60]	@ (800cc94 <xPortStartScheduler+0x144>)
 800cc58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800cc5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cc5e:	f7ff ff63 	bl	800cb28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cc62:	f7fe ff31 	bl	800bac8 <vTaskSwitchContext>
	prvTaskExitError();
 800cc66:	f7ff ff1d 	bl	800caa4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cc6a:	2300      	movs	r3, #0
}
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	3718      	adds	r7, #24
 800cc70:	46bd      	mov	sp, r7
 800cc72:	bd80      	pop	{r7, pc}
 800cc74:	e000ed00 	.word	0xe000ed00
 800cc78:	410fc271 	.word	0x410fc271
 800cc7c:	410fc270 	.word	0x410fc270
 800cc80:	e000e400 	.word	0xe000e400
 800cc84:	20001954 	.word	0x20001954
 800cc88:	20001958 	.word	0x20001958
 800cc8c:	e000ed20 	.word	0xe000ed20
 800cc90:	20000010 	.word	0x20000010
 800cc94:	e000ef34 	.word	0xe000ef34

0800cc98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b083      	sub	sp, #12
 800cc9c:	af00      	add	r7, sp, #0
	__asm volatile
 800cc9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cca2:	f383 8811 	msr	BASEPRI, r3
 800cca6:	f3bf 8f6f 	isb	sy
 800ccaa:	f3bf 8f4f 	dsb	sy
 800ccae:	607b      	str	r3, [r7, #4]
}
 800ccb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ccb2:	4b10      	ldr	r3, [pc, #64]	@ (800ccf4 <vPortEnterCritical+0x5c>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	3301      	adds	r3, #1
 800ccb8:	4a0e      	ldr	r2, [pc, #56]	@ (800ccf4 <vPortEnterCritical+0x5c>)
 800ccba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ccbc:	4b0d      	ldr	r3, [pc, #52]	@ (800ccf4 <vPortEnterCritical+0x5c>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	2b01      	cmp	r3, #1
 800ccc2:	d110      	bne.n	800cce6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ccc4:	4b0c      	ldr	r3, [pc, #48]	@ (800ccf8 <vPortEnterCritical+0x60>)
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	b2db      	uxtb	r3, r3
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d00b      	beq.n	800cce6 <vPortEnterCritical+0x4e>
	__asm volatile
 800ccce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccd2:	f383 8811 	msr	BASEPRI, r3
 800ccd6:	f3bf 8f6f 	isb	sy
 800ccda:	f3bf 8f4f 	dsb	sy
 800ccde:	603b      	str	r3, [r7, #0]
}
 800cce0:	bf00      	nop
 800cce2:	bf00      	nop
 800cce4:	e7fd      	b.n	800cce2 <vPortEnterCritical+0x4a>
	}
}
 800cce6:	bf00      	nop
 800cce8:	370c      	adds	r7, #12
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr
 800ccf2:	bf00      	nop
 800ccf4:	20000010 	.word	0x20000010
 800ccf8:	e000ed04 	.word	0xe000ed04

0800ccfc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b083      	sub	sp, #12
 800cd00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cd02:	4b12      	ldr	r3, [pc, #72]	@ (800cd4c <vPortExitCritical+0x50>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d10b      	bne.n	800cd22 <vPortExitCritical+0x26>
	__asm volatile
 800cd0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd0e:	f383 8811 	msr	BASEPRI, r3
 800cd12:	f3bf 8f6f 	isb	sy
 800cd16:	f3bf 8f4f 	dsb	sy
 800cd1a:	607b      	str	r3, [r7, #4]
}
 800cd1c:	bf00      	nop
 800cd1e:	bf00      	nop
 800cd20:	e7fd      	b.n	800cd1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cd22:	4b0a      	ldr	r3, [pc, #40]	@ (800cd4c <vPortExitCritical+0x50>)
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	3b01      	subs	r3, #1
 800cd28:	4a08      	ldr	r2, [pc, #32]	@ (800cd4c <vPortExitCritical+0x50>)
 800cd2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cd2c:	4b07      	ldr	r3, [pc, #28]	@ (800cd4c <vPortExitCritical+0x50>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d105      	bne.n	800cd40 <vPortExitCritical+0x44>
 800cd34:	2300      	movs	r3, #0
 800cd36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	f383 8811 	msr	BASEPRI, r3
}
 800cd3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cd40:	bf00      	nop
 800cd42:	370c      	adds	r7, #12
 800cd44:	46bd      	mov	sp, r7
 800cd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4a:	4770      	bx	lr
 800cd4c:	20000010 	.word	0x20000010

0800cd50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cd50:	f3ef 8009 	mrs	r0, PSP
 800cd54:	f3bf 8f6f 	isb	sy
 800cd58:	4b15      	ldr	r3, [pc, #84]	@ (800cdb0 <pxCurrentTCBConst>)
 800cd5a:	681a      	ldr	r2, [r3, #0]
 800cd5c:	f01e 0f10 	tst.w	lr, #16
 800cd60:	bf08      	it	eq
 800cd62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cd66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd6a:	6010      	str	r0, [r2, #0]
 800cd6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cd70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cd74:	f380 8811 	msr	BASEPRI, r0
 800cd78:	f3bf 8f4f 	dsb	sy
 800cd7c:	f3bf 8f6f 	isb	sy
 800cd80:	f7fe fea2 	bl	800bac8 <vTaskSwitchContext>
 800cd84:	f04f 0000 	mov.w	r0, #0
 800cd88:	f380 8811 	msr	BASEPRI, r0
 800cd8c:	bc09      	pop	{r0, r3}
 800cd8e:	6819      	ldr	r1, [r3, #0]
 800cd90:	6808      	ldr	r0, [r1, #0]
 800cd92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd96:	f01e 0f10 	tst.w	lr, #16
 800cd9a:	bf08      	it	eq
 800cd9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cda0:	f380 8809 	msr	PSP, r0
 800cda4:	f3bf 8f6f 	isb	sy
 800cda8:	4770      	bx	lr
 800cdaa:	bf00      	nop
 800cdac:	f3af 8000 	nop.w

0800cdb0 <pxCurrentTCBConst>:
 800cdb0:	20001328 	.word	0x20001328
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cdb4:	bf00      	nop
 800cdb6:	bf00      	nop

0800cdb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b082      	sub	sp, #8
 800cdbc:	af00      	add	r7, sp, #0
	__asm volatile
 800cdbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdc2:	f383 8811 	msr	BASEPRI, r3
 800cdc6:	f3bf 8f6f 	isb	sy
 800cdca:	f3bf 8f4f 	dsb	sy
 800cdce:	607b      	str	r3, [r7, #4]
}
 800cdd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cdd2:	f7fe fdbf 	bl	800b954 <xTaskIncrementTick>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d003      	beq.n	800cde4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cddc:	4b06      	ldr	r3, [pc, #24]	@ (800cdf8 <xPortSysTickHandler+0x40>)
 800cdde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cde2:	601a      	str	r2, [r3, #0]
 800cde4:	2300      	movs	r3, #0
 800cde6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	f383 8811 	msr	BASEPRI, r3
}
 800cdee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cdf0:	bf00      	nop
 800cdf2:	3708      	adds	r7, #8
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}
 800cdf8:	e000ed04 	.word	0xe000ed04

0800cdfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cdfc:	b480      	push	{r7}
 800cdfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ce00:	4b0b      	ldr	r3, [pc, #44]	@ (800ce30 <vPortSetupTimerInterrupt+0x34>)
 800ce02:	2200      	movs	r2, #0
 800ce04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ce06:	4b0b      	ldr	r3, [pc, #44]	@ (800ce34 <vPortSetupTimerInterrupt+0x38>)
 800ce08:	2200      	movs	r2, #0
 800ce0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ce0c:	4b0a      	ldr	r3, [pc, #40]	@ (800ce38 <vPortSetupTimerInterrupt+0x3c>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	4a0a      	ldr	r2, [pc, #40]	@ (800ce3c <vPortSetupTimerInterrupt+0x40>)
 800ce12:	fba2 2303 	umull	r2, r3, r2, r3
 800ce16:	099b      	lsrs	r3, r3, #6
 800ce18:	4a09      	ldr	r2, [pc, #36]	@ (800ce40 <vPortSetupTimerInterrupt+0x44>)
 800ce1a:	3b01      	subs	r3, #1
 800ce1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ce1e:	4b04      	ldr	r3, [pc, #16]	@ (800ce30 <vPortSetupTimerInterrupt+0x34>)
 800ce20:	2207      	movs	r2, #7
 800ce22:	601a      	str	r2, [r3, #0]
}
 800ce24:	bf00      	nop
 800ce26:	46bd      	mov	sp, r7
 800ce28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2c:	4770      	bx	lr
 800ce2e:	bf00      	nop
 800ce30:	e000e010 	.word	0xe000e010
 800ce34:	e000e018 	.word	0xe000e018
 800ce38:	20000004 	.word	0x20000004
 800ce3c:	10624dd3 	.word	0x10624dd3
 800ce40:	e000e014 	.word	0xe000e014

0800ce44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ce44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ce54 <vPortEnableVFP+0x10>
 800ce48:	6801      	ldr	r1, [r0, #0]
 800ce4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ce4e:	6001      	str	r1, [r0, #0]
 800ce50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ce52:	bf00      	nop
 800ce54:	e000ed88 	.word	0xe000ed88

0800ce58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ce58:	b480      	push	{r7}
 800ce5a:	b085      	sub	sp, #20
 800ce5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ce5e:	f3ef 8305 	mrs	r3, IPSR
 800ce62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	2b0f      	cmp	r3, #15
 800ce68:	d915      	bls.n	800ce96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ce6a:	4a18      	ldr	r2, [pc, #96]	@ (800cecc <vPortValidateInterruptPriority+0x74>)
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	4413      	add	r3, r2
 800ce70:	781b      	ldrb	r3, [r3, #0]
 800ce72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ce74:	4b16      	ldr	r3, [pc, #88]	@ (800ced0 <vPortValidateInterruptPriority+0x78>)
 800ce76:	781b      	ldrb	r3, [r3, #0]
 800ce78:	7afa      	ldrb	r2, [r7, #11]
 800ce7a:	429a      	cmp	r2, r3
 800ce7c:	d20b      	bcs.n	800ce96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ce7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce82:	f383 8811 	msr	BASEPRI, r3
 800ce86:	f3bf 8f6f 	isb	sy
 800ce8a:	f3bf 8f4f 	dsb	sy
 800ce8e:	607b      	str	r3, [r7, #4]
}
 800ce90:	bf00      	nop
 800ce92:	bf00      	nop
 800ce94:	e7fd      	b.n	800ce92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ce96:	4b0f      	ldr	r3, [pc, #60]	@ (800ced4 <vPortValidateInterruptPriority+0x7c>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ce9e:	4b0e      	ldr	r3, [pc, #56]	@ (800ced8 <vPortValidateInterruptPriority+0x80>)
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	429a      	cmp	r2, r3
 800cea4:	d90b      	bls.n	800cebe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800cea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceaa:	f383 8811 	msr	BASEPRI, r3
 800ceae:	f3bf 8f6f 	isb	sy
 800ceb2:	f3bf 8f4f 	dsb	sy
 800ceb6:	603b      	str	r3, [r7, #0]
}
 800ceb8:	bf00      	nop
 800ceba:	bf00      	nop
 800cebc:	e7fd      	b.n	800ceba <vPortValidateInterruptPriority+0x62>
	}
 800cebe:	bf00      	nop
 800cec0:	3714      	adds	r7, #20
 800cec2:	46bd      	mov	sp, r7
 800cec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec8:	4770      	bx	lr
 800ceca:	bf00      	nop
 800cecc:	e000e3f0 	.word	0xe000e3f0
 800ced0:	20001954 	.word	0x20001954
 800ced4:	e000ed0c 	.word	0xe000ed0c
 800ced8:	20001958 	.word	0x20001958

0800cedc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b08a      	sub	sp, #40	@ 0x28
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cee4:	2300      	movs	r3, #0
 800cee6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cee8:	f7fe fc78 	bl	800b7dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ceec:	4b5c      	ldr	r3, [pc, #368]	@ (800d060 <pvPortMalloc+0x184>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d101      	bne.n	800cef8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cef4:	f000 f924 	bl	800d140 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cef8:	4b5a      	ldr	r3, [pc, #360]	@ (800d064 <pvPortMalloc+0x188>)
 800cefa:	681a      	ldr	r2, [r3, #0]
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	4013      	ands	r3, r2
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	f040 8095 	bne.w	800d030 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d01e      	beq.n	800cf4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800cf0c:	2208      	movs	r2, #8
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	4413      	add	r3, r2
 800cf12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	f003 0307 	and.w	r3, r3, #7
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d015      	beq.n	800cf4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f023 0307 	bic.w	r3, r3, #7
 800cf24:	3308      	adds	r3, #8
 800cf26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	f003 0307 	and.w	r3, r3, #7
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d00b      	beq.n	800cf4a <pvPortMalloc+0x6e>
	__asm volatile
 800cf32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf36:	f383 8811 	msr	BASEPRI, r3
 800cf3a:	f3bf 8f6f 	isb	sy
 800cf3e:	f3bf 8f4f 	dsb	sy
 800cf42:	617b      	str	r3, [r7, #20]
}
 800cf44:	bf00      	nop
 800cf46:	bf00      	nop
 800cf48:	e7fd      	b.n	800cf46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d06f      	beq.n	800d030 <pvPortMalloc+0x154>
 800cf50:	4b45      	ldr	r3, [pc, #276]	@ (800d068 <pvPortMalloc+0x18c>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	687a      	ldr	r2, [r7, #4]
 800cf56:	429a      	cmp	r2, r3
 800cf58:	d86a      	bhi.n	800d030 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cf5a:	4b44      	ldr	r3, [pc, #272]	@ (800d06c <pvPortMalloc+0x190>)
 800cf5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cf5e:	4b43      	ldr	r3, [pc, #268]	@ (800d06c <pvPortMalloc+0x190>)
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf64:	e004      	b.n	800cf70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800cf66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cf6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf72:	685b      	ldr	r3, [r3, #4]
 800cf74:	687a      	ldr	r2, [r7, #4]
 800cf76:	429a      	cmp	r2, r3
 800cf78:	d903      	bls.n	800cf82 <pvPortMalloc+0xa6>
 800cf7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d1f1      	bne.n	800cf66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cf82:	4b37      	ldr	r3, [pc, #220]	@ (800d060 <pvPortMalloc+0x184>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf88:	429a      	cmp	r2, r3
 800cf8a:	d051      	beq.n	800d030 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cf8c:	6a3b      	ldr	r3, [r7, #32]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	2208      	movs	r2, #8
 800cf92:	4413      	add	r3, r2
 800cf94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cf96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf98:	681a      	ldr	r2, [r3, #0]
 800cf9a:	6a3b      	ldr	r3, [r7, #32]
 800cf9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cf9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfa0:	685a      	ldr	r2, [r3, #4]
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	1ad2      	subs	r2, r2, r3
 800cfa6:	2308      	movs	r3, #8
 800cfa8:	005b      	lsls	r3, r3, #1
 800cfaa:	429a      	cmp	r2, r3
 800cfac:	d920      	bls.n	800cff0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cfae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	4413      	add	r3, r2
 800cfb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cfb6:	69bb      	ldr	r3, [r7, #24]
 800cfb8:	f003 0307 	and.w	r3, r3, #7
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d00b      	beq.n	800cfd8 <pvPortMalloc+0xfc>
	__asm volatile
 800cfc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfc4:	f383 8811 	msr	BASEPRI, r3
 800cfc8:	f3bf 8f6f 	isb	sy
 800cfcc:	f3bf 8f4f 	dsb	sy
 800cfd0:	613b      	str	r3, [r7, #16]
}
 800cfd2:	bf00      	nop
 800cfd4:	bf00      	nop
 800cfd6:	e7fd      	b.n	800cfd4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cfd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfda:	685a      	ldr	r2, [r3, #4]
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	1ad2      	subs	r2, r2, r3
 800cfe0:	69bb      	ldr	r3, [r7, #24]
 800cfe2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cfe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfe6:	687a      	ldr	r2, [r7, #4]
 800cfe8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cfea:	69b8      	ldr	r0, [r7, #24]
 800cfec:	f000 f90a 	bl	800d204 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cff0:	4b1d      	ldr	r3, [pc, #116]	@ (800d068 <pvPortMalloc+0x18c>)
 800cff2:	681a      	ldr	r2, [r3, #0]
 800cff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cff6:	685b      	ldr	r3, [r3, #4]
 800cff8:	1ad3      	subs	r3, r2, r3
 800cffa:	4a1b      	ldr	r2, [pc, #108]	@ (800d068 <pvPortMalloc+0x18c>)
 800cffc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cffe:	4b1a      	ldr	r3, [pc, #104]	@ (800d068 <pvPortMalloc+0x18c>)
 800d000:	681a      	ldr	r2, [r3, #0]
 800d002:	4b1b      	ldr	r3, [pc, #108]	@ (800d070 <pvPortMalloc+0x194>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	429a      	cmp	r2, r3
 800d008:	d203      	bcs.n	800d012 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d00a:	4b17      	ldr	r3, [pc, #92]	@ (800d068 <pvPortMalloc+0x18c>)
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	4a18      	ldr	r2, [pc, #96]	@ (800d070 <pvPortMalloc+0x194>)
 800d010:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d014:	685a      	ldr	r2, [r3, #4]
 800d016:	4b13      	ldr	r3, [pc, #76]	@ (800d064 <pvPortMalloc+0x188>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	431a      	orrs	r2, r3
 800d01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d022:	2200      	movs	r2, #0
 800d024:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d026:	4b13      	ldr	r3, [pc, #76]	@ (800d074 <pvPortMalloc+0x198>)
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	3301      	adds	r3, #1
 800d02c:	4a11      	ldr	r2, [pc, #68]	@ (800d074 <pvPortMalloc+0x198>)
 800d02e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d030:	f7fe fbe2 	bl	800b7f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d034:	69fb      	ldr	r3, [r7, #28]
 800d036:	f003 0307 	and.w	r3, r3, #7
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d00b      	beq.n	800d056 <pvPortMalloc+0x17a>
	__asm volatile
 800d03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d042:	f383 8811 	msr	BASEPRI, r3
 800d046:	f3bf 8f6f 	isb	sy
 800d04a:	f3bf 8f4f 	dsb	sy
 800d04e:	60fb      	str	r3, [r7, #12]
}
 800d050:	bf00      	nop
 800d052:	bf00      	nop
 800d054:	e7fd      	b.n	800d052 <pvPortMalloc+0x176>
	return pvReturn;
 800d056:	69fb      	ldr	r3, [r7, #28]
}
 800d058:	4618      	mov	r0, r3
 800d05a:	3728      	adds	r7, #40	@ 0x28
 800d05c:	46bd      	mov	sp, r7
 800d05e:	bd80      	pop	{r7, pc}
 800d060:	20005564 	.word	0x20005564
 800d064:	20005578 	.word	0x20005578
 800d068:	20005568 	.word	0x20005568
 800d06c:	2000555c 	.word	0x2000555c
 800d070:	2000556c 	.word	0x2000556c
 800d074:	20005570 	.word	0x20005570

0800d078 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b086      	sub	sp, #24
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d04f      	beq.n	800d12a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d08a:	2308      	movs	r3, #8
 800d08c:	425b      	negs	r3, r3
 800d08e:	697a      	ldr	r2, [r7, #20]
 800d090:	4413      	add	r3, r2
 800d092:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d098:	693b      	ldr	r3, [r7, #16]
 800d09a:	685a      	ldr	r2, [r3, #4]
 800d09c:	4b25      	ldr	r3, [pc, #148]	@ (800d134 <vPortFree+0xbc>)
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	4013      	ands	r3, r2
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d10b      	bne.n	800d0be <vPortFree+0x46>
	__asm volatile
 800d0a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0aa:	f383 8811 	msr	BASEPRI, r3
 800d0ae:	f3bf 8f6f 	isb	sy
 800d0b2:	f3bf 8f4f 	dsb	sy
 800d0b6:	60fb      	str	r3, [r7, #12]
}
 800d0b8:	bf00      	nop
 800d0ba:	bf00      	nop
 800d0bc:	e7fd      	b.n	800d0ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d00b      	beq.n	800d0de <vPortFree+0x66>
	__asm volatile
 800d0c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0ca:	f383 8811 	msr	BASEPRI, r3
 800d0ce:	f3bf 8f6f 	isb	sy
 800d0d2:	f3bf 8f4f 	dsb	sy
 800d0d6:	60bb      	str	r3, [r7, #8]
}
 800d0d8:	bf00      	nop
 800d0da:	bf00      	nop
 800d0dc:	e7fd      	b.n	800d0da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	685a      	ldr	r2, [r3, #4]
 800d0e2:	4b14      	ldr	r3, [pc, #80]	@ (800d134 <vPortFree+0xbc>)
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	4013      	ands	r3, r2
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d01e      	beq.n	800d12a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d0ec:	693b      	ldr	r3, [r7, #16]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d11a      	bne.n	800d12a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d0f4:	693b      	ldr	r3, [r7, #16]
 800d0f6:	685a      	ldr	r2, [r3, #4]
 800d0f8:	4b0e      	ldr	r3, [pc, #56]	@ (800d134 <vPortFree+0xbc>)
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	43db      	mvns	r3, r3
 800d0fe:	401a      	ands	r2, r3
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d104:	f7fe fb6a 	bl	800b7dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d108:	693b      	ldr	r3, [r7, #16]
 800d10a:	685a      	ldr	r2, [r3, #4]
 800d10c:	4b0a      	ldr	r3, [pc, #40]	@ (800d138 <vPortFree+0xc0>)
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	4413      	add	r3, r2
 800d112:	4a09      	ldr	r2, [pc, #36]	@ (800d138 <vPortFree+0xc0>)
 800d114:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d116:	6938      	ldr	r0, [r7, #16]
 800d118:	f000 f874 	bl	800d204 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d11c:	4b07      	ldr	r3, [pc, #28]	@ (800d13c <vPortFree+0xc4>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	3301      	adds	r3, #1
 800d122:	4a06      	ldr	r2, [pc, #24]	@ (800d13c <vPortFree+0xc4>)
 800d124:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d126:	f7fe fb67 	bl	800b7f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d12a:	bf00      	nop
 800d12c:	3718      	adds	r7, #24
 800d12e:	46bd      	mov	sp, r7
 800d130:	bd80      	pop	{r7, pc}
 800d132:	bf00      	nop
 800d134:	20005578 	.word	0x20005578
 800d138:	20005568 	.word	0x20005568
 800d13c:	20005574 	.word	0x20005574

0800d140 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d140:	b480      	push	{r7}
 800d142:	b085      	sub	sp, #20
 800d144:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d146:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d14a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d14c:	4b27      	ldr	r3, [pc, #156]	@ (800d1ec <prvHeapInit+0xac>)
 800d14e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	f003 0307 	and.w	r3, r3, #7
 800d156:	2b00      	cmp	r3, #0
 800d158:	d00c      	beq.n	800d174 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	3307      	adds	r3, #7
 800d15e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	f023 0307 	bic.w	r3, r3, #7
 800d166:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d168:	68ba      	ldr	r2, [r7, #8]
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	1ad3      	subs	r3, r2, r3
 800d16e:	4a1f      	ldr	r2, [pc, #124]	@ (800d1ec <prvHeapInit+0xac>)
 800d170:	4413      	add	r3, r2
 800d172:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d178:	4a1d      	ldr	r2, [pc, #116]	@ (800d1f0 <prvHeapInit+0xb0>)
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d17e:	4b1c      	ldr	r3, [pc, #112]	@ (800d1f0 <prvHeapInit+0xb0>)
 800d180:	2200      	movs	r2, #0
 800d182:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	68ba      	ldr	r2, [r7, #8]
 800d188:	4413      	add	r3, r2
 800d18a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d18c:	2208      	movs	r2, #8
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	1a9b      	subs	r3, r3, r2
 800d192:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	f023 0307 	bic.w	r3, r3, #7
 800d19a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	4a15      	ldr	r2, [pc, #84]	@ (800d1f4 <prvHeapInit+0xb4>)
 800d1a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d1a2:	4b14      	ldr	r3, [pc, #80]	@ (800d1f4 <prvHeapInit+0xb4>)
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d1aa:	4b12      	ldr	r3, [pc, #72]	@ (800d1f4 <prvHeapInit+0xb4>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	68fa      	ldr	r2, [r7, #12]
 800d1ba:	1ad2      	subs	r2, r2, r3
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d1c0:	4b0c      	ldr	r3, [pc, #48]	@ (800d1f4 <prvHeapInit+0xb4>)
 800d1c2:	681a      	ldr	r2, [r3, #0]
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d1c8:	683b      	ldr	r3, [r7, #0]
 800d1ca:	685b      	ldr	r3, [r3, #4]
 800d1cc:	4a0a      	ldr	r2, [pc, #40]	@ (800d1f8 <prvHeapInit+0xb8>)
 800d1ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	685b      	ldr	r3, [r3, #4]
 800d1d4:	4a09      	ldr	r2, [pc, #36]	@ (800d1fc <prvHeapInit+0xbc>)
 800d1d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d1d8:	4b09      	ldr	r3, [pc, #36]	@ (800d200 <prvHeapInit+0xc0>)
 800d1da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d1de:	601a      	str	r2, [r3, #0]
}
 800d1e0:	bf00      	nop
 800d1e2:	3714      	adds	r7, #20
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ea:	4770      	bx	lr
 800d1ec:	2000195c 	.word	0x2000195c
 800d1f0:	2000555c 	.word	0x2000555c
 800d1f4:	20005564 	.word	0x20005564
 800d1f8:	2000556c 	.word	0x2000556c
 800d1fc:	20005568 	.word	0x20005568
 800d200:	20005578 	.word	0x20005578

0800d204 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d204:	b480      	push	{r7}
 800d206:	b085      	sub	sp, #20
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d20c:	4b28      	ldr	r3, [pc, #160]	@ (800d2b0 <prvInsertBlockIntoFreeList+0xac>)
 800d20e:	60fb      	str	r3, [r7, #12]
 800d210:	e002      	b.n	800d218 <prvInsertBlockIntoFreeList+0x14>
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	60fb      	str	r3, [r7, #12]
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	687a      	ldr	r2, [r7, #4]
 800d21e:	429a      	cmp	r2, r3
 800d220:	d8f7      	bhi.n	800d212 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	685b      	ldr	r3, [r3, #4]
 800d22a:	68ba      	ldr	r2, [r7, #8]
 800d22c:	4413      	add	r3, r2
 800d22e:	687a      	ldr	r2, [r7, #4]
 800d230:	429a      	cmp	r2, r3
 800d232:	d108      	bne.n	800d246 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	685a      	ldr	r2, [r3, #4]
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	685b      	ldr	r3, [r3, #4]
 800d23c:	441a      	add	r2, r3
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	685b      	ldr	r3, [r3, #4]
 800d24e:	68ba      	ldr	r2, [r7, #8]
 800d250:	441a      	add	r2, r3
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	429a      	cmp	r2, r3
 800d258:	d118      	bne.n	800d28c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	681a      	ldr	r2, [r3, #0]
 800d25e:	4b15      	ldr	r3, [pc, #84]	@ (800d2b4 <prvInsertBlockIntoFreeList+0xb0>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	429a      	cmp	r2, r3
 800d264:	d00d      	beq.n	800d282 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	685a      	ldr	r2, [r3, #4]
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	685b      	ldr	r3, [r3, #4]
 800d270:	441a      	add	r2, r3
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	681a      	ldr	r2, [r3, #0]
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	601a      	str	r2, [r3, #0]
 800d280:	e008      	b.n	800d294 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d282:	4b0c      	ldr	r3, [pc, #48]	@ (800d2b4 <prvInsertBlockIntoFreeList+0xb0>)
 800d284:	681a      	ldr	r2, [r3, #0]
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	601a      	str	r2, [r3, #0]
 800d28a:	e003      	b.n	800d294 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	681a      	ldr	r2, [r3, #0]
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d294:	68fa      	ldr	r2, [r7, #12]
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	429a      	cmp	r2, r3
 800d29a:	d002      	beq.n	800d2a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d2a2:	bf00      	nop
 800d2a4:	3714      	adds	r7, #20
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ac:	4770      	bx	lr
 800d2ae:	bf00      	nop
 800d2b0:	2000555c 	.word	0x2000555c
 800d2b4:	20005564 	.word	0x20005564

0800d2b8 <atof>:
 800d2b8:	2100      	movs	r1, #0
 800d2ba:	f000 bec7 	b.w	800e04c <strtod>

0800d2be <atoi>:
 800d2be:	220a      	movs	r2, #10
 800d2c0:	2100      	movs	r1, #0
 800d2c2:	f000 bf4b 	b.w	800e15c <strtol>

0800d2c6 <atol>:
 800d2c6:	220a      	movs	r2, #10
 800d2c8:	2100      	movs	r1, #0
 800d2ca:	f000 bf47 	b.w	800e15c <strtol>
	...

0800d2d0 <malloc>:
 800d2d0:	4b02      	ldr	r3, [pc, #8]	@ (800d2dc <malloc+0xc>)
 800d2d2:	4601      	mov	r1, r0
 800d2d4:	6818      	ldr	r0, [r3, #0]
 800d2d6:	f000 b825 	b.w	800d324 <_malloc_r>
 800d2da:	bf00      	nop
 800d2dc:	2000018c 	.word	0x2000018c

0800d2e0 <sbrk_aligned>:
 800d2e0:	b570      	push	{r4, r5, r6, lr}
 800d2e2:	4e0f      	ldr	r6, [pc, #60]	@ (800d320 <sbrk_aligned+0x40>)
 800d2e4:	460c      	mov	r4, r1
 800d2e6:	6831      	ldr	r1, [r6, #0]
 800d2e8:	4605      	mov	r5, r0
 800d2ea:	b911      	cbnz	r1, 800d2f2 <sbrk_aligned+0x12>
 800d2ec:	f002 f8c2 	bl	800f474 <_sbrk_r>
 800d2f0:	6030      	str	r0, [r6, #0]
 800d2f2:	4621      	mov	r1, r4
 800d2f4:	4628      	mov	r0, r5
 800d2f6:	f002 f8bd 	bl	800f474 <_sbrk_r>
 800d2fa:	1c43      	adds	r3, r0, #1
 800d2fc:	d103      	bne.n	800d306 <sbrk_aligned+0x26>
 800d2fe:	f04f 34ff 	mov.w	r4, #4294967295
 800d302:	4620      	mov	r0, r4
 800d304:	bd70      	pop	{r4, r5, r6, pc}
 800d306:	1cc4      	adds	r4, r0, #3
 800d308:	f024 0403 	bic.w	r4, r4, #3
 800d30c:	42a0      	cmp	r0, r4
 800d30e:	d0f8      	beq.n	800d302 <sbrk_aligned+0x22>
 800d310:	1a21      	subs	r1, r4, r0
 800d312:	4628      	mov	r0, r5
 800d314:	f002 f8ae 	bl	800f474 <_sbrk_r>
 800d318:	3001      	adds	r0, #1
 800d31a:	d1f2      	bne.n	800d302 <sbrk_aligned+0x22>
 800d31c:	e7ef      	b.n	800d2fe <sbrk_aligned+0x1e>
 800d31e:	bf00      	nop
 800d320:	2000557c 	.word	0x2000557c

0800d324 <_malloc_r>:
 800d324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d328:	1ccd      	adds	r5, r1, #3
 800d32a:	f025 0503 	bic.w	r5, r5, #3
 800d32e:	3508      	adds	r5, #8
 800d330:	2d0c      	cmp	r5, #12
 800d332:	bf38      	it	cc
 800d334:	250c      	movcc	r5, #12
 800d336:	2d00      	cmp	r5, #0
 800d338:	4606      	mov	r6, r0
 800d33a:	db01      	blt.n	800d340 <_malloc_r+0x1c>
 800d33c:	42a9      	cmp	r1, r5
 800d33e:	d904      	bls.n	800d34a <_malloc_r+0x26>
 800d340:	230c      	movs	r3, #12
 800d342:	6033      	str	r3, [r6, #0]
 800d344:	2000      	movs	r0, #0
 800d346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d34a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d420 <_malloc_r+0xfc>
 800d34e:	f000 f869 	bl	800d424 <__malloc_lock>
 800d352:	f8d8 3000 	ldr.w	r3, [r8]
 800d356:	461c      	mov	r4, r3
 800d358:	bb44      	cbnz	r4, 800d3ac <_malloc_r+0x88>
 800d35a:	4629      	mov	r1, r5
 800d35c:	4630      	mov	r0, r6
 800d35e:	f7ff ffbf 	bl	800d2e0 <sbrk_aligned>
 800d362:	1c43      	adds	r3, r0, #1
 800d364:	4604      	mov	r4, r0
 800d366:	d158      	bne.n	800d41a <_malloc_r+0xf6>
 800d368:	f8d8 4000 	ldr.w	r4, [r8]
 800d36c:	4627      	mov	r7, r4
 800d36e:	2f00      	cmp	r7, #0
 800d370:	d143      	bne.n	800d3fa <_malloc_r+0xd6>
 800d372:	2c00      	cmp	r4, #0
 800d374:	d04b      	beq.n	800d40e <_malloc_r+0xea>
 800d376:	6823      	ldr	r3, [r4, #0]
 800d378:	4639      	mov	r1, r7
 800d37a:	4630      	mov	r0, r6
 800d37c:	eb04 0903 	add.w	r9, r4, r3
 800d380:	f002 f878 	bl	800f474 <_sbrk_r>
 800d384:	4581      	cmp	r9, r0
 800d386:	d142      	bne.n	800d40e <_malloc_r+0xea>
 800d388:	6821      	ldr	r1, [r4, #0]
 800d38a:	1a6d      	subs	r5, r5, r1
 800d38c:	4629      	mov	r1, r5
 800d38e:	4630      	mov	r0, r6
 800d390:	f7ff ffa6 	bl	800d2e0 <sbrk_aligned>
 800d394:	3001      	adds	r0, #1
 800d396:	d03a      	beq.n	800d40e <_malloc_r+0xea>
 800d398:	6823      	ldr	r3, [r4, #0]
 800d39a:	442b      	add	r3, r5
 800d39c:	6023      	str	r3, [r4, #0]
 800d39e:	f8d8 3000 	ldr.w	r3, [r8]
 800d3a2:	685a      	ldr	r2, [r3, #4]
 800d3a4:	bb62      	cbnz	r2, 800d400 <_malloc_r+0xdc>
 800d3a6:	f8c8 7000 	str.w	r7, [r8]
 800d3aa:	e00f      	b.n	800d3cc <_malloc_r+0xa8>
 800d3ac:	6822      	ldr	r2, [r4, #0]
 800d3ae:	1b52      	subs	r2, r2, r5
 800d3b0:	d420      	bmi.n	800d3f4 <_malloc_r+0xd0>
 800d3b2:	2a0b      	cmp	r2, #11
 800d3b4:	d917      	bls.n	800d3e6 <_malloc_r+0xc2>
 800d3b6:	1961      	adds	r1, r4, r5
 800d3b8:	42a3      	cmp	r3, r4
 800d3ba:	6025      	str	r5, [r4, #0]
 800d3bc:	bf18      	it	ne
 800d3be:	6059      	strne	r1, [r3, #4]
 800d3c0:	6863      	ldr	r3, [r4, #4]
 800d3c2:	bf08      	it	eq
 800d3c4:	f8c8 1000 	streq.w	r1, [r8]
 800d3c8:	5162      	str	r2, [r4, r5]
 800d3ca:	604b      	str	r3, [r1, #4]
 800d3cc:	4630      	mov	r0, r6
 800d3ce:	f000 f82f 	bl	800d430 <__malloc_unlock>
 800d3d2:	f104 000b 	add.w	r0, r4, #11
 800d3d6:	1d23      	adds	r3, r4, #4
 800d3d8:	f020 0007 	bic.w	r0, r0, #7
 800d3dc:	1ac2      	subs	r2, r0, r3
 800d3de:	bf1c      	itt	ne
 800d3e0:	1a1b      	subne	r3, r3, r0
 800d3e2:	50a3      	strne	r3, [r4, r2]
 800d3e4:	e7af      	b.n	800d346 <_malloc_r+0x22>
 800d3e6:	6862      	ldr	r2, [r4, #4]
 800d3e8:	42a3      	cmp	r3, r4
 800d3ea:	bf0c      	ite	eq
 800d3ec:	f8c8 2000 	streq.w	r2, [r8]
 800d3f0:	605a      	strne	r2, [r3, #4]
 800d3f2:	e7eb      	b.n	800d3cc <_malloc_r+0xa8>
 800d3f4:	4623      	mov	r3, r4
 800d3f6:	6864      	ldr	r4, [r4, #4]
 800d3f8:	e7ae      	b.n	800d358 <_malloc_r+0x34>
 800d3fa:	463c      	mov	r4, r7
 800d3fc:	687f      	ldr	r7, [r7, #4]
 800d3fe:	e7b6      	b.n	800d36e <_malloc_r+0x4a>
 800d400:	461a      	mov	r2, r3
 800d402:	685b      	ldr	r3, [r3, #4]
 800d404:	42a3      	cmp	r3, r4
 800d406:	d1fb      	bne.n	800d400 <_malloc_r+0xdc>
 800d408:	2300      	movs	r3, #0
 800d40a:	6053      	str	r3, [r2, #4]
 800d40c:	e7de      	b.n	800d3cc <_malloc_r+0xa8>
 800d40e:	230c      	movs	r3, #12
 800d410:	6033      	str	r3, [r6, #0]
 800d412:	4630      	mov	r0, r6
 800d414:	f000 f80c 	bl	800d430 <__malloc_unlock>
 800d418:	e794      	b.n	800d344 <_malloc_r+0x20>
 800d41a:	6005      	str	r5, [r0, #0]
 800d41c:	e7d6      	b.n	800d3cc <_malloc_r+0xa8>
 800d41e:	bf00      	nop
 800d420:	20005580 	.word	0x20005580

0800d424 <__malloc_lock>:
 800d424:	4801      	ldr	r0, [pc, #4]	@ (800d42c <__malloc_lock+0x8>)
 800d426:	f002 b872 	b.w	800f50e <__retarget_lock_acquire_recursive>
 800d42a:	bf00      	nop
 800d42c:	200056c4 	.word	0x200056c4

0800d430 <__malloc_unlock>:
 800d430:	4801      	ldr	r0, [pc, #4]	@ (800d438 <__malloc_unlock+0x8>)
 800d432:	f002 b86d 	b.w	800f510 <__retarget_lock_release_recursive>
 800d436:	bf00      	nop
 800d438:	200056c4 	.word	0x200056c4

0800d43c <sulp>:
 800d43c:	b570      	push	{r4, r5, r6, lr}
 800d43e:	4604      	mov	r4, r0
 800d440:	460d      	mov	r5, r1
 800d442:	ec45 4b10 	vmov	d0, r4, r5
 800d446:	4616      	mov	r6, r2
 800d448:	f003 fdf8 	bl	801103c <__ulp>
 800d44c:	ec51 0b10 	vmov	r0, r1, d0
 800d450:	b17e      	cbz	r6, 800d472 <sulp+0x36>
 800d452:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d456:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	dd09      	ble.n	800d472 <sulp+0x36>
 800d45e:	051b      	lsls	r3, r3, #20
 800d460:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d464:	2400      	movs	r4, #0
 800d466:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d46a:	4622      	mov	r2, r4
 800d46c:	462b      	mov	r3, r5
 800d46e:	f7f3 f8cb 	bl	8000608 <__aeabi_dmul>
 800d472:	ec41 0b10 	vmov	d0, r0, r1
 800d476:	bd70      	pop	{r4, r5, r6, pc}

0800d478 <_strtod_l>:
 800d478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d47c:	b09f      	sub	sp, #124	@ 0x7c
 800d47e:	460c      	mov	r4, r1
 800d480:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d482:	2200      	movs	r2, #0
 800d484:	921a      	str	r2, [sp, #104]	@ 0x68
 800d486:	9005      	str	r0, [sp, #20]
 800d488:	f04f 0a00 	mov.w	sl, #0
 800d48c:	f04f 0b00 	mov.w	fp, #0
 800d490:	460a      	mov	r2, r1
 800d492:	9219      	str	r2, [sp, #100]	@ 0x64
 800d494:	7811      	ldrb	r1, [r2, #0]
 800d496:	292b      	cmp	r1, #43	@ 0x2b
 800d498:	d04a      	beq.n	800d530 <_strtod_l+0xb8>
 800d49a:	d838      	bhi.n	800d50e <_strtod_l+0x96>
 800d49c:	290d      	cmp	r1, #13
 800d49e:	d832      	bhi.n	800d506 <_strtod_l+0x8e>
 800d4a0:	2908      	cmp	r1, #8
 800d4a2:	d832      	bhi.n	800d50a <_strtod_l+0x92>
 800d4a4:	2900      	cmp	r1, #0
 800d4a6:	d03b      	beq.n	800d520 <_strtod_l+0xa8>
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	920e      	str	r2, [sp, #56]	@ 0x38
 800d4ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d4ae:	782a      	ldrb	r2, [r5, #0]
 800d4b0:	2a30      	cmp	r2, #48	@ 0x30
 800d4b2:	f040 80b2 	bne.w	800d61a <_strtod_l+0x1a2>
 800d4b6:	786a      	ldrb	r2, [r5, #1]
 800d4b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d4bc:	2a58      	cmp	r2, #88	@ 0x58
 800d4be:	d16e      	bne.n	800d59e <_strtod_l+0x126>
 800d4c0:	9302      	str	r3, [sp, #8]
 800d4c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d4c4:	9301      	str	r3, [sp, #4]
 800d4c6:	ab1a      	add	r3, sp, #104	@ 0x68
 800d4c8:	9300      	str	r3, [sp, #0]
 800d4ca:	4a8f      	ldr	r2, [pc, #572]	@ (800d708 <_strtod_l+0x290>)
 800d4cc:	9805      	ldr	r0, [sp, #20]
 800d4ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d4d0:	a919      	add	r1, sp, #100	@ 0x64
 800d4d2:	f002 ff63 	bl	801039c <__gethex>
 800d4d6:	f010 060f 	ands.w	r6, r0, #15
 800d4da:	4604      	mov	r4, r0
 800d4dc:	d005      	beq.n	800d4ea <_strtod_l+0x72>
 800d4de:	2e06      	cmp	r6, #6
 800d4e0:	d128      	bne.n	800d534 <_strtod_l+0xbc>
 800d4e2:	3501      	adds	r5, #1
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	9519      	str	r5, [sp, #100]	@ 0x64
 800d4e8:	930e      	str	r3, [sp, #56]	@ 0x38
 800d4ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	f040 858e 	bne.w	800e00e <_strtod_l+0xb96>
 800d4f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d4f4:	b1cb      	cbz	r3, 800d52a <_strtod_l+0xb2>
 800d4f6:	4652      	mov	r2, sl
 800d4f8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d4fc:	ec43 2b10 	vmov	d0, r2, r3
 800d500:	b01f      	add	sp, #124	@ 0x7c
 800d502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d506:	2920      	cmp	r1, #32
 800d508:	d1ce      	bne.n	800d4a8 <_strtod_l+0x30>
 800d50a:	3201      	adds	r2, #1
 800d50c:	e7c1      	b.n	800d492 <_strtod_l+0x1a>
 800d50e:	292d      	cmp	r1, #45	@ 0x2d
 800d510:	d1ca      	bne.n	800d4a8 <_strtod_l+0x30>
 800d512:	2101      	movs	r1, #1
 800d514:	910e      	str	r1, [sp, #56]	@ 0x38
 800d516:	1c51      	adds	r1, r2, #1
 800d518:	9119      	str	r1, [sp, #100]	@ 0x64
 800d51a:	7852      	ldrb	r2, [r2, #1]
 800d51c:	2a00      	cmp	r2, #0
 800d51e:	d1c5      	bne.n	800d4ac <_strtod_l+0x34>
 800d520:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d522:	9419      	str	r4, [sp, #100]	@ 0x64
 800d524:	2b00      	cmp	r3, #0
 800d526:	f040 8570 	bne.w	800e00a <_strtod_l+0xb92>
 800d52a:	4652      	mov	r2, sl
 800d52c:	465b      	mov	r3, fp
 800d52e:	e7e5      	b.n	800d4fc <_strtod_l+0x84>
 800d530:	2100      	movs	r1, #0
 800d532:	e7ef      	b.n	800d514 <_strtod_l+0x9c>
 800d534:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d536:	b13a      	cbz	r2, 800d548 <_strtod_l+0xd0>
 800d538:	2135      	movs	r1, #53	@ 0x35
 800d53a:	a81c      	add	r0, sp, #112	@ 0x70
 800d53c:	f003 fe78 	bl	8011230 <__copybits>
 800d540:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d542:	9805      	ldr	r0, [sp, #20]
 800d544:	f003 fa4e 	bl	80109e4 <_Bfree>
 800d548:	3e01      	subs	r6, #1
 800d54a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d54c:	2e04      	cmp	r6, #4
 800d54e:	d806      	bhi.n	800d55e <_strtod_l+0xe6>
 800d550:	e8df f006 	tbb	[pc, r6]
 800d554:	201d0314 	.word	0x201d0314
 800d558:	14          	.byte	0x14
 800d559:	00          	.byte	0x00
 800d55a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d55e:	05e1      	lsls	r1, r4, #23
 800d560:	bf48      	it	mi
 800d562:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d566:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d56a:	0d1b      	lsrs	r3, r3, #20
 800d56c:	051b      	lsls	r3, r3, #20
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d1bb      	bne.n	800d4ea <_strtod_l+0x72>
 800d572:	f001 ffa1 	bl	800f4b8 <__errno>
 800d576:	2322      	movs	r3, #34	@ 0x22
 800d578:	6003      	str	r3, [r0, #0]
 800d57a:	e7b6      	b.n	800d4ea <_strtod_l+0x72>
 800d57c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d580:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d584:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d588:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d58c:	e7e7      	b.n	800d55e <_strtod_l+0xe6>
 800d58e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d710 <_strtod_l+0x298>
 800d592:	e7e4      	b.n	800d55e <_strtod_l+0xe6>
 800d594:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d598:	f04f 3aff 	mov.w	sl, #4294967295
 800d59c:	e7df      	b.n	800d55e <_strtod_l+0xe6>
 800d59e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d5a0:	1c5a      	adds	r2, r3, #1
 800d5a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d5a4:	785b      	ldrb	r3, [r3, #1]
 800d5a6:	2b30      	cmp	r3, #48	@ 0x30
 800d5a8:	d0f9      	beq.n	800d59e <_strtod_l+0x126>
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d09d      	beq.n	800d4ea <_strtod_l+0x72>
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	2700      	movs	r7, #0
 800d5b2:	9308      	str	r3, [sp, #32]
 800d5b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d5b6:	930c      	str	r3, [sp, #48]	@ 0x30
 800d5b8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d5ba:	46b9      	mov	r9, r7
 800d5bc:	220a      	movs	r2, #10
 800d5be:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d5c0:	7805      	ldrb	r5, [r0, #0]
 800d5c2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d5c6:	b2d9      	uxtb	r1, r3
 800d5c8:	2909      	cmp	r1, #9
 800d5ca:	d928      	bls.n	800d61e <_strtod_l+0x1a6>
 800d5cc:	494f      	ldr	r1, [pc, #316]	@ (800d70c <_strtod_l+0x294>)
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	f001 fe39 	bl	800f246 <strncmp>
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	d032      	beq.n	800d63e <_strtod_l+0x1c6>
 800d5d8:	2000      	movs	r0, #0
 800d5da:	462a      	mov	r2, r5
 800d5dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800d5de:	464d      	mov	r5, r9
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	2a65      	cmp	r2, #101	@ 0x65
 800d5e4:	d001      	beq.n	800d5ea <_strtod_l+0x172>
 800d5e6:	2a45      	cmp	r2, #69	@ 0x45
 800d5e8:	d114      	bne.n	800d614 <_strtod_l+0x19c>
 800d5ea:	b91d      	cbnz	r5, 800d5f4 <_strtod_l+0x17c>
 800d5ec:	9a08      	ldr	r2, [sp, #32]
 800d5ee:	4302      	orrs	r2, r0
 800d5f0:	d096      	beq.n	800d520 <_strtod_l+0xa8>
 800d5f2:	2500      	movs	r5, #0
 800d5f4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d5f6:	1c62      	adds	r2, r4, #1
 800d5f8:	9219      	str	r2, [sp, #100]	@ 0x64
 800d5fa:	7862      	ldrb	r2, [r4, #1]
 800d5fc:	2a2b      	cmp	r2, #43	@ 0x2b
 800d5fe:	d07a      	beq.n	800d6f6 <_strtod_l+0x27e>
 800d600:	2a2d      	cmp	r2, #45	@ 0x2d
 800d602:	d07e      	beq.n	800d702 <_strtod_l+0x28a>
 800d604:	f04f 0c00 	mov.w	ip, #0
 800d608:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d60c:	2909      	cmp	r1, #9
 800d60e:	f240 8085 	bls.w	800d71c <_strtod_l+0x2a4>
 800d612:	9419      	str	r4, [sp, #100]	@ 0x64
 800d614:	f04f 0800 	mov.w	r8, #0
 800d618:	e0a5      	b.n	800d766 <_strtod_l+0x2ee>
 800d61a:	2300      	movs	r3, #0
 800d61c:	e7c8      	b.n	800d5b0 <_strtod_l+0x138>
 800d61e:	f1b9 0f08 	cmp.w	r9, #8
 800d622:	bfd8      	it	le
 800d624:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d626:	f100 0001 	add.w	r0, r0, #1
 800d62a:	bfda      	itte	le
 800d62c:	fb02 3301 	mlale	r3, r2, r1, r3
 800d630:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d632:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d636:	f109 0901 	add.w	r9, r9, #1
 800d63a:	9019      	str	r0, [sp, #100]	@ 0x64
 800d63c:	e7bf      	b.n	800d5be <_strtod_l+0x146>
 800d63e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d640:	1c5a      	adds	r2, r3, #1
 800d642:	9219      	str	r2, [sp, #100]	@ 0x64
 800d644:	785a      	ldrb	r2, [r3, #1]
 800d646:	f1b9 0f00 	cmp.w	r9, #0
 800d64a:	d03b      	beq.n	800d6c4 <_strtod_l+0x24c>
 800d64c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d64e:	464d      	mov	r5, r9
 800d650:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d654:	2b09      	cmp	r3, #9
 800d656:	d912      	bls.n	800d67e <_strtod_l+0x206>
 800d658:	2301      	movs	r3, #1
 800d65a:	e7c2      	b.n	800d5e2 <_strtod_l+0x16a>
 800d65c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d65e:	1c5a      	adds	r2, r3, #1
 800d660:	9219      	str	r2, [sp, #100]	@ 0x64
 800d662:	785a      	ldrb	r2, [r3, #1]
 800d664:	3001      	adds	r0, #1
 800d666:	2a30      	cmp	r2, #48	@ 0x30
 800d668:	d0f8      	beq.n	800d65c <_strtod_l+0x1e4>
 800d66a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d66e:	2b08      	cmp	r3, #8
 800d670:	f200 84d2 	bhi.w	800e018 <_strtod_l+0xba0>
 800d674:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d676:	900a      	str	r0, [sp, #40]	@ 0x28
 800d678:	2000      	movs	r0, #0
 800d67a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d67c:	4605      	mov	r5, r0
 800d67e:	3a30      	subs	r2, #48	@ 0x30
 800d680:	f100 0301 	add.w	r3, r0, #1
 800d684:	d018      	beq.n	800d6b8 <_strtod_l+0x240>
 800d686:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d688:	4419      	add	r1, r3
 800d68a:	910a      	str	r1, [sp, #40]	@ 0x28
 800d68c:	462e      	mov	r6, r5
 800d68e:	f04f 0e0a 	mov.w	lr, #10
 800d692:	1c71      	adds	r1, r6, #1
 800d694:	eba1 0c05 	sub.w	ip, r1, r5
 800d698:	4563      	cmp	r3, ip
 800d69a:	dc15      	bgt.n	800d6c8 <_strtod_l+0x250>
 800d69c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d6a0:	182b      	adds	r3, r5, r0
 800d6a2:	2b08      	cmp	r3, #8
 800d6a4:	f105 0501 	add.w	r5, r5, #1
 800d6a8:	4405      	add	r5, r0
 800d6aa:	dc1a      	bgt.n	800d6e2 <_strtod_l+0x26a>
 800d6ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d6ae:	230a      	movs	r3, #10
 800d6b0:	fb03 2301 	mla	r3, r3, r1, r2
 800d6b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d6ba:	1c51      	adds	r1, r2, #1
 800d6bc:	9119      	str	r1, [sp, #100]	@ 0x64
 800d6be:	7852      	ldrb	r2, [r2, #1]
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	e7c5      	b.n	800d650 <_strtod_l+0x1d8>
 800d6c4:	4648      	mov	r0, r9
 800d6c6:	e7ce      	b.n	800d666 <_strtod_l+0x1ee>
 800d6c8:	2e08      	cmp	r6, #8
 800d6ca:	dc05      	bgt.n	800d6d8 <_strtod_l+0x260>
 800d6cc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d6ce:	fb0e f606 	mul.w	r6, lr, r6
 800d6d2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d6d4:	460e      	mov	r6, r1
 800d6d6:	e7dc      	b.n	800d692 <_strtod_l+0x21a>
 800d6d8:	2910      	cmp	r1, #16
 800d6da:	bfd8      	it	le
 800d6dc:	fb0e f707 	mulle.w	r7, lr, r7
 800d6e0:	e7f8      	b.n	800d6d4 <_strtod_l+0x25c>
 800d6e2:	2b0f      	cmp	r3, #15
 800d6e4:	bfdc      	itt	le
 800d6e6:	230a      	movle	r3, #10
 800d6e8:	fb03 2707 	mlale	r7, r3, r7, r2
 800d6ec:	e7e3      	b.n	800d6b6 <_strtod_l+0x23e>
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d6f2:	2301      	movs	r3, #1
 800d6f4:	e77a      	b.n	800d5ec <_strtod_l+0x174>
 800d6f6:	f04f 0c00 	mov.w	ip, #0
 800d6fa:	1ca2      	adds	r2, r4, #2
 800d6fc:	9219      	str	r2, [sp, #100]	@ 0x64
 800d6fe:	78a2      	ldrb	r2, [r4, #2]
 800d700:	e782      	b.n	800d608 <_strtod_l+0x190>
 800d702:	f04f 0c01 	mov.w	ip, #1
 800d706:	e7f8      	b.n	800d6fa <_strtod_l+0x282>
 800d708:	080124b4 	.word	0x080124b4
 800d70c:	08012270 	.word	0x08012270
 800d710:	7ff00000 	.word	0x7ff00000
 800d714:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d716:	1c51      	adds	r1, r2, #1
 800d718:	9119      	str	r1, [sp, #100]	@ 0x64
 800d71a:	7852      	ldrb	r2, [r2, #1]
 800d71c:	2a30      	cmp	r2, #48	@ 0x30
 800d71e:	d0f9      	beq.n	800d714 <_strtod_l+0x29c>
 800d720:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d724:	2908      	cmp	r1, #8
 800d726:	f63f af75 	bhi.w	800d614 <_strtod_l+0x19c>
 800d72a:	3a30      	subs	r2, #48	@ 0x30
 800d72c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d72e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d730:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d732:	f04f 080a 	mov.w	r8, #10
 800d736:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d738:	1c56      	adds	r6, r2, #1
 800d73a:	9619      	str	r6, [sp, #100]	@ 0x64
 800d73c:	7852      	ldrb	r2, [r2, #1]
 800d73e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d742:	f1be 0f09 	cmp.w	lr, #9
 800d746:	d939      	bls.n	800d7bc <_strtod_l+0x344>
 800d748:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d74a:	1a76      	subs	r6, r6, r1
 800d74c:	2e08      	cmp	r6, #8
 800d74e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d752:	dc03      	bgt.n	800d75c <_strtod_l+0x2e4>
 800d754:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d756:	4588      	cmp	r8, r1
 800d758:	bfa8      	it	ge
 800d75a:	4688      	movge	r8, r1
 800d75c:	f1bc 0f00 	cmp.w	ip, #0
 800d760:	d001      	beq.n	800d766 <_strtod_l+0x2ee>
 800d762:	f1c8 0800 	rsb	r8, r8, #0
 800d766:	2d00      	cmp	r5, #0
 800d768:	d14e      	bne.n	800d808 <_strtod_l+0x390>
 800d76a:	9908      	ldr	r1, [sp, #32]
 800d76c:	4308      	orrs	r0, r1
 800d76e:	f47f aebc 	bne.w	800d4ea <_strtod_l+0x72>
 800d772:	2b00      	cmp	r3, #0
 800d774:	f47f aed4 	bne.w	800d520 <_strtod_l+0xa8>
 800d778:	2a69      	cmp	r2, #105	@ 0x69
 800d77a:	d028      	beq.n	800d7ce <_strtod_l+0x356>
 800d77c:	dc25      	bgt.n	800d7ca <_strtod_l+0x352>
 800d77e:	2a49      	cmp	r2, #73	@ 0x49
 800d780:	d025      	beq.n	800d7ce <_strtod_l+0x356>
 800d782:	2a4e      	cmp	r2, #78	@ 0x4e
 800d784:	f47f aecc 	bne.w	800d520 <_strtod_l+0xa8>
 800d788:	499a      	ldr	r1, [pc, #616]	@ (800d9f4 <_strtod_l+0x57c>)
 800d78a:	a819      	add	r0, sp, #100	@ 0x64
 800d78c:	f003 f828 	bl	80107e0 <__match>
 800d790:	2800      	cmp	r0, #0
 800d792:	f43f aec5 	beq.w	800d520 <_strtod_l+0xa8>
 800d796:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d798:	781b      	ldrb	r3, [r3, #0]
 800d79a:	2b28      	cmp	r3, #40	@ 0x28
 800d79c:	d12e      	bne.n	800d7fc <_strtod_l+0x384>
 800d79e:	4996      	ldr	r1, [pc, #600]	@ (800d9f8 <_strtod_l+0x580>)
 800d7a0:	aa1c      	add	r2, sp, #112	@ 0x70
 800d7a2:	a819      	add	r0, sp, #100	@ 0x64
 800d7a4:	f003 f830 	bl	8010808 <__hexnan>
 800d7a8:	2805      	cmp	r0, #5
 800d7aa:	d127      	bne.n	800d7fc <_strtod_l+0x384>
 800d7ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d7ae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d7b2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d7b6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d7ba:	e696      	b.n	800d4ea <_strtod_l+0x72>
 800d7bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d7be:	fb08 2101 	mla	r1, r8, r1, r2
 800d7c2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d7c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7c8:	e7b5      	b.n	800d736 <_strtod_l+0x2be>
 800d7ca:	2a6e      	cmp	r2, #110	@ 0x6e
 800d7cc:	e7da      	b.n	800d784 <_strtod_l+0x30c>
 800d7ce:	498b      	ldr	r1, [pc, #556]	@ (800d9fc <_strtod_l+0x584>)
 800d7d0:	a819      	add	r0, sp, #100	@ 0x64
 800d7d2:	f003 f805 	bl	80107e0 <__match>
 800d7d6:	2800      	cmp	r0, #0
 800d7d8:	f43f aea2 	beq.w	800d520 <_strtod_l+0xa8>
 800d7dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7de:	4988      	ldr	r1, [pc, #544]	@ (800da00 <_strtod_l+0x588>)
 800d7e0:	3b01      	subs	r3, #1
 800d7e2:	a819      	add	r0, sp, #100	@ 0x64
 800d7e4:	9319      	str	r3, [sp, #100]	@ 0x64
 800d7e6:	f002 fffb 	bl	80107e0 <__match>
 800d7ea:	b910      	cbnz	r0, 800d7f2 <_strtod_l+0x37a>
 800d7ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7ee:	3301      	adds	r3, #1
 800d7f0:	9319      	str	r3, [sp, #100]	@ 0x64
 800d7f2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800da10 <_strtod_l+0x598>
 800d7f6:	f04f 0a00 	mov.w	sl, #0
 800d7fa:	e676      	b.n	800d4ea <_strtod_l+0x72>
 800d7fc:	4881      	ldr	r0, [pc, #516]	@ (800da04 <_strtod_l+0x58c>)
 800d7fe:	f001 fe97 	bl	800f530 <nan>
 800d802:	ec5b ab10 	vmov	sl, fp, d0
 800d806:	e670      	b.n	800d4ea <_strtod_l+0x72>
 800d808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d80a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800d80c:	eba8 0303 	sub.w	r3, r8, r3
 800d810:	f1b9 0f00 	cmp.w	r9, #0
 800d814:	bf08      	it	eq
 800d816:	46a9      	moveq	r9, r5
 800d818:	2d10      	cmp	r5, #16
 800d81a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d81c:	462c      	mov	r4, r5
 800d81e:	bfa8      	it	ge
 800d820:	2410      	movge	r4, #16
 800d822:	f7f2 fe77 	bl	8000514 <__aeabi_ui2d>
 800d826:	2d09      	cmp	r5, #9
 800d828:	4682      	mov	sl, r0
 800d82a:	468b      	mov	fp, r1
 800d82c:	dc13      	bgt.n	800d856 <_strtod_l+0x3de>
 800d82e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d830:	2b00      	cmp	r3, #0
 800d832:	f43f ae5a 	beq.w	800d4ea <_strtod_l+0x72>
 800d836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d838:	dd78      	ble.n	800d92c <_strtod_l+0x4b4>
 800d83a:	2b16      	cmp	r3, #22
 800d83c:	dc5f      	bgt.n	800d8fe <_strtod_l+0x486>
 800d83e:	4972      	ldr	r1, [pc, #456]	@ (800da08 <_strtod_l+0x590>)
 800d840:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d844:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d848:	4652      	mov	r2, sl
 800d84a:	465b      	mov	r3, fp
 800d84c:	f7f2 fedc 	bl	8000608 <__aeabi_dmul>
 800d850:	4682      	mov	sl, r0
 800d852:	468b      	mov	fp, r1
 800d854:	e649      	b.n	800d4ea <_strtod_l+0x72>
 800d856:	4b6c      	ldr	r3, [pc, #432]	@ (800da08 <_strtod_l+0x590>)
 800d858:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d85c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d860:	f7f2 fed2 	bl	8000608 <__aeabi_dmul>
 800d864:	4682      	mov	sl, r0
 800d866:	4638      	mov	r0, r7
 800d868:	468b      	mov	fp, r1
 800d86a:	f7f2 fe53 	bl	8000514 <__aeabi_ui2d>
 800d86e:	4602      	mov	r2, r0
 800d870:	460b      	mov	r3, r1
 800d872:	4650      	mov	r0, sl
 800d874:	4659      	mov	r1, fp
 800d876:	f7f2 fd11 	bl	800029c <__adddf3>
 800d87a:	2d0f      	cmp	r5, #15
 800d87c:	4682      	mov	sl, r0
 800d87e:	468b      	mov	fp, r1
 800d880:	ddd5      	ble.n	800d82e <_strtod_l+0x3b6>
 800d882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d884:	1b2c      	subs	r4, r5, r4
 800d886:	441c      	add	r4, r3
 800d888:	2c00      	cmp	r4, #0
 800d88a:	f340 8093 	ble.w	800d9b4 <_strtod_l+0x53c>
 800d88e:	f014 030f 	ands.w	r3, r4, #15
 800d892:	d00a      	beq.n	800d8aa <_strtod_l+0x432>
 800d894:	495c      	ldr	r1, [pc, #368]	@ (800da08 <_strtod_l+0x590>)
 800d896:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d89a:	4652      	mov	r2, sl
 800d89c:	465b      	mov	r3, fp
 800d89e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8a2:	f7f2 feb1 	bl	8000608 <__aeabi_dmul>
 800d8a6:	4682      	mov	sl, r0
 800d8a8:	468b      	mov	fp, r1
 800d8aa:	f034 040f 	bics.w	r4, r4, #15
 800d8ae:	d073      	beq.n	800d998 <_strtod_l+0x520>
 800d8b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d8b4:	dd49      	ble.n	800d94a <_strtod_l+0x4d2>
 800d8b6:	2400      	movs	r4, #0
 800d8b8:	46a0      	mov	r8, r4
 800d8ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d8bc:	46a1      	mov	r9, r4
 800d8be:	9a05      	ldr	r2, [sp, #20]
 800d8c0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800da10 <_strtod_l+0x598>
 800d8c4:	2322      	movs	r3, #34	@ 0x22
 800d8c6:	6013      	str	r3, [r2, #0]
 800d8c8:	f04f 0a00 	mov.w	sl, #0
 800d8cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	f43f ae0b 	beq.w	800d4ea <_strtod_l+0x72>
 800d8d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d8d6:	9805      	ldr	r0, [sp, #20]
 800d8d8:	f003 f884 	bl	80109e4 <_Bfree>
 800d8dc:	9805      	ldr	r0, [sp, #20]
 800d8de:	4649      	mov	r1, r9
 800d8e0:	f003 f880 	bl	80109e4 <_Bfree>
 800d8e4:	9805      	ldr	r0, [sp, #20]
 800d8e6:	4641      	mov	r1, r8
 800d8e8:	f003 f87c 	bl	80109e4 <_Bfree>
 800d8ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d8ee:	9805      	ldr	r0, [sp, #20]
 800d8f0:	f003 f878 	bl	80109e4 <_Bfree>
 800d8f4:	9805      	ldr	r0, [sp, #20]
 800d8f6:	4621      	mov	r1, r4
 800d8f8:	f003 f874 	bl	80109e4 <_Bfree>
 800d8fc:	e5f5      	b.n	800d4ea <_strtod_l+0x72>
 800d8fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d900:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d904:	4293      	cmp	r3, r2
 800d906:	dbbc      	blt.n	800d882 <_strtod_l+0x40a>
 800d908:	4c3f      	ldr	r4, [pc, #252]	@ (800da08 <_strtod_l+0x590>)
 800d90a:	f1c5 050f 	rsb	r5, r5, #15
 800d90e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d912:	4652      	mov	r2, sl
 800d914:	465b      	mov	r3, fp
 800d916:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d91a:	f7f2 fe75 	bl	8000608 <__aeabi_dmul>
 800d91e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d920:	1b5d      	subs	r5, r3, r5
 800d922:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d926:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d92a:	e78f      	b.n	800d84c <_strtod_l+0x3d4>
 800d92c:	3316      	adds	r3, #22
 800d92e:	dba8      	blt.n	800d882 <_strtod_l+0x40a>
 800d930:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d932:	eba3 0808 	sub.w	r8, r3, r8
 800d936:	4b34      	ldr	r3, [pc, #208]	@ (800da08 <_strtod_l+0x590>)
 800d938:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d93c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d940:	4650      	mov	r0, sl
 800d942:	4659      	mov	r1, fp
 800d944:	f7f2 ff8a 	bl	800085c <__aeabi_ddiv>
 800d948:	e782      	b.n	800d850 <_strtod_l+0x3d8>
 800d94a:	2300      	movs	r3, #0
 800d94c:	4f2f      	ldr	r7, [pc, #188]	@ (800da0c <_strtod_l+0x594>)
 800d94e:	1124      	asrs	r4, r4, #4
 800d950:	4650      	mov	r0, sl
 800d952:	4659      	mov	r1, fp
 800d954:	461e      	mov	r6, r3
 800d956:	2c01      	cmp	r4, #1
 800d958:	dc21      	bgt.n	800d99e <_strtod_l+0x526>
 800d95a:	b10b      	cbz	r3, 800d960 <_strtod_l+0x4e8>
 800d95c:	4682      	mov	sl, r0
 800d95e:	468b      	mov	fp, r1
 800d960:	492a      	ldr	r1, [pc, #168]	@ (800da0c <_strtod_l+0x594>)
 800d962:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d966:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d96a:	4652      	mov	r2, sl
 800d96c:	465b      	mov	r3, fp
 800d96e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d972:	f7f2 fe49 	bl	8000608 <__aeabi_dmul>
 800d976:	4b26      	ldr	r3, [pc, #152]	@ (800da10 <_strtod_l+0x598>)
 800d978:	460a      	mov	r2, r1
 800d97a:	400b      	ands	r3, r1
 800d97c:	4925      	ldr	r1, [pc, #148]	@ (800da14 <_strtod_l+0x59c>)
 800d97e:	428b      	cmp	r3, r1
 800d980:	4682      	mov	sl, r0
 800d982:	d898      	bhi.n	800d8b6 <_strtod_l+0x43e>
 800d984:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d988:	428b      	cmp	r3, r1
 800d98a:	bf86      	itte	hi
 800d98c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800da18 <_strtod_l+0x5a0>
 800d990:	f04f 3aff 	movhi.w	sl, #4294967295
 800d994:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d998:	2300      	movs	r3, #0
 800d99a:	9308      	str	r3, [sp, #32]
 800d99c:	e076      	b.n	800da8c <_strtod_l+0x614>
 800d99e:	07e2      	lsls	r2, r4, #31
 800d9a0:	d504      	bpl.n	800d9ac <_strtod_l+0x534>
 800d9a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d9a6:	f7f2 fe2f 	bl	8000608 <__aeabi_dmul>
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	3601      	adds	r6, #1
 800d9ae:	1064      	asrs	r4, r4, #1
 800d9b0:	3708      	adds	r7, #8
 800d9b2:	e7d0      	b.n	800d956 <_strtod_l+0x4de>
 800d9b4:	d0f0      	beq.n	800d998 <_strtod_l+0x520>
 800d9b6:	4264      	negs	r4, r4
 800d9b8:	f014 020f 	ands.w	r2, r4, #15
 800d9bc:	d00a      	beq.n	800d9d4 <_strtod_l+0x55c>
 800d9be:	4b12      	ldr	r3, [pc, #72]	@ (800da08 <_strtod_l+0x590>)
 800d9c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d9c4:	4650      	mov	r0, sl
 800d9c6:	4659      	mov	r1, fp
 800d9c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9cc:	f7f2 ff46 	bl	800085c <__aeabi_ddiv>
 800d9d0:	4682      	mov	sl, r0
 800d9d2:	468b      	mov	fp, r1
 800d9d4:	1124      	asrs	r4, r4, #4
 800d9d6:	d0df      	beq.n	800d998 <_strtod_l+0x520>
 800d9d8:	2c1f      	cmp	r4, #31
 800d9da:	dd1f      	ble.n	800da1c <_strtod_l+0x5a4>
 800d9dc:	2400      	movs	r4, #0
 800d9de:	46a0      	mov	r8, r4
 800d9e0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d9e2:	46a1      	mov	r9, r4
 800d9e4:	9a05      	ldr	r2, [sp, #20]
 800d9e6:	2322      	movs	r3, #34	@ 0x22
 800d9e8:	f04f 0a00 	mov.w	sl, #0
 800d9ec:	f04f 0b00 	mov.w	fp, #0
 800d9f0:	6013      	str	r3, [r2, #0]
 800d9f2:	e76b      	b.n	800d8cc <_strtod_l+0x454>
 800d9f4:	0801227f 	.word	0x0801227f
 800d9f8:	080124a0 	.word	0x080124a0
 800d9fc:	08012277 	.word	0x08012277
 800da00:	08012363 	.word	0x08012363
 800da04:	0801235f 	.word	0x0801235f
 800da08:	08012628 	.word	0x08012628
 800da0c:	08012600 	.word	0x08012600
 800da10:	7ff00000 	.word	0x7ff00000
 800da14:	7ca00000 	.word	0x7ca00000
 800da18:	7fefffff 	.word	0x7fefffff
 800da1c:	f014 0310 	ands.w	r3, r4, #16
 800da20:	bf18      	it	ne
 800da22:	236a      	movne	r3, #106	@ 0x6a
 800da24:	4ea9      	ldr	r6, [pc, #676]	@ (800dccc <_strtod_l+0x854>)
 800da26:	9308      	str	r3, [sp, #32]
 800da28:	4650      	mov	r0, sl
 800da2a:	4659      	mov	r1, fp
 800da2c:	2300      	movs	r3, #0
 800da2e:	07e7      	lsls	r7, r4, #31
 800da30:	d504      	bpl.n	800da3c <_strtod_l+0x5c4>
 800da32:	e9d6 2300 	ldrd	r2, r3, [r6]
 800da36:	f7f2 fde7 	bl	8000608 <__aeabi_dmul>
 800da3a:	2301      	movs	r3, #1
 800da3c:	1064      	asrs	r4, r4, #1
 800da3e:	f106 0608 	add.w	r6, r6, #8
 800da42:	d1f4      	bne.n	800da2e <_strtod_l+0x5b6>
 800da44:	b10b      	cbz	r3, 800da4a <_strtod_l+0x5d2>
 800da46:	4682      	mov	sl, r0
 800da48:	468b      	mov	fp, r1
 800da4a:	9b08      	ldr	r3, [sp, #32]
 800da4c:	b1b3      	cbz	r3, 800da7c <_strtod_l+0x604>
 800da4e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800da52:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800da56:	2b00      	cmp	r3, #0
 800da58:	4659      	mov	r1, fp
 800da5a:	dd0f      	ble.n	800da7c <_strtod_l+0x604>
 800da5c:	2b1f      	cmp	r3, #31
 800da5e:	dd56      	ble.n	800db0e <_strtod_l+0x696>
 800da60:	2b34      	cmp	r3, #52	@ 0x34
 800da62:	bfde      	ittt	le
 800da64:	f04f 33ff 	movle.w	r3, #4294967295
 800da68:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800da6c:	4093      	lslle	r3, r2
 800da6e:	f04f 0a00 	mov.w	sl, #0
 800da72:	bfcc      	ite	gt
 800da74:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800da78:	ea03 0b01 	andle.w	fp, r3, r1
 800da7c:	2200      	movs	r2, #0
 800da7e:	2300      	movs	r3, #0
 800da80:	4650      	mov	r0, sl
 800da82:	4659      	mov	r1, fp
 800da84:	f7f3 f828 	bl	8000ad8 <__aeabi_dcmpeq>
 800da88:	2800      	cmp	r0, #0
 800da8a:	d1a7      	bne.n	800d9dc <_strtod_l+0x564>
 800da8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da8e:	9300      	str	r3, [sp, #0]
 800da90:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800da92:	9805      	ldr	r0, [sp, #20]
 800da94:	462b      	mov	r3, r5
 800da96:	464a      	mov	r2, r9
 800da98:	f003 f80c 	bl	8010ab4 <__s2b>
 800da9c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800da9e:	2800      	cmp	r0, #0
 800daa0:	f43f af09 	beq.w	800d8b6 <_strtod_l+0x43e>
 800daa4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800daa6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800daa8:	2a00      	cmp	r2, #0
 800daaa:	eba3 0308 	sub.w	r3, r3, r8
 800daae:	bfa8      	it	ge
 800dab0:	2300      	movge	r3, #0
 800dab2:	9312      	str	r3, [sp, #72]	@ 0x48
 800dab4:	2400      	movs	r4, #0
 800dab6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800daba:	9316      	str	r3, [sp, #88]	@ 0x58
 800dabc:	46a0      	mov	r8, r4
 800dabe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dac0:	9805      	ldr	r0, [sp, #20]
 800dac2:	6859      	ldr	r1, [r3, #4]
 800dac4:	f002 ff4e 	bl	8010964 <_Balloc>
 800dac8:	4681      	mov	r9, r0
 800daca:	2800      	cmp	r0, #0
 800dacc:	f43f aef7 	beq.w	800d8be <_strtod_l+0x446>
 800dad0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dad2:	691a      	ldr	r2, [r3, #16]
 800dad4:	3202      	adds	r2, #2
 800dad6:	f103 010c 	add.w	r1, r3, #12
 800dada:	0092      	lsls	r2, r2, #2
 800dadc:	300c      	adds	r0, #12
 800dade:	f001 fd18 	bl	800f512 <memcpy>
 800dae2:	ec4b ab10 	vmov	d0, sl, fp
 800dae6:	9805      	ldr	r0, [sp, #20]
 800dae8:	aa1c      	add	r2, sp, #112	@ 0x70
 800daea:	a91b      	add	r1, sp, #108	@ 0x6c
 800daec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800daf0:	f003 fb14 	bl	801111c <__d2b>
 800daf4:	901a      	str	r0, [sp, #104]	@ 0x68
 800daf6:	2800      	cmp	r0, #0
 800daf8:	f43f aee1 	beq.w	800d8be <_strtod_l+0x446>
 800dafc:	9805      	ldr	r0, [sp, #20]
 800dafe:	2101      	movs	r1, #1
 800db00:	f003 f86e 	bl	8010be0 <__i2b>
 800db04:	4680      	mov	r8, r0
 800db06:	b948      	cbnz	r0, 800db1c <_strtod_l+0x6a4>
 800db08:	f04f 0800 	mov.w	r8, #0
 800db0c:	e6d7      	b.n	800d8be <_strtod_l+0x446>
 800db0e:	f04f 32ff 	mov.w	r2, #4294967295
 800db12:	fa02 f303 	lsl.w	r3, r2, r3
 800db16:	ea03 0a0a 	and.w	sl, r3, sl
 800db1a:	e7af      	b.n	800da7c <_strtod_l+0x604>
 800db1c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800db1e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800db20:	2d00      	cmp	r5, #0
 800db22:	bfab      	itete	ge
 800db24:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800db26:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800db28:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800db2a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800db2c:	bfac      	ite	ge
 800db2e:	18ef      	addge	r7, r5, r3
 800db30:	1b5e      	sublt	r6, r3, r5
 800db32:	9b08      	ldr	r3, [sp, #32]
 800db34:	1aed      	subs	r5, r5, r3
 800db36:	4415      	add	r5, r2
 800db38:	4b65      	ldr	r3, [pc, #404]	@ (800dcd0 <_strtod_l+0x858>)
 800db3a:	3d01      	subs	r5, #1
 800db3c:	429d      	cmp	r5, r3
 800db3e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800db42:	da50      	bge.n	800dbe6 <_strtod_l+0x76e>
 800db44:	1b5b      	subs	r3, r3, r5
 800db46:	2b1f      	cmp	r3, #31
 800db48:	eba2 0203 	sub.w	r2, r2, r3
 800db4c:	f04f 0101 	mov.w	r1, #1
 800db50:	dc3d      	bgt.n	800dbce <_strtod_l+0x756>
 800db52:	fa01 f303 	lsl.w	r3, r1, r3
 800db56:	9313      	str	r3, [sp, #76]	@ 0x4c
 800db58:	2300      	movs	r3, #0
 800db5a:	9310      	str	r3, [sp, #64]	@ 0x40
 800db5c:	18bd      	adds	r5, r7, r2
 800db5e:	9b08      	ldr	r3, [sp, #32]
 800db60:	42af      	cmp	r7, r5
 800db62:	4416      	add	r6, r2
 800db64:	441e      	add	r6, r3
 800db66:	463b      	mov	r3, r7
 800db68:	bfa8      	it	ge
 800db6a:	462b      	movge	r3, r5
 800db6c:	42b3      	cmp	r3, r6
 800db6e:	bfa8      	it	ge
 800db70:	4633      	movge	r3, r6
 800db72:	2b00      	cmp	r3, #0
 800db74:	bfc2      	ittt	gt
 800db76:	1aed      	subgt	r5, r5, r3
 800db78:	1af6      	subgt	r6, r6, r3
 800db7a:	1aff      	subgt	r7, r7, r3
 800db7c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800db7e:	2b00      	cmp	r3, #0
 800db80:	dd16      	ble.n	800dbb0 <_strtod_l+0x738>
 800db82:	4641      	mov	r1, r8
 800db84:	9805      	ldr	r0, [sp, #20]
 800db86:	461a      	mov	r2, r3
 800db88:	f003 f8e2 	bl	8010d50 <__pow5mult>
 800db8c:	4680      	mov	r8, r0
 800db8e:	2800      	cmp	r0, #0
 800db90:	d0ba      	beq.n	800db08 <_strtod_l+0x690>
 800db92:	4601      	mov	r1, r0
 800db94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800db96:	9805      	ldr	r0, [sp, #20]
 800db98:	f003 f838 	bl	8010c0c <__multiply>
 800db9c:	900a      	str	r0, [sp, #40]	@ 0x28
 800db9e:	2800      	cmp	r0, #0
 800dba0:	f43f ae8d 	beq.w	800d8be <_strtod_l+0x446>
 800dba4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dba6:	9805      	ldr	r0, [sp, #20]
 800dba8:	f002 ff1c 	bl	80109e4 <_Bfree>
 800dbac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dbae:	931a      	str	r3, [sp, #104]	@ 0x68
 800dbb0:	2d00      	cmp	r5, #0
 800dbb2:	dc1d      	bgt.n	800dbf0 <_strtod_l+0x778>
 800dbb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	dd23      	ble.n	800dc02 <_strtod_l+0x78a>
 800dbba:	4649      	mov	r1, r9
 800dbbc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800dbbe:	9805      	ldr	r0, [sp, #20]
 800dbc0:	f003 f8c6 	bl	8010d50 <__pow5mult>
 800dbc4:	4681      	mov	r9, r0
 800dbc6:	b9e0      	cbnz	r0, 800dc02 <_strtod_l+0x78a>
 800dbc8:	f04f 0900 	mov.w	r9, #0
 800dbcc:	e677      	b.n	800d8be <_strtod_l+0x446>
 800dbce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800dbd2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800dbd6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800dbda:	35e2      	adds	r5, #226	@ 0xe2
 800dbdc:	fa01 f305 	lsl.w	r3, r1, r5
 800dbe0:	9310      	str	r3, [sp, #64]	@ 0x40
 800dbe2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800dbe4:	e7ba      	b.n	800db5c <_strtod_l+0x6e4>
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	9310      	str	r3, [sp, #64]	@ 0x40
 800dbea:	2301      	movs	r3, #1
 800dbec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dbee:	e7b5      	b.n	800db5c <_strtod_l+0x6e4>
 800dbf0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dbf2:	9805      	ldr	r0, [sp, #20]
 800dbf4:	462a      	mov	r2, r5
 800dbf6:	f003 f905 	bl	8010e04 <__lshift>
 800dbfa:	901a      	str	r0, [sp, #104]	@ 0x68
 800dbfc:	2800      	cmp	r0, #0
 800dbfe:	d1d9      	bne.n	800dbb4 <_strtod_l+0x73c>
 800dc00:	e65d      	b.n	800d8be <_strtod_l+0x446>
 800dc02:	2e00      	cmp	r6, #0
 800dc04:	dd07      	ble.n	800dc16 <_strtod_l+0x79e>
 800dc06:	4649      	mov	r1, r9
 800dc08:	9805      	ldr	r0, [sp, #20]
 800dc0a:	4632      	mov	r2, r6
 800dc0c:	f003 f8fa 	bl	8010e04 <__lshift>
 800dc10:	4681      	mov	r9, r0
 800dc12:	2800      	cmp	r0, #0
 800dc14:	d0d8      	beq.n	800dbc8 <_strtod_l+0x750>
 800dc16:	2f00      	cmp	r7, #0
 800dc18:	dd08      	ble.n	800dc2c <_strtod_l+0x7b4>
 800dc1a:	4641      	mov	r1, r8
 800dc1c:	9805      	ldr	r0, [sp, #20]
 800dc1e:	463a      	mov	r2, r7
 800dc20:	f003 f8f0 	bl	8010e04 <__lshift>
 800dc24:	4680      	mov	r8, r0
 800dc26:	2800      	cmp	r0, #0
 800dc28:	f43f ae49 	beq.w	800d8be <_strtod_l+0x446>
 800dc2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dc2e:	9805      	ldr	r0, [sp, #20]
 800dc30:	464a      	mov	r2, r9
 800dc32:	f003 f96f 	bl	8010f14 <__mdiff>
 800dc36:	4604      	mov	r4, r0
 800dc38:	2800      	cmp	r0, #0
 800dc3a:	f43f ae40 	beq.w	800d8be <_strtod_l+0x446>
 800dc3e:	68c3      	ldr	r3, [r0, #12]
 800dc40:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dc42:	2300      	movs	r3, #0
 800dc44:	60c3      	str	r3, [r0, #12]
 800dc46:	4641      	mov	r1, r8
 800dc48:	f003 f948 	bl	8010edc <__mcmp>
 800dc4c:	2800      	cmp	r0, #0
 800dc4e:	da45      	bge.n	800dcdc <_strtod_l+0x864>
 800dc50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dc52:	ea53 030a 	orrs.w	r3, r3, sl
 800dc56:	d16b      	bne.n	800dd30 <_strtod_l+0x8b8>
 800dc58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d167      	bne.n	800dd30 <_strtod_l+0x8b8>
 800dc60:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dc64:	0d1b      	lsrs	r3, r3, #20
 800dc66:	051b      	lsls	r3, r3, #20
 800dc68:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dc6c:	d960      	bls.n	800dd30 <_strtod_l+0x8b8>
 800dc6e:	6963      	ldr	r3, [r4, #20]
 800dc70:	b913      	cbnz	r3, 800dc78 <_strtod_l+0x800>
 800dc72:	6923      	ldr	r3, [r4, #16]
 800dc74:	2b01      	cmp	r3, #1
 800dc76:	dd5b      	ble.n	800dd30 <_strtod_l+0x8b8>
 800dc78:	4621      	mov	r1, r4
 800dc7a:	2201      	movs	r2, #1
 800dc7c:	9805      	ldr	r0, [sp, #20]
 800dc7e:	f003 f8c1 	bl	8010e04 <__lshift>
 800dc82:	4641      	mov	r1, r8
 800dc84:	4604      	mov	r4, r0
 800dc86:	f003 f929 	bl	8010edc <__mcmp>
 800dc8a:	2800      	cmp	r0, #0
 800dc8c:	dd50      	ble.n	800dd30 <_strtod_l+0x8b8>
 800dc8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dc92:	9a08      	ldr	r2, [sp, #32]
 800dc94:	0d1b      	lsrs	r3, r3, #20
 800dc96:	051b      	lsls	r3, r3, #20
 800dc98:	2a00      	cmp	r2, #0
 800dc9a:	d06a      	beq.n	800dd72 <_strtod_l+0x8fa>
 800dc9c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dca0:	d867      	bhi.n	800dd72 <_strtod_l+0x8fa>
 800dca2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800dca6:	f67f ae9d 	bls.w	800d9e4 <_strtod_l+0x56c>
 800dcaa:	4b0a      	ldr	r3, [pc, #40]	@ (800dcd4 <_strtod_l+0x85c>)
 800dcac:	4650      	mov	r0, sl
 800dcae:	4659      	mov	r1, fp
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	f7f2 fca9 	bl	8000608 <__aeabi_dmul>
 800dcb6:	4b08      	ldr	r3, [pc, #32]	@ (800dcd8 <_strtod_l+0x860>)
 800dcb8:	400b      	ands	r3, r1
 800dcba:	4682      	mov	sl, r0
 800dcbc:	468b      	mov	fp, r1
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	f47f ae08 	bne.w	800d8d4 <_strtod_l+0x45c>
 800dcc4:	9a05      	ldr	r2, [sp, #20]
 800dcc6:	2322      	movs	r3, #34	@ 0x22
 800dcc8:	6013      	str	r3, [r2, #0]
 800dcca:	e603      	b.n	800d8d4 <_strtod_l+0x45c>
 800dccc:	080124c8 	.word	0x080124c8
 800dcd0:	fffffc02 	.word	0xfffffc02
 800dcd4:	39500000 	.word	0x39500000
 800dcd8:	7ff00000 	.word	0x7ff00000
 800dcdc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800dce0:	d165      	bne.n	800ddae <_strtod_l+0x936>
 800dce2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800dce4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dce8:	b35a      	cbz	r2, 800dd42 <_strtod_l+0x8ca>
 800dcea:	4a9f      	ldr	r2, [pc, #636]	@ (800df68 <_strtod_l+0xaf0>)
 800dcec:	4293      	cmp	r3, r2
 800dcee:	d12b      	bne.n	800dd48 <_strtod_l+0x8d0>
 800dcf0:	9b08      	ldr	r3, [sp, #32]
 800dcf2:	4651      	mov	r1, sl
 800dcf4:	b303      	cbz	r3, 800dd38 <_strtod_l+0x8c0>
 800dcf6:	4b9d      	ldr	r3, [pc, #628]	@ (800df6c <_strtod_l+0xaf4>)
 800dcf8:	465a      	mov	r2, fp
 800dcfa:	4013      	ands	r3, r2
 800dcfc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800dd00:	f04f 32ff 	mov.w	r2, #4294967295
 800dd04:	d81b      	bhi.n	800dd3e <_strtod_l+0x8c6>
 800dd06:	0d1b      	lsrs	r3, r3, #20
 800dd08:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dd0c:	fa02 f303 	lsl.w	r3, r2, r3
 800dd10:	4299      	cmp	r1, r3
 800dd12:	d119      	bne.n	800dd48 <_strtod_l+0x8d0>
 800dd14:	4b96      	ldr	r3, [pc, #600]	@ (800df70 <_strtod_l+0xaf8>)
 800dd16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d102      	bne.n	800dd22 <_strtod_l+0x8aa>
 800dd1c:	3101      	adds	r1, #1
 800dd1e:	f43f adce 	beq.w	800d8be <_strtod_l+0x446>
 800dd22:	4b92      	ldr	r3, [pc, #584]	@ (800df6c <_strtod_l+0xaf4>)
 800dd24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd26:	401a      	ands	r2, r3
 800dd28:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800dd2c:	f04f 0a00 	mov.w	sl, #0
 800dd30:	9b08      	ldr	r3, [sp, #32]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d1b9      	bne.n	800dcaa <_strtod_l+0x832>
 800dd36:	e5cd      	b.n	800d8d4 <_strtod_l+0x45c>
 800dd38:	f04f 33ff 	mov.w	r3, #4294967295
 800dd3c:	e7e8      	b.n	800dd10 <_strtod_l+0x898>
 800dd3e:	4613      	mov	r3, r2
 800dd40:	e7e6      	b.n	800dd10 <_strtod_l+0x898>
 800dd42:	ea53 030a 	orrs.w	r3, r3, sl
 800dd46:	d0a2      	beq.n	800dc8e <_strtod_l+0x816>
 800dd48:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dd4a:	b1db      	cbz	r3, 800dd84 <_strtod_l+0x90c>
 800dd4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd4e:	4213      	tst	r3, r2
 800dd50:	d0ee      	beq.n	800dd30 <_strtod_l+0x8b8>
 800dd52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd54:	9a08      	ldr	r2, [sp, #32]
 800dd56:	4650      	mov	r0, sl
 800dd58:	4659      	mov	r1, fp
 800dd5a:	b1bb      	cbz	r3, 800dd8c <_strtod_l+0x914>
 800dd5c:	f7ff fb6e 	bl	800d43c <sulp>
 800dd60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dd64:	ec53 2b10 	vmov	r2, r3, d0
 800dd68:	f7f2 fa98 	bl	800029c <__adddf3>
 800dd6c:	4682      	mov	sl, r0
 800dd6e:	468b      	mov	fp, r1
 800dd70:	e7de      	b.n	800dd30 <_strtod_l+0x8b8>
 800dd72:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800dd76:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800dd7a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800dd7e:	f04f 3aff 	mov.w	sl, #4294967295
 800dd82:	e7d5      	b.n	800dd30 <_strtod_l+0x8b8>
 800dd84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800dd86:	ea13 0f0a 	tst.w	r3, sl
 800dd8a:	e7e1      	b.n	800dd50 <_strtod_l+0x8d8>
 800dd8c:	f7ff fb56 	bl	800d43c <sulp>
 800dd90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dd94:	ec53 2b10 	vmov	r2, r3, d0
 800dd98:	f7f2 fa7e 	bl	8000298 <__aeabi_dsub>
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	2300      	movs	r3, #0
 800dda0:	4682      	mov	sl, r0
 800dda2:	468b      	mov	fp, r1
 800dda4:	f7f2 fe98 	bl	8000ad8 <__aeabi_dcmpeq>
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	d0c1      	beq.n	800dd30 <_strtod_l+0x8b8>
 800ddac:	e61a      	b.n	800d9e4 <_strtod_l+0x56c>
 800ddae:	4641      	mov	r1, r8
 800ddb0:	4620      	mov	r0, r4
 800ddb2:	f003 fa0b 	bl	80111cc <__ratio>
 800ddb6:	ec57 6b10 	vmov	r6, r7, d0
 800ddba:	2200      	movs	r2, #0
 800ddbc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ddc0:	4630      	mov	r0, r6
 800ddc2:	4639      	mov	r1, r7
 800ddc4:	f7f2 fe9c 	bl	8000b00 <__aeabi_dcmple>
 800ddc8:	2800      	cmp	r0, #0
 800ddca:	d06f      	beq.n	800deac <_strtod_l+0xa34>
 800ddcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d17a      	bne.n	800dec8 <_strtod_l+0xa50>
 800ddd2:	f1ba 0f00 	cmp.w	sl, #0
 800ddd6:	d158      	bne.n	800de8a <_strtod_l+0xa12>
 800ddd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ddda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d15a      	bne.n	800de98 <_strtod_l+0xa20>
 800dde2:	4b64      	ldr	r3, [pc, #400]	@ (800df74 <_strtod_l+0xafc>)
 800dde4:	2200      	movs	r2, #0
 800dde6:	4630      	mov	r0, r6
 800dde8:	4639      	mov	r1, r7
 800ddea:	f7f2 fe7f 	bl	8000aec <__aeabi_dcmplt>
 800ddee:	2800      	cmp	r0, #0
 800ddf0:	d159      	bne.n	800dea6 <_strtod_l+0xa2e>
 800ddf2:	4630      	mov	r0, r6
 800ddf4:	4639      	mov	r1, r7
 800ddf6:	4b60      	ldr	r3, [pc, #384]	@ (800df78 <_strtod_l+0xb00>)
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	f7f2 fc05 	bl	8000608 <__aeabi_dmul>
 800ddfe:	4606      	mov	r6, r0
 800de00:	460f      	mov	r7, r1
 800de02:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800de06:	9606      	str	r6, [sp, #24]
 800de08:	9307      	str	r3, [sp, #28]
 800de0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800de0e:	4d57      	ldr	r5, [pc, #348]	@ (800df6c <_strtod_l+0xaf4>)
 800de10:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800de14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de16:	401d      	ands	r5, r3
 800de18:	4b58      	ldr	r3, [pc, #352]	@ (800df7c <_strtod_l+0xb04>)
 800de1a:	429d      	cmp	r5, r3
 800de1c:	f040 80b2 	bne.w	800df84 <_strtod_l+0xb0c>
 800de20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de22:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800de26:	ec4b ab10 	vmov	d0, sl, fp
 800de2a:	f003 f907 	bl	801103c <__ulp>
 800de2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800de32:	ec51 0b10 	vmov	r0, r1, d0
 800de36:	f7f2 fbe7 	bl	8000608 <__aeabi_dmul>
 800de3a:	4652      	mov	r2, sl
 800de3c:	465b      	mov	r3, fp
 800de3e:	f7f2 fa2d 	bl	800029c <__adddf3>
 800de42:	460b      	mov	r3, r1
 800de44:	4949      	ldr	r1, [pc, #292]	@ (800df6c <_strtod_l+0xaf4>)
 800de46:	4a4e      	ldr	r2, [pc, #312]	@ (800df80 <_strtod_l+0xb08>)
 800de48:	4019      	ands	r1, r3
 800de4a:	4291      	cmp	r1, r2
 800de4c:	4682      	mov	sl, r0
 800de4e:	d942      	bls.n	800ded6 <_strtod_l+0xa5e>
 800de50:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800de52:	4b47      	ldr	r3, [pc, #284]	@ (800df70 <_strtod_l+0xaf8>)
 800de54:	429a      	cmp	r2, r3
 800de56:	d103      	bne.n	800de60 <_strtod_l+0x9e8>
 800de58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800de5a:	3301      	adds	r3, #1
 800de5c:	f43f ad2f 	beq.w	800d8be <_strtod_l+0x446>
 800de60:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800df70 <_strtod_l+0xaf8>
 800de64:	f04f 3aff 	mov.w	sl, #4294967295
 800de68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800de6a:	9805      	ldr	r0, [sp, #20]
 800de6c:	f002 fdba 	bl	80109e4 <_Bfree>
 800de70:	9805      	ldr	r0, [sp, #20]
 800de72:	4649      	mov	r1, r9
 800de74:	f002 fdb6 	bl	80109e4 <_Bfree>
 800de78:	9805      	ldr	r0, [sp, #20]
 800de7a:	4641      	mov	r1, r8
 800de7c:	f002 fdb2 	bl	80109e4 <_Bfree>
 800de80:	9805      	ldr	r0, [sp, #20]
 800de82:	4621      	mov	r1, r4
 800de84:	f002 fdae 	bl	80109e4 <_Bfree>
 800de88:	e619      	b.n	800dabe <_strtod_l+0x646>
 800de8a:	f1ba 0f01 	cmp.w	sl, #1
 800de8e:	d103      	bne.n	800de98 <_strtod_l+0xa20>
 800de90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de92:	2b00      	cmp	r3, #0
 800de94:	f43f ada6 	beq.w	800d9e4 <_strtod_l+0x56c>
 800de98:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800df48 <_strtod_l+0xad0>
 800de9c:	4f35      	ldr	r7, [pc, #212]	@ (800df74 <_strtod_l+0xafc>)
 800de9e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dea2:	2600      	movs	r6, #0
 800dea4:	e7b1      	b.n	800de0a <_strtod_l+0x992>
 800dea6:	4f34      	ldr	r7, [pc, #208]	@ (800df78 <_strtod_l+0xb00>)
 800dea8:	2600      	movs	r6, #0
 800deaa:	e7aa      	b.n	800de02 <_strtod_l+0x98a>
 800deac:	4b32      	ldr	r3, [pc, #200]	@ (800df78 <_strtod_l+0xb00>)
 800deae:	4630      	mov	r0, r6
 800deb0:	4639      	mov	r1, r7
 800deb2:	2200      	movs	r2, #0
 800deb4:	f7f2 fba8 	bl	8000608 <__aeabi_dmul>
 800deb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800deba:	4606      	mov	r6, r0
 800debc:	460f      	mov	r7, r1
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d09f      	beq.n	800de02 <_strtod_l+0x98a>
 800dec2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800dec6:	e7a0      	b.n	800de0a <_strtod_l+0x992>
 800dec8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800df50 <_strtod_l+0xad8>
 800decc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ded0:	ec57 6b17 	vmov	r6, r7, d7
 800ded4:	e799      	b.n	800de0a <_strtod_l+0x992>
 800ded6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800deda:	9b08      	ldr	r3, [sp, #32]
 800dedc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d1c1      	bne.n	800de68 <_strtod_l+0x9f0>
 800dee4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dee8:	0d1b      	lsrs	r3, r3, #20
 800deea:	051b      	lsls	r3, r3, #20
 800deec:	429d      	cmp	r5, r3
 800deee:	d1bb      	bne.n	800de68 <_strtod_l+0x9f0>
 800def0:	4630      	mov	r0, r6
 800def2:	4639      	mov	r1, r7
 800def4:	f7f2 fee8 	bl	8000cc8 <__aeabi_d2lz>
 800def8:	f7f2 fb58 	bl	80005ac <__aeabi_l2d>
 800defc:	4602      	mov	r2, r0
 800defe:	460b      	mov	r3, r1
 800df00:	4630      	mov	r0, r6
 800df02:	4639      	mov	r1, r7
 800df04:	f7f2 f9c8 	bl	8000298 <__aeabi_dsub>
 800df08:	460b      	mov	r3, r1
 800df0a:	4602      	mov	r2, r0
 800df0c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800df10:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800df14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df16:	ea46 060a 	orr.w	r6, r6, sl
 800df1a:	431e      	orrs	r6, r3
 800df1c:	d06f      	beq.n	800dffe <_strtod_l+0xb86>
 800df1e:	a30e      	add	r3, pc, #56	@ (adr r3, 800df58 <_strtod_l+0xae0>)
 800df20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df24:	f7f2 fde2 	bl	8000aec <__aeabi_dcmplt>
 800df28:	2800      	cmp	r0, #0
 800df2a:	f47f acd3 	bne.w	800d8d4 <_strtod_l+0x45c>
 800df2e:	a30c      	add	r3, pc, #48	@ (adr r3, 800df60 <_strtod_l+0xae8>)
 800df30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800df38:	f7f2 fdf6 	bl	8000b28 <__aeabi_dcmpgt>
 800df3c:	2800      	cmp	r0, #0
 800df3e:	d093      	beq.n	800de68 <_strtod_l+0x9f0>
 800df40:	e4c8      	b.n	800d8d4 <_strtod_l+0x45c>
 800df42:	bf00      	nop
 800df44:	f3af 8000 	nop.w
 800df48:	00000000 	.word	0x00000000
 800df4c:	bff00000 	.word	0xbff00000
 800df50:	00000000 	.word	0x00000000
 800df54:	3ff00000 	.word	0x3ff00000
 800df58:	94a03595 	.word	0x94a03595
 800df5c:	3fdfffff 	.word	0x3fdfffff
 800df60:	35afe535 	.word	0x35afe535
 800df64:	3fe00000 	.word	0x3fe00000
 800df68:	000fffff 	.word	0x000fffff
 800df6c:	7ff00000 	.word	0x7ff00000
 800df70:	7fefffff 	.word	0x7fefffff
 800df74:	3ff00000 	.word	0x3ff00000
 800df78:	3fe00000 	.word	0x3fe00000
 800df7c:	7fe00000 	.word	0x7fe00000
 800df80:	7c9fffff 	.word	0x7c9fffff
 800df84:	9b08      	ldr	r3, [sp, #32]
 800df86:	b323      	cbz	r3, 800dfd2 <_strtod_l+0xb5a>
 800df88:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800df8c:	d821      	bhi.n	800dfd2 <_strtod_l+0xb5a>
 800df8e:	a328      	add	r3, pc, #160	@ (adr r3, 800e030 <_strtod_l+0xbb8>)
 800df90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df94:	4630      	mov	r0, r6
 800df96:	4639      	mov	r1, r7
 800df98:	f7f2 fdb2 	bl	8000b00 <__aeabi_dcmple>
 800df9c:	b1a0      	cbz	r0, 800dfc8 <_strtod_l+0xb50>
 800df9e:	4639      	mov	r1, r7
 800dfa0:	4630      	mov	r0, r6
 800dfa2:	f7f2 fe09 	bl	8000bb8 <__aeabi_d2uiz>
 800dfa6:	2801      	cmp	r0, #1
 800dfa8:	bf38      	it	cc
 800dfaa:	2001      	movcc	r0, #1
 800dfac:	f7f2 fab2 	bl	8000514 <__aeabi_ui2d>
 800dfb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfb2:	4606      	mov	r6, r0
 800dfb4:	460f      	mov	r7, r1
 800dfb6:	b9fb      	cbnz	r3, 800dff8 <_strtod_l+0xb80>
 800dfb8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dfbc:	9014      	str	r0, [sp, #80]	@ 0x50
 800dfbe:	9315      	str	r3, [sp, #84]	@ 0x54
 800dfc0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800dfc4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800dfc8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dfca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800dfce:	1b5b      	subs	r3, r3, r5
 800dfd0:	9311      	str	r3, [sp, #68]	@ 0x44
 800dfd2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800dfd6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800dfda:	f003 f82f 	bl	801103c <__ulp>
 800dfde:	4650      	mov	r0, sl
 800dfe0:	ec53 2b10 	vmov	r2, r3, d0
 800dfe4:	4659      	mov	r1, fp
 800dfe6:	f7f2 fb0f 	bl	8000608 <__aeabi_dmul>
 800dfea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800dfee:	f7f2 f955 	bl	800029c <__adddf3>
 800dff2:	4682      	mov	sl, r0
 800dff4:	468b      	mov	fp, r1
 800dff6:	e770      	b.n	800deda <_strtod_l+0xa62>
 800dff8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800dffc:	e7e0      	b.n	800dfc0 <_strtod_l+0xb48>
 800dffe:	a30e      	add	r3, pc, #56	@ (adr r3, 800e038 <_strtod_l+0xbc0>)
 800e000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e004:	f7f2 fd72 	bl	8000aec <__aeabi_dcmplt>
 800e008:	e798      	b.n	800df3c <_strtod_l+0xac4>
 800e00a:	2300      	movs	r3, #0
 800e00c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e00e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e010:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e012:	6013      	str	r3, [r2, #0]
 800e014:	f7ff ba6d 	b.w	800d4f2 <_strtod_l+0x7a>
 800e018:	2a65      	cmp	r2, #101	@ 0x65
 800e01a:	f43f ab68 	beq.w	800d6ee <_strtod_l+0x276>
 800e01e:	2a45      	cmp	r2, #69	@ 0x45
 800e020:	f43f ab65 	beq.w	800d6ee <_strtod_l+0x276>
 800e024:	2301      	movs	r3, #1
 800e026:	f7ff bba0 	b.w	800d76a <_strtod_l+0x2f2>
 800e02a:	bf00      	nop
 800e02c:	f3af 8000 	nop.w
 800e030:	ffc00000 	.word	0xffc00000
 800e034:	41dfffff 	.word	0x41dfffff
 800e038:	94a03595 	.word	0x94a03595
 800e03c:	3fcfffff 	.word	0x3fcfffff

0800e040 <_strtod_r>:
 800e040:	4b01      	ldr	r3, [pc, #4]	@ (800e048 <_strtod_r+0x8>)
 800e042:	f7ff ba19 	b.w	800d478 <_strtod_l>
 800e046:	bf00      	nop
 800e048:	20000020 	.word	0x20000020

0800e04c <strtod>:
 800e04c:	460a      	mov	r2, r1
 800e04e:	4601      	mov	r1, r0
 800e050:	4802      	ldr	r0, [pc, #8]	@ (800e05c <strtod+0x10>)
 800e052:	4b03      	ldr	r3, [pc, #12]	@ (800e060 <strtod+0x14>)
 800e054:	6800      	ldr	r0, [r0, #0]
 800e056:	f7ff ba0f 	b.w	800d478 <_strtod_l>
 800e05a:	bf00      	nop
 800e05c:	2000018c 	.word	0x2000018c
 800e060:	20000020 	.word	0x20000020

0800e064 <_strtol_l.isra.0>:
 800e064:	2b24      	cmp	r3, #36	@ 0x24
 800e066:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e06a:	4686      	mov	lr, r0
 800e06c:	4690      	mov	r8, r2
 800e06e:	d801      	bhi.n	800e074 <_strtol_l.isra.0+0x10>
 800e070:	2b01      	cmp	r3, #1
 800e072:	d106      	bne.n	800e082 <_strtol_l.isra.0+0x1e>
 800e074:	f001 fa20 	bl	800f4b8 <__errno>
 800e078:	2316      	movs	r3, #22
 800e07a:	6003      	str	r3, [r0, #0]
 800e07c:	2000      	movs	r0, #0
 800e07e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e082:	4834      	ldr	r0, [pc, #208]	@ (800e154 <_strtol_l.isra.0+0xf0>)
 800e084:	460d      	mov	r5, r1
 800e086:	462a      	mov	r2, r5
 800e088:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e08c:	5d06      	ldrb	r6, [r0, r4]
 800e08e:	f016 0608 	ands.w	r6, r6, #8
 800e092:	d1f8      	bne.n	800e086 <_strtol_l.isra.0+0x22>
 800e094:	2c2d      	cmp	r4, #45	@ 0x2d
 800e096:	d110      	bne.n	800e0ba <_strtol_l.isra.0+0x56>
 800e098:	782c      	ldrb	r4, [r5, #0]
 800e09a:	2601      	movs	r6, #1
 800e09c:	1c95      	adds	r5, r2, #2
 800e09e:	f033 0210 	bics.w	r2, r3, #16
 800e0a2:	d115      	bne.n	800e0d0 <_strtol_l.isra.0+0x6c>
 800e0a4:	2c30      	cmp	r4, #48	@ 0x30
 800e0a6:	d10d      	bne.n	800e0c4 <_strtol_l.isra.0+0x60>
 800e0a8:	782a      	ldrb	r2, [r5, #0]
 800e0aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e0ae:	2a58      	cmp	r2, #88	@ 0x58
 800e0b0:	d108      	bne.n	800e0c4 <_strtol_l.isra.0+0x60>
 800e0b2:	786c      	ldrb	r4, [r5, #1]
 800e0b4:	3502      	adds	r5, #2
 800e0b6:	2310      	movs	r3, #16
 800e0b8:	e00a      	b.n	800e0d0 <_strtol_l.isra.0+0x6c>
 800e0ba:	2c2b      	cmp	r4, #43	@ 0x2b
 800e0bc:	bf04      	itt	eq
 800e0be:	782c      	ldrbeq	r4, [r5, #0]
 800e0c0:	1c95      	addeq	r5, r2, #2
 800e0c2:	e7ec      	b.n	800e09e <_strtol_l.isra.0+0x3a>
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d1f6      	bne.n	800e0b6 <_strtol_l.isra.0+0x52>
 800e0c8:	2c30      	cmp	r4, #48	@ 0x30
 800e0ca:	bf14      	ite	ne
 800e0cc:	230a      	movne	r3, #10
 800e0ce:	2308      	moveq	r3, #8
 800e0d0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e0d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e0d8:	2200      	movs	r2, #0
 800e0da:	fbbc f9f3 	udiv	r9, ip, r3
 800e0de:	4610      	mov	r0, r2
 800e0e0:	fb03 ca19 	mls	sl, r3, r9, ip
 800e0e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e0e8:	2f09      	cmp	r7, #9
 800e0ea:	d80f      	bhi.n	800e10c <_strtol_l.isra.0+0xa8>
 800e0ec:	463c      	mov	r4, r7
 800e0ee:	42a3      	cmp	r3, r4
 800e0f0:	dd1b      	ble.n	800e12a <_strtol_l.isra.0+0xc6>
 800e0f2:	1c57      	adds	r7, r2, #1
 800e0f4:	d007      	beq.n	800e106 <_strtol_l.isra.0+0xa2>
 800e0f6:	4581      	cmp	r9, r0
 800e0f8:	d314      	bcc.n	800e124 <_strtol_l.isra.0+0xc0>
 800e0fa:	d101      	bne.n	800e100 <_strtol_l.isra.0+0x9c>
 800e0fc:	45a2      	cmp	sl, r4
 800e0fe:	db11      	blt.n	800e124 <_strtol_l.isra.0+0xc0>
 800e100:	fb00 4003 	mla	r0, r0, r3, r4
 800e104:	2201      	movs	r2, #1
 800e106:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e10a:	e7eb      	b.n	800e0e4 <_strtol_l.isra.0+0x80>
 800e10c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e110:	2f19      	cmp	r7, #25
 800e112:	d801      	bhi.n	800e118 <_strtol_l.isra.0+0xb4>
 800e114:	3c37      	subs	r4, #55	@ 0x37
 800e116:	e7ea      	b.n	800e0ee <_strtol_l.isra.0+0x8a>
 800e118:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e11c:	2f19      	cmp	r7, #25
 800e11e:	d804      	bhi.n	800e12a <_strtol_l.isra.0+0xc6>
 800e120:	3c57      	subs	r4, #87	@ 0x57
 800e122:	e7e4      	b.n	800e0ee <_strtol_l.isra.0+0x8a>
 800e124:	f04f 32ff 	mov.w	r2, #4294967295
 800e128:	e7ed      	b.n	800e106 <_strtol_l.isra.0+0xa2>
 800e12a:	1c53      	adds	r3, r2, #1
 800e12c:	d108      	bne.n	800e140 <_strtol_l.isra.0+0xdc>
 800e12e:	2322      	movs	r3, #34	@ 0x22
 800e130:	f8ce 3000 	str.w	r3, [lr]
 800e134:	4660      	mov	r0, ip
 800e136:	f1b8 0f00 	cmp.w	r8, #0
 800e13a:	d0a0      	beq.n	800e07e <_strtol_l.isra.0+0x1a>
 800e13c:	1e69      	subs	r1, r5, #1
 800e13e:	e006      	b.n	800e14e <_strtol_l.isra.0+0xea>
 800e140:	b106      	cbz	r6, 800e144 <_strtol_l.isra.0+0xe0>
 800e142:	4240      	negs	r0, r0
 800e144:	f1b8 0f00 	cmp.w	r8, #0
 800e148:	d099      	beq.n	800e07e <_strtol_l.isra.0+0x1a>
 800e14a:	2a00      	cmp	r2, #0
 800e14c:	d1f6      	bne.n	800e13c <_strtol_l.isra.0+0xd8>
 800e14e:	f8c8 1000 	str.w	r1, [r8]
 800e152:	e794      	b.n	800e07e <_strtol_l.isra.0+0x1a>
 800e154:	080124f1 	.word	0x080124f1

0800e158 <_strtol_r>:
 800e158:	f7ff bf84 	b.w	800e064 <_strtol_l.isra.0>

0800e15c <strtol>:
 800e15c:	4613      	mov	r3, r2
 800e15e:	460a      	mov	r2, r1
 800e160:	4601      	mov	r1, r0
 800e162:	4802      	ldr	r0, [pc, #8]	@ (800e16c <strtol+0x10>)
 800e164:	6800      	ldr	r0, [r0, #0]
 800e166:	f7ff bf7d 	b.w	800e064 <_strtol_l.isra.0>
 800e16a:	bf00      	nop
 800e16c:	2000018c 	.word	0x2000018c

0800e170 <__cvt>:
 800e170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e174:	ec57 6b10 	vmov	r6, r7, d0
 800e178:	2f00      	cmp	r7, #0
 800e17a:	460c      	mov	r4, r1
 800e17c:	4619      	mov	r1, r3
 800e17e:	463b      	mov	r3, r7
 800e180:	bfbb      	ittet	lt
 800e182:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e186:	461f      	movlt	r7, r3
 800e188:	2300      	movge	r3, #0
 800e18a:	232d      	movlt	r3, #45	@ 0x2d
 800e18c:	700b      	strb	r3, [r1, #0]
 800e18e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e190:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e194:	4691      	mov	r9, r2
 800e196:	f023 0820 	bic.w	r8, r3, #32
 800e19a:	bfbc      	itt	lt
 800e19c:	4632      	movlt	r2, r6
 800e19e:	4616      	movlt	r6, r2
 800e1a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e1a4:	d005      	beq.n	800e1b2 <__cvt+0x42>
 800e1a6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e1aa:	d100      	bne.n	800e1ae <__cvt+0x3e>
 800e1ac:	3401      	adds	r4, #1
 800e1ae:	2102      	movs	r1, #2
 800e1b0:	e000      	b.n	800e1b4 <__cvt+0x44>
 800e1b2:	2103      	movs	r1, #3
 800e1b4:	ab03      	add	r3, sp, #12
 800e1b6:	9301      	str	r3, [sp, #4]
 800e1b8:	ab02      	add	r3, sp, #8
 800e1ba:	9300      	str	r3, [sp, #0]
 800e1bc:	ec47 6b10 	vmov	d0, r6, r7
 800e1c0:	4653      	mov	r3, sl
 800e1c2:	4622      	mov	r2, r4
 800e1c4:	f001 fa68 	bl	800f698 <_dtoa_r>
 800e1c8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e1cc:	4605      	mov	r5, r0
 800e1ce:	d119      	bne.n	800e204 <__cvt+0x94>
 800e1d0:	f019 0f01 	tst.w	r9, #1
 800e1d4:	d00e      	beq.n	800e1f4 <__cvt+0x84>
 800e1d6:	eb00 0904 	add.w	r9, r0, r4
 800e1da:	2200      	movs	r2, #0
 800e1dc:	2300      	movs	r3, #0
 800e1de:	4630      	mov	r0, r6
 800e1e0:	4639      	mov	r1, r7
 800e1e2:	f7f2 fc79 	bl	8000ad8 <__aeabi_dcmpeq>
 800e1e6:	b108      	cbz	r0, 800e1ec <__cvt+0x7c>
 800e1e8:	f8cd 900c 	str.w	r9, [sp, #12]
 800e1ec:	2230      	movs	r2, #48	@ 0x30
 800e1ee:	9b03      	ldr	r3, [sp, #12]
 800e1f0:	454b      	cmp	r3, r9
 800e1f2:	d31e      	bcc.n	800e232 <__cvt+0xc2>
 800e1f4:	9b03      	ldr	r3, [sp, #12]
 800e1f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e1f8:	1b5b      	subs	r3, r3, r5
 800e1fa:	4628      	mov	r0, r5
 800e1fc:	6013      	str	r3, [r2, #0]
 800e1fe:	b004      	add	sp, #16
 800e200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e204:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e208:	eb00 0904 	add.w	r9, r0, r4
 800e20c:	d1e5      	bne.n	800e1da <__cvt+0x6a>
 800e20e:	7803      	ldrb	r3, [r0, #0]
 800e210:	2b30      	cmp	r3, #48	@ 0x30
 800e212:	d10a      	bne.n	800e22a <__cvt+0xba>
 800e214:	2200      	movs	r2, #0
 800e216:	2300      	movs	r3, #0
 800e218:	4630      	mov	r0, r6
 800e21a:	4639      	mov	r1, r7
 800e21c:	f7f2 fc5c 	bl	8000ad8 <__aeabi_dcmpeq>
 800e220:	b918      	cbnz	r0, 800e22a <__cvt+0xba>
 800e222:	f1c4 0401 	rsb	r4, r4, #1
 800e226:	f8ca 4000 	str.w	r4, [sl]
 800e22a:	f8da 3000 	ldr.w	r3, [sl]
 800e22e:	4499      	add	r9, r3
 800e230:	e7d3      	b.n	800e1da <__cvt+0x6a>
 800e232:	1c59      	adds	r1, r3, #1
 800e234:	9103      	str	r1, [sp, #12]
 800e236:	701a      	strb	r2, [r3, #0]
 800e238:	e7d9      	b.n	800e1ee <__cvt+0x7e>

0800e23a <__exponent>:
 800e23a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e23c:	2900      	cmp	r1, #0
 800e23e:	bfba      	itte	lt
 800e240:	4249      	neglt	r1, r1
 800e242:	232d      	movlt	r3, #45	@ 0x2d
 800e244:	232b      	movge	r3, #43	@ 0x2b
 800e246:	2909      	cmp	r1, #9
 800e248:	7002      	strb	r2, [r0, #0]
 800e24a:	7043      	strb	r3, [r0, #1]
 800e24c:	dd29      	ble.n	800e2a2 <__exponent+0x68>
 800e24e:	f10d 0307 	add.w	r3, sp, #7
 800e252:	461d      	mov	r5, r3
 800e254:	270a      	movs	r7, #10
 800e256:	461a      	mov	r2, r3
 800e258:	fbb1 f6f7 	udiv	r6, r1, r7
 800e25c:	fb07 1416 	mls	r4, r7, r6, r1
 800e260:	3430      	adds	r4, #48	@ 0x30
 800e262:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e266:	460c      	mov	r4, r1
 800e268:	2c63      	cmp	r4, #99	@ 0x63
 800e26a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e26e:	4631      	mov	r1, r6
 800e270:	dcf1      	bgt.n	800e256 <__exponent+0x1c>
 800e272:	3130      	adds	r1, #48	@ 0x30
 800e274:	1e94      	subs	r4, r2, #2
 800e276:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e27a:	1c41      	adds	r1, r0, #1
 800e27c:	4623      	mov	r3, r4
 800e27e:	42ab      	cmp	r3, r5
 800e280:	d30a      	bcc.n	800e298 <__exponent+0x5e>
 800e282:	f10d 0309 	add.w	r3, sp, #9
 800e286:	1a9b      	subs	r3, r3, r2
 800e288:	42ac      	cmp	r4, r5
 800e28a:	bf88      	it	hi
 800e28c:	2300      	movhi	r3, #0
 800e28e:	3302      	adds	r3, #2
 800e290:	4403      	add	r3, r0
 800e292:	1a18      	subs	r0, r3, r0
 800e294:	b003      	add	sp, #12
 800e296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e298:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e29c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e2a0:	e7ed      	b.n	800e27e <__exponent+0x44>
 800e2a2:	2330      	movs	r3, #48	@ 0x30
 800e2a4:	3130      	adds	r1, #48	@ 0x30
 800e2a6:	7083      	strb	r3, [r0, #2]
 800e2a8:	70c1      	strb	r1, [r0, #3]
 800e2aa:	1d03      	adds	r3, r0, #4
 800e2ac:	e7f1      	b.n	800e292 <__exponent+0x58>
	...

0800e2b0 <_printf_float>:
 800e2b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2b4:	b08d      	sub	sp, #52	@ 0x34
 800e2b6:	460c      	mov	r4, r1
 800e2b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e2bc:	4616      	mov	r6, r2
 800e2be:	461f      	mov	r7, r3
 800e2c0:	4605      	mov	r5, r0
 800e2c2:	f001 f841 	bl	800f348 <_localeconv_r>
 800e2c6:	6803      	ldr	r3, [r0, #0]
 800e2c8:	9304      	str	r3, [sp, #16]
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7f1 ffd8 	bl	8000280 <strlen>
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e2d4:	f8d8 3000 	ldr.w	r3, [r8]
 800e2d8:	9005      	str	r0, [sp, #20]
 800e2da:	3307      	adds	r3, #7
 800e2dc:	f023 0307 	bic.w	r3, r3, #7
 800e2e0:	f103 0208 	add.w	r2, r3, #8
 800e2e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e2e8:	f8d4 b000 	ldr.w	fp, [r4]
 800e2ec:	f8c8 2000 	str.w	r2, [r8]
 800e2f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e2f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e2f8:	9307      	str	r3, [sp, #28]
 800e2fa:	f8cd 8018 	str.w	r8, [sp, #24]
 800e2fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e302:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e306:	4b9c      	ldr	r3, [pc, #624]	@ (800e578 <_printf_float+0x2c8>)
 800e308:	f04f 32ff 	mov.w	r2, #4294967295
 800e30c:	f7f2 fc16 	bl	8000b3c <__aeabi_dcmpun>
 800e310:	bb70      	cbnz	r0, 800e370 <_printf_float+0xc0>
 800e312:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e316:	4b98      	ldr	r3, [pc, #608]	@ (800e578 <_printf_float+0x2c8>)
 800e318:	f04f 32ff 	mov.w	r2, #4294967295
 800e31c:	f7f2 fbf0 	bl	8000b00 <__aeabi_dcmple>
 800e320:	bb30      	cbnz	r0, 800e370 <_printf_float+0xc0>
 800e322:	2200      	movs	r2, #0
 800e324:	2300      	movs	r3, #0
 800e326:	4640      	mov	r0, r8
 800e328:	4649      	mov	r1, r9
 800e32a:	f7f2 fbdf 	bl	8000aec <__aeabi_dcmplt>
 800e32e:	b110      	cbz	r0, 800e336 <_printf_float+0x86>
 800e330:	232d      	movs	r3, #45	@ 0x2d
 800e332:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e336:	4a91      	ldr	r2, [pc, #580]	@ (800e57c <_printf_float+0x2cc>)
 800e338:	4b91      	ldr	r3, [pc, #580]	@ (800e580 <_printf_float+0x2d0>)
 800e33a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e33e:	bf8c      	ite	hi
 800e340:	4690      	movhi	r8, r2
 800e342:	4698      	movls	r8, r3
 800e344:	2303      	movs	r3, #3
 800e346:	6123      	str	r3, [r4, #16]
 800e348:	f02b 0304 	bic.w	r3, fp, #4
 800e34c:	6023      	str	r3, [r4, #0]
 800e34e:	f04f 0900 	mov.w	r9, #0
 800e352:	9700      	str	r7, [sp, #0]
 800e354:	4633      	mov	r3, r6
 800e356:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e358:	4621      	mov	r1, r4
 800e35a:	4628      	mov	r0, r5
 800e35c:	f000 f9d2 	bl	800e704 <_printf_common>
 800e360:	3001      	adds	r0, #1
 800e362:	f040 808d 	bne.w	800e480 <_printf_float+0x1d0>
 800e366:	f04f 30ff 	mov.w	r0, #4294967295
 800e36a:	b00d      	add	sp, #52	@ 0x34
 800e36c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e370:	4642      	mov	r2, r8
 800e372:	464b      	mov	r3, r9
 800e374:	4640      	mov	r0, r8
 800e376:	4649      	mov	r1, r9
 800e378:	f7f2 fbe0 	bl	8000b3c <__aeabi_dcmpun>
 800e37c:	b140      	cbz	r0, 800e390 <_printf_float+0xe0>
 800e37e:	464b      	mov	r3, r9
 800e380:	2b00      	cmp	r3, #0
 800e382:	bfbc      	itt	lt
 800e384:	232d      	movlt	r3, #45	@ 0x2d
 800e386:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e38a:	4a7e      	ldr	r2, [pc, #504]	@ (800e584 <_printf_float+0x2d4>)
 800e38c:	4b7e      	ldr	r3, [pc, #504]	@ (800e588 <_printf_float+0x2d8>)
 800e38e:	e7d4      	b.n	800e33a <_printf_float+0x8a>
 800e390:	6863      	ldr	r3, [r4, #4]
 800e392:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e396:	9206      	str	r2, [sp, #24]
 800e398:	1c5a      	adds	r2, r3, #1
 800e39a:	d13b      	bne.n	800e414 <_printf_float+0x164>
 800e39c:	2306      	movs	r3, #6
 800e39e:	6063      	str	r3, [r4, #4]
 800e3a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	6022      	str	r2, [r4, #0]
 800e3a8:	9303      	str	r3, [sp, #12]
 800e3aa:	ab0a      	add	r3, sp, #40	@ 0x28
 800e3ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e3b0:	ab09      	add	r3, sp, #36	@ 0x24
 800e3b2:	9300      	str	r3, [sp, #0]
 800e3b4:	6861      	ldr	r1, [r4, #4]
 800e3b6:	ec49 8b10 	vmov	d0, r8, r9
 800e3ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e3be:	4628      	mov	r0, r5
 800e3c0:	f7ff fed6 	bl	800e170 <__cvt>
 800e3c4:	9b06      	ldr	r3, [sp, #24]
 800e3c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e3c8:	2b47      	cmp	r3, #71	@ 0x47
 800e3ca:	4680      	mov	r8, r0
 800e3cc:	d129      	bne.n	800e422 <_printf_float+0x172>
 800e3ce:	1cc8      	adds	r0, r1, #3
 800e3d0:	db02      	blt.n	800e3d8 <_printf_float+0x128>
 800e3d2:	6863      	ldr	r3, [r4, #4]
 800e3d4:	4299      	cmp	r1, r3
 800e3d6:	dd41      	ble.n	800e45c <_printf_float+0x1ac>
 800e3d8:	f1aa 0a02 	sub.w	sl, sl, #2
 800e3dc:	fa5f fa8a 	uxtb.w	sl, sl
 800e3e0:	3901      	subs	r1, #1
 800e3e2:	4652      	mov	r2, sl
 800e3e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e3e8:	9109      	str	r1, [sp, #36]	@ 0x24
 800e3ea:	f7ff ff26 	bl	800e23a <__exponent>
 800e3ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e3f0:	1813      	adds	r3, r2, r0
 800e3f2:	2a01      	cmp	r2, #1
 800e3f4:	4681      	mov	r9, r0
 800e3f6:	6123      	str	r3, [r4, #16]
 800e3f8:	dc02      	bgt.n	800e400 <_printf_float+0x150>
 800e3fa:	6822      	ldr	r2, [r4, #0]
 800e3fc:	07d2      	lsls	r2, r2, #31
 800e3fe:	d501      	bpl.n	800e404 <_printf_float+0x154>
 800e400:	3301      	adds	r3, #1
 800e402:	6123      	str	r3, [r4, #16]
 800e404:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d0a2      	beq.n	800e352 <_printf_float+0xa2>
 800e40c:	232d      	movs	r3, #45	@ 0x2d
 800e40e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e412:	e79e      	b.n	800e352 <_printf_float+0xa2>
 800e414:	9a06      	ldr	r2, [sp, #24]
 800e416:	2a47      	cmp	r2, #71	@ 0x47
 800e418:	d1c2      	bne.n	800e3a0 <_printf_float+0xf0>
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d1c0      	bne.n	800e3a0 <_printf_float+0xf0>
 800e41e:	2301      	movs	r3, #1
 800e420:	e7bd      	b.n	800e39e <_printf_float+0xee>
 800e422:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e426:	d9db      	bls.n	800e3e0 <_printf_float+0x130>
 800e428:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e42c:	d118      	bne.n	800e460 <_printf_float+0x1b0>
 800e42e:	2900      	cmp	r1, #0
 800e430:	6863      	ldr	r3, [r4, #4]
 800e432:	dd0b      	ble.n	800e44c <_printf_float+0x19c>
 800e434:	6121      	str	r1, [r4, #16]
 800e436:	b913      	cbnz	r3, 800e43e <_printf_float+0x18e>
 800e438:	6822      	ldr	r2, [r4, #0]
 800e43a:	07d0      	lsls	r0, r2, #31
 800e43c:	d502      	bpl.n	800e444 <_printf_float+0x194>
 800e43e:	3301      	adds	r3, #1
 800e440:	440b      	add	r3, r1
 800e442:	6123      	str	r3, [r4, #16]
 800e444:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e446:	f04f 0900 	mov.w	r9, #0
 800e44a:	e7db      	b.n	800e404 <_printf_float+0x154>
 800e44c:	b913      	cbnz	r3, 800e454 <_printf_float+0x1a4>
 800e44e:	6822      	ldr	r2, [r4, #0]
 800e450:	07d2      	lsls	r2, r2, #31
 800e452:	d501      	bpl.n	800e458 <_printf_float+0x1a8>
 800e454:	3302      	adds	r3, #2
 800e456:	e7f4      	b.n	800e442 <_printf_float+0x192>
 800e458:	2301      	movs	r3, #1
 800e45a:	e7f2      	b.n	800e442 <_printf_float+0x192>
 800e45c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e460:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e462:	4299      	cmp	r1, r3
 800e464:	db05      	blt.n	800e472 <_printf_float+0x1c2>
 800e466:	6823      	ldr	r3, [r4, #0]
 800e468:	6121      	str	r1, [r4, #16]
 800e46a:	07d8      	lsls	r0, r3, #31
 800e46c:	d5ea      	bpl.n	800e444 <_printf_float+0x194>
 800e46e:	1c4b      	adds	r3, r1, #1
 800e470:	e7e7      	b.n	800e442 <_printf_float+0x192>
 800e472:	2900      	cmp	r1, #0
 800e474:	bfd4      	ite	le
 800e476:	f1c1 0202 	rsble	r2, r1, #2
 800e47a:	2201      	movgt	r2, #1
 800e47c:	4413      	add	r3, r2
 800e47e:	e7e0      	b.n	800e442 <_printf_float+0x192>
 800e480:	6823      	ldr	r3, [r4, #0]
 800e482:	055a      	lsls	r2, r3, #21
 800e484:	d407      	bmi.n	800e496 <_printf_float+0x1e6>
 800e486:	6923      	ldr	r3, [r4, #16]
 800e488:	4642      	mov	r2, r8
 800e48a:	4631      	mov	r1, r6
 800e48c:	4628      	mov	r0, r5
 800e48e:	47b8      	blx	r7
 800e490:	3001      	adds	r0, #1
 800e492:	d12b      	bne.n	800e4ec <_printf_float+0x23c>
 800e494:	e767      	b.n	800e366 <_printf_float+0xb6>
 800e496:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e49a:	f240 80dd 	bls.w	800e658 <_printf_float+0x3a8>
 800e49e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	f7f2 fb17 	bl	8000ad8 <__aeabi_dcmpeq>
 800e4aa:	2800      	cmp	r0, #0
 800e4ac:	d033      	beq.n	800e516 <_printf_float+0x266>
 800e4ae:	4a37      	ldr	r2, [pc, #220]	@ (800e58c <_printf_float+0x2dc>)
 800e4b0:	2301      	movs	r3, #1
 800e4b2:	4631      	mov	r1, r6
 800e4b4:	4628      	mov	r0, r5
 800e4b6:	47b8      	blx	r7
 800e4b8:	3001      	adds	r0, #1
 800e4ba:	f43f af54 	beq.w	800e366 <_printf_float+0xb6>
 800e4be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e4c2:	4543      	cmp	r3, r8
 800e4c4:	db02      	blt.n	800e4cc <_printf_float+0x21c>
 800e4c6:	6823      	ldr	r3, [r4, #0]
 800e4c8:	07d8      	lsls	r0, r3, #31
 800e4ca:	d50f      	bpl.n	800e4ec <_printf_float+0x23c>
 800e4cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e4d0:	4631      	mov	r1, r6
 800e4d2:	4628      	mov	r0, r5
 800e4d4:	47b8      	blx	r7
 800e4d6:	3001      	adds	r0, #1
 800e4d8:	f43f af45 	beq.w	800e366 <_printf_float+0xb6>
 800e4dc:	f04f 0900 	mov.w	r9, #0
 800e4e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800e4e4:	f104 0a1a 	add.w	sl, r4, #26
 800e4e8:	45c8      	cmp	r8, r9
 800e4ea:	dc09      	bgt.n	800e500 <_printf_float+0x250>
 800e4ec:	6823      	ldr	r3, [r4, #0]
 800e4ee:	079b      	lsls	r3, r3, #30
 800e4f0:	f100 8103 	bmi.w	800e6fa <_printf_float+0x44a>
 800e4f4:	68e0      	ldr	r0, [r4, #12]
 800e4f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e4f8:	4298      	cmp	r0, r3
 800e4fa:	bfb8      	it	lt
 800e4fc:	4618      	movlt	r0, r3
 800e4fe:	e734      	b.n	800e36a <_printf_float+0xba>
 800e500:	2301      	movs	r3, #1
 800e502:	4652      	mov	r2, sl
 800e504:	4631      	mov	r1, r6
 800e506:	4628      	mov	r0, r5
 800e508:	47b8      	blx	r7
 800e50a:	3001      	adds	r0, #1
 800e50c:	f43f af2b 	beq.w	800e366 <_printf_float+0xb6>
 800e510:	f109 0901 	add.w	r9, r9, #1
 800e514:	e7e8      	b.n	800e4e8 <_printf_float+0x238>
 800e516:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e518:	2b00      	cmp	r3, #0
 800e51a:	dc39      	bgt.n	800e590 <_printf_float+0x2e0>
 800e51c:	4a1b      	ldr	r2, [pc, #108]	@ (800e58c <_printf_float+0x2dc>)
 800e51e:	2301      	movs	r3, #1
 800e520:	4631      	mov	r1, r6
 800e522:	4628      	mov	r0, r5
 800e524:	47b8      	blx	r7
 800e526:	3001      	adds	r0, #1
 800e528:	f43f af1d 	beq.w	800e366 <_printf_float+0xb6>
 800e52c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e530:	ea59 0303 	orrs.w	r3, r9, r3
 800e534:	d102      	bne.n	800e53c <_printf_float+0x28c>
 800e536:	6823      	ldr	r3, [r4, #0]
 800e538:	07d9      	lsls	r1, r3, #31
 800e53a:	d5d7      	bpl.n	800e4ec <_printf_float+0x23c>
 800e53c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e540:	4631      	mov	r1, r6
 800e542:	4628      	mov	r0, r5
 800e544:	47b8      	blx	r7
 800e546:	3001      	adds	r0, #1
 800e548:	f43f af0d 	beq.w	800e366 <_printf_float+0xb6>
 800e54c:	f04f 0a00 	mov.w	sl, #0
 800e550:	f104 0b1a 	add.w	fp, r4, #26
 800e554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e556:	425b      	negs	r3, r3
 800e558:	4553      	cmp	r3, sl
 800e55a:	dc01      	bgt.n	800e560 <_printf_float+0x2b0>
 800e55c:	464b      	mov	r3, r9
 800e55e:	e793      	b.n	800e488 <_printf_float+0x1d8>
 800e560:	2301      	movs	r3, #1
 800e562:	465a      	mov	r2, fp
 800e564:	4631      	mov	r1, r6
 800e566:	4628      	mov	r0, r5
 800e568:	47b8      	blx	r7
 800e56a:	3001      	adds	r0, #1
 800e56c:	f43f aefb 	beq.w	800e366 <_printf_float+0xb6>
 800e570:	f10a 0a01 	add.w	sl, sl, #1
 800e574:	e7ee      	b.n	800e554 <_printf_float+0x2a4>
 800e576:	bf00      	nop
 800e578:	7fefffff 	.word	0x7fefffff
 800e57c:	08012276 	.word	0x08012276
 800e580:	08012272 	.word	0x08012272
 800e584:	0801227e 	.word	0x0801227e
 800e588:	0801227a 	.word	0x0801227a
 800e58c:	08012282 	.word	0x08012282
 800e590:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e592:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e596:	4553      	cmp	r3, sl
 800e598:	bfa8      	it	ge
 800e59a:	4653      	movge	r3, sl
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	4699      	mov	r9, r3
 800e5a0:	dc36      	bgt.n	800e610 <_printf_float+0x360>
 800e5a2:	f04f 0b00 	mov.w	fp, #0
 800e5a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e5aa:	f104 021a 	add.w	r2, r4, #26
 800e5ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e5b0:	9306      	str	r3, [sp, #24]
 800e5b2:	eba3 0309 	sub.w	r3, r3, r9
 800e5b6:	455b      	cmp	r3, fp
 800e5b8:	dc31      	bgt.n	800e61e <_printf_float+0x36e>
 800e5ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5bc:	459a      	cmp	sl, r3
 800e5be:	dc3a      	bgt.n	800e636 <_printf_float+0x386>
 800e5c0:	6823      	ldr	r3, [r4, #0]
 800e5c2:	07da      	lsls	r2, r3, #31
 800e5c4:	d437      	bmi.n	800e636 <_printf_float+0x386>
 800e5c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5c8:	ebaa 0903 	sub.w	r9, sl, r3
 800e5cc:	9b06      	ldr	r3, [sp, #24]
 800e5ce:	ebaa 0303 	sub.w	r3, sl, r3
 800e5d2:	4599      	cmp	r9, r3
 800e5d4:	bfa8      	it	ge
 800e5d6:	4699      	movge	r9, r3
 800e5d8:	f1b9 0f00 	cmp.w	r9, #0
 800e5dc:	dc33      	bgt.n	800e646 <_printf_float+0x396>
 800e5de:	f04f 0800 	mov.w	r8, #0
 800e5e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e5e6:	f104 0b1a 	add.w	fp, r4, #26
 800e5ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5ec:	ebaa 0303 	sub.w	r3, sl, r3
 800e5f0:	eba3 0309 	sub.w	r3, r3, r9
 800e5f4:	4543      	cmp	r3, r8
 800e5f6:	f77f af79 	ble.w	800e4ec <_printf_float+0x23c>
 800e5fa:	2301      	movs	r3, #1
 800e5fc:	465a      	mov	r2, fp
 800e5fe:	4631      	mov	r1, r6
 800e600:	4628      	mov	r0, r5
 800e602:	47b8      	blx	r7
 800e604:	3001      	adds	r0, #1
 800e606:	f43f aeae 	beq.w	800e366 <_printf_float+0xb6>
 800e60a:	f108 0801 	add.w	r8, r8, #1
 800e60e:	e7ec      	b.n	800e5ea <_printf_float+0x33a>
 800e610:	4642      	mov	r2, r8
 800e612:	4631      	mov	r1, r6
 800e614:	4628      	mov	r0, r5
 800e616:	47b8      	blx	r7
 800e618:	3001      	adds	r0, #1
 800e61a:	d1c2      	bne.n	800e5a2 <_printf_float+0x2f2>
 800e61c:	e6a3      	b.n	800e366 <_printf_float+0xb6>
 800e61e:	2301      	movs	r3, #1
 800e620:	4631      	mov	r1, r6
 800e622:	4628      	mov	r0, r5
 800e624:	9206      	str	r2, [sp, #24]
 800e626:	47b8      	blx	r7
 800e628:	3001      	adds	r0, #1
 800e62a:	f43f ae9c 	beq.w	800e366 <_printf_float+0xb6>
 800e62e:	9a06      	ldr	r2, [sp, #24]
 800e630:	f10b 0b01 	add.w	fp, fp, #1
 800e634:	e7bb      	b.n	800e5ae <_printf_float+0x2fe>
 800e636:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e63a:	4631      	mov	r1, r6
 800e63c:	4628      	mov	r0, r5
 800e63e:	47b8      	blx	r7
 800e640:	3001      	adds	r0, #1
 800e642:	d1c0      	bne.n	800e5c6 <_printf_float+0x316>
 800e644:	e68f      	b.n	800e366 <_printf_float+0xb6>
 800e646:	9a06      	ldr	r2, [sp, #24]
 800e648:	464b      	mov	r3, r9
 800e64a:	4442      	add	r2, r8
 800e64c:	4631      	mov	r1, r6
 800e64e:	4628      	mov	r0, r5
 800e650:	47b8      	blx	r7
 800e652:	3001      	adds	r0, #1
 800e654:	d1c3      	bne.n	800e5de <_printf_float+0x32e>
 800e656:	e686      	b.n	800e366 <_printf_float+0xb6>
 800e658:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e65c:	f1ba 0f01 	cmp.w	sl, #1
 800e660:	dc01      	bgt.n	800e666 <_printf_float+0x3b6>
 800e662:	07db      	lsls	r3, r3, #31
 800e664:	d536      	bpl.n	800e6d4 <_printf_float+0x424>
 800e666:	2301      	movs	r3, #1
 800e668:	4642      	mov	r2, r8
 800e66a:	4631      	mov	r1, r6
 800e66c:	4628      	mov	r0, r5
 800e66e:	47b8      	blx	r7
 800e670:	3001      	adds	r0, #1
 800e672:	f43f ae78 	beq.w	800e366 <_printf_float+0xb6>
 800e676:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e67a:	4631      	mov	r1, r6
 800e67c:	4628      	mov	r0, r5
 800e67e:	47b8      	blx	r7
 800e680:	3001      	adds	r0, #1
 800e682:	f43f ae70 	beq.w	800e366 <_printf_float+0xb6>
 800e686:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e68a:	2200      	movs	r2, #0
 800e68c:	2300      	movs	r3, #0
 800e68e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e692:	f7f2 fa21 	bl	8000ad8 <__aeabi_dcmpeq>
 800e696:	b9c0      	cbnz	r0, 800e6ca <_printf_float+0x41a>
 800e698:	4653      	mov	r3, sl
 800e69a:	f108 0201 	add.w	r2, r8, #1
 800e69e:	4631      	mov	r1, r6
 800e6a0:	4628      	mov	r0, r5
 800e6a2:	47b8      	blx	r7
 800e6a4:	3001      	adds	r0, #1
 800e6a6:	d10c      	bne.n	800e6c2 <_printf_float+0x412>
 800e6a8:	e65d      	b.n	800e366 <_printf_float+0xb6>
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	465a      	mov	r2, fp
 800e6ae:	4631      	mov	r1, r6
 800e6b0:	4628      	mov	r0, r5
 800e6b2:	47b8      	blx	r7
 800e6b4:	3001      	adds	r0, #1
 800e6b6:	f43f ae56 	beq.w	800e366 <_printf_float+0xb6>
 800e6ba:	f108 0801 	add.w	r8, r8, #1
 800e6be:	45d0      	cmp	r8, sl
 800e6c0:	dbf3      	blt.n	800e6aa <_printf_float+0x3fa>
 800e6c2:	464b      	mov	r3, r9
 800e6c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e6c8:	e6df      	b.n	800e48a <_printf_float+0x1da>
 800e6ca:	f04f 0800 	mov.w	r8, #0
 800e6ce:	f104 0b1a 	add.w	fp, r4, #26
 800e6d2:	e7f4      	b.n	800e6be <_printf_float+0x40e>
 800e6d4:	2301      	movs	r3, #1
 800e6d6:	4642      	mov	r2, r8
 800e6d8:	e7e1      	b.n	800e69e <_printf_float+0x3ee>
 800e6da:	2301      	movs	r3, #1
 800e6dc:	464a      	mov	r2, r9
 800e6de:	4631      	mov	r1, r6
 800e6e0:	4628      	mov	r0, r5
 800e6e2:	47b8      	blx	r7
 800e6e4:	3001      	adds	r0, #1
 800e6e6:	f43f ae3e 	beq.w	800e366 <_printf_float+0xb6>
 800e6ea:	f108 0801 	add.w	r8, r8, #1
 800e6ee:	68e3      	ldr	r3, [r4, #12]
 800e6f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e6f2:	1a5b      	subs	r3, r3, r1
 800e6f4:	4543      	cmp	r3, r8
 800e6f6:	dcf0      	bgt.n	800e6da <_printf_float+0x42a>
 800e6f8:	e6fc      	b.n	800e4f4 <_printf_float+0x244>
 800e6fa:	f04f 0800 	mov.w	r8, #0
 800e6fe:	f104 0919 	add.w	r9, r4, #25
 800e702:	e7f4      	b.n	800e6ee <_printf_float+0x43e>

0800e704 <_printf_common>:
 800e704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e708:	4616      	mov	r6, r2
 800e70a:	4698      	mov	r8, r3
 800e70c:	688a      	ldr	r2, [r1, #8]
 800e70e:	690b      	ldr	r3, [r1, #16]
 800e710:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e714:	4293      	cmp	r3, r2
 800e716:	bfb8      	it	lt
 800e718:	4613      	movlt	r3, r2
 800e71a:	6033      	str	r3, [r6, #0]
 800e71c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e720:	4607      	mov	r7, r0
 800e722:	460c      	mov	r4, r1
 800e724:	b10a      	cbz	r2, 800e72a <_printf_common+0x26>
 800e726:	3301      	adds	r3, #1
 800e728:	6033      	str	r3, [r6, #0]
 800e72a:	6823      	ldr	r3, [r4, #0]
 800e72c:	0699      	lsls	r1, r3, #26
 800e72e:	bf42      	ittt	mi
 800e730:	6833      	ldrmi	r3, [r6, #0]
 800e732:	3302      	addmi	r3, #2
 800e734:	6033      	strmi	r3, [r6, #0]
 800e736:	6825      	ldr	r5, [r4, #0]
 800e738:	f015 0506 	ands.w	r5, r5, #6
 800e73c:	d106      	bne.n	800e74c <_printf_common+0x48>
 800e73e:	f104 0a19 	add.w	sl, r4, #25
 800e742:	68e3      	ldr	r3, [r4, #12]
 800e744:	6832      	ldr	r2, [r6, #0]
 800e746:	1a9b      	subs	r3, r3, r2
 800e748:	42ab      	cmp	r3, r5
 800e74a:	dc26      	bgt.n	800e79a <_printf_common+0x96>
 800e74c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e750:	6822      	ldr	r2, [r4, #0]
 800e752:	3b00      	subs	r3, #0
 800e754:	bf18      	it	ne
 800e756:	2301      	movne	r3, #1
 800e758:	0692      	lsls	r2, r2, #26
 800e75a:	d42b      	bmi.n	800e7b4 <_printf_common+0xb0>
 800e75c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e760:	4641      	mov	r1, r8
 800e762:	4638      	mov	r0, r7
 800e764:	47c8      	blx	r9
 800e766:	3001      	adds	r0, #1
 800e768:	d01e      	beq.n	800e7a8 <_printf_common+0xa4>
 800e76a:	6823      	ldr	r3, [r4, #0]
 800e76c:	6922      	ldr	r2, [r4, #16]
 800e76e:	f003 0306 	and.w	r3, r3, #6
 800e772:	2b04      	cmp	r3, #4
 800e774:	bf02      	ittt	eq
 800e776:	68e5      	ldreq	r5, [r4, #12]
 800e778:	6833      	ldreq	r3, [r6, #0]
 800e77a:	1aed      	subeq	r5, r5, r3
 800e77c:	68a3      	ldr	r3, [r4, #8]
 800e77e:	bf0c      	ite	eq
 800e780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e784:	2500      	movne	r5, #0
 800e786:	4293      	cmp	r3, r2
 800e788:	bfc4      	itt	gt
 800e78a:	1a9b      	subgt	r3, r3, r2
 800e78c:	18ed      	addgt	r5, r5, r3
 800e78e:	2600      	movs	r6, #0
 800e790:	341a      	adds	r4, #26
 800e792:	42b5      	cmp	r5, r6
 800e794:	d11a      	bne.n	800e7cc <_printf_common+0xc8>
 800e796:	2000      	movs	r0, #0
 800e798:	e008      	b.n	800e7ac <_printf_common+0xa8>
 800e79a:	2301      	movs	r3, #1
 800e79c:	4652      	mov	r2, sl
 800e79e:	4641      	mov	r1, r8
 800e7a0:	4638      	mov	r0, r7
 800e7a2:	47c8      	blx	r9
 800e7a4:	3001      	adds	r0, #1
 800e7a6:	d103      	bne.n	800e7b0 <_printf_common+0xac>
 800e7a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e7ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7b0:	3501      	adds	r5, #1
 800e7b2:	e7c6      	b.n	800e742 <_printf_common+0x3e>
 800e7b4:	18e1      	adds	r1, r4, r3
 800e7b6:	1c5a      	adds	r2, r3, #1
 800e7b8:	2030      	movs	r0, #48	@ 0x30
 800e7ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e7be:	4422      	add	r2, r4
 800e7c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e7c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e7c8:	3302      	adds	r3, #2
 800e7ca:	e7c7      	b.n	800e75c <_printf_common+0x58>
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	4622      	mov	r2, r4
 800e7d0:	4641      	mov	r1, r8
 800e7d2:	4638      	mov	r0, r7
 800e7d4:	47c8      	blx	r9
 800e7d6:	3001      	adds	r0, #1
 800e7d8:	d0e6      	beq.n	800e7a8 <_printf_common+0xa4>
 800e7da:	3601      	adds	r6, #1
 800e7dc:	e7d9      	b.n	800e792 <_printf_common+0x8e>
	...

0800e7e0 <_printf_i>:
 800e7e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e7e4:	7e0f      	ldrb	r7, [r1, #24]
 800e7e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e7e8:	2f78      	cmp	r7, #120	@ 0x78
 800e7ea:	4691      	mov	r9, r2
 800e7ec:	4680      	mov	r8, r0
 800e7ee:	460c      	mov	r4, r1
 800e7f0:	469a      	mov	sl, r3
 800e7f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e7f6:	d807      	bhi.n	800e808 <_printf_i+0x28>
 800e7f8:	2f62      	cmp	r7, #98	@ 0x62
 800e7fa:	d80a      	bhi.n	800e812 <_printf_i+0x32>
 800e7fc:	2f00      	cmp	r7, #0
 800e7fe:	f000 80d1 	beq.w	800e9a4 <_printf_i+0x1c4>
 800e802:	2f58      	cmp	r7, #88	@ 0x58
 800e804:	f000 80b8 	beq.w	800e978 <_printf_i+0x198>
 800e808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e80c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e810:	e03a      	b.n	800e888 <_printf_i+0xa8>
 800e812:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e816:	2b15      	cmp	r3, #21
 800e818:	d8f6      	bhi.n	800e808 <_printf_i+0x28>
 800e81a:	a101      	add	r1, pc, #4	@ (adr r1, 800e820 <_printf_i+0x40>)
 800e81c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e820:	0800e879 	.word	0x0800e879
 800e824:	0800e88d 	.word	0x0800e88d
 800e828:	0800e809 	.word	0x0800e809
 800e82c:	0800e809 	.word	0x0800e809
 800e830:	0800e809 	.word	0x0800e809
 800e834:	0800e809 	.word	0x0800e809
 800e838:	0800e88d 	.word	0x0800e88d
 800e83c:	0800e809 	.word	0x0800e809
 800e840:	0800e809 	.word	0x0800e809
 800e844:	0800e809 	.word	0x0800e809
 800e848:	0800e809 	.word	0x0800e809
 800e84c:	0800e98b 	.word	0x0800e98b
 800e850:	0800e8b7 	.word	0x0800e8b7
 800e854:	0800e945 	.word	0x0800e945
 800e858:	0800e809 	.word	0x0800e809
 800e85c:	0800e809 	.word	0x0800e809
 800e860:	0800e9ad 	.word	0x0800e9ad
 800e864:	0800e809 	.word	0x0800e809
 800e868:	0800e8b7 	.word	0x0800e8b7
 800e86c:	0800e809 	.word	0x0800e809
 800e870:	0800e809 	.word	0x0800e809
 800e874:	0800e94d 	.word	0x0800e94d
 800e878:	6833      	ldr	r3, [r6, #0]
 800e87a:	1d1a      	adds	r2, r3, #4
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	6032      	str	r2, [r6, #0]
 800e880:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e884:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e888:	2301      	movs	r3, #1
 800e88a:	e09c      	b.n	800e9c6 <_printf_i+0x1e6>
 800e88c:	6833      	ldr	r3, [r6, #0]
 800e88e:	6820      	ldr	r0, [r4, #0]
 800e890:	1d19      	adds	r1, r3, #4
 800e892:	6031      	str	r1, [r6, #0]
 800e894:	0606      	lsls	r6, r0, #24
 800e896:	d501      	bpl.n	800e89c <_printf_i+0xbc>
 800e898:	681d      	ldr	r5, [r3, #0]
 800e89a:	e003      	b.n	800e8a4 <_printf_i+0xc4>
 800e89c:	0645      	lsls	r5, r0, #25
 800e89e:	d5fb      	bpl.n	800e898 <_printf_i+0xb8>
 800e8a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e8a4:	2d00      	cmp	r5, #0
 800e8a6:	da03      	bge.n	800e8b0 <_printf_i+0xd0>
 800e8a8:	232d      	movs	r3, #45	@ 0x2d
 800e8aa:	426d      	negs	r5, r5
 800e8ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e8b0:	4858      	ldr	r0, [pc, #352]	@ (800ea14 <_printf_i+0x234>)
 800e8b2:	230a      	movs	r3, #10
 800e8b4:	e011      	b.n	800e8da <_printf_i+0xfa>
 800e8b6:	6821      	ldr	r1, [r4, #0]
 800e8b8:	6833      	ldr	r3, [r6, #0]
 800e8ba:	0608      	lsls	r0, r1, #24
 800e8bc:	f853 5b04 	ldr.w	r5, [r3], #4
 800e8c0:	d402      	bmi.n	800e8c8 <_printf_i+0xe8>
 800e8c2:	0649      	lsls	r1, r1, #25
 800e8c4:	bf48      	it	mi
 800e8c6:	b2ad      	uxthmi	r5, r5
 800e8c8:	2f6f      	cmp	r7, #111	@ 0x6f
 800e8ca:	4852      	ldr	r0, [pc, #328]	@ (800ea14 <_printf_i+0x234>)
 800e8cc:	6033      	str	r3, [r6, #0]
 800e8ce:	bf14      	ite	ne
 800e8d0:	230a      	movne	r3, #10
 800e8d2:	2308      	moveq	r3, #8
 800e8d4:	2100      	movs	r1, #0
 800e8d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e8da:	6866      	ldr	r6, [r4, #4]
 800e8dc:	60a6      	str	r6, [r4, #8]
 800e8de:	2e00      	cmp	r6, #0
 800e8e0:	db05      	blt.n	800e8ee <_printf_i+0x10e>
 800e8e2:	6821      	ldr	r1, [r4, #0]
 800e8e4:	432e      	orrs	r6, r5
 800e8e6:	f021 0104 	bic.w	r1, r1, #4
 800e8ea:	6021      	str	r1, [r4, #0]
 800e8ec:	d04b      	beq.n	800e986 <_printf_i+0x1a6>
 800e8ee:	4616      	mov	r6, r2
 800e8f0:	fbb5 f1f3 	udiv	r1, r5, r3
 800e8f4:	fb03 5711 	mls	r7, r3, r1, r5
 800e8f8:	5dc7      	ldrb	r7, [r0, r7]
 800e8fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e8fe:	462f      	mov	r7, r5
 800e900:	42bb      	cmp	r3, r7
 800e902:	460d      	mov	r5, r1
 800e904:	d9f4      	bls.n	800e8f0 <_printf_i+0x110>
 800e906:	2b08      	cmp	r3, #8
 800e908:	d10b      	bne.n	800e922 <_printf_i+0x142>
 800e90a:	6823      	ldr	r3, [r4, #0]
 800e90c:	07df      	lsls	r7, r3, #31
 800e90e:	d508      	bpl.n	800e922 <_printf_i+0x142>
 800e910:	6923      	ldr	r3, [r4, #16]
 800e912:	6861      	ldr	r1, [r4, #4]
 800e914:	4299      	cmp	r1, r3
 800e916:	bfde      	ittt	le
 800e918:	2330      	movle	r3, #48	@ 0x30
 800e91a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e91e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e922:	1b92      	subs	r2, r2, r6
 800e924:	6122      	str	r2, [r4, #16]
 800e926:	f8cd a000 	str.w	sl, [sp]
 800e92a:	464b      	mov	r3, r9
 800e92c:	aa03      	add	r2, sp, #12
 800e92e:	4621      	mov	r1, r4
 800e930:	4640      	mov	r0, r8
 800e932:	f7ff fee7 	bl	800e704 <_printf_common>
 800e936:	3001      	adds	r0, #1
 800e938:	d14a      	bne.n	800e9d0 <_printf_i+0x1f0>
 800e93a:	f04f 30ff 	mov.w	r0, #4294967295
 800e93e:	b004      	add	sp, #16
 800e940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e944:	6823      	ldr	r3, [r4, #0]
 800e946:	f043 0320 	orr.w	r3, r3, #32
 800e94a:	6023      	str	r3, [r4, #0]
 800e94c:	4832      	ldr	r0, [pc, #200]	@ (800ea18 <_printf_i+0x238>)
 800e94e:	2778      	movs	r7, #120	@ 0x78
 800e950:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e954:	6823      	ldr	r3, [r4, #0]
 800e956:	6831      	ldr	r1, [r6, #0]
 800e958:	061f      	lsls	r7, r3, #24
 800e95a:	f851 5b04 	ldr.w	r5, [r1], #4
 800e95e:	d402      	bmi.n	800e966 <_printf_i+0x186>
 800e960:	065f      	lsls	r7, r3, #25
 800e962:	bf48      	it	mi
 800e964:	b2ad      	uxthmi	r5, r5
 800e966:	6031      	str	r1, [r6, #0]
 800e968:	07d9      	lsls	r1, r3, #31
 800e96a:	bf44      	itt	mi
 800e96c:	f043 0320 	orrmi.w	r3, r3, #32
 800e970:	6023      	strmi	r3, [r4, #0]
 800e972:	b11d      	cbz	r5, 800e97c <_printf_i+0x19c>
 800e974:	2310      	movs	r3, #16
 800e976:	e7ad      	b.n	800e8d4 <_printf_i+0xf4>
 800e978:	4826      	ldr	r0, [pc, #152]	@ (800ea14 <_printf_i+0x234>)
 800e97a:	e7e9      	b.n	800e950 <_printf_i+0x170>
 800e97c:	6823      	ldr	r3, [r4, #0]
 800e97e:	f023 0320 	bic.w	r3, r3, #32
 800e982:	6023      	str	r3, [r4, #0]
 800e984:	e7f6      	b.n	800e974 <_printf_i+0x194>
 800e986:	4616      	mov	r6, r2
 800e988:	e7bd      	b.n	800e906 <_printf_i+0x126>
 800e98a:	6833      	ldr	r3, [r6, #0]
 800e98c:	6825      	ldr	r5, [r4, #0]
 800e98e:	6961      	ldr	r1, [r4, #20]
 800e990:	1d18      	adds	r0, r3, #4
 800e992:	6030      	str	r0, [r6, #0]
 800e994:	062e      	lsls	r6, r5, #24
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	d501      	bpl.n	800e99e <_printf_i+0x1be>
 800e99a:	6019      	str	r1, [r3, #0]
 800e99c:	e002      	b.n	800e9a4 <_printf_i+0x1c4>
 800e99e:	0668      	lsls	r0, r5, #25
 800e9a0:	d5fb      	bpl.n	800e99a <_printf_i+0x1ba>
 800e9a2:	8019      	strh	r1, [r3, #0]
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	6123      	str	r3, [r4, #16]
 800e9a8:	4616      	mov	r6, r2
 800e9aa:	e7bc      	b.n	800e926 <_printf_i+0x146>
 800e9ac:	6833      	ldr	r3, [r6, #0]
 800e9ae:	1d1a      	adds	r2, r3, #4
 800e9b0:	6032      	str	r2, [r6, #0]
 800e9b2:	681e      	ldr	r6, [r3, #0]
 800e9b4:	6862      	ldr	r2, [r4, #4]
 800e9b6:	2100      	movs	r1, #0
 800e9b8:	4630      	mov	r0, r6
 800e9ba:	f7f1 fc11 	bl	80001e0 <memchr>
 800e9be:	b108      	cbz	r0, 800e9c4 <_printf_i+0x1e4>
 800e9c0:	1b80      	subs	r0, r0, r6
 800e9c2:	6060      	str	r0, [r4, #4]
 800e9c4:	6863      	ldr	r3, [r4, #4]
 800e9c6:	6123      	str	r3, [r4, #16]
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e9ce:	e7aa      	b.n	800e926 <_printf_i+0x146>
 800e9d0:	6923      	ldr	r3, [r4, #16]
 800e9d2:	4632      	mov	r2, r6
 800e9d4:	4649      	mov	r1, r9
 800e9d6:	4640      	mov	r0, r8
 800e9d8:	47d0      	blx	sl
 800e9da:	3001      	adds	r0, #1
 800e9dc:	d0ad      	beq.n	800e93a <_printf_i+0x15a>
 800e9de:	6823      	ldr	r3, [r4, #0]
 800e9e0:	079b      	lsls	r3, r3, #30
 800e9e2:	d413      	bmi.n	800ea0c <_printf_i+0x22c>
 800e9e4:	68e0      	ldr	r0, [r4, #12]
 800e9e6:	9b03      	ldr	r3, [sp, #12]
 800e9e8:	4298      	cmp	r0, r3
 800e9ea:	bfb8      	it	lt
 800e9ec:	4618      	movlt	r0, r3
 800e9ee:	e7a6      	b.n	800e93e <_printf_i+0x15e>
 800e9f0:	2301      	movs	r3, #1
 800e9f2:	4632      	mov	r2, r6
 800e9f4:	4649      	mov	r1, r9
 800e9f6:	4640      	mov	r0, r8
 800e9f8:	47d0      	blx	sl
 800e9fa:	3001      	adds	r0, #1
 800e9fc:	d09d      	beq.n	800e93a <_printf_i+0x15a>
 800e9fe:	3501      	adds	r5, #1
 800ea00:	68e3      	ldr	r3, [r4, #12]
 800ea02:	9903      	ldr	r1, [sp, #12]
 800ea04:	1a5b      	subs	r3, r3, r1
 800ea06:	42ab      	cmp	r3, r5
 800ea08:	dcf2      	bgt.n	800e9f0 <_printf_i+0x210>
 800ea0a:	e7eb      	b.n	800e9e4 <_printf_i+0x204>
 800ea0c:	2500      	movs	r5, #0
 800ea0e:	f104 0619 	add.w	r6, r4, #25
 800ea12:	e7f5      	b.n	800ea00 <_printf_i+0x220>
 800ea14:	08012284 	.word	0x08012284
 800ea18:	08012295 	.word	0x08012295

0800ea1c <_scanf_float>:
 800ea1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea20:	b087      	sub	sp, #28
 800ea22:	4691      	mov	r9, r2
 800ea24:	9303      	str	r3, [sp, #12]
 800ea26:	688b      	ldr	r3, [r1, #8]
 800ea28:	1e5a      	subs	r2, r3, #1
 800ea2a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ea2e:	bf81      	itttt	hi
 800ea30:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ea34:	eb03 0b05 	addhi.w	fp, r3, r5
 800ea38:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ea3c:	608b      	strhi	r3, [r1, #8]
 800ea3e:	680b      	ldr	r3, [r1, #0]
 800ea40:	460a      	mov	r2, r1
 800ea42:	f04f 0500 	mov.w	r5, #0
 800ea46:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800ea4a:	f842 3b1c 	str.w	r3, [r2], #28
 800ea4e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ea52:	4680      	mov	r8, r0
 800ea54:	460c      	mov	r4, r1
 800ea56:	bf98      	it	ls
 800ea58:	f04f 0b00 	movls.w	fp, #0
 800ea5c:	9201      	str	r2, [sp, #4]
 800ea5e:	4616      	mov	r6, r2
 800ea60:	46aa      	mov	sl, r5
 800ea62:	462f      	mov	r7, r5
 800ea64:	9502      	str	r5, [sp, #8]
 800ea66:	68a2      	ldr	r2, [r4, #8]
 800ea68:	b15a      	cbz	r2, 800ea82 <_scanf_float+0x66>
 800ea6a:	f8d9 3000 	ldr.w	r3, [r9]
 800ea6e:	781b      	ldrb	r3, [r3, #0]
 800ea70:	2b4e      	cmp	r3, #78	@ 0x4e
 800ea72:	d863      	bhi.n	800eb3c <_scanf_float+0x120>
 800ea74:	2b40      	cmp	r3, #64	@ 0x40
 800ea76:	d83b      	bhi.n	800eaf0 <_scanf_float+0xd4>
 800ea78:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ea7c:	b2c8      	uxtb	r0, r1
 800ea7e:	280e      	cmp	r0, #14
 800ea80:	d939      	bls.n	800eaf6 <_scanf_float+0xda>
 800ea82:	b11f      	cbz	r7, 800ea8c <_scanf_float+0x70>
 800ea84:	6823      	ldr	r3, [r4, #0]
 800ea86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ea8a:	6023      	str	r3, [r4, #0]
 800ea8c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ea90:	f1ba 0f01 	cmp.w	sl, #1
 800ea94:	f200 8114 	bhi.w	800ecc0 <_scanf_float+0x2a4>
 800ea98:	9b01      	ldr	r3, [sp, #4]
 800ea9a:	429e      	cmp	r6, r3
 800ea9c:	f200 8105 	bhi.w	800ecaa <_scanf_float+0x28e>
 800eaa0:	2001      	movs	r0, #1
 800eaa2:	b007      	add	sp, #28
 800eaa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaa8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800eaac:	2a0d      	cmp	r2, #13
 800eaae:	d8e8      	bhi.n	800ea82 <_scanf_float+0x66>
 800eab0:	a101      	add	r1, pc, #4	@ (adr r1, 800eab8 <_scanf_float+0x9c>)
 800eab2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800eab6:	bf00      	nop
 800eab8:	0800ec01 	.word	0x0800ec01
 800eabc:	0800ea83 	.word	0x0800ea83
 800eac0:	0800ea83 	.word	0x0800ea83
 800eac4:	0800ea83 	.word	0x0800ea83
 800eac8:	0800ec5d 	.word	0x0800ec5d
 800eacc:	0800ec37 	.word	0x0800ec37
 800ead0:	0800ea83 	.word	0x0800ea83
 800ead4:	0800ea83 	.word	0x0800ea83
 800ead8:	0800ec0f 	.word	0x0800ec0f
 800eadc:	0800ea83 	.word	0x0800ea83
 800eae0:	0800ea83 	.word	0x0800ea83
 800eae4:	0800ea83 	.word	0x0800ea83
 800eae8:	0800ea83 	.word	0x0800ea83
 800eaec:	0800ebcb 	.word	0x0800ebcb
 800eaf0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800eaf4:	e7da      	b.n	800eaac <_scanf_float+0x90>
 800eaf6:	290e      	cmp	r1, #14
 800eaf8:	d8c3      	bhi.n	800ea82 <_scanf_float+0x66>
 800eafa:	a001      	add	r0, pc, #4	@ (adr r0, 800eb00 <_scanf_float+0xe4>)
 800eafc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800eb00:	0800ebbb 	.word	0x0800ebbb
 800eb04:	0800ea83 	.word	0x0800ea83
 800eb08:	0800ebbb 	.word	0x0800ebbb
 800eb0c:	0800ec4b 	.word	0x0800ec4b
 800eb10:	0800ea83 	.word	0x0800ea83
 800eb14:	0800eb5d 	.word	0x0800eb5d
 800eb18:	0800eba1 	.word	0x0800eba1
 800eb1c:	0800eba1 	.word	0x0800eba1
 800eb20:	0800eba1 	.word	0x0800eba1
 800eb24:	0800eba1 	.word	0x0800eba1
 800eb28:	0800eba1 	.word	0x0800eba1
 800eb2c:	0800eba1 	.word	0x0800eba1
 800eb30:	0800eba1 	.word	0x0800eba1
 800eb34:	0800eba1 	.word	0x0800eba1
 800eb38:	0800eba1 	.word	0x0800eba1
 800eb3c:	2b6e      	cmp	r3, #110	@ 0x6e
 800eb3e:	d809      	bhi.n	800eb54 <_scanf_float+0x138>
 800eb40:	2b60      	cmp	r3, #96	@ 0x60
 800eb42:	d8b1      	bhi.n	800eaa8 <_scanf_float+0x8c>
 800eb44:	2b54      	cmp	r3, #84	@ 0x54
 800eb46:	d07b      	beq.n	800ec40 <_scanf_float+0x224>
 800eb48:	2b59      	cmp	r3, #89	@ 0x59
 800eb4a:	d19a      	bne.n	800ea82 <_scanf_float+0x66>
 800eb4c:	2d07      	cmp	r5, #7
 800eb4e:	d198      	bne.n	800ea82 <_scanf_float+0x66>
 800eb50:	2508      	movs	r5, #8
 800eb52:	e02f      	b.n	800ebb4 <_scanf_float+0x198>
 800eb54:	2b74      	cmp	r3, #116	@ 0x74
 800eb56:	d073      	beq.n	800ec40 <_scanf_float+0x224>
 800eb58:	2b79      	cmp	r3, #121	@ 0x79
 800eb5a:	e7f6      	b.n	800eb4a <_scanf_float+0x12e>
 800eb5c:	6821      	ldr	r1, [r4, #0]
 800eb5e:	05c8      	lsls	r0, r1, #23
 800eb60:	d51e      	bpl.n	800eba0 <_scanf_float+0x184>
 800eb62:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800eb66:	6021      	str	r1, [r4, #0]
 800eb68:	3701      	adds	r7, #1
 800eb6a:	f1bb 0f00 	cmp.w	fp, #0
 800eb6e:	d003      	beq.n	800eb78 <_scanf_float+0x15c>
 800eb70:	3201      	adds	r2, #1
 800eb72:	f10b 3bff 	add.w	fp, fp, #4294967295
 800eb76:	60a2      	str	r2, [r4, #8]
 800eb78:	68a3      	ldr	r3, [r4, #8]
 800eb7a:	3b01      	subs	r3, #1
 800eb7c:	60a3      	str	r3, [r4, #8]
 800eb7e:	6923      	ldr	r3, [r4, #16]
 800eb80:	3301      	adds	r3, #1
 800eb82:	6123      	str	r3, [r4, #16]
 800eb84:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800eb88:	3b01      	subs	r3, #1
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	f8c9 3004 	str.w	r3, [r9, #4]
 800eb90:	f340 8082 	ble.w	800ec98 <_scanf_float+0x27c>
 800eb94:	f8d9 3000 	ldr.w	r3, [r9]
 800eb98:	3301      	adds	r3, #1
 800eb9a:	f8c9 3000 	str.w	r3, [r9]
 800eb9e:	e762      	b.n	800ea66 <_scanf_float+0x4a>
 800eba0:	eb1a 0105 	adds.w	r1, sl, r5
 800eba4:	f47f af6d 	bne.w	800ea82 <_scanf_float+0x66>
 800eba8:	6822      	ldr	r2, [r4, #0]
 800ebaa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ebae:	6022      	str	r2, [r4, #0]
 800ebb0:	460d      	mov	r5, r1
 800ebb2:	468a      	mov	sl, r1
 800ebb4:	f806 3b01 	strb.w	r3, [r6], #1
 800ebb8:	e7de      	b.n	800eb78 <_scanf_float+0x15c>
 800ebba:	6822      	ldr	r2, [r4, #0]
 800ebbc:	0610      	lsls	r0, r2, #24
 800ebbe:	f57f af60 	bpl.w	800ea82 <_scanf_float+0x66>
 800ebc2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ebc6:	6022      	str	r2, [r4, #0]
 800ebc8:	e7f4      	b.n	800ebb4 <_scanf_float+0x198>
 800ebca:	f1ba 0f00 	cmp.w	sl, #0
 800ebce:	d10c      	bne.n	800ebea <_scanf_float+0x1ce>
 800ebd0:	b977      	cbnz	r7, 800ebf0 <_scanf_float+0x1d4>
 800ebd2:	6822      	ldr	r2, [r4, #0]
 800ebd4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ebd8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ebdc:	d108      	bne.n	800ebf0 <_scanf_float+0x1d4>
 800ebde:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ebe2:	6022      	str	r2, [r4, #0]
 800ebe4:	f04f 0a01 	mov.w	sl, #1
 800ebe8:	e7e4      	b.n	800ebb4 <_scanf_float+0x198>
 800ebea:	f1ba 0f02 	cmp.w	sl, #2
 800ebee:	d050      	beq.n	800ec92 <_scanf_float+0x276>
 800ebf0:	2d01      	cmp	r5, #1
 800ebf2:	d002      	beq.n	800ebfa <_scanf_float+0x1de>
 800ebf4:	2d04      	cmp	r5, #4
 800ebf6:	f47f af44 	bne.w	800ea82 <_scanf_float+0x66>
 800ebfa:	3501      	adds	r5, #1
 800ebfc:	b2ed      	uxtb	r5, r5
 800ebfe:	e7d9      	b.n	800ebb4 <_scanf_float+0x198>
 800ec00:	f1ba 0f01 	cmp.w	sl, #1
 800ec04:	f47f af3d 	bne.w	800ea82 <_scanf_float+0x66>
 800ec08:	f04f 0a02 	mov.w	sl, #2
 800ec0c:	e7d2      	b.n	800ebb4 <_scanf_float+0x198>
 800ec0e:	b975      	cbnz	r5, 800ec2e <_scanf_float+0x212>
 800ec10:	2f00      	cmp	r7, #0
 800ec12:	f47f af37 	bne.w	800ea84 <_scanf_float+0x68>
 800ec16:	6822      	ldr	r2, [r4, #0]
 800ec18:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ec1c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ec20:	f040 8103 	bne.w	800ee2a <_scanf_float+0x40e>
 800ec24:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ec28:	6022      	str	r2, [r4, #0]
 800ec2a:	2501      	movs	r5, #1
 800ec2c:	e7c2      	b.n	800ebb4 <_scanf_float+0x198>
 800ec2e:	2d03      	cmp	r5, #3
 800ec30:	d0e3      	beq.n	800ebfa <_scanf_float+0x1de>
 800ec32:	2d05      	cmp	r5, #5
 800ec34:	e7df      	b.n	800ebf6 <_scanf_float+0x1da>
 800ec36:	2d02      	cmp	r5, #2
 800ec38:	f47f af23 	bne.w	800ea82 <_scanf_float+0x66>
 800ec3c:	2503      	movs	r5, #3
 800ec3e:	e7b9      	b.n	800ebb4 <_scanf_float+0x198>
 800ec40:	2d06      	cmp	r5, #6
 800ec42:	f47f af1e 	bne.w	800ea82 <_scanf_float+0x66>
 800ec46:	2507      	movs	r5, #7
 800ec48:	e7b4      	b.n	800ebb4 <_scanf_float+0x198>
 800ec4a:	6822      	ldr	r2, [r4, #0]
 800ec4c:	0591      	lsls	r1, r2, #22
 800ec4e:	f57f af18 	bpl.w	800ea82 <_scanf_float+0x66>
 800ec52:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ec56:	6022      	str	r2, [r4, #0]
 800ec58:	9702      	str	r7, [sp, #8]
 800ec5a:	e7ab      	b.n	800ebb4 <_scanf_float+0x198>
 800ec5c:	6822      	ldr	r2, [r4, #0]
 800ec5e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ec62:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ec66:	d005      	beq.n	800ec74 <_scanf_float+0x258>
 800ec68:	0550      	lsls	r0, r2, #21
 800ec6a:	f57f af0a 	bpl.w	800ea82 <_scanf_float+0x66>
 800ec6e:	2f00      	cmp	r7, #0
 800ec70:	f000 80db 	beq.w	800ee2a <_scanf_float+0x40e>
 800ec74:	0591      	lsls	r1, r2, #22
 800ec76:	bf58      	it	pl
 800ec78:	9902      	ldrpl	r1, [sp, #8]
 800ec7a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ec7e:	bf58      	it	pl
 800ec80:	1a79      	subpl	r1, r7, r1
 800ec82:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ec86:	bf58      	it	pl
 800ec88:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ec8c:	6022      	str	r2, [r4, #0]
 800ec8e:	2700      	movs	r7, #0
 800ec90:	e790      	b.n	800ebb4 <_scanf_float+0x198>
 800ec92:	f04f 0a03 	mov.w	sl, #3
 800ec96:	e78d      	b.n	800ebb4 <_scanf_float+0x198>
 800ec98:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ec9c:	4649      	mov	r1, r9
 800ec9e:	4640      	mov	r0, r8
 800eca0:	4798      	blx	r3
 800eca2:	2800      	cmp	r0, #0
 800eca4:	f43f aedf 	beq.w	800ea66 <_scanf_float+0x4a>
 800eca8:	e6eb      	b.n	800ea82 <_scanf_float+0x66>
 800ecaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ecae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ecb2:	464a      	mov	r2, r9
 800ecb4:	4640      	mov	r0, r8
 800ecb6:	4798      	blx	r3
 800ecb8:	6923      	ldr	r3, [r4, #16]
 800ecba:	3b01      	subs	r3, #1
 800ecbc:	6123      	str	r3, [r4, #16]
 800ecbe:	e6eb      	b.n	800ea98 <_scanf_float+0x7c>
 800ecc0:	1e6b      	subs	r3, r5, #1
 800ecc2:	2b06      	cmp	r3, #6
 800ecc4:	d824      	bhi.n	800ed10 <_scanf_float+0x2f4>
 800ecc6:	2d02      	cmp	r5, #2
 800ecc8:	d836      	bhi.n	800ed38 <_scanf_float+0x31c>
 800ecca:	9b01      	ldr	r3, [sp, #4]
 800eccc:	429e      	cmp	r6, r3
 800ecce:	f67f aee7 	bls.w	800eaa0 <_scanf_float+0x84>
 800ecd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ecd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ecda:	464a      	mov	r2, r9
 800ecdc:	4640      	mov	r0, r8
 800ecde:	4798      	blx	r3
 800ece0:	6923      	ldr	r3, [r4, #16]
 800ece2:	3b01      	subs	r3, #1
 800ece4:	6123      	str	r3, [r4, #16]
 800ece6:	e7f0      	b.n	800ecca <_scanf_float+0x2ae>
 800ece8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ecec:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ecf0:	464a      	mov	r2, r9
 800ecf2:	4640      	mov	r0, r8
 800ecf4:	4798      	blx	r3
 800ecf6:	6923      	ldr	r3, [r4, #16]
 800ecf8:	3b01      	subs	r3, #1
 800ecfa:	6123      	str	r3, [r4, #16]
 800ecfc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ed00:	fa5f fa8a 	uxtb.w	sl, sl
 800ed04:	f1ba 0f02 	cmp.w	sl, #2
 800ed08:	d1ee      	bne.n	800ece8 <_scanf_float+0x2cc>
 800ed0a:	3d03      	subs	r5, #3
 800ed0c:	b2ed      	uxtb	r5, r5
 800ed0e:	1b76      	subs	r6, r6, r5
 800ed10:	6823      	ldr	r3, [r4, #0]
 800ed12:	05da      	lsls	r2, r3, #23
 800ed14:	d530      	bpl.n	800ed78 <_scanf_float+0x35c>
 800ed16:	055b      	lsls	r3, r3, #21
 800ed18:	d511      	bpl.n	800ed3e <_scanf_float+0x322>
 800ed1a:	9b01      	ldr	r3, [sp, #4]
 800ed1c:	429e      	cmp	r6, r3
 800ed1e:	f67f aebf 	bls.w	800eaa0 <_scanf_float+0x84>
 800ed22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ed26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ed2a:	464a      	mov	r2, r9
 800ed2c:	4640      	mov	r0, r8
 800ed2e:	4798      	blx	r3
 800ed30:	6923      	ldr	r3, [r4, #16]
 800ed32:	3b01      	subs	r3, #1
 800ed34:	6123      	str	r3, [r4, #16]
 800ed36:	e7f0      	b.n	800ed1a <_scanf_float+0x2fe>
 800ed38:	46aa      	mov	sl, r5
 800ed3a:	46b3      	mov	fp, r6
 800ed3c:	e7de      	b.n	800ecfc <_scanf_float+0x2e0>
 800ed3e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ed42:	6923      	ldr	r3, [r4, #16]
 800ed44:	2965      	cmp	r1, #101	@ 0x65
 800ed46:	f103 33ff 	add.w	r3, r3, #4294967295
 800ed4a:	f106 35ff 	add.w	r5, r6, #4294967295
 800ed4e:	6123      	str	r3, [r4, #16]
 800ed50:	d00c      	beq.n	800ed6c <_scanf_float+0x350>
 800ed52:	2945      	cmp	r1, #69	@ 0x45
 800ed54:	d00a      	beq.n	800ed6c <_scanf_float+0x350>
 800ed56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ed5a:	464a      	mov	r2, r9
 800ed5c:	4640      	mov	r0, r8
 800ed5e:	4798      	blx	r3
 800ed60:	6923      	ldr	r3, [r4, #16]
 800ed62:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ed66:	3b01      	subs	r3, #1
 800ed68:	1eb5      	subs	r5, r6, #2
 800ed6a:	6123      	str	r3, [r4, #16]
 800ed6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ed70:	464a      	mov	r2, r9
 800ed72:	4640      	mov	r0, r8
 800ed74:	4798      	blx	r3
 800ed76:	462e      	mov	r6, r5
 800ed78:	6822      	ldr	r2, [r4, #0]
 800ed7a:	f012 0210 	ands.w	r2, r2, #16
 800ed7e:	d001      	beq.n	800ed84 <_scanf_float+0x368>
 800ed80:	2000      	movs	r0, #0
 800ed82:	e68e      	b.n	800eaa2 <_scanf_float+0x86>
 800ed84:	7032      	strb	r2, [r6, #0]
 800ed86:	6823      	ldr	r3, [r4, #0]
 800ed88:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ed8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ed90:	d125      	bne.n	800edde <_scanf_float+0x3c2>
 800ed92:	9b02      	ldr	r3, [sp, #8]
 800ed94:	429f      	cmp	r7, r3
 800ed96:	d00a      	beq.n	800edae <_scanf_float+0x392>
 800ed98:	1bda      	subs	r2, r3, r7
 800ed9a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ed9e:	429e      	cmp	r6, r3
 800eda0:	bf28      	it	cs
 800eda2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800eda6:	4922      	ldr	r1, [pc, #136]	@ (800ee30 <_scanf_float+0x414>)
 800eda8:	4630      	mov	r0, r6
 800edaa:	f000 f93d 	bl	800f028 <siprintf>
 800edae:	9901      	ldr	r1, [sp, #4]
 800edb0:	2200      	movs	r2, #0
 800edb2:	4640      	mov	r0, r8
 800edb4:	f7ff f944 	bl	800e040 <_strtod_r>
 800edb8:	9b03      	ldr	r3, [sp, #12]
 800edba:	6821      	ldr	r1, [r4, #0]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	f011 0f02 	tst.w	r1, #2
 800edc2:	ec57 6b10 	vmov	r6, r7, d0
 800edc6:	f103 0204 	add.w	r2, r3, #4
 800edca:	d015      	beq.n	800edf8 <_scanf_float+0x3dc>
 800edcc:	9903      	ldr	r1, [sp, #12]
 800edce:	600a      	str	r2, [r1, #0]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	e9c3 6700 	strd	r6, r7, [r3]
 800edd6:	68e3      	ldr	r3, [r4, #12]
 800edd8:	3301      	adds	r3, #1
 800edda:	60e3      	str	r3, [r4, #12]
 800eddc:	e7d0      	b.n	800ed80 <_scanf_float+0x364>
 800edde:	9b04      	ldr	r3, [sp, #16]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d0e4      	beq.n	800edae <_scanf_float+0x392>
 800ede4:	9905      	ldr	r1, [sp, #20]
 800ede6:	230a      	movs	r3, #10
 800ede8:	3101      	adds	r1, #1
 800edea:	4640      	mov	r0, r8
 800edec:	f7ff f9b4 	bl	800e158 <_strtol_r>
 800edf0:	9b04      	ldr	r3, [sp, #16]
 800edf2:	9e05      	ldr	r6, [sp, #20]
 800edf4:	1ac2      	subs	r2, r0, r3
 800edf6:	e7d0      	b.n	800ed9a <_scanf_float+0x37e>
 800edf8:	f011 0f04 	tst.w	r1, #4
 800edfc:	9903      	ldr	r1, [sp, #12]
 800edfe:	600a      	str	r2, [r1, #0]
 800ee00:	d1e6      	bne.n	800edd0 <_scanf_float+0x3b4>
 800ee02:	681d      	ldr	r5, [r3, #0]
 800ee04:	4632      	mov	r2, r6
 800ee06:	463b      	mov	r3, r7
 800ee08:	4630      	mov	r0, r6
 800ee0a:	4639      	mov	r1, r7
 800ee0c:	f7f1 fe96 	bl	8000b3c <__aeabi_dcmpun>
 800ee10:	b128      	cbz	r0, 800ee1e <_scanf_float+0x402>
 800ee12:	4808      	ldr	r0, [pc, #32]	@ (800ee34 <_scanf_float+0x418>)
 800ee14:	f000 fb94 	bl	800f540 <nanf>
 800ee18:	ed85 0a00 	vstr	s0, [r5]
 800ee1c:	e7db      	b.n	800edd6 <_scanf_float+0x3ba>
 800ee1e:	4630      	mov	r0, r6
 800ee20:	4639      	mov	r1, r7
 800ee22:	f7f1 fee9 	bl	8000bf8 <__aeabi_d2f>
 800ee26:	6028      	str	r0, [r5, #0]
 800ee28:	e7d5      	b.n	800edd6 <_scanf_float+0x3ba>
 800ee2a:	2700      	movs	r7, #0
 800ee2c:	e62e      	b.n	800ea8c <_scanf_float+0x70>
 800ee2e:	bf00      	nop
 800ee30:	080122a6 	.word	0x080122a6
 800ee34:	0801235f 	.word	0x0801235f

0800ee38 <std>:
 800ee38:	2300      	movs	r3, #0
 800ee3a:	b510      	push	{r4, lr}
 800ee3c:	4604      	mov	r4, r0
 800ee3e:	e9c0 3300 	strd	r3, r3, [r0]
 800ee42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ee46:	6083      	str	r3, [r0, #8]
 800ee48:	8181      	strh	r1, [r0, #12]
 800ee4a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ee4c:	81c2      	strh	r2, [r0, #14]
 800ee4e:	6183      	str	r3, [r0, #24]
 800ee50:	4619      	mov	r1, r3
 800ee52:	2208      	movs	r2, #8
 800ee54:	305c      	adds	r0, #92	@ 0x5c
 800ee56:	f000 f9e1 	bl	800f21c <memset>
 800ee5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ee90 <std+0x58>)
 800ee5c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ee5e:	4b0d      	ldr	r3, [pc, #52]	@ (800ee94 <std+0x5c>)
 800ee60:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ee62:	4b0d      	ldr	r3, [pc, #52]	@ (800ee98 <std+0x60>)
 800ee64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ee66:	4b0d      	ldr	r3, [pc, #52]	@ (800ee9c <std+0x64>)
 800ee68:	6323      	str	r3, [r4, #48]	@ 0x30
 800ee6a:	4b0d      	ldr	r3, [pc, #52]	@ (800eea0 <std+0x68>)
 800ee6c:	6224      	str	r4, [r4, #32]
 800ee6e:	429c      	cmp	r4, r3
 800ee70:	d006      	beq.n	800ee80 <std+0x48>
 800ee72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ee76:	4294      	cmp	r4, r2
 800ee78:	d002      	beq.n	800ee80 <std+0x48>
 800ee7a:	33d0      	adds	r3, #208	@ 0xd0
 800ee7c:	429c      	cmp	r4, r3
 800ee7e:	d105      	bne.n	800ee8c <std+0x54>
 800ee80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ee84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee88:	f000 bb40 	b.w	800f50c <__retarget_lock_init_recursive>
 800ee8c:	bd10      	pop	{r4, pc}
 800ee8e:	bf00      	nop
 800ee90:	0800f06d 	.word	0x0800f06d
 800ee94:	0800f08f 	.word	0x0800f08f
 800ee98:	0800f0c7 	.word	0x0800f0c7
 800ee9c:	0800f0eb 	.word	0x0800f0eb
 800eea0:	20005584 	.word	0x20005584

0800eea4 <stdio_exit_handler>:
 800eea4:	4a02      	ldr	r2, [pc, #8]	@ (800eeb0 <stdio_exit_handler+0xc>)
 800eea6:	4903      	ldr	r1, [pc, #12]	@ (800eeb4 <stdio_exit_handler+0x10>)
 800eea8:	4803      	ldr	r0, [pc, #12]	@ (800eeb8 <stdio_exit_handler+0x14>)
 800eeaa:	f000 b869 	b.w	800ef80 <_fwalk_sglue>
 800eeae:	bf00      	nop
 800eeb0:	20000014 	.word	0x20000014
 800eeb4:	0801190d 	.word	0x0801190d
 800eeb8:	20000190 	.word	0x20000190

0800eebc <cleanup_stdio>:
 800eebc:	6841      	ldr	r1, [r0, #4]
 800eebe:	4b0c      	ldr	r3, [pc, #48]	@ (800eef0 <cleanup_stdio+0x34>)
 800eec0:	4299      	cmp	r1, r3
 800eec2:	b510      	push	{r4, lr}
 800eec4:	4604      	mov	r4, r0
 800eec6:	d001      	beq.n	800eecc <cleanup_stdio+0x10>
 800eec8:	f002 fd20 	bl	801190c <_fflush_r>
 800eecc:	68a1      	ldr	r1, [r4, #8]
 800eece:	4b09      	ldr	r3, [pc, #36]	@ (800eef4 <cleanup_stdio+0x38>)
 800eed0:	4299      	cmp	r1, r3
 800eed2:	d002      	beq.n	800eeda <cleanup_stdio+0x1e>
 800eed4:	4620      	mov	r0, r4
 800eed6:	f002 fd19 	bl	801190c <_fflush_r>
 800eeda:	68e1      	ldr	r1, [r4, #12]
 800eedc:	4b06      	ldr	r3, [pc, #24]	@ (800eef8 <cleanup_stdio+0x3c>)
 800eede:	4299      	cmp	r1, r3
 800eee0:	d004      	beq.n	800eeec <cleanup_stdio+0x30>
 800eee2:	4620      	mov	r0, r4
 800eee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eee8:	f002 bd10 	b.w	801190c <_fflush_r>
 800eeec:	bd10      	pop	{r4, pc}
 800eeee:	bf00      	nop
 800eef0:	20005584 	.word	0x20005584
 800eef4:	200055ec 	.word	0x200055ec
 800eef8:	20005654 	.word	0x20005654

0800eefc <global_stdio_init.part.0>:
 800eefc:	b510      	push	{r4, lr}
 800eefe:	4b0b      	ldr	r3, [pc, #44]	@ (800ef2c <global_stdio_init.part.0+0x30>)
 800ef00:	4c0b      	ldr	r4, [pc, #44]	@ (800ef30 <global_stdio_init.part.0+0x34>)
 800ef02:	4a0c      	ldr	r2, [pc, #48]	@ (800ef34 <global_stdio_init.part.0+0x38>)
 800ef04:	601a      	str	r2, [r3, #0]
 800ef06:	4620      	mov	r0, r4
 800ef08:	2200      	movs	r2, #0
 800ef0a:	2104      	movs	r1, #4
 800ef0c:	f7ff ff94 	bl	800ee38 <std>
 800ef10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ef14:	2201      	movs	r2, #1
 800ef16:	2109      	movs	r1, #9
 800ef18:	f7ff ff8e 	bl	800ee38 <std>
 800ef1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ef20:	2202      	movs	r2, #2
 800ef22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef26:	2112      	movs	r1, #18
 800ef28:	f7ff bf86 	b.w	800ee38 <std>
 800ef2c:	200056bc 	.word	0x200056bc
 800ef30:	20005584 	.word	0x20005584
 800ef34:	0800eea5 	.word	0x0800eea5

0800ef38 <__sfp_lock_acquire>:
 800ef38:	4801      	ldr	r0, [pc, #4]	@ (800ef40 <__sfp_lock_acquire+0x8>)
 800ef3a:	f000 bae8 	b.w	800f50e <__retarget_lock_acquire_recursive>
 800ef3e:	bf00      	nop
 800ef40:	200056c5 	.word	0x200056c5

0800ef44 <__sfp_lock_release>:
 800ef44:	4801      	ldr	r0, [pc, #4]	@ (800ef4c <__sfp_lock_release+0x8>)
 800ef46:	f000 bae3 	b.w	800f510 <__retarget_lock_release_recursive>
 800ef4a:	bf00      	nop
 800ef4c:	200056c5 	.word	0x200056c5

0800ef50 <__sinit>:
 800ef50:	b510      	push	{r4, lr}
 800ef52:	4604      	mov	r4, r0
 800ef54:	f7ff fff0 	bl	800ef38 <__sfp_lock_acquire>
 800ef58:	6a23      	ldr	r3, [r4, #32]
 800ef5a:	b11b      	cbz	r3, 800ef64 <__sinit+0x14>
 800ef5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef60:	f7ff bff0 	b.w	800ef44 <__sfp_lock_release>
 800ef64:	4b04      	ldr	r3, [pc, #16]	@ (800ef78 <__sinit+0x28>)
 800ef66:	6223      	str	r3, [r4, #32]
 800ef68:	4b04      	ldr	r3, [pc, #16]	@ (800ef7c <__sinit+0x2c>)
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d1f5      	bne.n	800ef5c <__sinit+0xc>
 800ef70:	f7ff ffc4 	bl	800eefc <global_stdio_init.part.0>
 800ef74:	e7f2      	b.n	800ef5c <__sinit+0xc>
 800ef76:	bf00      	nop
 800ef78:	0800eebd 	.word	0x0800eebd
 800ef7c:	200056bc 	.word	0x200056bc

0800ef80 <_fwalk_sglue>:
 800ef80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef84:	4607      	mov	r7, r0
 800ef86:	4688      	mov	r8, r1
 800ef88:	4614      	mov	r4, r2
 800ef8a:	2600      	movs	r6, #0
 800ef8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ef90:	f1b9 0901 	subs.w	r9, r9, #1
 800ef94:	d505      	bpl.n	800efa2 <_fwalk_sglue+0x22>
 800ef96:	6824      	ldr	r4, [r4, #0]
 800ef98:	2c00      	cmp	r4, #0
 800ef9a:	d1f7      	bne.n	800ef8c <_fwalk_sglue+0xc>
 800ef9c:	4630      	mov	r0, r6
 800ef9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efa2:	89ab      	ldrh	r3, [r5, #12]
 800efa4:	2b01      	cmp	r3, #1
 800efa6:	d907      	bls.n	800efb8 <_fwalk_sglue+0x38>
 800efa8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800efac:	3301      	adds	r3, #1
 800efae:	d003      	beq.n	800efb8 <_fwalk_sglue+0x38>
 800efb0:	4629      	mov	r1, r5
 800efb2:	4638      	mov	r0, r7
 800efb4:	47c0      	blx	r8
 800efb6:	4306      	orrs	r6, r0
 800efb8:	3568      	adds	r5, #104	@ 0x68
 800efba:	e7e9      	b.n	800ef90 <_fwalk_sglue+0x10>

0800efbc <sniprintf>:
 800efbc:	b40c      	push	{r2, r3}
 800efbe:	b530      	push	{r4, r5, lr}
 800efc0:	4b18      	ldr	r3, [pc, #96]	@ (800f024 <sniprintf+0x68>)
 800efc2:	1e0c      	subs	r4, r1, #0
 800efc4:	681d      	ldr	r5, [r3, #0]
 800efc6:	b09d      	sub	sp, #116	@ 0x74
 800efc8:	da08      	bge.n	800efdc <sniprintf+0x20>
 800efca:	238b      	movs	r3, #139	@ 0x8b
 800efcc:	602b      	str	r3, [r5, #0]
 800efce:	f04f 30ff 	mov.w	r0, #4294967295
 800efd2:	b01d      	add	sp, #116	@ 0x74
 800efd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800efd8:	b002      	add	sp, #8
 800efda:	4770      	bx	lr
 800efdc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800efe0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800efe4:	f04f 0300 	mov.w	r3, #0
 800efe8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800efea:	bf14      	ite	ne
 800efec:	f104 33ff 	addne.w	r3, r4, #4294967295
 800eff0:	4623      	moveq	r3, r4
 800eff2:	9304      	str	r3, [sp, #16]
 800eff4:	9307      	str	r3, [sp, #28]
 800eff6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800effa:	9002      	str	r0, [sp, #8]
 800effc:	9006      	str	r0, [sp, #24]
 800effe:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f002:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f004:	ab21      	add	r3, sp, #132	@ 0x84
 800f006:	a902      	add	r1, sp, #8
 800f008:	4628      	mov	r0, r5
 800f00a:	9301      	str	r3, [sp, #4]
 800f00c:	f002 f9bc 	bl	8011388 <_svfiprintf_r>
 800f010:	1c43      	adds	r3, r0, #1
 800f012:	bfbc      	itt	lt
 800f014:	238b      	movlt	r3, #139	@ 0x8b
 800f016:	602b      	strlt	r3, [r5, #0]
 800f018:	2c00      	cmp	r4, #0
 800f01a:	d0da      	beq.n	800efd2 <sniprintf+0x16>
 800f01c:	9b02      	ldr	r3, [sp, #8]
 800f01e:	2200      	movs	r2, #0
 800f020:	701a      	strb	r2, [r3, #0]
 800f022:	e7d6      	b.n	800efd2 <sniprintf+0x16>
 800f024:	2000018c 	.word	0x2000018c

0800f028 <siprintf>:
 800f028:	b40e      	push	{r1, r2, r3}
 800f02a:	b510      	push	{r4, lr}
 800f02c:	b09d      	sub	sp, #116	@ 0x74
 800f02e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f030:	9002      	str	r0, [sp, #8]
 800f032:	9006      	str	r0, [sp, #24]
 800f034:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f038:	480a      	ldr	r0, [pc, #40]	@ (800f064 <siprintf+0x3c>)
 800f03a:	9107      	str	r1, [sp, #28]
 800f03c:	9104      	str	r1, [sp, #16]
 800f03e:	490a      	ldr	r1, [pc, #40]	@ (800f068 <siprintf+0x40>)
 800f040:	f853 2b04 	ldr.w	r2, [r3], #4
 800f044:	9105      	str	r1, [sp, #20]
 800f046:	2400      	movs	r4, #0
 800f048:	a902      	add	r1, sp, #8
 800f04a:	6800      	ldr	r0, [r0, #0]
 800f04c:	9301      	str	r3, [sp, #4]
 800f04e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f050:	f002 f99a 	bl	8011388 <_svfiprintf_r>
 800f054:	9b02      	ldr	r3, [sp, #8]
 800f056:	701c      	strb	r4, [r3, #0]
 800f058:	b01d      	add	sp, #116	@ 0x74
 800f05a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f05e:	b003      	add	sp, #12
 800f060:	4770      	bx	lr
 800f062:	bf00      	nop
 800f064:	2000018c 	.word	0x2000018c
 800f068:	ffff0208 	.word	0xffff0208

0800f06c <__sread>:
 800f06c:	b510      	push	{r4, lr}
 800f06e:	460c      	mov	r4, r1
 800f070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f074:	f000 f9ec 	bl	800f450 <_read_r>
 800f078:	2800      	cmp	r0, #0
 800f07a:	bfab      	itete	ge
 800f07c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f07e:	89a3      	ldrhlt	r3, [r4, #12]
 800f080:	181b      	addge	r3, r3, r0
 800f082:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f086:	bfac      	ite	ge
 800f088:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f08a:	81a3      	strhlt	r3, [r4, #12]
 800f08c:	bd10      	pop	{r4, pc}

0800f08e <__swrite>:
 800f08e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f092:	461f      	mov	r7, r3
 800f094:	898b      	ldrh	r3, [r1, #12]
 800f096:	05db      	lsls	r3, r3, #23
 800f098:	4605      	mov	r5, r0
 800f09a:	460c      	mov	r4, r1
 800f09c:	4616      	mov	r6, r2
 800f09e:	d505      	bpl.n	800f0ac <__swrite+0x1e>
 800f0a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0a4:	2302      	movs	r3, #2
 800f0a6:	2200      	movs	r2, #0
 800f0a8:	f000 f9c0 	bl	800f42c <_lseek_r>
 800f0ac:	89a3      	ldrh	r3, [r4, #12]
 800f0ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f0b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f0b6:	81a3      	strh	r3, [r4, #12]
 800f0b8:	4632      	mov	r2, r6
 800f0ba:	463b      	mov	r3, r7
 800f0bc:	4628      	mov	r0, r5
 800f0be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f0c2:	f000 b9e7 	b.w	800f494 <_write_r>

0800f0c6 <__sseek>:
 800f0c6:	b510      	push	{r4, lr}
 800f0c8:	460c      	mov	r4, r1
 800f0ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0ce:	f000 f9ad 	bl	800f42c <_lseek_r>
 800f0d2:	1c43      	adds	r3, r0, #1
 800f0d4:	89a3      	ldrh	r3, [r4, #12]
 800f0d6:	bf15      	itete	ne
 800f0d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f0da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f0de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f0e2:	81a3      	strheq	r3, [r4, #12]
 800f0e4:	bf18      	it	ne
 800f0e6:	81a3      	strhne	r3, [r4, #12]
 800f0e8:	bd10      	pop	{r4, pc}

0800f0ea <__sclose>:
 800f0ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0ee:	f000 b92f 	b.w	800f350 <_close_r>

0800f0f2 <__swbuf_r>:
 800f0f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0f4:	460e      	mov	r6, r1
 800f0f6:	4614      	mov	r4, r2
 800f0f8:	4605      	mov	r5, r0
 800f0fa:	b118      	cbz	r0, 800f104 <__swbuf_r+0x12>
 800f0fc:	6a03      	ldr	r3, [r0, #32]
 800f0fe:	b90b      	cbnz	r3, 800f104 <__swbuf_r+0x12>
 800f100:	f7ff ff26 	bl	800ef50 <__sinit>
 800f104:	69a3      	ldr	r3, [r4, #24]
 800f106:	60a3      	str	r3, [r4, #8]
 800f108:	89a3      	ldrh	r3, [r4, #12]
 800f10a:	071a      	lsls	r2, r3, #28
 800f10c:	d501      	bpl.n	800f112 <__swbuf_r+0x20>
 800f10e:	6923      	ldr	r3, [r4, #16]
 800f110:	b943      	cbnz	r3, 800f124 <__swbuf_r+0x32>
 800f112:	4621      	mov	r1, r4
 800f114:	4628      	mov	r0, r5
 800f116:	f000 f82b 	bl	800f170 <__swsetup_r>
 800f11a:	b118      	cbz	r0, 800f124 <__swbuf_r+0x32>
 800f11c:	f04f 37ff 	mov.w	r7, #4294967295
 800f120:	4638      	mov	r0, r7
 800f122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f124:	6823      	ldr	r3, [r4, #0]
 800f126:	6922      	ldr	r2, [r4, #16]
 800f128:	1a98      	subs	r0, r3, r2
 800f12a:	6963      	ldr	r3, [r4, #20]
 800f12c:	b2f6      	uxtb	r6, r6
 800f12e:	4283      	cmp	r3, r0
 800f130:	4637      	mov	r7, r6
 800f132:	dc05      	bgt.n	800f140 <__swbuf_r+0x4e>
 800f134:	4621      	mov	r1, r4
 800f136:	4628      	mov	r0, r5
 800f138:	f002 fbe8 	bl	801190c <_fflush_r>
 800f13c:	2800      	cmp	r0, #0
 800f13e:	d1ed      	bne.n	800f11c <__swbuf_r+0x2a>
 800f140:	68a3      	ldr	r3, [r4, #8]
 800f142:	3b01      	subs	r3, #1
 800f144:	60a3      	str	r3, [r4, #8]
 800f146:	6823      	ldr	r3, [r4, #0]
 800f148:	1c5a      	adds	r2, r3, #1
 800f14a:	6022      	str	r2, [r4, #0]
 800f14c:	701e      	strb	r6, [r3, #0]
 800f14e:	6962      	ldr	r2, [r4, #20]
 800f150:	1c43      	adds	r3, r0, #1
 800f152:	429a      	cmp	r2, r3
 800f154:	d004      	beq.n	800f160 <__swbuf_r+0x6e>
 800f156:	89a3      	ldrh	r3, [r4, #12]
 800f158:	07db      	lsls	r3, r3, #31
 800f15a:	d5e1      	bpl.n	800f120 <__swbuf_r+0x2e>
 800f15c:	2e0a      	cmp	r6, #10
 800f15e:	d1df      	bne.n	800f120 <__swbuf_r+0x2e>
 800f160:	4621      	mov	r1, r4
 800f162:	4628      	mov	r0, r5
 800f164:	f002 fbd2 	bl	801190c <_fflush_r>
 800f168:	2800      	cmp	r0, #0
 800f16a:	d0d9      	beq.n	800f120 <__swbuf_r+0x2e>
 800f16c:	e7d6      	b.n	800f11c <__swbuf_r+0x2a>
	...

0800f170 <__swsetup_r>:
 800f170:	b538      	push	{r3, r4, r5, lr}
 800f172:	4b29      	ldr	r3, [pc, #164]	@ (800f218 <__swsetup_r+0xa8>)
 800f174:	4605      	mov	r5, r0
 800f176:	6818      	ldr	r0, [r3, #0]
 800f178:	460c      	mov	r4, r1
 800f17a:	b118      	cbz	r0, 800f184 <__swsetup_r+0x14>
 800f17c:	6a03      	ldr	r3, [r0, #32]
 800f17e:	b90b      	cbnz	r3, 800f184 <__swsetup_r+0x14>
 800f180:	f7ff fee6 	bl	800ef50 <__sinit>
 800f184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f188:	0719      	lsls	r1, r3, #28
 800f18a:	d422      	bmi.n	800f1d2 <__swsetup_r+0x62>
 800f18c:	06da      	lsls	r2, r3, #27
 800f18e:	d407      	bmi.n	800f1a0 <__swsetup_r+0x30>
 800f190:	2209      	movs	r2, #9
 800f192:	602a      	str	r2, [r5, #0]
 800f194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f198:	81a3      	strh	r3, [r4, #12]
 800f19a:	f04f 30ff 	mov.w	r0, #4294967295
 800f19e:	e033      	b.n	800f208 <__swsetup_r+0x98>
 800f1a0:	0758      	lsls	r0, r3, #29
 800f1a2:	d512      	bpl.n	800f1ca <__swsetup_r+0x5a>
 800f1a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f1a6:	b141      	cbz	r1, 800f1ba <__swsetup_r+0x4a>
 800f1a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f1ac:	4299      	cmp	r1, r3
 800f1ae:	d002      	beq.n	800f1b6 <__swsetup_r+0x46>
 800f1b0:	4628      	mov	r0, r5
 800f1b2:	f001 f841 	bl	8010238 <_free_r>
 800f1b6:	2300      	movs	r3, #0
 800f1b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800f1ba:	89a3      	ldrh	r3, [r4, #12]
 800f1bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f1c0:	81a3      	strh	r3, [r4, #12]
 800f1c2:	2300      	movs	r3, #0
 800f1c4:	6063      	str	r3, [r4, #4]
 800f1c6:	6923      	ldr	r3, [r4, #16]
 800f1c8:	6023      	str	r3, [r4, #0]
 800f1ca:	89a3      	ldrh	r3, [r4, #12]
 800f1cc:	f043 0308 	orr.w	r3, r3, #8
 800f1d0:	81a3      	strh	r3, [r4, #12]
 800f1d2:	6923      	ldr	r3, [r4, #16]
 800f1d4:	b94b      	cbnz	r3, 800f1ea <__swsetup_r+0x7a>
 800f1d6:	89a3      	ldrh	r3, [r4, #12]
 800f1d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f1dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1e0:	d003      	beq.n	800f1ea <__swsetup_r+0x7a>
 800f1e2:	4621      	mov	r1, r4
 800f1e4:	4628      	mov	r0, r5
 800f1e6:	f002 fbf1 	bl	80119cc <__smakebuf_r>
 800f1ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1ee:	f013 0201 	ands.w	r2, r3, #1
 800f1f2:	d00a      	beq.n	800f20a <__swsetup_r+0x9a>
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	60a2      	str	r2, [r4, #8]
 800f1f8:	6962      	ldr	r2, [r4, #20]
 800f1fa:	4252      	negs	r2, r2
 800f1fc:	61a2      	str	r2, [r4, #24]
 800f1fe:	6922      	ldr	r2, [r4, #16]
 800f200:	b942      	cbnz	r2, 800f214 <__swsetup_r+0xa4>
 800f202:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f206:	d1c5      	bne.n	800f194 <__swsetup_r+0x24>
 800f208:	bd38      	pop	{r3, r4, r5, pc}
 800f20a:	0799      	lsls	r1, r3, #30
 800f20c:	bf58      	it	pl
 800f20e:	6962      	ldrpl	r2, [r4, #20]
 800f210:	60a2      	str	r2, [r4, #8]
 800f212:	e7f4      	b.n	800f1fe <__swsetup_r+0x8e>
 800f214:	2000      	movs	r0, #0
 800f216:	e7f7      	b.n	800f208 <__swsetup_r+0x98>
 800f218:	2000018c 	.word	0x2000018c

0800f21c <memset>:
 800f21c:	4402      	add	r2, r0
 800f21e:	4603      	mov	r3, r0
 800f220:	4293      	cmp	r3, r2
 800f222:	d100      	bne.n	800f226 <memset+0xa>
 800f224:	4770      	bx	lr
 800f226:	f803 1b01 	strb.w	r1, [r3], #1
 800f22a:	e7f9      	b.n	800f220 <memset+0x4>

0800f22c <strchr>:
 800f22c:	b2c9      	uxtb	r1, r1
 800f22e:	4603      	mov	r3, r0
 800f230:	4618      	mov	r0, r3
 800f232:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f236:	b112      	cbz	r2, 800f23e <strchr+0x12>
 800f238:	428a      	cmp	r2, r1
 800f23a:	d1f9      	bne.n	800f230 <strchr+0x4>
 800f23c:	4770      	bx	lr
 800f23e:	2900      	cmp	r1, #0
 800f240:	bf18      	it	ne
 800f242:	2000      	movne	r0, #0
 800f244:	4770      	bx	lr

0800f246 <strncmp>:
 800f246:	b510      	push	{r4, lr}
 800f248:	b16a      	cbz	r2, 800f266 <strncmp+0x20>
 800f24a:	3901      	subs	r1, #1
 800f24c:	1884      	adds	r4, r0, r2
 800f24e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f252:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f256:	429a      	cmp	r2, r3
 800f258:	d103      	bne.n	800f262 <strncmp+0x1c>
 800f25a:	42a0      	cmp	r0, r4
 800f25c:	d001      	beq.n	800f262 <strncmp+0x1c>
 800f25e:	2a00      	cmp	r2, #0
 800f260:	d1f5      	bne.n	800f24e <strncmp+0x8>
 800f262:	1ad0      	subs	r0, r2, r3
 800f264:	bd10      	pop	{r4, pc}
 800f266:	4610      	mov	r0, r2
 800f268:	e7fc      	b.n	800f264 <strncmp+0x1e>

0800f26a <strncpy>:
 800f26a:	b510      	push	{r4, lr}
 800f26c:	3901      	subs	r1, #1
 800f26e:	4603      	mov	r3, r0
 800f270:	b132      	cbz	r2, 800f280 <strncpy+0x16>
 800f272:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f276:	f803 4b01 	strb.w	r4, [r3], #1
 800f27a:	3a01      	subs	r2, #1
 800f27c:	2c00      	cmp	r4, #0
 800f27e:	d1f7      	bne.n	800f270 <strncpy+0x6>
 800f280:	441a      	add	r2, r3
 800f282:	2100      	movs	r1, #0
 800f284:	4293      	cmp	r3, r2
 800f286:	d100      	bne.n	800f28a <strncpy+0x20>
 800f288:	bd10      	pop	{r4, pc}
 800f28a:	f803 1b01 	strb.w	r1, [r3], #1
 800f28e:	e7f9      	b.n	800f284 <strncpy+0x1a>

0800f290 <strtok>:
 800f290:	4b16      	ldr	r3, [pc, #88]	@ (800f2ec <strtok+0x5c>)
 800f292:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f296:	681f      	ldr	r7, [r3, #0]
 800f298:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800f29a:	4605      	mov	r5, r0
 800f29c:	460e      	mov	r6, r1
 800f29e:	b9ec      	cbnz	r4, 800f2dc <strtok+0x4c>
 800f2a0:	2050      	movs	r0, #80	@ 0x50
 800f2a2:	f7fe f815 	bl	800d2d0 <malloc>
 800f2a6:	4602      	mov	r2, r0
 800f2a8:	6478      	str	r0, [r7, #68]	@ 0x44
 800f2aa:	b920      	cbnz	r0, 800f2b6 <strtok+0x26>
 800f2ac:	4b10      	ldr	r3, [pc, #64]	@ (800f2f0 <strtok+0x60>)
 800f2ae:	4811      	ldr	r0, [pc, #68]	@ (800f2f4 <strtok+0x64>)
 800f2b0:	215b      	movs	r1, #91	@ 0x5b
 800f2b2:	f000 f94b 	bl	800f54c <__assert_func>
 800f2b6:	e9c0 4400 	strd	r4, r4, [r0]
 800f2ba:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800f2be:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800f2c2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800f2c6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800f2ca:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800f2ce:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800f2d2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800f2d6:	6184      	str	r4, [r0, #24]
 800f2d8:	7704      	strb	r4, [r0, #28]
 800f2da:	6244      	str	r4, [r0, #36]	@ 0x24
 800f2dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f2de:	4631      	mov	r1, r6
 800f2e0:	4628      	mov	r0, r5
 800f2e2:	2301      	movs	r3, #1
 800f2e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2e8:	f000 b806 	b.w	800f2f8 <__strtok_r>
 800f2ec:	2000018c 	.word	0x2000018c
 800f2f0:	080122ab 	.word	0x080122ab
 800f2f4:	080122c2 	.word	0x080122c2

0800f2f8 <__strtok_r>:
 800f2f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2fa:	4604      	mov	r4, r0
 800f2fc:	b908      	cbnz	r0, 800f302 <__strtok_r+0xa>
 800f2fe:	6814      	ldr	r4, [r2, #0]
 800f300:	b144      	cbz	r4, 800f314 <__strtok_r+0x1c>
 800f302:	4620      	mov	r0, r4
 800f304:	f814 5b01 	ldrb.w	r5, [r4], #1
 800f308:	460f      	mov	r7, r1
 800f30a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800f30e:	b91e      	cbnz	r6, 800f318 <__strtok_r+0x20>
 800f310:	b965      	cbnz	r5, 800f32c <__strtok_r+0x34>
 800f312:	6015      	str	r5, [r2, #0]
 800f314:	2000      	movs	r0, #0
 800f316:	e005      	b.n	800f324 <__strtok_r+0x2c>
 800f318:	42b5      	cmp	r5, r6
 800f31a:	d1f6      	bne.n	800f30a <__strtok_r+0x12>
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d1f0      	bne.n	800f302 <__strtok_r+0xa>
 800f320:	6014      	str	r4, [r2, #0]
 800f322:	7003      	strb	r3, [r0, #0]
 800f324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f326:	461c      	mov	r4, r3
 800f328:	e00c      	b.n	800f344 <__strtok_r+0x4c>
 800f32a:	b91d      	cbnz	r5, 800f334 <__strtok_r+0x3c>
 800f32c:	4627      	mov	r7, r4
 800f32e:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f332:	460e      	mov	r6, r1
 800f334:	f816 5b01 	ldrb.w	r5, [r6], #1
 800f338:	42ab      	cmp	r3, r5
 800f33a:	d1f6      	bne.n	800f32a <__strtok_r+0x32>
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d0f2      	beq.n	800f326 <__strtok_r+0x2e>
 800f340:	2300      	movs	r3, #0
 800f342:	703b      	strb	r3, [r7, #0]
 800f344:	6014      	str	r4, [r2, #0]
 800f346:	e7ed      	b.n	800f324 <__strtok_r+0x2c>

0800f348 <_localeconv_r>:
 800f348:	4800      	ldr	r0, [pc, #0]	@ (800f34c <_localeconv_r+0x4>)
 800f34a:	4770      	bx	lr
 800f34c:	20000110 	.word	0x20000110

0800f350 <_close_r>:
 800f350:	b538      	push	{r3, r4, r5, lr}
 800f352:	4d06      	ldr	r5, [pc, #24]	@ (800f36c <_close_r+0x1c>)
 800f354:	2300      	movs	r3, #0
 800f356:	4604      	mov	r4, r0
 800f358:	4608      	mov	r0, r1
 800f35a:	602b      	str	r3, [r5, #0]
 800f35c:	f7f3 ff6a 	bl	8003234 <_close>
 800f360:	1c43      	adds	r3, r0, #1
 800f362:	d102      	bne.n	800f36a <_close_r+0x1a>
 800f364:	682b      	ldr	r3, [r5, #0]
 800f366:	b103      	cbz	r3, 800f36a <_close_r+0x1a>
 800f368:	6023      	str	r3, [r4, #0]
 800f36a:	bd38      	pop	{r3, r4, r5, pc}
 800f36c:	200056c0 	.word	0x200056c0

0800f370 <_reclaim_reent>:
 800f370:	4b2d      	ldr	r3, [pc, #180]	@ (800f428 <_reclaim_reent+0xb8>)
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	4283      	cmp	r3, r0
 800f376:	b570      	push	{r4, r5, r6, lr}
 800f378:	4604      	mov	r4, r0
 800f37a:	d053      	beq.n	800f424 <_reclaim_reent+0xb4>
 800f37c:	69c3      	ldr	r3, [r0, #28]
 800f37e:	b31b      	cbz	r3, 800f3c8 <_reclaim_reent+0x58>
 800f380:	68db      	ldr	r3, [r3, #12]
 800f382:	b163      	cbz	r3, 800f39e <_reclaim_reent+0x2e>
 800f384:	2500      	movs	r5, #0
 800f386:	69e3      	ldr	r3, [r4, #28]
 800f388:	68db      	ldr	r3, [r3, #12]
 800f38a:	5959      	ldr	r1, [r3, r5]
 800f38c:	b9b1      	cbnz	r1, 800f3bc <_reclaim_reent+0x4c>
 800f38e:	3504      	adds	r5, #4
 800f390:	2d80      	cmp	r5, #128	@ 0x80
 800f392:	d1f8      	bne.n	800f386 <_reclaim_reent+0x16>
 800f394:	69e3      	ldr	r3, [r4, #28]
 800f396:	4620      	mov	r0, r4
 800f398:	68d9      	ldr	r1, [r3, #12]
 800f39a:	f000 ff4d 	bl	8010238 <_free_r>
 800f39e:	69e3      	ldr	r3, [r4, #28]
 800f3a0:	6819      	ldr	r1, [r3, #0]
 800f3a2:	b111      	cbz	r1, 800f3aa <_reclaim_reent+0x3a>
 800f3a4:	4620      	mov	r0, r4
 800f3a6:	f000 ff47 	bl	8010238 <_free_r>
 800f3aa:	69e3      	ldr	r3, [r4, #28]
 800f3ac:	689d      	ldr	r5, [r3, #8]
 800f3ae:	b15d      	cbz	r5, 800f3c8 <_reclaim_reent+0x58>
 800f3b0:	4629      	mov	r1, r5
 800f3b2:	4620      	mov	r0, r4
 800f3b4:	682d      	ldr	r5, [r5, #0]
 800f3b6:	f000 ff3f 	bl	8010238 <_free_r>
 800f3ba:	e7f8      	b.n	800f3ae <_reclaim_reent+0x3e>
 800f3bc:	680e      	ldr	r6, [r1, #0]
 800f3be:	4620      	mov	r0, r4
 800f3c0:	f000 ff3a 	bl	8010238 <_free_r>
 800f3c4:	4631      	mov	r1, r6
 800f3c6:	e7e1      	b.n	800f38c <_reclaim_reent+0x1c>
 800f3c8:	6961      	ldr	r1, [r4, #20]
 800f3ca:	b111      	cbz	r1, 800f3d2 <_reclaim_reent+0x62>
 800f3cc:	4620      	mov	r0, r4
 800f3ce:	f000 ff33 	bl	8010238 <_free_r>
 800f3d2:	69e1      	ldr	r1, [r4, #28]
 800f3d4:	b111      	cbz	r1, 800f3dc <_reclaim_reent+0x6c>
 800f3d6:	4620      	mov	r0, r4
 800f3d8:	f000 ff2e 	bl	8010238 <_free_r>
 800f3dc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800f3de:	b111      	cbz	r1, 800f3e6 <_reclaim_reent+0x76>
 800f3e0:	4620      	mov	r0, r4
 800f3e2:	f000 ff29 	bl	8010238 <_free_r>
 800f3e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f3e8:	b111      	cbz	r1, 800f3f0 <_reclaim_reent+0x80>
 800f3ea:	4620      	mov	r0, r4
 800f3ec:	f000 ff24 	bl	8010238 <_free_r>
 800f3f0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800f3f2:	b111      	cbz	r1, 800f3fa <_reclaim_reent+0x8a>
 800f3f4:	4620      	mov	r0, r4
 800f3f6:	f000 ff1f 	bl	8010238 <_free_r>
 800f3fa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800f3fc:	b111      	cbz	r1, 800f404 <_reclaim_reent+0x94>
 800f3fe:	4620      	mov	r0, r4
 800f400:	f000 ff1a 	bl	8010238 <_free_r>
 800f404:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800f406:	b111      	cbz	r1, 800f40e <_reclaim_reent+0x9e>
 800f408:	4620      	mov	r0, r4
 800f40a:	f000 ff15 	bl	8010238 <_free_r>
 800f40e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f410:	b111      	cbz	r1, 800f418 <_reclaim_reent+0xa8>
 800f412:	4620      	mov	r0, r4
 800f414:	f000 ff10 	bl	8010238 <_free_r>
 800f418:	6a23      	ldr	r3, [r4, #32]
 800f41a:	b11b      	cbz	r3, 800f424 <_reclaim_reent+0xb4>
 800f41c:	4620      	mov	r0, r4
 800f41e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f422:	4718      	bx	r3
 800f424:	bd70      	pop	{r4, r5, r6, pc}
 800f426:	bf00      	nop
 800f428:	2000018c 	.word	0x2000018c

0800f42c <_lseek_r>:
 800f42c:	b538      	push	{r3, r4, r5, lr}
 800f42e:	4d07      	ldr	r5, [pc, #28]	@ (800f44c <_lseek_r+0x20>)
 800f430:	4604      	mov	r4, r0
 800f432:	4608      	mov	r0, r1
 800f434:	4611      	mov	r1, r2
 800f436:	2200      	movs	r2, #0
 800f438:	602a      	str	r2, [r5, #0]
 800f43a:	461a      	mov	r2, r3
 800f43c:	f7f3 ff21 	bl	8003282 <_lseek>
 800f440:	1c43      	adds	r3, r0, #1
 800f442:	d102      	bne.n	800f44a <_lseek_r+0x1e>
 800f444:	682b      	ldr	r3, [r5, #0]
 800f446:	b103      	cbz	r3, 800f44a <_lseek_r+0x1e>
 800f448:	6023      	str	r3, [r4, #0]
 800f44a:	bd38      	pop	{r3, r4, r5, pc}
 800f44c:	200056c0 	.word	0x200056c0

0800f450 <_read_r>:
 800f450:	b538      	push	{r3, r4, r5, lr}
 800f452:	4d07      	ldr	r5, [pc, #28]	@ (800f470 <_read_r+0x20>)
 800f454:	4604      	mov	r4, r0
 800f456:	4608      	mov	r0, r1
 800f458:	4611      	mov	r1, r2
 800f45a:	2200      	movs	r2, #0
 800f45c:	602a      	str	r2, [r5, #0]
 800f45e:	461a      	mov	r2, r3
 800f460:	f7f3 feaf 	bl	80031c2 <_read>
 800f464:	1c43      	adds	r3, r0, #1
 800f466:	d102      	bne.n	800f46e <_read_r+0x1e>
 800f468:	682b      	ldr	r3, [r5, #0]
 800f46a:	b103      	cbz	r3, 800f46e <_read_r+0x1e>
 800f46c:	6023      	str	r3, [r4, #0]
 800f46e:	bd38      	pop	{r3, r4, r5, pc}
 800f470:	200056c0 	.word	0x200056c0

0800f474 <_sbrk_r>:
 800f474:	b538      	push	{r3, r4, r5, lr}
 800f476:	4d06      	ldr	r5, [pc, #24]	@ (800f490 <_sbrk_r+0x1c>)
 800f478:	2300      	movs	r3, #0
 800f47a:	4604      	mov	r4, r0
 800f47c:	4608      	mov	r0, r1
 800f47e:	602b      	str	r3, [r5, #0]
 800f480:	f7f3 ff0c 	bl	800329c <_sbrk>
 800f484:	1c43      	adds	r3, r0, #1
 800f486:	d102      	bne.n	800f48e <_sbrk_r+0x1a>
 800f488:	682b      	ldr	r3, [r5, #0]
 800f48a:	b103      	cbz	r3, 800f48e <_sbrk_r+0x1a>
 800f48c:	6023      	str	r3, [r4, #0]
 800f48e:	bd38      	pop	{r3, r4, r5, pc}
 800f490:	200056c0 	.word	0x200056c0

0800f494 <_write_r>:
 800f494:	b538      	push	{r3, r4, r5, lr}
 800f496:	4d07      	ldr	r5, [pc, #28]	@ (800f4b4 <_write_r+0x20>)
 800f498:	4604      	mov	r4, r0
 800f49a:	4608      	mov	r0, r1
 800f49c:	4611      	mov	r1, r2
 800f49e:	2200      	movs	r2, #0
 800f4a0:	602a      	str	r2, [r5, #0]
 800f4a2:	461a      	mov	r2, r3
 800f4a4:	f7f3 feaa 	bl	80031fc <_write>
 800f4a8:	1c43      	adds	r3, r0, #1
 800f4aa:	d102      	bne.n	800f4b2 <_write_r+0x1e>
 800f4ac:	682b      	ldr	r3, [r5, #0]
 800f4ae:	b103      	cbz	r3, 800f4b2 <_write_r+0x1e>
 800f4b0:	6023      	str	r3, [r4, #0]
 800f4b2:	bd38      	pop	{r3, r4, r5, pc}
 800f4b4:	200056c0 	.word	0x200056c0

0800f4b8 <__errno>:
 800f4b8:	4b01      	ldr	r3, [pc, #4]	@ (800f4c0 <__errno+0x8>)
 800f4ba:	6818      	ldr	r0, [r3, #0]
 800f4bc:	4770      	bx	lr
 800f4be:	bf00      	nop
 800f4c0:	2000018c 	.word	0x2000018c

0800f4c4 <__libc_init_array>:
 800f4c4:	b570      	push	{r4, r5, r6, lr}
 800f4c6:	4d0d      	ldr	r5, [pc, #52]	@ (800f4fc <__libc_init_array+0x38>)
 800f4c8:	4c0d      	ldr	r4, [pc, #52]	@ (800f500 <__libc_init_array+0x3c>)
 800f4ca:	1b64      	subs	r4, r4, r5
 800f4cc:	10a4      	asrs	r4, r4, #2
 800f4ce:	2600      	movs	r6, #0
 800f4d0:	42a6      	cmp	r6, r4
 800f4d2:	d109      	bne.n	800f4e8 <__libc_init_array+0x24>
 800f4d4:	4d0b      	ldr	r5, [pc, #44]	@ (800f504 <__libc_init_array+0x40>)
 800f4d6:	4c0c      	ldr	r4, [pc, #48]	@ (800f508 <__libc_init_array+0x44>)
 800f4d8:	f002 fb86 	bl	8011be8 <_init>
 800f4dc:	1b64      	subs	r4, r4, r5
 800f4de:	10a4      	asrs	r4, r4, #2
 800f4e0:	2600      	movs	r6, #0
 800f4e2:	42a6      	cmp	r6, r4
 800f4e4:	d105      	bne.n	800f4f2 <__libc_init_array+0x2e>
 800f4e6:	bd70      	pop	{r4, r5, r6, pc}
 800f4e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f4ec:	4798      	blx	r3
 800f4ee:	3601      	adds	r6, #1
 800f4f0:	e7ee      	b.n	800f4d0 <__libc_init_array+0xc>
 800f4f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f4f6:	4798      	blx	r3
 800f4f8:	3601      	adds	r6, #1
 800f4fa:	e7f2      	b.n	800f4e2 <__libc_init_array+0x1e>
 800f4fc:	080126f8 	.word	0x080126f8
 800f500:	080126f8 	.word	0x080126f8
 800f504:	080126f8 	.word	0x080126f8
 800f508:	080126fc 	.word	0x080126fc

0800f50c <__retarget_lock_init_recursive>:
 800f50c:	4770      	bx	lr

0800f50e <__retarget_lock_acquire_recursive>:
 800f50e:	4770      	bx	lr

0800f510 <__retarget_lock_release_recursive>:
 800f510:	4770      	bx	lr

0800f512 <memcpy>:
 800f512:	440a      	add	r2, r1
 800f514:	4291      	cmp	r1, r2
 800f516:	f100 33ff 	add.w	r3, r0, #4294967295
 800f51a:	d100      	bne.n	800f51e <memcpy+0xc>
 800f51c:	4770      	bx	lr
 800f51e:	b510      	push	{r4, lr}
 800f520:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f524:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f528:	4291      	cmp	r1, r2
 800f52a:	d1f9      	bne.n	800f520 <memcpy+0xe>
 800f52c:	bd10      	pop	{r4, pc}
	...

0800f530 <nan>:
 800f530:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f538 <nan+0x8>
 800f534:	4770      	bx	lr
 800f536:	bf00      	nop
 800f538:	00000000 	.word	0x00000000
 800f53c:	7ff80000 	.word	0x7ff80000

0800f540 <nanf>:
 800f540:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f548 <nanf+0x8>
 800f544:	4770      	bx	lr
 800f546:	bf00      	nop
 800f548:	7fc00000 	.word	0x7fc00000

0800f54c <__assert_func>:
 800f54c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f54e:	4614      	mov	r4, r2
 800f550:	461a      	mov	r2, r3
 800f552:	4b09      	ldr	r3, [pc, #36]	@ (800f578 <__assert_func+0x2c>)
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	4605      	mov	r5, r0
 800f558:	68d8      	ldr	r0, [r3, #12]
 800f55a:	b14c      	cbz	r4, 800f570 <__assert_func+0x24>
 800f55c:	4b07      	ldr	r3, [pc, #28]	@ (800f57c <__assert_func+0x30>)
 800f55e:	9100      	str	r1, [sp, #0]
 800f560:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f564:	4906      	ldr	r1, [pc, #24]	@ (800f580 <__assert_func+0x34>)
 800f566:	462b      	mov	r3, r5
 800f568:	f002 f9f8 	bl	801195c <fiprintf>
 800f56c:	f002 faa6 	bl	8011abc <abort>
 800f570:	4b04      	ldr	r3, [pc, #16]	@ (800f584 <__assert_func+0x38>)
 800f572:	461c      	mov	r4, r3
 800f574:	e7f3      	b.n	800f55e <__assert_func+0x12>
 800f576:	bf00      	nop
 800f578:	2000018c 	.word	0x2000018c
 800f57c:	08012324 	.word	0x08012324
 800f580:	08012331 	.word	0x08012331
 800f584:	0801235f 	.word	0x0801235f

0800f588 <quorem>:
 800f588:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f58c:	6903      	ldr	r3, [r0, #16]
 800f58e:	690c      	ldr	r4, [r1, #16]
 800f590:	42a3      	cmp	r3, r4
 800f592:	4607      	mov	r7, r0
 800f594:	db7e      	blt.n	800f694 <quorem+0x10c>
 800f596:	3c01      	subs	r4, #1
 800f598:	f101 0814 	add.w	r8, r1, #20
 800f59c:	00a3      	lsls	r3, r4, #2
 800f59e:	f100 0514 	add.w	r5, r0, #20
 800f5a2:	9300      	str	r3, [sp, #0]
 800f5a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f5a8:	9301      	str	r3, [sp, #4]
 800f5aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f5ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f5b2:	3301      	adds	r3, #1
 800f5b4:	429a      	cmp	r2, r3
 800f5b6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f5ba:	fbb2 f6f3 	udiv	r6, r2, r3
 800f5be:	d32e      	bcc.n	800f61e <quorem+0x96>
 800f5c0:	f04f 0a00 	mov.w	sl, #0
 800f5c4:	46c4      	mov	ip, r8
 800f5c6:	46ae      	mov	lr, r5
 800f5c8:	46d3      	mov	fp, sl
 800f5ca:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f5ce:	b298      	uxth	r0, r3
 800f5d0:	fb06 a000 	mla	r0, r6, r0, sl
 800f5d4:	0c02      	lsrs	r2, r0, #16
 800f5d6:	0c1b      	lsrs	r3, r3, #16
 800f5d8:	fb06 2303 	mla	r3, r6, r3, r2
 800f5dc:	f8de 2000 	ldr.w	r2, [lr]
 800f5e0:	b280      	uxth	r0, r0
 800f5e2:	b292      	uxth	r2, r2
 800f5e4:	1a12      	subs	r2, r2, r0
 800f5e6:	445a      	add	r2, fp
 800f5e8:	f8de 0000 	ldr.w	r0, [lr]
 800f5ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f5f0:	b29b      	uxth	r3, r3
 800f5f2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f5f6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f5fa:	b292      	uxth	r2, r2
 800f5fc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f600:	45e1      	cmp	r9, ip
 800f602:	f84e 2b04 	str.w	r2, [lr], #4
 800f606:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f60a:	d2de      	bcs.n	800f5ca <quorem+0x42>
 800f60c:	9b00      	ldr	r3, [sp, #0]
 800f60e:	58eb      	ldr	r3, [r5, r3]
 800f610:	b92b      	cbnz	r3, 800f61e <quorem+0x96>
 800f612:	9b01      	ldr	r3, [sp, #4]
 800f614:	3b04      	subs	r3, #4
 800f616:	429d      	cmp	r5, r3
 800f618:	461a      	mov	r2, r3
 800f61a:	d32f      	bcc.n	800f67c <quorem+0xf4>
 800f61c:	613c      	str	r4, [r7, #16]
 800f61e:	4638      	mov	r0, r7
 800f620:	f001 fc5c 	bl	8010edc <__mcmp>
 800f624:	2800      	cmp	r0, #0
 800f626:	db25      	blt.n	800f674 <quorem+0xec>
 800f628:	4629      	mov	r1, r5
 800f62a:	2000      	movs	r0, #0
 800f62c:	f858 2b04 	ldr.w	r2, [r8], #4
 800f630:	f8d1 c000 	ldr.w	ip, [r1]
 800f634:	fa1f fe82 	uxth.w	lr, r2
 800f638:	fa1f f38c 	uxth.w	r3, ip
 800f63c:	eba3 030e 	sub.w	r3, r3, lr
 800f640:	4403      	add	r3, r0
 800f642:	0c12      	lsrs	r2, r2, #16
 800f644:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f648:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f64c:	b29b      	uxth	r3, r3
 800f64e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f652:	45c1      	cmp	r9, r8
 800f654:	f841 3b04 	str.w	r3, [r1], #4
 800f658:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f65c:	d2e6      	bcs.n	800f62c <quorem+0xa4>
 800f65e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f662:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f666:	b922      	cbnz	r2, 800f672 <quorem+0xea>
 800f668:	3b04      	subs	r3, #4
 800f66a:	429d      	cmp	r5, r3
 800f66c:	461a      	mov	r2, r3
 800f66e:	d30b      	bcc.n	800f688 <quorem+0x100>
 800f670:	613c      	str	r4, [r7, #16]
 800f672:	3601      	adds	r6, #1
 800f674:	4630      	mov	r0, r6
 800f676:	b003      	add	sp, #12
 800f678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f67c:	6812      	ldr	r2, [r2, #0]
 800f67e:	3b04      	subs	r3, #4
 800f680:	2a00      	cmp	r2, #0
 800f682:	d1cb      	bne.n	800f61c <quorem+0x94>
 800f684:	3c01      	subs	r4, #1
 800f686:	e7c6      	b.n	800f616 <quorem+0x8e>
 800f688:	6812      	ldr	r2, [r2, #0]
 800f68a:	3b04      	subs	r3, #4
 800f68c:	2a00      	cmp	r2, #0
 800f68e:	d1ef      	bne.n	800f670 <quorem+0xe8>
 800f690:	3c01      	subs	r4, #1
 800f692:	e7ea      	b.n	800f66a <quorem+0xe2>
 800f694:	2000      	movs	r0, #0
 800f696:	e7ee      	b.n	800f676 <quorem+0xee>

0800f698 <_dtoa_r>:
 800f698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f69c:	69c7      	ldr	r7, [r0, #28]
 800f69e:	b097      	sub	sp, #92	@ 0x5c
 800f6a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f6a4:	ec55 4b10 	vmov	r4, r5, d0
 800f6a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800f6aa:	9107      	str	r1, [sp, #28]
 800f6ac:	4681      	mov	r9, r0
 800f6ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800f6b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800f6b2:	b97f      	cbnz	r7, 800f6d4 <_dtoa_r+0x3c>
 800f6b4:	2010      	movs	r0, #16
 800f6b6:	f7fd fe0b 	bl	800d2d0 <malloc>
 800f6ba:	4602      	mov	r2, r0
 800f6bc:	f8c9 001c 	str.w	r0, [r9, #28]
 800f6c0:	b920      	cbnz	r0, 800f6cc <_dtoa_r+0x34>
 800f6c2:	4ba9      	ldr	r3, [pc, #676]	@ (800f968 <_dtoa_r+0x2d0>)
 800f6c4:	21ef      	movs	r1, #239	@ 0xef
 800f6c6:	48a9      	ldr	r0, [pc, #676]	@ (800f96c <_dtoa_r+0x2d4>)
 800f6c8:	f7ff ff40 	bl	800f54c <__assert_func>
 800f6cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f6d0:	6007      	str	r7, [r0, #0]
 800f6d2:	60c7      	str	r7, [r0, #12]
 800f6d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f6d8:	6819      	ldr	r1, [r3, #0]
 800f6da:	b159      	cbz	r1, 800f6f4 <_dtoa_r+0x5c>
 800f6dc:	685a      	ldr	r2, [r3, #4]
 800f6de:	604a      	str	r2, [r1, #4]
 800f6e0:	2301      	movs	r3, #1
 800f6e2:	4093      	lsls	r3, r2
 800f6e4:	608b      	str	r3, [r1, #8]
 800f6e6:	4648      	mov	r0, r9
 800f6e8:	f001 f97c 	bl	80109e4 <_Bfree>
 800f6ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	601a      	str	r2, [r3, #0]
 800f6f4:	1e2b      	subs	r3, r5, #0
 800f6f6:	bfb9      	ittee	lt
 800f6f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f6fc:	9305      	strlt	r3, [sp, #20]
 800f6fe:	2300      	movge	r3, #0
 800f700:	6033      	strge	r3, [r6, #0]
 800f702:	9f05      	ldr	r7, [sp, #20]
 800f704:	4b9a      	ldr	r3, [pc, #616]	@ (800f970 <_dtoa_r+0x2d8>)
 800f706:	bfbc      	itt	lt
 800f708:	2201      	movlt	r2, #1
 800f70a:	6032      	strlt	r2, [r6, #0]
 800f70c:	43bb      	bics	r3, r7
 800f70e:	d112      	bne.n	800f736 <_dtoa_r+0x9e>
 800f710:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f712:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f716:	6013      	str	r3, [r2, #0]
 800f718:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f71c:	4323      	orrs	r3, r4
 800f71e:	f000 855a 	beq.w	80101d6 <_dtoa_r+0xb3e>
 800f722:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f724:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f984 <_dtoa_r+0x2ec>
 800f728:	2b00      	cmp	r3, #0
 800f72a:	f000 855c 	beq.w	80101e6 <_dtoa_r+0xb4e>
 800f72e:	f10a 0303 	add.w	r3, sl, #3
 800f732:	f000 bd56 	b.w	80101e2 <_dtoa_r+0xb4a>
 800f736:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f73a:	2200      	movs	r2, #0
 800f73c:	ec51 0b17 	vmov	r0, r1, d7
 800f740:	2300      	movs	r3, #0
 800f742:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800f746:	f7f1 f9c7 	bl	8000ad8 <__aeabi_dcmpeq>
 800f74a:	4680      	mov	r8, r0
 800f74c:	b158      	cbz	r0, 800f766 <_dtoa_r+0xce>
 800f74e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f750:	2301      	movs	r3, #1
 800f752:	6013      	str	r3, [r2, #0]
 800f754:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f756:	b113      	cbz	r3, 800f75e <_dtoa_r+0xc6>
 800f758:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f75a:	4b86      	ldr	r3, [pc, #536]	@ (800f974 <_dtoa_r+0x2dc>)
 800f75c:	6013      	str	r3, [r2, #0]
 800f75e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f988 <_dtoa_r+0x2f0>
 800f762:	f000 bd40 	b.w	80101e6 <_dtoa_r+0xb4e>
 800f766:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f76a:	aa14      	add	r2, sp, #80	@ 0x50
 800f76c:	a915      	add	r1, sp, #84	@ 0x54
 800f76e:	4648      	mov	r0, r9
 800f770:	f001 fcd4 	bl	801111c <__d2b>
 800f774:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f778:	9002      	str	r0, [sp, #8]
 800f77a:	2e00      	cmp	r6, #0
 800f77c:	d078      	beq.n	800f870 <_dtoa_r+0x1d8>
 800f77e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f780:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f784:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f788:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f78c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f790:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f794:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f798:	4619      	mov	r1, r3
 800f79a:	2200      	movs	r2, #0
 800f79c:	4b76      	ldr	r3, [pc, #472]	@ (800f978 <_dtoa_r+0x2e0>)
 800f79e:	f7f0 fd7b 	bl	8000298 <__aeabi_dsub>
 800f7a2:	a36b      	add	r3, pc, #428	@ (adr r3, 800f950 <_dtoa_r+0x2b8>)
 800f7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7a8:	f7f0 ff2e 	bl	8000608 <__aeabi_dmul>
 800f7ac:	a36a      	add	r3, pc, #424	@ (adr r3, 800f958 <_dtoa_r+0x2c0>)
 800f7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7b2:	f7f0 fd73 	bl	800029c <__adddf3>
 800f7b6:	4604      	mov	r4, r0
 800f7b8:	4630      	mov	r0, r6
 800f7ba:	460d      	mov	r5, r1
 800f7bc:	f7f0 feba 	bl	8000534 <__aeabi_i2d>
 800f7c0:	a367      	add	r3, pc, #412	@ (adr r3, 800f960 <_dtoa_r+0x2c8>)
 800f7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c6:	f7f0 ff1f 	bl	8000608 <__aeabi_dmul>
 800f7ca:	4602      	mov	r2, r0
 800f7cc:	460b      	mov	r3, r1
 800f7ce:	4620      	mov	r0, r4
 800f7d0:	4629      	mov	r1, r5
 800f7d2:	f7f0 fd63 	bl	800029c <__adddf3>
 800f7d6:	4604      	mov	r4, r0
 800f7d8:	460d      	mov	r5, r1
 800f7da:	f7f1 f9c5 	bl	8000b68 <__aeabi_d2iz>
 800f7de:	2200      	movs	r2, #0
 800f7e0:	4607      	mov	r7, r0
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	4620      	mov	r0, r4
 800f7e6:	4629      	mov	r1, r5
 800f7e8:	f7f1 f980 	bl	8000aec <__aeabi_dcmplt>
 800f7ec:	b140      	cbz	r0, 800f800 <_dtoa_r+0x168>
 800f7ee:	4638      	mov	r0, r7
 800f7f0:	f7f0 fea0 	bl	8000534 <__aeabi_i2d>
 800f7f4:	4622      	mov	r2, r4
 800f7f6:	462b      	mov	r3, r5
 800f7f8:	f7f1 f96e 	bl	8000ad8 <__aeabi_dcmpeq>
 800f7fc:	b900      	cbnz	r0, 800f800 <_dtoa_r+0x168>
 800f7fe:	3f01      	subs	r7, #1
 800f800:	2f16      	cmp	r7, #22
 800f802:	d852      	bhi.n	800f8aa <_dtoa_r+0x212>
 800f804:	4b5d      	ldr	r3, [pc, #372]	@ (800f97c <_dtoa_r+0x2e4>)
 800f806:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f80e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f812:	f7f1 f96b 	bl	8000aec <__aeabi_dcmplt>
 800f816:	2800      	cmp	r0, #0
 800f818:	d049      	beq.n	800f8ae <_dtoa_r+0x216>
 800f81a:	3f01      	subs	r7, #1
 800f81c:	2300      	movs	r3, #0
 800f81e:	9310      	str	r3, [sp, #64]	@ 0x40
 800f820:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f822:	1b9b      	subs	r3, r3, r6
 800f824:	1e5a      	subs	r2, r3, #1
 800f826:	bf45      	ittet	mi
 800f828:	f1c3 0301 	rsbmi	r3, r3, #1
 800f82c:	9300      	strmi	r3, [sp, #0]
 800f82e:	2300      	movpl	r3, #0
 800f830:	2300      	movmi	r3, #0
 800f832:	9206      	str	r2, [sp, #24]
 800f834:	bf54      	ite	pl
 800f836:	9300      	strpl	r3, [sp, #0]
 800f838:	9306      	strmi	r3, [sp, #24]
 800f83a:	2f00      	cmp	r7, #0
 800f83c:	db39      	blt.n	800f8b2 <_dtoa_r+0x21a>
 800f83e:	9b06      	ldr	r3, [sp, #24]
 800f840:	970d      	str	r7, [sp, #52]	@ 0x34
 800f842:	443b      	add	r3, r7
 800f844:	9306      	str	r3, [sp, #24]
 800f846:	2300      	movs	r3, #0
 800f848:	9308      	str	r3, [sp, #32]
 800f84a:	9b07      	ldr	r3, [sp, #28]
 800f84c:	2b09      	cmp	r3, #9
 800f84e:	d863      	bhi.n	800f918 <_dtoa_r+0x280>
 800f850:	2b05      	cmp	r3, #5
 800f852:	bfc4      	itt	gt
 800f854:	3b04      	subgt	r3, #4
 800f856:	9307      	strgt	r3, [sp, #28]
 800f858:	9b07      	ldr	r3, [sp, #28]
 800f85a:	f1a3 0302 	sub.w	r3, r3, #2
 800f85e:	bfcc      	ite	gt
 800f860:	2400      	movgt	r4, #0
 800f862:	2401      	movle	r4, #1
 800f864:	2b03      	cmp	r3, #3
 800f866:	d863      	bhi.n	800f930 <_dtoa_r+0x298>
 800f868:	e8df f003 	tbb	[pc, r3]
 800f86c:	2b375452 	.word	0x2b375452
 800f870:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f874:	441e      	add	r6, r3
 800f876:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f87a:	2b20      	cmp	r3, #32
 800f87c:	bfc1      	itttt	gt
 800f87e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f882:	409f      	lslgt	r7, r3
 800f884:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f888:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f88c:	bfd6      	itet	le
 800f88e:	f1c3 0320 	rsble	r3, r3, #32
 800f892:	ea47 0003 	orrgt.w	r0, r7, r3
 800f896:	fa04 f003 	lslle.w	r0, r4, r3
 800f89a:	f7f0 fe3b 	bl	8000514 <__aeabi_ui2d>
 800f89e:	2201      	movs	r2, #1
 800f8a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f8a4:	3e01      	subs	r6, #1
 800f8a6:	9212      	str	r2, [sp, #72]	@ 0x48
 800f8a8:	e776      	b.n	800f798 <_dtoa_r+0x100>
 800f8aa:	2301      	movs	r3, #1
 800f8ac:	e7b7      	b.n	800f81e <_dtoa_r+0x186>
 800f8ae:	9010      	str	r0, [sp, #64]	@ 0x40
 800f8b0:	e7b6      	b.n	800f820 <_dtoa_r+0x188>
 800f8b2:	9b00      	ldr	r3, [sp, #0]
 800f8b4:	1bdb      	subs	r3, r3, r7
 800f8b6:	9300      	str	r3, [sp, #0]
 800f8b8:	427b      	negs	r3, r7
 800f8ba:	9308      	str	r3, [sp, #32]
 800f8bc:	2300      	movs	r3, #0
 800f8be:	930d      	str	r3, [sp, #52]	@ 0x34
 800f8c0:	e7c3      	b.n	800f84a <_dtoa_r+0x1b2>
 800f8c2:	2301      	movs	r3, #1
 800f8c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f8c8:	eb07 0b03 	add.w	fp, r7, r3
 800f8cc:	f10b 0301 	add.w	r3, fp, #1
 800f8d0:	2b01      	cmp	r3, #1
 800f8d2:	9303      	str	r3, [sp, #12]
 800f8d4:	bfb8      	it	lt
 800f8d6:	2301      	movlt	r3, #1
 800f8d8:	e006      	b.n	800f8e8 <_dtoa_r+0x250>
 800f8da:	2301      	movs	r3, #1
 800f8dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	dd28      	ble.n	800f936 <_dtoa_r+0x29e>
 800f8e4:	469b      	mov	fp, r3
 800f8e6:	9303      	str	r3, [sp, #12]
 800f8e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f8ec:	2100      	movs	r1, #0
 800f8ee:	2204      	movs	r2, #4
 800f8f0:	f102 0514 	add.w	r5, r2, #20
 800f8f4:	429d      	cmp	r5, r3
 800f8f6:	d926      	bls.n	800f946 <_dtoa_r+0x2ae>
 800f8f8:	6041      	str	r1, [r0, #4]
 800f8fa:	4648      	mov	r0, r9
 800f8fc:	f001 f832 	bl	8010964 <_Balloc>
 800f900:	4682      	mov	sl, r0
 800f902:	2800      	cmp	r0, #0
 800f904:	d142      	bne.n	800f98c <_dtoa_r+0x2f4>
 800f906:	4b1e      	ldr	r3, [pc, #120]	@ (800f980 <_dtoa_r+0x2e8>)
 800f908:	4602      	mov	r2, r0
 800f90a:	f240 11af 	movw	r1, #431	@ 0x1af
 800f90e:	e6da      	b.n	800f6c6 <_dtoa_r+0x2e>
 800f910:	2300      	movs	r3, #0
 800f912:	e7e3      	b.n	800f8dc <_dtoa_r+0x244>
 800f914:	2300      	movs	r3, #0
 800f916:	e7d5      	b.n	800f8c4 <_dtoa_r+0x22c>
 800f918:	2401      	movs	r4, #1
 800f91a:	2300      	movs	r3, #0
 800f91c:	9307      	str	r3, [sp, #28]
 800f91e:	9409      	str	r4, [sp, #36]	@ 0x24
 800f920:	f04f 3bff 	mov.w	fp, #4294967295
 800f924:	2200      	movs	r2, #0
 800f926:	f8cd b00c 	str.w	fp, [sp, #12]
 800f92a:	2312      	movs	r3, #18
 800f92c:	920c      	str	r2, [sp, #48]	@ 0x30
 800f92e:	e7db      	b.n	800f8e8 <_dtoa_r+0x250>
 800f930:	2301      	movs	r3, #1
 800f932:	9309      	str	r3, [sp, #36]	@ 0x24
 800f934:	e7f4      	b.n	800f920 <_dtoa_r+0x288>
 800f936:	f04f 0b01 	mov.w	fp, #1
 800f93a:	f8cd b00c 	str.w	fp, [sp, #12]
 800f93e:	465b      	mov	r3, fp
 800f940:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f944:	e7d0      	b.n	800f8e8 <_dtoa_r+0x250>
 800f946:	3101      	adds	r1, #1
 800f948:	0052      	lsls	r2, r2, #1
 800f94a:	e7d1      	b.n	800f8f0 <_dtoa_r+0x258>
 800f94c:	f3af 8000 	nop.w
 800f950:	636f4361 	.word	0x636f4361
 800f954:	3fd287a7 	.word	0x3fd287a7
 800f958:	8b60c8b3 	.word	0x8b60c8b3
 800f95c:	3fc68a28 	.word	0x3fc68a28
 800f960:	509f79fb 	.word	0x509f79fb
 800f964:	3fd34413 	.word	0x3fd34413
 800f968:	080122ab 	.word	0x080122ab
 800f96c:	0801236d 	.word	0x0801236d
 800f970:	7ff00000 	.word	0x7ff00000
 800f974:	08012283 	.word	0x08012283
 800f978:	3ff80000 	.word	0x3ff80000
 800f97c:	08012628 	.word	0x08012628
 800f980:	080123c5 	.word	0x080123c5
 800f984:	08012369 	.word	0x08012369
 800f988:	08012282 	.word	0x08012282
 800f98c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f990:	6018      	str	r0, [r3, #0]
 800f992:	9b03      	ldr	r3, [sp, #12]
 800f994:	2b0e      	cmp	r3, #14
 800f996:	f200 80a1 	bhi.w	800fadc <_dtoa_r+0x444>
 800f99a:	2c00      	cmp	r4, #0
 800f99c:	f000 809e 	beq.w	800fadc <_dtoa_r+0x444>
 800f9a0:	2f00      	cmp	r7, #0
 800f9a2:	dd33      	ble.n	800fa0c <_dtoa_r+0x374>
 800f9a4:	4b9c      	ldr	r3, [pc, #624]	@ (800fc18 <_dtoa_r+0x580>)
 800f9a6:	f007 020f 	and.w	r2, r7, #15
 800f9aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f9ae:	ed93 7b00 	vldr	d7, [r3]
 800f9b2:	05f8      	lsls	r0, r7, #23
 800f9b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f9b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f9bc:	d516      	bpl.n	800f9ec <_dtoa_r+0x354>
 800f9be:	4b97      	ldr	r3, [pc, #604]	@ (800fc1c <_dtoa_r+0x584>)
 800f9c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f9c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f9c8:	f7f0 ff48 	bl	800085c <__aeabi_ddiv>
 800f9cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f9d0:	f004 040f 	and.w	r4, r4, #15
 800f9d4:	2603      	movs	r6, #3
 800f9d6:	4d91      	ldr	r5, [pc, #580]	@ (800fc1c <_dtoa_r+0x584>)
 800f9d8:	b954      	cbnz	r4, 800f9f0 <_dtoa_r+0x358>
 800f9da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f9de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f9e2:	f7f0 ff3b 	bl	800085c <__aeabi_ddiv>
 800f9e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f9ea:	e028      	b.n	800fa3e <_dtoa_r+0x3a6>
 800f9ec:	2602      	movs	r6, #2
 800f9ee:	e7f2      	b.n	800f9d6 <_dtoa_r+0x33e>
 800f9f0:	07e1      	lsls	r1, r4, #31
 800f9f2:	d508      	bpl.n	800fa06 <_dtoa_r+0x36e>
 800f9f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f9f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f9fc:	f7f0 fe04 	bl	8000608 <__aeabi_dmul>
 800fa00:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fa04:	3601      	adds	r6, #1
 800fa06:	1064      	asrs	r4, r4, #1
 800fa08:	3508      	adds	r5, #8
 800fa0a:	e7e5      	b.n	800f9d8 <_dtoa_r+0x340>
 800fa0c:	f000 80af 	beq.w	800fb6e <_dtoa_r+0x4d6>
 800fa10:	427c      	negs	r4, r7
 800fa12:	4b81      	ldr	r3, [pc, #516]	@ (800fc18 <_dtoa_r+0x580>)
 800fa14:	4d81      	ldr	r5, [pc, #516]	@ (800fc1c <_dtoa_r+0x584>)
 800fa16:	f004 020f 	and.w	r2, r4, #15
 800fa1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fa1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800fa26:	f7f0 fdef 	bl	8000608 <__aeabi_dmul>
 800fa2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa2e:	1124      	asrs	r4, r4, #4
 800fa30:	2300      	movs	r3, #0
 800fa32:	2602      	movs	r6, #2
 800fa34:	2c00      	cmp	r4, #0
 800fa36:	f040 808f 	bne.w	800fb58 <_dtoa_r+0x4c0>
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d1d3      	bne.n	800f9e6 <_dtoa_r+0x34e>
 800fa3e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fa40:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	f000 8094 	beq.w	800fb72 <_dtoa_r+0x4da>
 800fa4a:	4b75      	ldr	r3, [pc, #468]	@ (800fc20 <_dtoa_r+0x588>)
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	4620      	mov	r0, r4
 800fa50:	4629      	mov	r1, r5
 800fa52:	f7f1 f84b 	bl	8000aec <__aeabi_dcmplt>
 800fa56:	2800      	cmp	r0, #0
 800fa58:	f000 808b 	beq.w	800fb72 <_dtoa_r+0x4da>
 800fa5c:	9b03      	ldr	r3, [sp, #12]
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	f000 8087 	beq.w	800fb72 <_dtoa_r+0x4da>
 800fa64:	f1bb 0f00 	cmp.w	fp, #0
 800fa68:	dd34      	ble.n	800fad4 <_dtoa_r+0x43c>
 800fa6a:	4620      	mov	r0, r4
 800fa6c:	4b6d      	ldr	r3, [pc, #436]	@ (800fc24 <_dtoa_r+0x58c>)
 800fa6e:	2200      	movs	r2, #0
 800fa70:	4629      	mov	r1, r5
 800fa72:	f7f0 fdc9 	bl	8000608 <__aeabi_dmul>
 800fa76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa7a:	f107 38ff 	add.w	r8, r7, #4294967295
 800fa7e:	3601      	adds	r6, #1
 800fa80:	465c      	mov	r4, fp
 800fa82:	4630      	mov	r0, r6
 800fa84:	f7f0 fd56 	bl	8000534 <__aeabi_i2d>
 800fa88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fa8c:	f7f0 fdbc 	bl	8000608 <__aeabi_dmul>
 800fa90:	4b65      	ldr	r3, [pc, #404]	@ (800fc28 <_dtoa_r+0x590>)
 800fa92:	2200      	movs	r2, #0
 800fa94:	f7f0 fc02 	bl	800029c <__adddf3>
 800fa98:	4605      	mov	r5, r0
 800fa9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800fa9e:	2c00      	cmp	r4, #0
 800faa0:	d16a      	bne.n	800fb78 <_dtoa_r+0x4e0>
 800faa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800faa6:	4b61      	ldr	r3, [pc, #388]	@ (800fc2c <_dtoa_r+0x594>)
 800faa8:	2200      	movs	r2, #0
 800faaa:	f7f0 fbf5 	bl	8000298 <__aeabi_dsub>
 800faae:	4602      	mov	r2, r0
 800fab0:	460b      	mov	r3, r1
 800fab2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fab6:	462a      	mov	r2, r5
 800fab8:	4633      	mov	r3, r6
 800faba:	f7f1 f835 	bl	8000b28 <__aeabi_dcmpgt>
 800fabe:	2800      	cmp	r0, #0
 800fac0:	f040 8298 	bne.w	800fff4 <_dtoa_r+0x95c>
 800fac4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fac8:	462a      	mov	r2, r5
 800faca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800face:	f7f1 f80d 	bl	8000aec <__aeabi_dcmplt>
 800fad2:	bb38      	cbnz	r0, 800fb24 <_dtoa_r+0x48c>
 800fad4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800fad8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800fadc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800fade:	2b00      	cmp	r3, #0
 800fae0:	f2c0 8157 	blt.w	800fd92 <_dtoa_r+0x6fa>
 800fae4:	2f0e      	cmp	r7, #14
 800fae6:	f300 8154 	bgt.w	800fd92 <_dtoa_r+0x6fa>
 800faea:	4b4b      	ldr	r3, [pc, #300]	@ (800fc18 <_dtoa_r+0x580>)
 800faec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800faf0:	ed93 7b00 	vldr	d7, [r3]
 800faf4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	ed8d 7b00 	vstr	d7, [sp]
 800fafc:	f280 80e5 	bge.w	800fcca <_dtoa_r+0x632>
 800fb00:	9b03      	ldr	r3, [sp, #12]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	f300 80e1 	bgt.w	800fcca <_dtoa_r+0x632>
 800fb08:	d10c      	bne.n	800fb24 <_dtoa_r+0x48c>
 800fb0a:	4b48      	ldr	r3, [pc, #288]	@ (800fc2c <_dtoa_r+0x594>)
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	ec51 0b17 	vmov	r0, r1, d7
 800fb12:	f7f0 fd79 	bl	8000608 <__aeabi_dmul>
 800fb16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb1a:	f7f0 fffb 	bl	8000b14 <__aeabi_dcmpge>
 800fb1e:	2800      	cmp	r0, #0
 800fb20:	f000 8266 	beq.w	800fff0 <_dtoa_r+0x958>
 800fb24:	2400      	movs	r4, #0
 800fb26:	4625      	mov	r5, r4
 800fb28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fb2a:	4656      	mov	r6, sl
 800fb2c:	ea6f 0803 	mvn.w	r8, r3
 800fb30:	2700      	movs	r7, #0
 800fb32:	4621      	mov	r1, r4
 800fb34:	4648      	mov	r0, r9
 800fb36:	f000 ff55 	bl	80109e4 <_Bfree>
 800fb3a:	2d00      	cmp	r5, #0
 800fb3c:	f000 80bd 	beq.w	800fcba <_dtoa_r+0x622>
 800fb40:	b12f      	cbz	r7, 800fb4e <_dtoa_r+0x4b6>
 800fb42:	42af      	cmp	r7, r5
 800fb44:	d003      	beq.n	800fb4e <_dtoa_r+0x4b6>
 800fb46:	4639      	mov	r1, r7
 800fb48:	4648      	mov	r0, r9
 800fb4a:	f000 ff4b 	bl	80109e4 <_Bfree>
 800fb4e:	4629      	mov	r1, r5
 800fb50:	4648      	mov	r0, r9
 800fb52:	f000 ff47 	bl	80109e4 <_Bfree>
 800fb56:	e0b0      	b.n	800fcba <_dtoa_r+0x622>
 800fb58:	07e2      	lsls	r2, r4, #31
 800fb5a:	d505      	bpl.n	800fb68 <_dtoa_r+0x4d0>
 800fb5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800fb60:	f7f0 fd52 	bl	8000608 <__aeabi_dmul>
 800fb64:	3601      	adds	r6, #1
 800fb66:	2301      	movs	r3, #1
 800fb68:	1064      	asrs	r4, r4, #1
 800fb6a:	3508      	adds	r5, #8
 800fb6c:	e762      	b.n	800fa34 <_dtoa_r+0x39c>
 800fb6e:	2602      	movs	r6, #2
 800fb70:	e765      	b.n	800fa3e <_dtoa_r+0x3a6>
 800fb72:	9c03      	ldr	r4, [sp, #12]
 800fb74:	46b8      	mov	r8, r7
 800fb76:	e784      	b.n	800fa82 <_dtoa_r+0x3ea>
 800fb78:	4b27      	ldr	r3, [pc, #156]	@ (800fc18 <_dtoa_r+0x580>)
 800fb7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fb7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fb80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fb84:	4454      	add	r4, sl
 800fb86:	2900      	cmp	r1, #0
 800fb88:	d054      	beq.n	800fc34 <_dtoa_r+0x59c>
 800fb8a:	4929      	ldr	r1, [pc, #164]	@ (800fc30 <_dtoa_r+0x598>)
 800fb8c:	2000      	movs	r0, #0
 800fb8e:	f7f0 fe65 	bl	800085c <__aeabi_ddiv>
 800fb92:	4633      	mov	r3, r6
 800fb94:	462a      	mov	r2, r5
 800fb96:	f7f0 fb7f 	bl	8000298 <__aeabi_dsub>
 800fb9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fb9e:	4656      	mov	r6, sl
 800fba0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fba4:	f7f0 ffe0 	bl	8000b68 <__aeabi_d2iz>
 800fba8:	4605      	mov	r5, r0
 800fbaa:	f7f0 fcc3 	bl	8000534 <__aeabi_i2d>
 800fbae:	4602      	mov	r2, r0
 800fbb0:	460b      	mov	r3, r1
 800fbb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fbb6:	f7f0 fb6f 	bl	8000298 <__aeabi_dsub>
 800fbba:	3530      	adds	r5, #48	@ 0x30
 800fbbc:	4602      	mov	r2, r0
 800fbbe:	460b      	mov	r3, r1
 800fbc0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fbc4:	f806 5b01 	strb.w	r5, [r6], #1
 800fbc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fbcc:	f7f0 ff8e 	bl	8000aec <__aeabi_dcmplt>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	d172      	bne.n	800fcba <_dtoa_r+0x622>
 800fbd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fbd8:	4911      	ldr	r1, [pc, #68]	@ (800fc20 <_dtoa_r+0x588>)
 800fbda:	2000      	movs	r0, #0
 800fbdc:	f7f0 fb5c 	bl	8000298 <__aeabi_dsub>
 800fbe0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fbe4:	f7f0 ff82 	bl	8000aec <__aeabi_dcmplt>
 800fbe8:	2800      	cmp	r0, #0
 800fbea:	f040 80b4 	bne.w	800fd56 <_dtoa_r+0x6be>
 800fbee:	42a6      	cmp	r6, r4
 800fbf0:	f43f af70 	beq.w	800fad4 <_dtoa_r+0x43c>
 800fbf4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800fbf8:	4b0a      	ldr	r3, [pc, #40]	@ (800fc24 <_dtoa_r+0x58c>)
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	f7f0 fd04 	bl	8000608 <__aeabi_dmul>
 800fc00:	4b08      	ldr	r3, [pc, #32]	@ (800fc24 <_dtoa_r+0x58c>)
 800fc02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fc06:	2200      	movs	r2, #0
 800fc08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc0c:	f7f0 fcfc 	bl	8000608 <__aeabi_dmul>
 800fc10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fc14:	e7c4      	b.n	800fba0 <_dtoa_r+0x508>
 800fc16:	bf00      	nop
 800fc18:	08012628 	.word	0x08012628
 800fc1c:	08012600 	.word	0x08012600
 800fc20:	3ff00000 	.word	0x3ff00000
 800fc24:	40240000 	.word	0x40240000
 800fc28:	401c0000 	.word	0x401c0000
 800fc2c:	40140000 	.word	0x40140000
 800fc30:	3fe00000 	.word	0x3fe00000
 800fc34:	4631      	mov	r1, r6
 800fc36:	4628      	mov	r0, r5
 800fc38:	f7f0 fce6 	bl	8000608 <__aeabi_dmul>
 800fc3c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fc40:	9413      	str	r4, [sp, #76]	@ 0x4c
 800fc42:	4656      	mov	r6, sl
 800fc44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc48:	f7f0 ff8e 	bl	8000b68 <__aeabi_d2iz>
 800fc4c:	4605      	mov	r5, r0
 800fc4e:	f7f0 fc71 	bl	8000534 <__aeabi_i2d>
 800fc52:	4602      	mov	r2, r0
 800fc54:	460b      	mov	r3, r1
 800fc56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc5a:	f7f0 fb1d 	bl	8000298 <__aeabi_dsub>
 800fc5e:	3530      	adds	r5, #48	@ 0x30
 800fc60:	f806 5b01 	strb.w	r5, [r6], #1
 800fc64:	4602      	mov	r2, r0
 800fc66:	460b      	mov	r3, r1
 800fc68:	42a6      	cmp	r6, r4
 800fc6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fc6e:	f04f 0200 	mov.w	r2, #0
 800fc72:	d124      	bne.n	800fcbe <_dtoa_r+0x626>
 800fc74:	4baf      	ldr	r3, [pc, #700]	@ (800ff34 <_dtoa_r+0x89c>)
 800fc76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800fc7a:	f7f0 fb0f 	bl	800029c <__adddf3>
 800fc7e:	4602      	mov	r2, r0
 800fc80:	460b      	mov	r3, r1
 800fc82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc86:	f7f0 ff4f 	bl	8000b28 <__aeabi_dcmpgt>
 800fc8a:	2800      	cmp	r0, #0
 800fc8c:	d163      	bne.n	800fd56 <_dtoa_r+0x6be>
 800fc8e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fc92:	49a8      	ldr	r1, [pc, #672]	@ (800ff34 <_dtoa_r+0x89c>)
 800fc94:	2000      	movs	r0, #0
 800fc96:	f7f0 faff 	bl	8000298 <__aeabi_dsub>
 800fc9a:	4602      	mov	r2, r0
 800fc9c:	460b      	mov	r3, r1
 800fc9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fca2:	f7f0 ff23 	bl	8000aec <__aeabi_dcmplt>
 800fca6:	2800      	cmp	r0, #0
 800fca8:	f43f af14 	beq.w	800fad4 <_dtoa_r+0x43c>
 800fcac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800fcae:	1e73      	subs	r3, r6, #1
 800fcb0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fcb2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800fcb6:	2b30      	cmp	r3, #48	@ 0x30
 800fcb8:	d0f8      	beq.n	800fcac <_dtoa_r+0x614>
 800fcba:	4647      	mov	r7, r8
 800fcbc:	e03b      	b.n	800fd36 <_dtoa_r+0x69e>
 800fcbe:	4b9e      	ldr	r3, [pc, #632]	@ (800ff38 <_dtoa_r+0x8a0>)
 800fcc0:	f7f0 fca2 	bl	8000608 <__aeabi_dmul>
 800fcc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fcc8:	e7bc      	b.n	800fc44 <_dtoa_r+0x5ac>
 800fcca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800fcce:	4656      	mov	r6, sl
 800fcd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fcd4:	4620      	mov	r0, r4
 800fcd6:	4629      	mov	r1, r5
 800fcd8:	f7f0 fdc0 	bl	800085c <__aeabi_ddiv>
 800fcdc:	f7f0 ff44 	bl	8000b68 <__aeabi_d2iz>
 800fce0:	4680      	mov	r8, r0
 800fce2:	f7f0 fc27 	bl	8000534 <__aeabi_i2d>
 800fce6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fcea:	f7f0 fc8d 	bl	8000608 <__aeabi_dmul>
 800fcee:	4602      	mov	r2, r0
 800fcf0:	460b      	mov	r3, r1
 800fcf2:	4620      	mov	r0, r4
 800fcf4:	4629      	mov	r1, r5
 800fcf6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800fcfa:	f7f0 facd 	bl	8000298 <__aeabi_dsub>
 800fcfe:	f806 4b01 	strb.w	r4, [r6], #1
 800fd02:	9d03      	ldr	r5, [sp, #12]
 800fd04:	eba6 040a 	sub.w	r4, r6, sl
 800fd08:	42a5      	cmp	r5, r4
 800fd0a:	4602      	mov	r2, r0
 800fd0c:	460b      	mov	r3, r1
 800fd0e:	d133      	bne.n	800fd78 <_dtoa_r+0x6e0>
 800fd10:	f7f0 fac4 	bl	800029c <__adddf3>
 800fd14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd18:	4604      	mov	r4, r0
 800fd1a:	460d      	mov	r5, r1
 800fd1c:	f7f0 ff04 	bl	8000b28 <__aeabi_dcmpgt>
 800fd20:	b9c0      	cbnz	r0, 800fd54 <_dtoa_r+0x6bc>
 800fd22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd26:	4620      	mov	r0, r4
 800fd28:	4629      	mov	r1, r5
 800fd2a:	f7f0 fed5 	bl	8000ad8 <__aeabi_dcmpeq>
 800fd2e:	b110      	cbz	r0, 800fd36 <_dtoa_r+0x69e>
 800fd30:	f018 0f01 	tst.w	r8, #1
 800fd34:	d10e      	bne.n	800fd54 <_dtoa_r+0x6bc>
 800fd36:	9902      	ldr	r1, [sp, #8]
 800fd38:	4648      	mov	r0, r9
 800fd3a:	f000 fe53 	bl	80109e4 <_Bfree>
 800fd3e:	2300      	movs	r3, #0
 800fd40:	7033      	strb	r3, [r6, #0]
 800fd42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fd44:	3701      	adds	r7, #1
 800fd46:	601f      	str	r7, [r3, #0]
 800fd48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	f000 824b 	beq.w	80101e6 <_dtoa_r+0xb4e>
 800fd50:	601e      	str	r6, [r3, #0]
 800fd52:	e248      	b.n	80101e6 <_dtoa_r+0xb4e>
 800fd54:	46b8      	mov	r8, r7
 800fd56:	4633      	mov	r3, r6
 800fd58:	461e      	mov	r6, r3
 800fd5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fd5e:	2a39      	cmp	r2, #57	@ 0x39
 800fd60:	d106      	bne.n	800fd70 <_dtoa_r+0x6d8>
 800fd62:	459a      	cmp	sl, r3
 800fd64:	d1f8      	bne.n	800fd58 <_dtoa_r+0x6c0>
 800fd66:	2230      	movs	r2, #48	@ 0x30
 800fd68:	f108 0801 	add.w	r8, r8, #1
 800fd6c:	f88a 2000 	strb.w	r2, [sl]
 800fd70:	781a      	ldrb	r2, [r3, #0]
 800fd72:	3201      	adds	r2, #1
 800fd74:	701a      	strb	r2, [r3, #0]
 800fd76:	e7a0      	b.n	800fcba <_dtoa_r+0x622>
 800fd78:	4b6f      	ldr	r3, [pc, #444]	@ (800ff38 <_dtoa_r+0x8a0>)
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	f7f0 fc44 	bl	8000608 <__aeabi_dmul>
 800fd80:	2200      	movs	r2, #0
 800fd82:	2300      	movs	r3, #0
 800fd84:	4604      	mov	r4, r0
 800fd86:	460d      	mov	r5, r1
 800fd88:	f7f0 fea6 	bl	8000ad8 <__aeabi_dcmpeq>
 800fd8c:	2800      	cmp	r0, #0
 800fd8e:	d09f      	beq.n	800fcd0 <_dtoa_r+0x638>
 800fd90:	e7d1      	b.n	800fd36 <_dtoa_r+0x69e>
 800fd92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fd94:	2a00      	cmp	r2, #0
 800fd96:	f000 80ea 	beq.w	800ff6e <_dtoa_r+0x8d6>
 800fd9a:	9a07      	ldr	r2, [sp, #28]
 800fd9c:	2a01      	cmp	r2, #1
 800fd9e:	f300 80cd 	bgt.w	800ff3c <_dtoa_r+0x8a4>
 800fda2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800fda4:	2a00      	cmp	r2, #0
 800fda6:	f000 80c1 	beq.w	800ff2c <_dtoa_r+0x894>
 800fdaa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fdae:	9c08      	ldr	r4, [sp, #32]
 800fdb0:	9e00      	ldr	r6, [sp, #0]
 800fdb2:	9a00      	ldr	r2, [sp, #0]
 800fdb4:	441a      	add	r2, r3
 800fdb6:	9200      	str	r2, [sp, #0]
 800fdb8:	9a06      	ldr	r2, [sp, #24]
 800fdba:	2101      	movs	r1, #1
 800fdbc:	441a      	add	r2, r3
 800fdbe:	4648      	mov	r0, r9
 800fdc0:	9206      	str	r2, [sp, #24]
 800fdc2:	f000 ff0d 	bl	8010be0 <__i2b>
 800fdc6:	4605      	mov	r5, r0
 800fdc8:	b166      	cbz	r6, 800fde4 <_dtoa_r+0x74c>
 800fdca:	9b06      	ldr	r3, [sp, #24]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	dd09      	ble.n	800fde4 <_dtoa_r+0x74c>
 800fdd0:	42b3      	cmp	r3, r6
 800fdd2:	9a00      	ldr	r2, [sp, #0]
 800fdd4:	bfa8      	it	ge
 800fdd6:	4633      	movge	r3, r6
 800fdd8:	1ad2      	subs	r2, r2, r3
 800fdda:	9200      	str	r2, [sp, #0]
 800fddc:	9a06      	ldr	r2, [sp, #24]
 800fdde:	1af6      	subs	r6, r6, r3
 800fde0:	1ad3      	subs	r3, r2, r3
 800fde2:	9306      	str	r3, [sp, #24]
 800fde4:	9b08      	ldr	r3, [sp, #32]
 800fde6:	b30b      	cbz	r3, 800fe2c <_dtoa_r+0x794>
 800fde8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	f000 80c6 	beq.w	800ff7c <_dtoa_r+0x8e4>
 800fdf0:	2c00      	cmp	r4, #0
 800fdf2:	f000 80c0 	beq.w	800ff76 <_dtoa_r+0x8de>
 800fdf6:	4629      	mov	r1, r5
 800fdf8:	4622      	mov	r2, r4
 800fdfa:	4648      	mov	r0, r9
 800fdfc:	f000 ffa8 	bl	8010d50 <__pow5mult>
 800fe00:	9a02      	ldr	r2, [sp, #8]
 800fe02:	4601      	mov	r1, r0
 800fe04:	4605      	mov	r5, r0
 800fe06:	4648      	mov	r0, r9
 800fe08:	f000 ff00 	bl	8010c0c <__multiply>
 800fe0c:	9902      	ldr	r1, [sp, #8]
 800fe0e:	4680      	mov	r8, r0
 800fe10:	4648      	mov	r0, r9
 800fe12:	f000 fde7 	bl	80109e4 <_Bfree>
 800fe16:	9b08      	ldr	r3, [sp, #32]
 800fe18:	1b1b      	subs	r3, r3, r4
 800fe1a:	9308      	str	r3, [sp, #32]
 800fe1c:	f000 80b1 	beq.w	800ff82 <_dtoa_r+0x8ea>
 800fe20:	9a08      	ldr	r2, [sp, #32]
 800fe22:	4641      	mov	r1, r8
 800fe24:	4648      	mov	r0, r9
 800fe26:	f000 ff93 	bl	8010d50 <__pow5mult>
 800fe2a:	9002      	str	r0, [sp, #8]
 800fe2c:	2101      	movs	r1, #1
 800fe2e:	4648      	mov	r0, r9
 800fe30:	f000 fed6 	bl	8010be0 <__i2b>
 800fe34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fe36:	4604      	mov	r4, r0
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	f000 81d8 	beq.w	80101ee <_dtoa_r+0xb56>
 800fe3e:	461a      	mov	r2, r3
 800fe40:	4601      	mov	r1, r0
 800fe42:	4648      	mov	r0, r9
 800fe44:	f000 ff84 	bl	8010d50 <__pow5mult>
 800fe48:	9b07      	ldr	r3, [sp, #28]
 800fe4a:	2b01      	cmp	r3, #1
 800fe4c:	4604      	mov	r4, r0
 800fe4e:	f300 809f 	bgt.w	800ff90 <_dtoa_r+0x8f8>
 800fe52:	9b04      	ldr	r3, [sp, #16]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	f040 8097 	bne.w	800ff88 <_dtoa_r+0x8f0>
 800fe5a:	9b05      	ldr	r3, [sp, #20]
 800fe5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	f040 8093 	bne.w	800ff8c <_dtoa_r+0x8f4>
 800fe66:	9b05      	ldr	r3, [sp, #20]
 800fe68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fe6c:	0d1b      	lsrs	r3, r3, #20
 800fe6e:	051b      	lsls	r3, r3, #20
 800fe70:	b133      	cbz	r3, 800fe80 <_dtoa_r+0x7e8>
 800fe72:	9b00      	ldr	r3, [sp, #0]
 800fe74:	3301      	adds	r3, #1
 800fe76:	9300      	str	r3, [sp, #0]
 800fe78:	9b06      	ldr	r3, [sp, #24]
 800fe7a:	3301      	adds	r3, #1
 800fe7c:	9306      	str	r3, [sp, #24]
 800fe7e:	2301      	movs	r3, #1
 800fe80:	9308      	str	r3, [sp, #32]
 800fe82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	f000 81b8 	beq.w	80101fa <_dtoa_r+0xb62>
 800fe8a:	6923      	ldr	r3, [r4, #16]
 800fe8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fe90:	6918      	ldr	r0, [r3, #16]
 800fe92:	f000 fe59 	bl	8010b48 <__hi0bits>
 800fe96:	f1c0 0020 	rsb	r0, r0, #32
 800fe9a:	9b06      	ldr	r3, [sp, #24]
 800fe9c:	4418      	add	r0, r3
 800fe9e:	f010 001f 	ands.w	r0, r0, #31
 800fea2:	f000 8082 	beq.w	800ffaa <_dtoa_r+0x912>
 800fea6:	f1c0 0320 	rsb	r3, r0, #32
 800feaa:	2b04      	cmp	r3, #4
 800feac:	dd73      	ble.n	800ff96 <_dtoa_r+0x8fe>
 800feae:	9b00      	ldr	r3, [sp, #0]
 800feb0:	f1c0 001c 	rsb	r0, r0, #28
 800feb4:	4403      	add	r3, r0
 800feb6:	9300      	str	r3, [sp, #0]
 800feb8:	9b06      	ldr	r3, [sp, #24]
 800feba:	4403      	add	r3, r0
 800febc:	4406      	add	r6, r0
 800febe:	9306      	str	r3, [sp, #24]
 800fec0:	9b00      	ldr	r3, [sp, #0]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	dd05      	ble.n	800fed2 <_dtoa_r+0x83a>
 800fec6:	9902      	ldr	r1, [sp, #8]
 800fec8:	461a      	mov	r2, r3
 800feca:	4648      	mov	r0, r9
 800fecc:	f000 ff9a 	bl	8010e04 <__lshift>
 800fed0:	9002      	str	r0, [sp, #8]
 800fed2:	9b06      	ldr	r3, [sp, #24]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	dd05      	ble.n	800fee4 <_dtoa_r+0x84c>
 800fed8:	4621      	mov	r1, r4
 800feda:	461a      	mov	r2, r3
 800fedc:	4648      	mov	r0, r9
 800fede:	f000 ff91 	bl	8010e04 <__lshift>
 800fee2:	4604      	mov	r4, r0
 800fee4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d061      	beq.n	800ffae <_dtoa_r+0x916>
 800feea:	9802      	ldr	r0, [sp, #8]
 800feec:	4621      	mov	r1, r4
 800feee:	f000 fff5 	bl	8010edc <__mcmp>
 800fef2:	2800      	cmp	r0, #0
 800fef4:	da5b      	bge.n	800ffae <_dtoa_r+0x916>
 800fef6:	2300      	movs	r3, #0
 800fef8:	9902      	ldr	r1, [sp, #8]
 800fefa:	220a      	movs	r2, #10
 800fefc:	4648      	mov	r0, r9
 800fefe:	f000 fd93 	bl	8010a28 <__multadd>
 800ff02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff04:	9002      	str	r0, [sp, #8]
 800ff06:	f107 38ff 	add.w	r8, r7, #4294967295
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	f000 8177 	beq.w	80101fe <_dtoa_r+0xb66>
 800ff10:	4629      	mov	r1, r5
 800ff12:	2300      	movs	r3, #0
 800ff14:	220a      	movs	r2, #10
 800ff16:	4648      	mov	r0, r9
 800ff18:	f000 fd86 	bl	8010a28 <__multadd>
 800ff1c:	f1bb 0f00 	cmp.w	fp, #0
 800ff20:	4605      	mov	r5, r0
 800ff22:	dc6f      	bgt.n	8010004 <_dtoa_r+0x96c>
 800ff24:	9b07      	ldr	r3, [sp, #28]
 800ff26:	2b02      	cmp	r3, #2
 800ff28:	dc49      	bgt.n	800ffbe <_dtoa_r+0x926>
 800ff2a:	e06b      	b.n	8010004 <_dtoa_r+0x96c>
 800ff2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ff2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ff32:	e73c      	b.n	800fdae <_dtoa_r+0x716>
 800ff34:	3fe00000 	.word	0x3fe00000
 800ff38:	40240000 	.word	0x40240000
 800ff3c:	9b03      	ldr	r3, [sp, #12]
 800ff3e:	1e5c      	subs	r4, r3, #1
 800ff40:	9b08      	ldr	r3, [sp, #32]
 800ff42:	42a3      	cmp	r3, r4
 800ff44:	db09      	blt.n	800ff5a <_dtoa_r+0x8c2>
 800ff46:	1b1c      	subs	r4, r3, r4
 800ff48:	9b03      	ldr	r3, [sp, #12]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	f6bf af30 	bge.w	800fdb0 <_dtoa_r+0x718>
 800ff50:	9b00      	ldr	r3, [sp, #0]
 800ff52:	9a03      	ldr	r2, [sp, #12]
 800ff54:	1a9e      	subs	r6, r3, r2
 800ff56:	2300      	movs	r3, #0
 800ff58:	e72b      	b.n	800fdb2 <_dtoa_r+0x71a>
 800ff5a:	9b08      	ldr	r3, [sp, #32]
 800ff5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ff5e:	9408      	str	r4, [sp, #32]
 800ff60:	1ae3      	subs	r3, r4, r3
 800ff62:	441a      	add	r2, r3
 800ff64:	9e00      	ldr	r6, [sp, #0]
 800ff66:	9b03      	ldr	r3, [sp, #12]
 800ff68:	920d      	str	r2, [sp, #52]	@ 0x34
 800ff6a:	2400      	movs	r4, #0
 800ff6c:	e721      	b.n	800fdb2 <_dtoa_r+0x71a>
 800ff6e:	9c08      	ldr	r4, [sp, #32]
 800ff70:	9e00      	ldr	r6, [sp, #0]
 800ff72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ff74:	e728      	b.n	800fdc8 <_dtoa_r+0x730>
 800ff76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ff7a:	e751      	b.n	800fe20 <_dtoa_r+0x788>
 800ff7c:	9a08      	ldr	r2, [sp, #32]
 800ff7e:	9902      	ldr	r1, [sp, #8]
 800ff80:	e750      	b.n	800fe24 <_dtoa_r+0x78c>
 800ff82:	f8cd 8008 	str.w	r8, [sp, #8]
 800ff86:	e751      	b.n	800fe2c <_dtoa_r+0x794>
 800ff88:	2300      	movs	r3, #0
 800ff8a:	e779      	b.n	800fe80 <_dtoa_r+0x7e8>
 800ff8c:	9b04      	ldr	r3, [sp, #16]
 800ff8e:	e777      	b.n	800fe80 <_dtoa_r+0x7e8>
 800ff90:	2300      	movs	r3, #0
 800ff92:	9308      	str	r3, [sp, #32]
 800ff94:	e779      	b.n	800fe8a <_dtoa_r+0x7f2>
 800ff96:	d093      	beq.n	800fec0 <_dtoa_r+0x828>
 800ff98:	9a00      	ldr	r2, [sp, #0]
 800ff9a:	331c      	adds	r3, #28
 800ff9c:	441a      	add	r2, r3
 800ff9e:	9200      	str	r2, [sp, #0]
 800ffa0:	9a06      	ldr	r2, [sp, #24]
 800ffa2:	441a      	add	r2, r3
 800ffa4:	441e      	add	r6, r3
 800ffa6:	9206      	str	r2, [sp, #24]
 800ffa8:	e78a      	b.n	800fec0 <_dtoa_r+0x828>
 800ffaa:	4603      	mov	r3, r0
 800ffac:	e7f4      	b.n	800ff98 <_dtoa_r+0x900>
 800ffae:	9b03      	ldr	r3, [sp, #12]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	46b8      	mov	r8, r7
 800ffb4:	dc20      	bgt.n	800fff8 <_dtoa_r+0x960>
 800ffb6:	469b      	mov	fp, r3
 800ffb8:	9b07      	ldr	r3, [sp, #28]
 800ffba:	2b02      	cmp	r3, #2
 800ffbc:	dd1e      	ble.n	800fffc <_dtoa_r+0x964>
 800ffbe:	f1bb 0f00 	cmp.w	fp, #0
 800ffc2:	f47f adb1 	bne.w	800fb28 <_dtoa_r+0x490>
 800ffc6:	4621      	mov	r1, r4
 800ffc8:	465b      	mov	r3, fp
 800ffca:	2205      	movs	r2, #5
 800ffcc:	4648      	mov	r0, r9
 800ffce:	f000 fd2b 	bl	8010a28 <__multadd>
 800ffd2:	4601      	mov	r1, r0
 800ffd4:	4604      	mov	r4, r0
 800ffd6:	9802      	ldr	r0, [sp, #8]
 800ffd8:	f000 ff80 	bl	8010edc <__mcmp>
 800ffdc:	2800      	cmp	r0, #0
 800ffde:	f77f ada3 	ble.w	800fb28 <_dtoa_r+0x490>
 800ffe2:	4656      	mov	r6, sl
 800ffe4:	2331      	movs	r3, #49	@ 0x31
 800ffe6:	f806 3b01 	strb.w	r3, [r6], #1
 800ffea:	f108 0801 	add.w	r8, r8, #1
 800ffee:	e59f      	b.n	800fb30 <_dtoa_r+0x498>
 800fff0:	9c03      	ldr	r4, [sp, #12]
 800fff2:	46b8      	mov	r8, r7
 800fff4:	4625      	mov	r5, r4
 800fff6:	e7f4      	b.n	800ffe2 <_dtoa_r+0x94a>
 800fff8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800fffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fffe:	2b00      	cmp	r3, #0
 8010000:	f000 8101 	beq.w	8010206 <_dtoa_r+0xb6e>
 8010004:	2e00      	cmp	r6, #0
 8010006:	dd05      	ble.n	8010014 <_dtoa_r+0x97c>
 8010008:	4629      	mov	r1, r5
 801000a:	4632      	mov	r2, r6
 801000c:	4648      	mov	r0, r9
 801000e:	f000 fef9 	bl	8010e04 <__lshift>
 8010012:	4605      	mov	r5, r0
 8010014:	9b08      	ldr	r3, [sp, #32]
 8010016:	2b00      	cmp	r3, #0
 8010018:	d05c      	beq.n	80100d4 <_dtoa_r+0xa3c>
 801001a:	6869      	ldr	r1, [r5, #4]
 801001c:	4648      	mov	r0, r9
 801001e:	f000 fca1 	bl	8010964 <_Balloc>
 8010022:	4606      	mov	r6, r0
 8010024:	b928      	cbnz	r0, 8010032 <_dtoa_r+0x99a>
 8010026:	4b82      	ldr	r3, [pc, #520]	@ (8010230 <_dtoa_r+0xb98>)
 8010028:	4602      	mov	r2, r0
 801002a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801002e:	f7ff bb4a 	b.w	800f6c6 <_dtoa_r+0x2e>
 8010032:	692a      	ldr	r2, [r5, #16]
 8010034:	3202      	adds	r2, #2
 8010036:	0092      	lsls	r2, r2, #2
 8010038:	f105 010c 	add.w	r1, r5, #12
 801003c:	300c      	adds	r0, #12
 801003e:	f7ff fa68 	bl	800f512 <memcpy>
 8010042:	2201      	movs	r2, #1
 8010044:	4631      	mov	r1, r6
 8010046:	4648      	mov	r0, r9
 8010048:	f000 fedc 	bl	8010e04 <__lshift>
 801004c:	f10a 0301 	add.w	r3, sl, #1
 8010050:	9300      	str	r3, [sp, #0]
 8010052:	eb0a 030b 	add.w	r3, sl, fp
 8010056:	9308      	str	r3, [sp, #32]
 8010058:	9b04      	ldr	r3, [sp, #16]
 801005a:	f003 0301 	and.w	r3, r3, #1
 801005e:	462f      	mov	r7, r5
 8010060:	9306      	str	r3, [sp, #24]
 8010062:	4605      	mov	r5, r0
 8010064:	9b00      	ldr	r3, [sp, #0]
 8010066:	9802      	ldr	r0, [sp, #8]
 8010068:	4621      	mov	r1, r4
 801006a:	f103 3bff 	add.w	fp, r3, #4294967295
 801006e:	f7ff fa8b 	bl	800f588 <quorem>
 8010072:	4603      	mov	r3, r0
 8010074:	3330      	adds	r3, #48	@ 0x30
 8010076:	9003      	str	r0, [sp, #12]
 8010078:	4639      	mov	r1, r7
 801007a:	9802      	ldr	r0, [sp, #8]
 801007c:	9309      	str	r3, [sp, #36]	@ 0x24
 801007e:	f000 ff2d 	bl	8010edc <__mcmp>
 8010082:	462a      	mov	r2, r5
 8010084:	9004      	str	r0, [sp, #16]
 8010086:	4621      	mov	r1, r4
 8010088:	4648      	mov	r0, r9
 801008a:	f000 ff43 	bl	8010f14 <__mdiff>
 801008e:	68c2      	ldr	r2, [r0, #12]
 8010090:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010092:	4606      	mov	r6, r0
 8010094:	bb02      	cbnz	r2, 80100d8 <_dtoa_r+0xa40>
 8010096:	4601      	mov	r1, r0
 8010098:	9802      	ldr	r0, [sp, #8]
 801009a:	f000 ff1f 	bl	8010edc <__mcmp>
 801009e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100a0:	4602      	mov	r2, r0
 80100a2:	4631      	mov	r1, r6
 80100a4:	4648      	mov	r0, r9
 80100a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80100a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80100aa:	f000 fc9b 	bl	80109e4 <_Bfree>
 80100ae:	9b07      	ldr	r3, [sp, #28]
 80100b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80100b2:	9e00      	ldr	r6, [sp, #0]
 80100b4:	ea42 0103 	orr.w	r1, r2, r3
 80100b8:	9b06      	ldr	r3, [sp, #24]
 80100ba:	4319      	orrs	r1, r3
 80100bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100be:	d10d      	bne.n	80100dc <_dtoa_r+0xa44>
 80100c0:	2b39      	cmp	r3, #57	@ 0x39
 80100c2:	d027      	beq.n	8010114 <_dtoa_r+0xa7c>
 80100c4:	9a04      	ldr	r2, [sp, #16]
 80100c6:	2a00      	cmp	r2, #0
 80100c8:	dd01      	ble.n	80100ce <_dtoa_r+0xa36>
 80100ca:	9b03      	ldr	r3, [sp, #12]
 80100cc:	3331      	adds	r3, #49	@ 0x31
 80100ce:	f88b 3000 	strb.w	r3, [fp]
 80100d2:	e52e      	b.n	800fb32 <_dtoa_r+0x49a>
 80100d4:	4628      	mov	r0, r5
 80100d6:	e7b9      	b.n	801004c <_dtoa_r+0x9b4>
 80100d8:	2201      	movs	r2, #1
 80100da:	e7e2      	b.n	80100a2 <_dtoa_r+0xa0a>
 80100dc:	9904      	ldr	r1, [sp, #16]
 80100de:	2900      	cmp	r1, #0
 80100e0:	db04      	blt.n	80100ec <_dtoa_r+0xa54>
 80100e2:	9807      	ldr	r0, [sp, #28]
 80100e4:	4301      	orrs	r1, r0
 80100e6:	9806      	ldr	r0, [sp, #24]
 80100e8:	4301      	orrs	r1, r0
 80100ea:	d120      	bne.n	801012e <_dtoa_r+0xa96>
 80100ec:	2a00      	cmp	r2, #0
 80100ee:	ddee      	ble.n	80100ce <_dtoa_r+0xa36>
 80100f0:	9902      	ldr	r1, [sp, #8]
 80100f2:	9300      	str	r3, [sp, #0]
 80100f4:	2201      	movs	r2, #1
 80100f6:	4648      	mov	r0, r9
 80100f8:	f000 fe84 	bl	8010e04 <__lshift>
 80100fc:	4621      	mov	r1, r4
 80100fe:	9002      	str	r0, [sp, #8]
 8010100:	f000 feec 	bl	8010edc <__mcmp>
 8010104:	2800      	cmp	r0, #0
 8010106:	9b00      	ldr	r3, [sp, #0]
 8010108:	dc02      	bgt.n	8010110 <_dtoa_r+0xa78>
 801010a:	d1e0      	bne.n	80100ce <_dtoa_r+0xa36>
 801010c:	07da      	lsls	r2, r3, #31
 801010e:	d5de      	bpl.n	80100ce <_dtoa_r+0xa36>
 8010110:	2b39      	cmp	r3, #57	@ 0x39
 8010112:	d1da      	bne.n	80100ca <_dtoa_r+0xa32>
 8010114:	2339      	movs	r3, #57	@ 0x39
 8010116:	f88b 3000 	strb.w	r3, [fp]
 801011a:	4633      	mov	r3, r6
 801011c:	461e      	mov	r6, r3
 801011e:	3b01      	subs	r3, #1
 8010120:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010124:	2a39      	cmp	r2, #57	@ 0x39
 8010126:	d04e      	beq.n	80101c6 <_dtoa_r+0xb2e>
 8010128:	3201      	adds	r2, #1
 801012a:	701a      	strb	r2, [r3, #0]
 801012c:	e501      	b.n	800fb32 <_dtoa_r+0x49a>
 801012e:	2a00      	cmp	r2, #0
 8010130:	dd03      	ble.n	801013a <_dtoa_r+0xaa2>
 8010132:	2b39      	cmp	r3, #57	@ 0x39
 8010134:	d0ee      	beq.n	8010114 <_dtoa_r+0xa7c>
 8010136:	3301      	adds	r3, #1
 8010138:	e7c9      	b.n	80100ce <_dtoa_r+0xa36>
 801013a:	9a00      	ldr	r2, [sp, #0]
 801013c:	9908      	ldr	r1, [sp, #32]
 801013e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010142:	428a      	cmp	r2, r1
 8010144:	d028      	beq.n	8010198 <_dtoa_r+0xb00>
 8010146:	9902      	ldr	r1, [sp, #8]
 8010148:	2300      	movs	r3, #0
 801014a:	220a      	movs	r2, #10
 801014c:	4648      	mov	r0, r9
 801014e:	f000 fc6b 	bl	8010a28 <__multadd>
 8010152:	42af      	cmp	r7, r5
 8010154:	9002      	str	r0, [sp, #8]
 8010156:	f04f 0300 	mov.w	r3, #0
 801015a:	f04f 020a 	mov.w	r2, #10
 801015e:	4639      	mov	r1, r7
 8010160:	4648      	mov	r0, r9
 8010162:	d107      	bne.n	8010174 <_dtoa_r+0xadc>
 8010164:	f000 fc60 	bl	8010a28 <__multadd>
 8010168:	4607      	mov	r7, r0
 801016a:	4605      	mov	r5, r0
 801016c:	9b00      	ldr	r3, [sp, #0]
 801016e:	3301      	adds	r3, #1
 8010170:	9300      	str	r3, [sp, #0]
 8010172:	e777      	b.n	8010064 <_dtoa_r+0x9cc>
 8010174:	f000 fc58 	bl	8010a28 <__multadd>
 8010178:	4629      	mov	r1, r5
 801017a:	4607      	mov	r7, r0
 801017c:	2300      	movs	r3, #0
 801017e:	220a      	movs	r2, #10
 8010180:	4648      	mov	r0, r9
 8010182:	f000 fc51 	bl	8010a28 <__multadd>
 8010186:	4605      	mov	r5, r0
 8010188:	e7f0      	b.n	801016c <_dtoa_r+0xad4>
 801018a:	f1bb 0f00 	cmp.w	fp, #0
 801018e:	bfcc      	ite	gt
 8010190:	465e      	movgt	r6, fp
 8010192:	2601      	movle	r6, #1
 8010194:	4456      	add	r6, sl
 8010196:	2700      	movs	r7, #0
 8010198:	9902      	ldr	r1, [sp, #8]
 801019a:	9300      	str	r3, [sp, #0]
 801019c:	2201      	movs	r2, #1
 801019e:	4648      	mov	r0, r9
 80101a0:	f000 fe30 	bl	8010e04 <__lshift>
 80101a4:	4621      	mov	r1, r4
 80101a6:	9002      	str	r0, [sp, #8]
 80101a8:	f000 fe98 	bl	8010edc <__mcmp>
 80101ac:	2800      	cmp	r0, #0
 80101ae:	dcb4      	bgt.n	801011a <_dtoa_r+0xa82>
 80101b0:	d102      	bne.n	80101b8 <_dtoa_r+0xb20>
 80101b2:	9b00      	ldr	r3, [sp, #0]
 80101b4:	07db      	lsls	r3, r3, #31
 80101b6:	d4b0      	bmi.n	801011a <_dtoa_r+0xa82>
 80101b8:	4633      	mov	r3, r6
 80101ba:	461e      	mov	r6, r3
 80101bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80101c0:	2a30      	cmp	r2, #48	@ 0x30
 80101c2:	d0fa      	beq.n	80101ba <_dtoa_r+0xb22>
 80101c4:	e4b5      	b.n	800fb32 <_dtoa_r+0x49a>
 80101c6:	459a      	cmp	sl, r3
 80101c8:	d1a8      	bne.n	801011c <_dtoa_r+0xa84>
 80101ca:	2331      	movs	r3, #49	@ 0x31
 80101cc:	f108 0801 	add.w	r8, r8, #1
 80101d0:	f88a 3000 	strb.w	r3, [sl]
 80101d4:	e4ad      	b.n	800fb32 <_dtoa_r+0x49a>
 80101d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80101d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8010234 <_dtoa_r+0xb9c>
 80101dc:	b11b      	cbz	r3, 80101e6 <_dtoa_r+0xb4e>
 80101de:	f10a 0308 	add.w	r3, sl, #8
 80101e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80101e4:	6013      	str	r3, [r2, #0]
 80101e6:	4650      	mov	r0, sl
 80101e8:	b017      	add	sp, #92	@ 0x5c
 80101ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101ee:	9b07      	ldr	r3, [sp, #28]
 80101f0:	2b01      	cmp	r3, #1
 80101f2:	f77f ae2e 	ble.w	800fe52 <_dtoa_r+0x7ba>
 80101f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80101f8:	9308      	str	r3, [sp, #32]
 80101fa:	2001      	movs	r0, #1
 80101fc:	e64d      	b.n	800fe9a <_dtoa_r+0x802>
 80101fe:	f1bb 0f00 	cmp.w	fp, #0
 8010202:	f77f aed9 	ble.w	800ffb8 <_dtoa_r+0x920>
 8010206:	4656      	mov	r6, sl
 8010208:	9802      	ldr	r0, [sp, #8]
 801020a:	4621      	mov	r1, r4
 801020c:	f7ff f9bc 	bl	800f588 <quorem>
 8010210:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8010214:	f806 3b01 	strb.w	r3, [r6], #1
 8010218:	eba6 020a 	sub.w	r2, r6, sl
 801021c:	4593      	cmp	fp, r2
 801021e:	ddb4      	ble.n	801018a <_dtoa_r+0xaf2>
 8010220:	9902      	ldr	r1, [sp, #8]
 8010222:	2300      	movs	r3, #0
 8010224:	220a      	movs	r2, #10
 8010226:	4648      	mov	r0, r9
 8010228:	f000 fbfe 	bl	8010a28 <__multadd>
 801022c:	9002      	str	r0, [sp, #8]
 801022e:	e7eb      	b.n	8010208 <_dtoa_r+0xb70>
 8010230:	080123c5 	.word	0x080123c5
 8010234:	08012360 	.word	0x08012360

08010238 <_free_r>:
 8010238:	b538      	push	{r3, r4, r5, lr}
 801023a:	4605      	mov	r5, r0
 801023c:	2900      	cmp	r1, #0
 801023e:	d041      	beq.n	80102c4 <_free_r+0x8c>
 8010240:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010244:	1f0c      	subs	r4, r1, #4
 8010246:	2b00      	cmp	r3, #0
 8010248:	bfb8      	it	lt
 801024a:	18e4      	addlt	r4, r4, r3
 801024c:	f7fd f8ea 	bl	800d424 <__malloc_lock>
 8010250:	4a1d      	ldr	r2, [pc, #116]	@ (80102c8 <_free_r+0x90>)
 8010252:	6813      	ldr	r3, [r2, #0]
 8010254:	b933      	cbnz	r3, 8010264 <_free_r+0x2c>
 8010256:	6063      	str	r3, [r4, #4]
 8010258:	6014      	str	r4, [r2, #0]
 801025a:	4628      	mov	r0, r5
 801025c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010260:	f7fd b8e6 	b.w	800d430 <__malloc_unlock>
 8010264:	42a3      	cmp	r3, r4
 8010266:	d908      	bls.n	801027a <_free_r+0x42>
 8010268:	6820      	ldr	r0, [r4, #0]
 801026a:	1821      	adds	r1, r4, r0
 801026c:	428b      	cmp	r3, r1
 801026e:	bf01      	itttt	eq
 8010270:	6819      	ldreq	r1, [r3, #0]
 8010272:	685b      	ldreq	r3, [r3, #4]
 8010274:	1809      	addeq	r1, r1, r0
 8010276:	6021      	streq	r1, [r4, #0]
 8010278:	e7ed      	b.n	8010256 <_free_r+0x1e>
 801027a:	461a      	mov	r2, r3
 801027c:	685b      	ldr	r3, [r3, #4]
 801027e:	b10b      	cbz	r3, 8010284 <_free_r+0x4c>
 8010280:	42a3      	cmp	r3, r4
 8010282:	d9fa      	bls.n	801027a <_free_r+0x42>
 8010284:	6811      	ldr	r1, [r2, #0]
 8010286:	1850      	adds	r0, r2, r1
 8010288:	42a0      	cmp	r0, r4
 801028a:	d10b      	bne.n	80102a4 <_free_r+0x6c>
 801028c:	6820      	ldr	r0, [r4, #0]
 801028e:	4401      	add	r1, r0
 8010290:	1850      	adds	r0, r2, r1
 8010292:	4283      	cmp	r3, r0
 8010294:	6011      	str	r1, [r2, #0]
 8010296:	d1e0      	bne.n	801025a <_free_r+0x22>
 8010298:	6818      	ldr	r0, [r3, #0]
 801029a:	685b      	ldr	r3, [r3, #4]
 801029c:	6053      	str	r3, [r2, #4]
 801029e:	4408      	add	r0, r1
 80102a0:	6010      	str	r0, [r2, #0]
 80102a2:	e7da      	b.n	801025a <_free_r+0x22>
 80102a4:	d902      	bls.n	80102ac <_free_r+0x74>
 80102a6:	230c      	movs	r3, #12
 80102a8:	602b      	str	r3, [r5, #0]
 80102aa:	e7d6      	b.n	801025a <_free_r+0x22>
 80102ac:	6820      	ldr	r0, [r4, #0]
 80102ae:	1821      	adds	r1, r4, r0
 80102b0:	428b      	cmp	r3, r1
 80102b2:	bf04      	itt	eq
 80102b4:	6819      	ldreq	r1, [r3, #0]
 80102b6:	685b      	ldreq	r3, [r3, #4]
 80102b8:	6063      	str	r3, [r4, #4]
 80102ba:	bf04      	itt	eq
 80102bc:	1809      	addeq	r1, r1, r0
 80102be:	6021      	streq	r1, [r4, #0]
 80102c0:	6054      	str	r4, [r2, #4]
 80102c2:	e7ca      	b.n	801025a <_free_r+0x22>
 80102c4:	bd38      	pop	{r3, r4, r5, pc}
 80102c6:	bf00      	nop
 80102c8:	20005580 	.word	0x20005580

080102cc <rshift>:
 80102cc:	6903      	ldr	r3, [r0, #16]
 80102ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80102d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80102d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80102da:	f100 0414 	add.w	r4, r0, #20
 80102de:	dd45      	ble.n	801036c <rshift+0xa0>
 80102e0:	f011 011f 	ands.w	r1, r1, #31
 80102e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80102e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80102ec:	d10c      	bne.n	8010308 <rshift+0x3c>
 80102ee:	f100 0710 	add.w	r7, r0, #16
 80102f2:	4629      	mov	r1, r5
 80102f4:	42b1      	cmp	r1, r6
 80102f6:	d334      	bcc.n	8010362 <rshift+0x96>
 80102f8:	1a9b      	subs	r3, r3, r2
 80102fa:	009b      	lsls	r3, r3, #2
 80102fc:	1eea      	subs	r2, r5, #3
 80102fe:	4296      	cmp	r6, r2
 8010300:	bf38      	it	cc
 8010302:	2300      	movcc	r3, #0
 8010304:	4423      	add	r3, r4
 8010306:	e015      	b.n	8010334 <rshift+0x68>
 8010308:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801030c:	f1c1 0820 	rsb	r8, r1, #32
 8010310:	40cf      	lsrs	r7, r1
 8010312:	f105 0e04 	add.w	lr, r5, #4
 8010316:	46a1      	mov	r9, r4
 8010318:	4576      	cmp	r6, lr
 801031a:	46f4      	mov	ip, lr
 801031c:	d815      	bhi.n	801034a <rshift+0x7e>
 801031e:	1a9a      	subs	r2, r3, r2
 8010320:	0092      	lsls	r2, r2, #2
 8010322:	3a04      	subs	r2, #4
 8010324:	3501      	adds	r5, #1
 8010326:	42ae      	cmp	r6, r5
 8010328:	bf38      	it	cc
 801032a:	2200      	movcc	r2, #0
 801032c:	18a3      	adds	r3, r4, r2
 801032e:	50a7      	str	r7, [r4, r2]
 8010330:	b107      	cbz	r7, 8010334 <rshift+0x68>
 8010332:	3304      	adds	r3, #4
 8010334:	1b1a      	subs	r2, r3, r4
 8010336:	42a3      	cmp	r3, r4
 8010338:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801033c:	bf08      	it	eq
 801033e:	2300      	moveq	r3, #0
 8010340:	6102      	str	r2, [r0, #16]
 8010342:	bf08      	it	eq
 8010344:	6143      	streq	r3, [r0, #20]
 8010346:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801034a:	f8dc c000 	ldr.w	ip, [ip]
 801034e:	fa0c fc08 	lsl.w	ip, ip, r8
 8010352:	ea4c 0707 	orr.w	r7, ip, r7
 8010356:	f849 7b04 	str.w	r7, [r9], #4
 801035a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801035e:	40cf      	lsrs	r7, r1
 8010360:	e7da      	b.n	8010318 <rshift+0x4c>
 8010362:	f851 cb04 	ldr.w	ip, [r1], #4
 8010366:	f847 cf04 	str.w	ip, [r7, #4]!
 801036a:	e7c3      	b.n	80102f4 <rshift+0x28>
 801036c:	4623      	mov	r3, r4
 801036e:	e7e1      	b.n	8010334 <rshift+0x68>

08010370 <__hexdig_fun>:
 8010370:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010374:	2b09      	cmp	r3, #9
 8010376:	d802      	bhi.n	801037e <__hexdig_fun+0xe>
 8010378:	3820      	subs	r0, #32
 801037a:	b2c0      	uxtb	r0, r0
 801037c:	4770      	bx	lr
 801037e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010382:	2b05      	cmp	r3, #5
 8010384:	d801      	bhi.n	801038a <__hexdig_fun+0x1a>
 8010386:	3847      	subs	r0, #71	@ 0x47
 8010388:	e7f7      	b.n	801037a <__hexdig_fun+0xa>
 801038a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801038e:	2b05      	cmp	r3, #5
 8010390:	d801      	bhi.n	8010396 <__hexdig_fun+0x26>
 8010392:	3827      	subs	r0, #39	@ 0x27
 8010394:	e7f1      	b.n	801037a <__hexdig_fun+0xa>
 8010396:	2000      	movs	r0, #0
 8010398:	4770      	bx	lr
	...

0801039c <__gethex>:
 801039c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103a0:	b085      	sub	sp, #20
 80103a2:	468a      	mov	sl, r1
 80103a4:	9302      	str	r3, [sp, #8]
 80103a6:	680b      	ldr	r3, [r1, #0]
 80103a8:	9001      	str	r0, [sp, #4]
 80103aa:	4690      	mov	r8, r2
 80103ac:	1c9c      	adds	r4, r3, #2
 80103ae:	46a1      	mov	r9, r4
 80103b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80103b4:	2830      	cmp	r0, #48	@ 0x30
 80103b6:	d0fa      	beq.n	80103ae <__gethex+0x12>
 80103b8:	eba9 0303 	sub.w	r3, r9, r3
 80103bc:	f1a3 0b02 	sub.w	fp, r3, #2
 80103c0:	f7ff ffd6 	bl	8010370 <__hexdig_fun>
 80103c4:	4605      	mov	r5, r0
 80103c6:	2800      	cmp	r0, #0
 80103c8:	d168      	bne.n	801049c <__gethex+0x100>
 80103ca:	49a0      	ldr	r1, [pc, #640]	@ (801064c <__gethex+0x2b0>)
 80103cc:	2201      	movs	r2, #1
 80103ce:	4648      	mov	r0, r9
 80103d0:	f7fe ff39 	bl	800f246 <strncmp>
 80103d4:	4607      	mov	r7, r0
 80103d6:	2800      	cmp	r0, #0
 80103d8:	d167      	bne.n	80104aa <__gethex+0x10e>
 80103da:	f899 0001 	ldrb.w	r0, [r9, #1]
 80103de:	4626      	mov	r6, r4
 80103e0:	f7ff ffc6 	bl	8010370 <__hexdig_fun>
 80103e4:	2800      	cmp	r0, #0
 80103e6:	d062      	beq.n	80104ae <__gethex+0x112>
 80103e8:	4623      	mov	r3, r4
 80103ea:	7818      	ldrb	r0, [r3, #0]
 80103ec:	2830      	cmp	r0, #48	@ 0x30
 80103ee:	4699      	mov	r9, r3
 80103f0:	f103 0301 	add.w	r3, r3, #1
 80103f4:	d0f9      	beq.n	80103ea <__gethex+0x4e>
 80103f6:	f7ff ffbb 	bl	8010370 <__hexdig_fun>
 80103fa:	fab0 f580 	clz	r5, r0
 80103fe:	096d      	lsrs	r5, r5, #5
 8010400:	f04f 0b01 	mov.w	fp, #1
 8010404:	464a      	mov	r2, r9
 8010406:	4616      	mov	r6, r2
 8010408:	3201      	adds	r2, #1
 801040a:	7830      	ldrb	r0, [r6, #0]
 801040c:	f7ff ffb0 	bl	8010370 <__hexdig_fun>
 8010410:	2800      	cmp	r0, #0
 8010412:	d1f8      	bne.n	8010406 <__gethex+0x6a>
 8010414:	498d      	ldr	r1, [pc, #564]	@ (801064c <__gethex+0x2b0>)
 8010416:	2201      	movs	r2, #1
 8010418:	4630      	mov	r0, r6
 801041a:	f7fe ff14 	bl	800f246 <strncmp>
 801041e:	2800      	cmp	r0, #0
 8010420:	d13f      	bne.n	80104a2 <__gethex+0x106>
 8010422:	b944      	cbnz	r4, 8010436 <__gethex+0x9a>
 8010424:	1c74      	adds	r4, r6, #1
 8010426:	4622      	mov	r2, r4
 8010428:	4616      	mov	r6, r2
 801042a:	3201      	adds	r2, #1
 801042c:	7830      	ldrb	r0, [r6, #0]
 801042e:	f7ff ff9f 	bl	8010370 <__hexdig_fun>
 8010432:	2800      	cmp	r0, #0
 8010434:	d1f8      	bne.n	8010428 <__gethex+0x8c>
 8010436:	1ba4      	subs	r4, r4, r6
 8010438:	00a7      	lsls	r7, r4, #2
 801043a:	7833      	ldrb	r3, [r6, #0]
 801043c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010440:	2b50      	cmp	r3, #80	@ 0x50
 8010442:	d13e      	bne.n	80104c2 <__gethex+0x126>
 8010444:	7873      	ldrb	r3, [r6, #1]
 8010446:	2b2b      	cmp	r3, #43	@ 0x2b
 8010448:	d033      	beq.n	80104b2 <__gethex+0x116>
 801044a:	2b2d      	cmp	r3, #45	@ 0x2d
 801044c:	d034      	beq.n	80104b8 <__gethex+0x11c>
 801044e:	1c71      	adds	r1, r6, #1
 8010450:	2400      	movs	r4, #0
 8010452:	7808      	ldrb	r0, [r1, #0]
 8010454:	f7ff ff8c 	bl	8010370 <__hexdig_fun>
 8010458:	1e43      	subs	r3, r0, #1
 801045a:	b2db      	uxtb	r3, r3
 801045c:	2b18      	cmp	r3, #24
 801045e:	d830      	bhi.n	80104c2 <__gethex+0x126>
 8010460:	f1a0 0210 	sub.w	r2, r0, #16
 8010464:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010468:	f7ff ff82 	bl	8010370 <__hexdig_fun>
 801046c:	f100 3cff 	add.w	ip, r0, #4294967295
 8010470:	fa5f fc8c 	uxtb.w	ip, ip
 8010474:	f1bc 0f18 	cmp.w	ip, #24
 8010478:	f04f 030a 	mov.w	r3, #10
 801047c:	d91e      	bls.n	80104bc <__gethex+0x120>
 801047e:	b104      	cbz	r4, 8010482 <__gethex+0xe6>
 8010480:	4252      	negs	r2, r2
 8010482:	4417      	add	r7, r2
 8010484:	f8ca 1000 	str.w	r1, [sl]
 8010488:	b1ed      	cbz	r5, 80104c6 <__gethex+0x12a>
 801048a:	f1bb 0f00 	cmp.w	fp, #0
 801048e:	bf0c      	ite	eq
 8010490:	2506      	moveq	r5, #6
 8010492:	2500      	movne	r5, #0
 8010494:	4628      	mov	r0, r5
 8010496:	b005      	add	sp, #20
 8010498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801049c:	2500      	movs	r5, #0
 801049e:	462c      	mov	r4, r5
 80104a0:	e7b0      	b.n	8010404 <__gethex+0x68>
 80104a2:	2c00      	cmp	r4, #0
 80104a4:	d1c7      	bne.n	8010436 <__gethex+0x9a>
 80104a6:	4627      	mov	r7, r4
 80104a8:	e7c7      	b.n	801043a <__gethex+0x9e>
 80104aa:	464e      	mov	r6, r9
 80104ac:	462f      	mov	r7, r5
 80104ae:	2501      	movs	r5, #1
 80104b0:	e7c3      	b.n	801043a <__gethex+0x9e>
 80104b2:	2400      	movs	r4, #0
 80104b4:	1cb1      	adds	r1, r6, #2
 80104b6:	e7cc      	b.n	8010452 <__gethex+0xb6>
 80104b8:	2401      	movs	r4, #1
 80104ba:	e7fb      	b.n	80104b4 <__gethex+0x118>
 80104bc:	fb03 0002 	mla	r0, r3, r2, r0
 80104c0:	e7ce      	b.n	8010460 <__gethex+0xc4>
 80104c2:	4631      	mov	r1, r6
 80104c4:	e7de      	b.n	8010484 <__gethex+0xe8>
 80104c6:	eba6 0309 	sub.w	r3, r6, r9
 80104ca:	3b01      	subs	r3, #1
 80104cc:	4629      	mov	r1, r5
 80104ce:	2b07      	cmp	r3, #7
 80104d0:	dc0a      	bgt.n	80104e8 <__gethex+0x14c>
 80104d2:	9801      	ldr	r0, [sp, #4]
 80104d4:	f000 fa46 	bl	8010964 <_Balloc>
 80104d8:	4604      	mov	r4, r0
 80104da:	b940      	cbnz	r0, 80104ee <__gethex+0x152>
 80104dc:	4b5c      	ldr	r3, [pc, #368]	@ (8010650 <__gethex+0x2b4>)
 80104de:	4602      	mov	r2, r0
 80104e0:	21e4      	movs	r1, #228	@ 0xe4
 80104e2:	485c      	ldr	r0, [pc, #368]	@ (8010654 <__gethex+0x2b8>)
 80104e4:	f7ff f832 	bl	800f54c <__assert_func>
 80104e8:	3101      	adds	r1, #1
 80104ea:	105b      	asrs	r3, r3, #1
 80104ec:	e7ef      	b.n	80104ce <__gethex+0x132>
 80104ee:	f100 0a14 	add.w	sl, r0, #20
 80104f2:	2300      	movs	r3, #0
 80104f4:	4655      	mov	r5, sl
 80104f6:	469b      	mov	fp, r3
 80104f8:	45b1      	cmp	r9, r6
 80104fa:	d337      	bcc.n	801056c <__gethex+0x1d0>
 80104fc:	f845 bb04 	str.w	fp, [r5], #4
 8010500:	eba5 050a 	sub.w	r5, r5, sl
 8010504:	10ad      	asrs	r5, r5, #2
 8010506:	6125      	str	r5, [r4, #16]
 8010508:	4658      	mov	r0, fp
 801050a:	f000 fb1d 	bl	8010b48 <__hi0bits>
 801050e:	016d      	lsls	r5, r5, #5
 8010510:	f8d8 6000 	ldr.w	r6, [r8]
 8010514:	1a2d      	subs	r5, r5, r0
 8010516:	42b5      	cmp	r5, r6
 8010518:	dd54      	ble.n	80105c4 <__gethex+0x228>
 801051a:	1bad      	subs	r5, r5, r6
 801051c:	4629      	mov	r1, r5
 801051e:	4620      	mov	r0, r4
 8010520:	f000 fea9 	bl	8011276 <__any_on>
 8010524:	4681      	mov	r9, r0
 8010526:	b178      	cbz	r0, 8010548 <__gethex+0x1ac>
 8010528:	1e6b      	subs	r3, r5, #1
 801052a:	1159      	asrs	r1, r3, #5
 801052c:	f003 021f 	and.w	r2, r3, #31
 8010530:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010534:	f04f 0901 	mov.w	r9, #1
 8010538:	fa09 f202 	lsl.w	r2, r9, r2
 801053c:	420a      	tst	r2, r1
 801053e:	d003      	beq.n	8010548 <__gethex+0x1ac>
 8010540:	454b      	cmp	r3, r9
 8010542:	dc36      	bgt.n	80105b2 <__gethex+0x216>
 8010544:	f04f 0902 	mov.w	r9, #2
 8010548:	4629      	mov	r1, r5
 801054a:	4620      	mov	r0, r4
 801054c:	f7ff febe 	bl	80102cc <rshift>
 8010550:	442f      	add	r7, r5
 8010552:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010556:	42bb      	cmp	r3, r7
 8010558:	da42      	bge.n	80105e0 <__gethex+0x244>
 801055a:	9801      	ldr	r0, [sp, #4]
 801055c:	4621      	mov	r1, r4
 801055e:	f000 fa41 	bl	80109e4 <_Bfree>
 8010562:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010564:	2300      	movs	r3, #0
 8010566:	6013      	str	r3, [r2, #0]
 8010568:	25a3      	movs	r5, #163	@ 0xa3
 801056a:	e793      	b.n	8010494 <__gethex+0xf8>
 801056c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010570:	2a2e      	cmp	r2, #46	@ 0x2e
 8010572:	d012      	beq.n	801059a <__gethex+0x1fe>
 8010574:	2b20      	cmp	r3, #32
 8010576:	d104      	bne.n	8010582 <__gethex+0x1e6>
 8010578:	f845 bb04 	str.w	fp, [r5], #4
 801057c:	f04f 0b00 	mov.w	fp, #0
 8010580:	465b      	mov	r3, fp
 8010582:	7830      	ldrb	r0, [r6, #0]
 8010584:	9303      	str	r3, [sp, #12]
 8010586:	f7ff fef3 	bl	8010370 <__hexdig_fun>
 801058a:	9b03      	ldr	r3, [sp, #12]
 801058c:	f000 000f 	and.w	r0, r0, #15
 8010590:	4098      	lsls	r0, r3
 8010592:	ea4b 0b00 	orr.w	fp, fp, r0
 8010596:	3304      	adds	r3, #4
 8010598:	e7ae      	b.n	80104f8 <__gethex+0x15c>
 801059a:	45b1      	cmp	r9, r6
 801059c:	d8ea      	bhi.n	8010574 <__gethex+0x1d8>
 801059e:	492b      	ldr	r1, [pc, #172]	@ (801064c <__gethex+0x2b0>)
 80105a0:	9303      	str	r3, [sp, #12]
 80105a2:	2201      	movs	r2, #1
 80105a4:	4630      	mov	r0, r6
 80105a6:	f7fe fe4e 	bl	800f246 <strncmp>
 80105aa:	9b03      	ldr	r3, [sp, #12]
 80105ac:	2800      	cmp	r0, #0
 80105ae:	d1e1      	bne.n	8010574 <__gethex+0x1d8>
 80105b0:	e7a2      	b.n	80104f8 <__gethex+0x15c>
 80105b2:	1ea9      	subs	r1, r5, #2
 80105b4:	4620      	mov	r0, r4
 80105b6:	f000 fe5e 	bl	8011276 <__any_on>
 80105ba:	2800      	cmp	r0, #0
 80105bc:	d0c2      	beq.n	8010544 <__gethex+0x1a8>
 80105be:	f04f 0903 	mov.w	r9, #3
 80105c2:	e7c1      	b.n	8010548 <__gethex+0x1ac>
 80105c4:	da09      	bge.n	80105da <__gethex+0x23e>
 80105c6:	1b75      	subs	r5, r6, r5
 80105c8:	4621      	mov	r1, r4
 80105ca:	9801      	ldr	r0, [sp, #4]
 80105cc:	462a      	mov	r2, r5
 80105ce:	f000 fc19 	bl	8010e04 <__lshift>
 80105d2:	1b7f      	subs	r7, r7, r5
 80105d4:	4604      	mov	r4, r0
 80105d6:	f100 0a14 	add.w	sl, r0, #20
 80105da:	f04f 0900 	mov.w	r9, #0
 80105de:	e7b8      	b.n	8010552 <__gethex+0x1b6>
 80105e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80105e4:	42bd      	cmp	r5, r7
 80105e6:	dd6f      	ble.n	80106c8 <__gethex+0x32c>
 80105e8:	1bed      	subs	r5, r5, r7
 80105ea:	42ae      	cmp	r6, r5
 80105ec:	dc34      	bgt.n	8010658 <__gethex+0x2bc>
 80105ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80105f2:	2b02      	cmp	r3, #2
 80105f4:	d022      	beq.n	801063c <__gethex+0x2a0>
 80105f6:	2b03      	cmp	r3, #3
 80105f8:	d024      	beq.n	8010644 <__gethex+0x2a8>
 80105fa:	2b01      	cmp	r3, #1
 80105fc:	d115      	bne.n	801062a <__gethex+0x28e>
 80105fe:	42ae      	cmp	r6, r5
 8010600:	d113      	bne.n	801062a <__gethex+0x28e>
 8010602:	2e01      	cmp	r6, #1
 8010604:	d10b      	bne.n	801061e <__gethex+0x282>
 8010606:	9a02      	ldr	r2, [sp, #8]
 8010608:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801060c:	6013      	str	r3, [r2, #0]
 801060e:	2301      	movs	r3, #1
 8010610:	6123      	str	r3, [r4, #16]
 8010612:	f8ca 3000 	str.w	r3, [sl]
 8010616:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010618:	2562      	movs	r5, #98	@ 0x62
 801061a:	601c      	str	r4, [r3, #0]
 801061c:	e73a      	b.n	8010494 <__gethex+0xf8>
 801061e:	1e71      	subs	r1, r6, #1
 8010620:	4620      	mov	r0, r4
 8010622:	f000 fe28 	bl	8011276 <__any_on>
 8010626:	2800      	cmp	r0, #0
 8010628:	d1ed      	bne.n	8010606 <__gethex+0x26a>
 801062a:	9801      	ldr	r0, [sp, #4]
 801062c:	4621      	mov	r1, r4
 801062e:	f000 f9d9 	bl	80109e4 <_Bfree>
 8010632:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010634:	2300      	movs	r3, #0
 8010636:	6013      	str	r3, [r2, #0]
 8010638:	2550      	movs	r5, #80	@ 0x50
 801063a:	e72b      	b.n	8010494 <__gethex+0xf8>
 801063c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801063e:	2b00      	cmp	r3, #0
 8010640:	d1f3      	bne.n	801062a <__gethex+0x28e>
 8010642:	e7e0      	b.n	8010606 <__gethex+0x26a>
 8010644:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010646:	2b00      	cmp	r3, #0
 8010648:	d1dd      	bne.n	8010606 <__gethex+0x26a>
 801064a:	e7ee      	b.n	801062a <__gethex+0x28e>
 801064c:	08012270 	.word	0x08012270
 8010650:	080123c5 	.word	0x080123c5
 8010654:	080123d6 	.word	0x080123d6
 8010658:	1e6f      	subs	r7, r5, #1
 801065a:	f1b9 0f00 	cmp.w	r9, #0
 801065e:	d130      	bne.n	80106c2 <__gethex+0x326>
 8010660:	b127      	cbz	r7, 801066c <__gethex+0x2d0>
 8010662:	4639      	mov	r1, r7
 8010664:	4620      	mov	r0, r4
 8010666:	f000 fe06 	bl	8011276 <__any_on>
 801066a:	4681      	mov	r9, r0
 801066c:	117a      	asrs	r2, r7, #5
 801066e:	2301      	movs	r3, #1
 8010670:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010674:	f007 071f 	and.w	r7, r7, #31
 8010678:	40bb      	lsls	r3, r7
 801067a:	4213      	tst	r3, r2
 801067c:	4629      	mov	r1, r5
 801067e:	4620      	mov	r0, r4
 8010680:	bf18      	it	ne
 8010682:	f049 0902 	orrne.w	r9, r9, #2
 8010686:	f7ff fe21 	bl	80102cc <rshift>
 801068a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801068e:	1b76      	subs	r6, r6, r5
 8010690:	2502      	movs	r5, #2
 8010692:	f1b9 0f00 	cmp.w	r9, #0
 8010696:	d047      	beq.n	8010728 <__gethex+0x38c>
 8010698:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801069c:	2b02      	cmp	r3, #2
 801069e:	d015      	beq.n	80106cc <__gethex+0x330>
 80106a0:	2b03      	cmp	r3, #3
 80106a2:	d017      	beq.n	80106d4 <__gethex+0x338>
 80106a4:	2b01      	cmp	r3, #1
 80106a6:	d109      	bne.n	80106bc <__gethex+0x320>
 80106a8:	f019 0f02 	tst.w	r9, #2
 80106ac:	d006      	beq.n	80106bc <__gethex+0x320>
 80106ae:	f8da 3000 	ldr.w	r3, [sl]
 80106b2:	ea49 0903 	orr.w	r9, r9, r3
 80106b6:	f019 0f01 	tst.w	r9, #1
 80106ba:	d10e      	bne.n	80106da <__gethex+0x33e>
 80106bc:	f045 0510 	orr.w	r5, r5, #16
 80106c0:	e032      	b.n	8010728 <__gethex+0x38c>
 80106c2:	f04f 0901 	mov.w	r9, #1
 80106c6:	e7d1      	b.n	801066c <__gethex+0x2d0>
 80106c8:	2501      	movs	r5, #1
 80106ca:	e7e2      	b.n	8010692 <__gethex+0x2f6>
 80106cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80106ce:	f1c3 0301 	rsb	r3, r3, #1
 80106d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80106d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d0f0      	beq.n	80106bc <__gethex+0x320>
 80106da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80106de:	f104 0314 	add.w	r3, r4, #20
 80106e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80106e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80106ea:	f04f 0c00 	mov.w	ip, #0
 80106ee:	4618      	mov	r0, r3
 80106f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80106f4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80106f8:	d01b      	beq.n	8010732 <__gethex+0x396>
 80106fa:	3201      	adds	r2, #1
 80106fc:	6002      	str	r2, [r0, #0]
 80106fe:	2d02      	cmp	r5, #2
 8010700:	f104 0314 	add.w	r3, r4, #20
 8010704:	d13c      	bne.n	8010780 <__gethex+0x3e4>
 8010706:	f8d8 2000 	ldr.w	r2, [r8]
 801070a:	3a01      	subs	r2, #1
 801070c:	42b2      	cmp	r2, r6
 801070e:	d109      	bne.n	8010724 <__gethex+0x388>
 8010710:	1171      	asrs	r1, r6, #5
 8010712:	2201      	movs	r2, #1
 8010714:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010718:	f006 061f 	and.w	r6, r6, #31
 801071c:	fa02 f606 	lsl.w	r6, r2, r6
 8010720:	421e      	tst	r6, r3
 8010722:	d13a      	bne.n	801079a <__gethex+0x3fe>
 8010724:	f045 0520 	orr.w	r5, r5, #32
 8010728:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801072a:	601c      	str	r4, [r3, #0]
 801072c:	9b02      	ldr	r3, [sp, #8]
 801072e:	601f      	str	r7, [r3, #0]
 8010730:	e6b0      	b.n	8010494 <__gethex+0xf8>
 8010732:	4299      	cmp	r1, r3
 8010734:	f843 cc04 	str.w	ip, [r3, #-4]
 8010738:	d8d9      	bhi.n	80106ee <__gethex+0x352>
 801073a:	68a3      	ldr	r3, [r4, #8]
 801073c:	459b      	cmp	fp, r3
 801073e:	db17      	blt.n	8010770 <__gethex+0x3d4>
 8010740:	6861      	ldr	r1, [r4, #4]
 8010742:	9801      	ldr	r0, [sp, #4]
 8010744:	3101      	adds	r1, #1
 8010746:	f000 f90d 	bl	8010964 <_Balloc>
 801074a:	4681      	mov	r9, r0
 801074c:	b918      	cbnz	r0, 8010756 <__gethex+0x3ba>
 801074e:	4b1a      	ldr	r3, [pc, #104]	@ (80107b8 <__gethex+0x41c>)
 8010750:	4602      	mov	r2, r0
 8010752:	2184      	movs	r1, #132	@ 0x84
 8010754:	e6c5      	b.n	80104e2 <__gethex+0x146>
 8010756:	6922      	ldr	r2, [r4, #16]
 8010758:	3202      	adds	r2, #2
 801075a:	f104 010c 	add.w	r1, r4, #12
 801075e:	0092      	lsls	r2, r2, #2
 8010760:	300c      	adds	r0, #12
 8010762:	f7fe fed6 	bl	800f512 <memcpy>
 8010766:	4621      	mov	r1, r4
 8010768:	9801      	ldr	r0, [sp, #4]
 801076a:	f000 f93b 	bl	80109e4 <_Bfree>
 801076e:	464c      	mov	r4, r9
 8010770:	6923      	ldr	r3, [r4, #16]
 8010772:	1c5a      	adds	r2, r3, #1
 8010774:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010778:	6122      	str	r2, [r4, #16]
 801077a:	2201      	movs	r2, #1
 801077c:	615a      	str	r2, [r3, #20]
 801077e:	e7be      	b.n	80106fe <__gethex+0x362>
 8010780:	6922      	ldr	r2, [r4, #16]
 8010782:	455a      	cmp	r2, fp
 8010784:	dd0b      	ble.n	801079e <__gethex+0x402>
 8010786:	2101      	movs	r1, #1
 8010788:	4620      	mov	r0, r4
 801078a:	f7ff fd9f 	bl	80102cc <rshift>
 801078e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010792:	3701      	adds	r7, #1
 8010794:	42bb      	cmp	r3, r7
 8010796:	f6ff aee0 	blt.w	801055a <__gethex+0x1be>
 801079a:	2501      	movs	r5, #1
 801079c:	e7c2      	b.n	8010724 <__gethex+0x388>
 801079e:	f016 061f 	ands.w	r6, r6, #31
 80107a2:	d0fa      	beq.n	801079a <__gethex+0x3fe>
 80107a4:	4453      	add	r3, sl
 80107a6:	f1c6 0620 	rsb	r6, r6, #32
 80107aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80107ae:	f000 f9cb 	bl	8010b48 <__hi0bits>
 80107b2:	42b0      	cmp	r0, r6
 80107b4:	dbe7      	blt.n	8010786 <__gethex+0x3ea>
 80107b6:	e7f0      	b.n	801079a <__gethex+0x3fe>
 80107b8:	080123c5 	.word	0x080123c5

080107bc <L_shift>:
 80107bc:	f1c2 0208 	rsb	r2, r2, #8
 80107c0:	0092      	lsls	r2, r2, #2
 80107c2:	b570      	push	{r4, r5, r6, lr}
 80107c4:	f1c2 0620 	rsb	r6, r2, #32
 80107c8:	6843      	ldr	r3, [r0, #4]
 80107ca:	6804      	ldr	r4, [r0, #0]
 80107cc:	fa03 f506 	lsl.w	r5, r3, r6
 80107d0:	432c      	orrs	r4, r5
 80107d2:	40d3      	lsrs	r3, r2
 80107d4:	6004      	str	r4, [r0, #0]
 80107d6:	f840 3f04 	str.w	r3, [r0, #4]!
 80107da:	4288      	cmp	r0, r1
 80107dc:	d3f4      	bcc.n	80107c8 <L_shift+0xc>
 80107de:	bd70      	pop	{r4, r5, r6, pc}

080107e0 <__match>:
 80107e0:	b530      	push	{r4, r5, lr}
 80107e2:	6803      	ldr	r3, [r0, #0]
 80107e4:	3301      	adds	r3, #1
 80107e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80107ea:	b914      	cbnz	r4, 80107f2 <__match+0x12>
 80107ec:	6003      	str	r3, [r0, #0]
 80107ee:	2001      	movs	r0, #1
 80107f0:	bd30      	pop	{r4, r5, pc}
 80107f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80107f6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80107fa:	2d19      	cmp	r5, #25
 80107fc:	bf98      	it	ls
 80107fe:	3220      	addls	r2, #32
 8010800:	42a2      	cmp	r2, r4
 8010802:	d0f0      	beq.n	80107e6 <__match+0x6>
 8010804:	2000      	movs	r0, #0
 8010806:	e7f3      	b.n	80107f0 <__match+0x10>

08010808 <__hexnan>:
 8010808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801080c:	680b      	ldr	r3, [r1, #0]
 801080e:	6801      	ldr	r1, [r0, #0]
 8010810:	115e      	asrs	r6, r3, #5
 8010812:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010816:	f013 031f 	ands.w	r3, r3, #31
 801081a:	b087      	sub	sp, #28
 801081c:	bf18      	it	ne
 801081e:	3604      	addne	r6, #4
 8010820:	2500      	movs	r5, #0
 8010822:	1f37      	subs	r7, r6, #4
 8010824:	4682      	mov	sl, r0
 8010826:	4690      	mov	r8, r2
 8010828:	9301      	str	r3, [sp, #4]
 801082a:	f846 5c04 	str.w	r5, [r6, #-4]
 801082e:	46b9      	mov	r9, r7
 8010830:	463c      	mov	r4, r7
 8010832:	9502      	str	r5, [sp, #8]
 8010834:	46ab      	mov	fp, r5
 8010836:	784a      	ldrb	r2, [r1, #1]
 8010838:	1c4b      	adds	r3, r1, #1
 801083a:	9303      	str	r3, [sp, #12]
 801083c:	b342      	cbz	r2, 8010890 <__hexnan+0x88>
 801083e:	4610      	mov	r0, r2
 8010840:	9105      	str	r1, [sp, #20]
 8010842:	9204      	str	r2, [sp, #16]
 8010844:	f7ff fd94 	bl	8010370 <__hexdig_fun>
 8010848:	2800      	cmp	r0, #0
 801084a:	d151      	bne.n	80108f0 <__hexnan+0xe8>
 801084c:	9a04      	ldr	r2, [sp, #16]
 801084e:	9905      	ldr	r1, [sp, #20]
 8010850:	2a20      	cmp	r2, #32
 8010852:	d818      	bhi.n	8010886 <__hexnan+0x7e>
 8010854:	9b02      	ldr	r3, [sp, #8]
 8010856:	459b      	cmp	fp, r3
 8010858:	dd13      	ble.n	8010882 <__hexnan+0x7a>
 801085a:	454c      	cmp	r4, r9
 801085c:	d206      	bcs.n	801086c <__hexnan+0x64>
 801085e:	2d07      	cmp	r5, #7
 8010860:	dc04      	bgt.n	801086c <__hexnan+0x64>
 8010862:	462a      	mov	r2, r5
 8010864:	4649      	mov	r1, r9
 8010866:	4620      	mov	r0, r4
 8010868:	f7ff ffa8 	bl	80107bc <L_shift>
 801086c:	4544      	cmp	r4, r8
 801086e:	d952      	bls.n	8010916 <__hexnan+0x10e>
 8010870:	2300      	movs	r3, #0
 8010872:	f1a4 0904 	sub.w	r9, r4, #4
 8010876:	f844 3c04 	str.w	r3, [r4, #-4]
 801087a:	f8cd b008 	str.w	fp, [sp, #8]
 801087e:	464c      	mov	r4, r9
 8010880:	461d      	mov	r5, r3
 8010882:	9903      	ldr	r1, [sp, #12]
 8010884:	e7d7      	b.n	8010836 <__hexnan+0x2e>
 8010886:	2a29      	cmp	r2, #41	@ 0x29
 8010888:	d157      	bne.n	801093a <__hexnan+0x132>
 801088a:	3102      	adds	r1, #2
 801088c:	f8ca 1000 	str.w	r1, [sl]
 8010890:	f1bb 0f00 	cmp.w	fp, #0
 8010894:	d051      	beq.n	801093a <__hexnan+0x132>
 8010896:	454c      	cmp	r4, r9
 8010898:	d206      	bcs.n	80108a8 <__hexnan+0xa0>
 801089a:	2d07      	cmp	r5, #7
 801089c:	dc04      	bgt.n	80108a8 <__hexnan+0xa0>
 801089e:	462a      	mov	r2, r5
 80108a0:	4649      	mov	r1, r9
 80108a2:	4620      	mov	r0, r4
 80108a4:	f7ff ff8a 	bl	80107bc <L_shift>
 80108a8:	4544      	cmp	r4, r8
 80108aa:	d936      	bls.n	801091a <__hexnan+0x112>
 80108ac:	f1a8 0204 	sub.w	r2, r8, #4
 80108b0:	4623      	mov	r3, r4
 80108b2:	f853 1b04 	ldr.w	r1, [r3], #4
 80108b6:	f842 1f04 	str.w	r1, [r2, #4]!
 80108ba:	429f      	cmp	r7, r3
 80108bc:	d2f9      	bcs.n	80108b2 <__hexnan+0xaa>
 80108be:	1b3b      	subs	r3, r7, r4
 80108c0:	f023 0303 	bic.w	r3, r3, #3
 80108c4:	3304      	adds	r3, #4
 80108c6:	3401      	adds	r4, #1
 80108c8:	3e03      	subs	r6, #3
 80108ca:	42b4      	cmp	r4, r6
 80108cc:	bf88      	it	hi
 80108ce:	2304      	movhi	r3, #4
 80108d0:	4443      	add	r3, r8
 80108d2:	2200      	movs	r2, #0
 80108d4:	f843 2b04 	str.w	r2, [r3], #4
 80108d8:	429f      	cmp	r7, r3
 80108da:	d2fb      	bcs.n	80108d4 <__hexnan+0xcc>
 80108dc:	683b      	ldr	r3, [r7, #0]
 80108de:	b91b      	cbnz	r3, 80108e8 <__hexnan+0xe0>
 80108e0:	4547      	cmp	r7, r8
 80108e2:	d128      	bne.n	8010936 <__hexnan+0x12e>
 80108e4:	2301      	movs	r3, #1
 80108e6:	603b      	str	r3, [r7, #0]
 80108e8:	2005      	movs	r0, #5
 80108ea:	b007      	add	sp, #28
 80108ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108f0:	3501      	adds	r5, #1
 80108f2:	2d08      	cmp	r5, #8
 80108f4:	f10b 0b01 	add.w	fp, fp, #1
 80108f8:	dd06      	ble.n	8010908 <__hexnan+0x100>
 80108fa:	4544      	cmp	r4, r8
 80108fc:	d9c1      	bls.n	8010882 <__hexnan+0x7a>
 80108fe:	2300      	movs	r3, #0
 8010900:	f844 3c04 	str.w	r3, [r4, #-4]
 8010904:	2501      	movs	r5, #1
 8010906:	3c04      	subs	r4, #4
 8010908:	6822      	ldr	r2, [r4, #0]
 801090a:	f000 000f 	and.w	r0, r0, #15
 801090e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010912:	6020      	str	r0, [r4, #0]
 8010914:	e7b5      	b.n	8010882 <__hexnan+0x7a>
 8010916:	2508      	movs	r5, #8
 8010918:	e7b3      	b.n	8010882 <__hexnan+0x7a>
 801091a:	9b01      	ldr	r3, [sp, #4]
 801091c:	2b00      	cmp	r3, #0
 801091e:	d0dd      	beq.n	80108dc <__hexnan+0xd4>
 8010920:	f1c3 0320 	rsb	r3, r3, #32
 8010924:	f04f 32ff 	mov.w	r2, #4294967295
 8010928:	40da      	lsrs	r2, r3
 801092a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801092e:	4013      	ands	r3, r2
 8010930:	f846 3c04 	str.w	r3, [r6, #-4]
 8010934:	e7d2      	b.n	80108dc <__hexnan+0xd4>
 8010936:	3f04      	subs	r7, #4
 8010938:	e7d0      	b.n	80108dc <__hexnan+0xd4>
 801093a:	2004      	movs	r0, #4
 801093c:	e7d5      	b.n	80108ea <__hexnan+0xe2>

0801093e <__ascii_mbtowc>:
 801093e:	b082      	sub	sp, #8
 8010940:	b901      	cbnz	r1, 8010944 <__ascii_mbtowc+0x6>
 8010942:	a901      	add	r1, sp, #4
 8010944:	b142      	cbz	r2, 8010958 <__ascii_mbtowc+0x1a>
 8010946:	b14b      	cbz	r3, 801095c <__ascii_mbtowc+0x1e>
 8010948:	7813      	ldrb	r3, [r2, #0]
 801094a:	600b      	str	r3, [r1, #0]
 801094c:	7812      	ldrb	r2, [r2, #0]
 801094e:	1e10      	subs	r0, r2, #0
 8010950:	bf18      	it	ne
 8010952:	2001      	movne	r0, #1
 8010954:	b002      	add	sp, #8
 8010956:	4770      	bx	lr
 8010958:	4610      	mov	r0, r2
 801095a:	e7fb      	b.n	8010954 <__ascii_mbtowc+0x16>
 801095c:	f06f 0001 	mvn.w	r0, #1
 8010960:	e7f8      	b.n	8010954 <__ascii_mbtowc+0x16>
	...

08010964 <_Balloc>:
 8010964:	b570      	push	{r4, r5, r6, lr}
 8010966:	69c6      	ldr	r6, [r0, #28]
 8010968:	4604      	mov	r4, r0
 801096a:	460d      	mov	r5, r1
 801096c:	b976      	cbnz	r6, 801098c <_Balloc+0x28>
 801096e:	2010      	movs	r0, #16
 8010970:	f7fc fcae 	bl	800d2d0 <malloc>
 8010974:	4602      	mov	r2, r0
 8010976:	61e0      	str	r0, [r4, #28]
 8010978:	b920      	cbnz	r0, 8010984 <_Balloc+0x20>
 801097a:	4b18      	ldr	r3, [pc, #96]	@ (80109dc <_Balloc+0x78>)
 801097c:	4818      	ldr	r0, [pc, #96]	@ (80109e0 <_Balloc+0x7c>)
 801097e:	216b      	movs	r1, #107	@ 0x6b
 8010980:	f7fe fde4 	bl	800f54c <__assert_func>
 8010984:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010988:	6006      	str	r6, [r0, #0]
 801098a:	60c6      	str	r6, [r0, #12]
 801098c:	69e6      	ldr	r6, [r4, #28]
 801098e:	68f3      	ldr	r3, [r6, #12]
 8010990:	b183      	cbz	r3, 80109b4 <_Balloc+0x50>
 8010992:	69e3      	ldr	r3, [r4, #28]
 8010994:	68db      	ldr	r3, [r3, #12]
 8010996:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801099a:	b9b8      	cbnz	r0, 80109cc <_Balloc+0x68>
 801099c:	2101      	movs	r1, #1
 801099e:	fa01 f605 	lsl.w	r6, r1, r5
 80109a2:	1d72      	adds	r2, r6, #5
 80109a4:	0092      	lsls	r2, r2, #2
 80109a6:	4620      	mov	r0, r4
 80109a8:	f001 f88f 	bl	8011aca <_calloc_r>
 80109ac:	b160      	cbz	r0, 80109c8 <_Balloc+0x64>
 80109ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80109b2:	e00e      	b.n	80109d2 <_Balloc+0x6e>
 80109b4:	2221      	movs	r2, #33	@ 0x21
 80109b6:	2104      	movs	r1, #4
 80109b8:	4620      	mov	r0, r4
 80109ba:	f001 f886 	bl	8011aca <_calloc_r>
 80109be:	69e3      	ldr	r3, [r4, #28]
 80109c0:	60f0      	str	r0, [r6, #12]
 80109c2:	68db      	ldr	r3, [r3, #12]
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d1e4      	bne.n	8010992 <_Balloc+0x2e>
 80109c8:	2000      	movs	r0, #0
 80109ca:	bd70      	pop	{r4, r5, r6, pc}
 80109cc:	6802      	ldr	r2, [r0, #0]
 80109ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80109d2:	2300      	movs	r3, #0
 80109d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80109d8:	e7f7      	b.n	80109ca <_Balloc+0x66>
 80109da:	bf00      	nop
 80109dc:	080122ab 	.word	0x080122ab
 80109e0:	08012436 	.word	0x08012436

080109e4 <_Bfree>:
 80109e4:	b570      	push	{r4, r5, r6, lr}
 80109e6:	69c6      	ldr	r6, [r0, #28]
 80109e8:	4605      	mov	r5, r0
 80109ea:	460c      	mov	r4, r1
 80109ec:	b976      	cbnz	r6, 8010a0c <_Bfree+0x28>
 80109ee:	2010      	movs	r0, #16
 80109f0:	f7fc fc6e 	bl	800d2d0 <malloc>
 80109f4:	4602      	mov	r2, r0
 80109f6:	61e8      	str	r0, [r5, #28]
 80109f8:	b920      	cbnz	r0, 8010a04 <_Bfree+0x20>
 80109fa:	4b09      	ldr	r3, [pc, #36]	@ (8010a20 <_Bfree+0x3c>)
 80109fc:	4809      	ldr	r0, [pc, #36]	@ (8010a24 <_Bfree+0x40>)
 80109fe:	218f      	movs	r1, #143	@ 0x8f
 8010a00:	f7fe fda4 	bl	800f54c <__assert_func>
 8010a04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a08:	6006      	str	r6, [r0, #0]
 8010a0a:	60c6      	str	r6, [r0, #12]
 8010a0c:	b13c      	cbz	r4, 8010a1e <_Bfree+0x3a>
 8010a0e:	69eb      	ldr	r3, [r5, #28]
 8010a10:	6862      	ldr	r2, [r4, #4]
 8010a12:	68db      	ldr	r3, [r3, #12]
 8010a14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010a18:	6021      	str	r1, [r4, #0]
 8010a1a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010a1e:	bd70      	pop	{r4, r5, r6, pc}
 8010a20:	080122ab 	.word	0x080122ab
 8010a24:	08012436 	.word	0x08012436

08010a28 <__multadd>:
 8010a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a2c:	690d      	ldr	r5, [r1, #16]
 8010a2e:	4607      	mov	r7, r0
 8010a30:	460c      	mov	r4, r1
 8010a32:	461e      	mov	r6, r3
 8010a34:	f101 0c14 	add.w	ip, r1, #20
 8010a38:	2000      	movs	r0, #0
 8010a3a:	f8dc 3000 	ldr.w	r3, [ip]
 8010a3e:	b299      	uxth	r1, r3
 8010a40:	fb02 6101 	mla	r1, r2, r1, r6
 8010a44:	0c1e      	lsrs	r6, r3, #16
 8010a46:	0c0b      	lsrs	r3, r1, #16
 8010a48:	fb02 3306 	mla	r3, r2, r6, r3
 8010a4c:	b289      	uxth	r1, r1
 8010a4e:	3001      	adds	r0, #1
 8010a50:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010a54:	4285      	cmp	r5, r0
 8010a56:	f84c 1b04 	str.w	r1, [ip], #4
 8010a5a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010a5e:	dcec      	bgt.n	8010a3a <__multadd+0x12>
 8010a60:	b30e      	cbz	r6, 8010aa6 <__multadd+0x7e>
 8010a62:	68a3      	ldr	r3, [r4, #8]
 8010a64:	42ab      	cmp	r3, r5
 8010a66:	dc19      	bgt.n	8010a9c <__multadd+0x74>
 8010a68:	6861      	ldr	r1, [r4, #4]
 8010a6a:	4638      	mov	r0, r7
 8010a6c:	3101      	adds	r1, #1
 8010a6e:	f7ff ff79 	bl	8010964 <_Balloc>
 8010a72:	4680      	mov	r8, r0
 8010a74:	b928      	cbnz	r0, 8010a82 <__multadd+0x5a>
 8010a76:	4602      	mov	r2, r0
 8010a78:	4b0c      	ldr	r3, [pc, #48]	@ (8010aac <__multadd+0x84>)
 8010a7a:	480d      	ldr	r0, [pc, #52]	@ (8010ab0 <__multadd+0x88>)
 8010a7c:	21ba      	movs	r1, #186	@ 0xba
 8010a7e:	f7fe fd65 	bl	800f54c <__assert_func>
 8010a82:	6922      	ldr	r2, [r4, #16]
 8010a84:	3202      	adds	r2, #2
 8010a86:	f104 010c 	add.w	r1, r4, #12
 8010a8a:	0092      	lsls	r2, r2, #2
 8010a8c:	300c      	adds	r0, #12
 8010a8e:	f7fe fd40 	bl	800f512 <memcpy>
 8010a92:	4621      	mov	r1, r4
 8010a94:	4638      	mov	r0, r7
 8010a96:	f7ff ffa5 	bl	80109e4 <_Bfree>
 8010a9a:	4644      	mov	r4, r8
 8010a9c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010aa0:	3501      	adds	r5, #1
 8010aa2:	615e      	str	r6, [r3, #20]
 8010aa4:	6125      	str	r5, [r4, #16]
 8010aa6:	4620      	mov	r0, r4
 8010aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010aac:	080123c5 	.word	0x080123c5
 8010ab0:	08012436 	.word	0x08012436

08010ab4 <__s2b>:
 8010ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ab8:	460c      	mov	r4, r1
 8010aba:	4615      	mov	r5, r2
 8010abc:	461f      	mov	r7, r3
 8010abe:	2209      	movs	r2, #9
 8010ac0:	3308      	adds	r3, #8
 8010ac2:	4606      	mov	r6, r0
 8010ac4:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ac8:	2100      	movs	r1, #0
 8010aca:	2201      	movs	r2, #1
 8010acc:	429a      	cmp	r2, r3
 8010ace:	db09      	blt.n	8010ae4 <__s2b+0x30>
 8010ad0:	4630      	mov	r0, r6
 8010ad2:	f7ff ff47 	bl	8010964 <_Balloc>
 8010ad6:	b940      	cbnz	r0, 8010aea <__s2b+0x36>
 8010ad8:	4602      	mov	r2, r0
 8010ada:	4b19      	ldr	r3, [pc, #100]	@ (8010b40 <__s2b+0x8c>)
 8010adc:	4819      	ldr	r0, [pc, #100]	@ (8010b44 <__s2b+0x90>)
 8010ade:	21d3      	movs	r1, #211	@ 0xd3
 8010ae0:	f7fe fd34 	bl	800f54c <__assert_func>
 8010ae4:	0052      	lsls	r2, r2, #1
 8010ae6:	3101      	adds	r1, #1
 8010ae8:	e7f0      	b.n	8010acc <__s2b+0x18>
 8010aea:	9b08      	ldr	r3, [sp, #32]
 8010aec:	6143      	str	r3, [r0, #20]
 8010aee:	2d09      	cmp	r5, #9
 8010af0:	f04f 0301 	mov.w	r3, #1
 8010af4:	6103      	str	r3, [r0, #16]
 8010af6:	dd16      	ble.n	8010b26 <__s2b+0x72>
 8010af8:	f104 0909 	add.w	r9, r4, #9
 8010afc:	46c8      	mov	r8, r9
 8010afe:	442c      	add	r4, r5
 8010b00:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010b04:	4601      	mov	r1, r0
 8010b06:	3b30      	subs	r3, #48	@ 0x30
 8010b08:	220a      	movs	r2, #10
 8010b0a:	4630      	mov	r0, r6
 8010b0c:	f7ff ff8c 	bl	8010a28 <__multadd>
 8010b10:	45a0      	cmp	r8, r4
 8010b12:	d1f5      	bne.n	8010b00 <__s2b+0x4c>
 8010b14:	f1a5 0408 	sub.w	r4, r5, #8
 8010b18:	444c      	add	r4, r9
 8010b1a:	1b2d      	subs	r5, r5, r4
 8010b1c:	1963      	adds	r3, r4, r5
 8010b1e:	42bb      	cmp	r3, r7
 8010b20:	db04      	blt.n	8010b2c <__s2b+0x78>
 8010b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b26:	340a      	adds	r4, #10
 8010b28:	2509      	movs	r5, #9
 8010b2a:	e7f6      	b.n	8010b1a <__s2b+0x66>
 8010b2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010b30:	4601      	mov	r1, r0
 8010b32:	3b30      	subs	r3, #48	@ 0x30
 8010b34:	220a      	movs	r2, #10
 8010b36:	4630      	mov	r0, r6
 8010b38:	f7ff ff76 	bl	8010a28 <__multadd>
 8010b3c:	e7ee      	b.n	8010b1c <__s2b+0x68>
 8010b3e:	bf00      	nop
 8010b40:	080123c5 	.word	0x080123c5
 8010b44:	08012436 	.word	0x08012436

08010b48 <__hi0bits>:
 8010b48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010b4c:	4603      	mov	r3, r0
 8010b4e:	bf36      	itet	cc
 8010b50:	0403      	lslcc	r3, r0, #16
 8010b52:	2000      	movcs	r0, #0
 8010b54:	2010      	movcc	r0, #16
 8010b56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010b5a:	bf3c      	itt	cc
 8010b5c:	021b      	lslcc	r3, r3, #8
 8010b5e:	3008      	addcc	r0, #8
 8010b60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010b64:	bf3c      	itt	cc
 8010b66:	011b      	lslcc	r3, r3, #4
 8010b68:	3004      	addcc	r0, #4
 8010b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010b6e:	bf3c      	itt	cc
 8010b70:	009b      	lslcc	r3, r3, #2
 8010b72:	3002      	addcc	r0, #2
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	db05      	blt.n	8010b84 <__hi0bits+0x3c>
 8010b78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010b7c:	f100 0001 	add.w	r0, r0, #1
 8010b80:	bf08      	it	eq
 8010b82:	2020      	moveq	r0, #32
 8010b84:	4770      	bx	lr

08010b86 <__lo0bits>:
 8010b86:	6803      	ldr	r3, [r0, #0]
 8010b88:	4602      	mov	r2, r0
 8010b8a:	f013 0007 	ands.w	r0, r3, #7
 8010b8e:	d00b      	beq.n	8010ba8 <__lo0bits+0x22>
 8010b90:	07d9      	lsls	r1, r3, #31
 8010b92:	d421      	bmi.n	8010bd8 <__lo0bits+0x52>
 8010b94:	0798      	lsls	r0, r3, #30
 8010b96:	bf49      	itett	mi
 8010b98:	085b      	lsrmi	r3, r3, #1
 8010b9a:	089b      	lsrpl	r3, r3, #2
 8010b9c:	2001      	movmi	r0, #1
 8010b9e:	6013      	strmi	r3, [r2, #0]
 8010ba0:	bf5c      	itt	pl
 8010ba2:	6013      	strpl	r3, [r2, #0]
 8010ba4:	2002      	movpl	r0, #2
 8010ba6:	4770      	bx	lr
 8010ba8:	b299      	uxth	r1, r3
 8010baa:	b909      	cbnz	r1, 8010bb0 <__lo0bits+0x2a>
 8010bac:	0c1b      	lsrs	r3, r3, #16
 8010bae:	2010      	movs	r0, #16
 8010bb0:	b2d9      	uxtb	r1, r3
 8010bb2:	b909      	cbnz	r1, 8010bb8 <__lo0bits+0x32>
 8010bb4:	3008      	adds	r0, #8
 8010bb6:	0a1b      	lsrs	r3, r3, #8
 8010bb8:	0719      	lsls	r1, r3, #28
 8010bba:	bf04      	itt	eq
 8010bbc:	091b      	lsreq	r3, r3, #4
 8010bbe:	3004      	addeq	r0, #4
 8010bc0:	0799      	lsls	r1, r3, #30
 8010bc2:	bf04      	itt	eq
 8010bc4:	089b      	lsreq	r3, r3, #2
 8010bc6:	3002      	addeq	r0, #2
 8010bc8:	07d9      	lsls	r1, r3, #31
 8010bca:	d403      	bmi.n	8010bd4 <__lo0bits+0x4e>
 8010bcc:	085b      	lsrs	r3, r3, #1
 8010bce:	f100 0001 	add.w	r0, r0, #1
 8010bd2:	d003      	beq.n	8010bdc <__lo0bits+0x56>
 8010bd4:	6013      	str	r3, [r2, #0]
 8010bd6:	4770      	bx	lr
 8010bd8:	2000      	movs	r0, #0
 8010bda:	4770      	bx	lr
 8010bdc:	2020      	movs	r0, #32
 8010bde:	4770      	bx	lr

08010be0 <__i2b>:
 8010be0:	b510      	push	{r4, lr}
 8010be2:	460c      	mov	r4, r1
 8010be4:	2101      	movs	r1, #1
 8010be6:	f7ff febd 	bl	8010964 <_Balloc>
 8010bea:	4602      	mov	r2, r0
 8010bec:	b928      	cbnz	r0, 8010bfa <__i2b+0x1a>
 8010bee:	4b05      	ldr	r3, [pc, #20]	@ (8010c04 <__i2b+0x24>)
 8010bf0:	4805      	ldr	r0, [pc, #20]	@ (8010c08 <__i2b+0x28>)
 8010bf2:	f240 1145 	movw	r1, #325	@ 0x145
 8010bf6:	f7fe fca9 	bl	800f54c <__assert_func>
 8010bfa:	2301      	movs	r3, #1
 8010bfc:	6144      	str	r4, [r0, #20]
 8010bfe:	6103      	str	r3, [r0, #16]
 8010c00:	bd10      	pop	{r4, pc}
 8010c02:	bf00      	nop
 8010c04:	080123c5 	.word	0x080123c5
 8010c08:	08012436 	.word	0x08012436

08010c0c <__multiply>:
 8010c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c10:	4617      	mov	r7, r2
 8010c12:	690a      	ldr	r2, [r1, #16]
 8010c14:	693b      	ldr	r3, [r7, #16]
 8010c16:	429a      	cmp	r2, r3
 8010c18:	bfa8      	it	ge
 8010c1a:	463b      	movge	r3, r7
 8010c1c:	4689      	mov	r9, r1
 8010c1e:	bfa4      	itt	ge
 8010c20:	460f      	movge	r7, r1
 8010c22:	4699      	movge	r9, r3
 8010c24:	693d      	ldr	r5, [r7, #16]
 8010c26:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010c2a:	68bb      	ldr	r3, [r7, #8]
 8010c2c:	6879      	ldr	r1, [r7, #4]
 8010c2e:	eb05 060a 	add.w	r6, r5, sl
 8010c32:	42b3      	cmp	r3, r6
 8010c34:	b085      	sub	sp, #20
 8010c36:	bfb8      	it	lt
 8010c38:	3101      	addlt	r1, #1
 8010c3a:	f7ff fe93 	bl	8010964 <_Balloc>
 8010c3e:	b930      	cbnz	r0, 8010c4e <__multiply+0x42>
 8010c40:	4602      	mov	r2, r0
 8010c42:	4b41      	ldr	r3, [pc, #260]	@ (8010d48 <__multiply+0x13c>)
 8010c44:	4841      	ldr	r0, [pc, #260]	@ (8010d4c <__multiply+0x140>)
 8010c46:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010c4a:	f7fe fc7f 	bl	800f54c <__assert_func>
 8010c4e:	f100 0414 	add.w	r4, r0, #20
 8010c52:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010c56:	4623      	mov	r3, r4
 8010c58:	2200      	movs	r2, #0
 8010c5a:	4573      	cmp	r3, lr
 8010c5c:	d320      	bcc.n	8010ca0 <__multiply+0x94>
 8010c5e:	f107 0814 	add.w	r8, r7, #20
 8010c62:	f109 0114 	add.w	r1, r9, #20
 8010c66:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010c6a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8010c6e:	9302      	str	r3, [sp, #8]
 8010c70:	1beb      	subs	r3, r5, r7
 8010c72:	3b15      	subs	r3, #21
 8010c74:	f023 0303 	bic.w	r3, r3, #3
 8010c78:	3304      	adds	r3, #4
 8010c7a:	3715      	adds	r7, #21
 8010c7c:	42bd      	cmp	r5, r7
 8010c7e:	bf38      	it	cc
 8010c80:	2304      	movcc	r3, #4
 8010c82:	9301      	str	r3, [sp, #4]
 8010c84:	9b02      	ldr	r3, [sp, #8]
 8010c86:	9103      	str	r1, [sp, #12]
 8010c88:	428b      	cmp	r3, r1
 8010c8a:	d80c      	bhi.n	8010ca6 <__multiply+0x9a>
 8010c8c:	2e00      	cmp	r6, #0
 8010c8e:	dd03      	ble.n	8010c98 <__multiply+0x8c>
 8010c90:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d055      	beq.n	8010d44 <__multiply+0x138>
 8010c98:	6106      	str	r6, [r0, #16]
 8010c9a:	b005      	add	sp, #20
 8010c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ca0:	f843 2b04 	str.w	r2, [r3], #4
 8010ca4:	e7d9      	b.n	8010c5a <__multiply+0x4e>
 8010ca6:	f8b1 a000 	ldrh.w	sl, [r1]
 8010caa:	f1ba 0f00 	cmp.w	sl, #0
 8010cae:	d01f      	beq.n	8010cf0 <__multiply+0xe4>
 8010cb0:	46c4      	mov	ip, r8
 8010cb2:	46a1      	mov	r9, r4
 8010cb4:	2700      	movs	r7, #0
 8010cb6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010cba:	f8d9 3000 	ldr.w	r3, [r9]
 8010cbe:	fa1f fb82 	uxth.w	fp, r2
 8010cc2:	b29b      	uxth	r3, r3
 8010cc4:	fb0a 330b 	mla	r3, sl, fp, r3
 8010cc8:	443b      	add	r3, r7
 8010cca:	f8d9 7000 	ldr.w	r7, [r9]
 8010cce:	0c12      	lsrs	r2, r2, #16
 8010cd0:	0c3f      	lsrs	r7, r7, #16
 8010cd2:	fb0a 7202 	mla	r2, sl, r2, r7
 8010cd6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010cda:	b29b      	uxth	r3, r3
 8010cdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010ce0:	4565      	cmp	r5, ip
 8010ce2:	f849 3b04 	str.w	r3, [r9], #4
 8010ce6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010cea:	d8e4      	bhi.n	8010cb6 <__multiply+0xaa>
 8010cec:	9b01      	ldr	r3, [sp, #4]
 8010cee:	50e7      	str	r7, [r4, r3]
 8010cf0:	9b03      	ldr	r3, [sp, #12]
 8010cf2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010cf6:	3104      	adds	r1, #4
 8010cf8:	f1b9 0f00 	cmp.w	r9, #0
 8010cfc:	d020      	beq.n	8010d40 <__multiply+0x134>
 8010cfe:	6823      	ldr	r3, [r4, #0]
 8010d00:	4647      	mov	r7, r8
 8010d02:	46a4      	mov	ip, r4
 8010d04:	f04f 0a00 	mov.w	sl, #0
 8010d08:	f8b7 b000 	ldrh.w	fp, [r7]
 8010d0c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010d10:	fb09 220b 	mla	r2, r9, fp, r2
 8010d14:	4452      	add	r2, sl
 8010d16:	b29b      	uxth	r3, r3
 8010d18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d1c:	f84c 3b04 	str.w	r3, [ip], #4
 8010d20:	f857 3b04 	ldr.w	r3, [r7], #4
 8010d24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010d28:	f8bc 3000 	ldrh.w	r3, [ip]
 8010d2c:	fb09 330a 	mla	r3, r9, sl, r3
 8010d30:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010d34:	42bd      	cmp	r5, r7
 8010d36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010d3a:	d8e5      	bhi.n	8010d08 <__multiply+0xfc>
 8010d3c:	9a01      	ldr	r2, [sp, #4]
 8010d3e:	50a3      	str	r3, [r4, r2]
 8010d40:	3404      	adds	r4, #4
 8010d42:	e79f      	b.n	8010c84 <__multiply+0x78>
 8010d44:	3e01      	subs	r6, #1
 8010d46:	e7a1      	b.n	8010c8c <__multiply+0x80>
 8010d48:	080123c5 	.word	0x080123c5
 8010d4c:	08012436 	.word	0x08012436

08010d50 <__pow5mult>:
 8010d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d54:	4615      	mov	r5, r2
 8010d56:	f012 0203 	ands.w	r2, r2, #3
 8010d5a:	4607      	mov	r7, r0
 8010d5c:	460e      	mov	r6, r1
 8010d5e:	d007      	beq.n	8010d70 <__pow5mult+0x20>
 8010d60:	4c25      	ldr	r4, [pc, #148]	@ (8010df8 <__pow5mult+0xa8>)
 8010d62:	3a01      	subs	r2, #1
 8010d64:	2300      	movs	r3, #0
 8010d66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010d6a:	f7ff fe5d 	bl	8010a28 <__multadd>
 8010d6e:	4606      	mov	r6, r0
 8010d70:	10ad      	asrs	r5, r5, #2
 8010d72:	d03d      	beq.n	8010df0 <__pow5mult+0xa0>
 8010d74:	69fc      	ldr	r4, [r7, #28]
 8010d76:	b97c      	cbnz	r4, 8010d98 <__pow5mult+0x48>
 8010d78:	2010      	movs	r0, #16
 8010d7a:	f7fc faa9 	bl	800d2d0 <malloc>
 8010d7e:	4602      	mov	r2, r0
 8010d80:	61f8      	str	r0, [r7, #28]
 8010d82:	b928      	cbnz	r0, 8010d90 <__pow5mult+0x40>
 8010d84:	4b1d      	ldr	r3, [pc, #116]	@ (8010dfc <__pow5mult+0xac>)
 8010d86:	481e      	ldr	r0, [pc, #120]	@ (8010e00 <__pow5mult+0xb0>)
 8010d88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010d8c:	f7fe fbde 	bl	800f54c <__assert_func>
 8010d90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010d94:	6004      	str	r4, [r0, #0]
 8010d96:	60c4      	str	r4, [r0, #12]
 8010d98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010d9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010da0:	b94c      	cbnz	r4, 8010db6 <__pow5mult+0x66>
 8010da2:	f240 2171 	movw	r1, #625	@ 0x271
 8010da6:	4638      	mov	r0, r7
 8010da8:	f7ff ff1a 	bl	8010be0 <__i2b>
 8010dac:	2300      	movs	r3, #0
 8010dae:	f8c8 0008 	str.w	r0, [r8, #8]
 8010db2:	4604      	mov	r4, r0
 8010db4:	6003      	str	r3, [r0, #0]
 8010db6:	f04f 0900 	mov.w	r9, #0
 8010dba:	07eb      	lsls	r3, r5, #31
 8010dbc:	d50a      	bpl.n	8010dd4 <__pow5mult+0x84>
 8010dbe:	4631      	mov	r1, r6
 8010dc0:	4622      	mov	r2, r4
 8010dc2:	4638      	mov	r0, r7
 8010dc4:	f7ff ff22 	bl	8010c0c <__multiply>
 8010dc8:	4631      	mov	r1, r6
 8010dca:	4680      	mov	r8, r0
 8010dcc:	4638      	mov	r0, r7
 8010dce:	f7ff fe09 	bl	80109e4 <_Bfree>
 8010dd2:	4646      	mov	r6, r8
 8010dd4:	106d      	asrs	r5, r5, #1
 8010dd6:	d00b      	beq.n	8010df0 <__pow5mult+0xa0>
 8010dd8:	6820      	ldr	r0, [r4, #0]
 8010dda:	b938      	cbnz	r0, 8010dec <__pow5mult+0x9c>
 8010ddc:	4622      	mov	r2, r4
 8010dde:	4621      	mov	r1, r4
 8010de0:	4638      	mov	r0, r7
 8010de2:	f7ff ff13 	bl	8010c0c <__multiply>
 8010de6:	6020      	str	r0, [r4, #0]
 8010de8:	f8c0 9000 	str.w	r9, [r0]
 8010dec:	4604      	mov	r4, r0
 8010dee:	e7e4      	b.n	8010dba <__pow5mult+0x6a>
 8010df0:	4630      	mov	r0, r6
 8010df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010df6:	bf00      	nop
 8010df8:	080125f4 	.word	0x080125f4
 8010dfc:	080122ab 	.word	0x080122ab
 8010e00:	08012436 	.word	0x08012436

08010e04 <__lshift>:
 8010e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e08:	460c      	mov	r4, r1
 8010e0a:	6849      	ldr	r1, [r1, #4]
 8010e0c:	6923      	ldr	r3, [r4, #16]
 8010e0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010e12:	68a3      	ldr	r3, [r4, #8]
 8010e14:	4607      	mov	r7, r0
 8010e16:	4691      	mov	r9, r2
 8010e18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010e1c:	f108 0601 	add.w	r6, r8, #1
 8010e20:	42b3      	cmp	r3, r6
 8010e22:	db0b      	blt.n	8010e3c <__lshift+0x38>
 8010e24:	4638      	mov	r0, r7
 8010e26:	f7ff fd9d 	bl	8010964 <_Balloc>
 8010e2a:	4605      	mov	r5, r0
 8010e2c:	b948      	cbnz	r0, 8010e42 <__lshift+0x3e>
 8010e2e:	4602      	mov	r2, r0
 8010e30:	4b28      	ldr	r3, [pc, #160]	@ (8010ed4 <__lshift+0xd0>)
 8010e32:	4829      	ldr	r0, [pc, #164]	@ (8010ed8 <__lshift+0xd4>)
 8010e34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010e38:	f7fe fb88 	bl	800f54c <__assert_func>
 8010e3c:	3101      	adds	r1, #1
 8010e3e:	005b      	lsls	r3, r3, #1
 8010e40:	e7ee      	b.n	8010e20 <__lshift+0x1c>
 8010e42:	2300      	movs	r3, #0
 8010e44:	f100 0114 	add.w	r1, r0, #20
 8010e48:	f100 0210 	add.w	r2, r0, #16
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	4553      	cmp	r3, sl
 8010e50:	db33      	blt.n	8010eba <__lshift+0xb6>
 8010e52:	6920      	ldr	r0, [r4, #16]
 8010e54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010e58:	f104 0314 	add.w	r3, r4, #20
 8010e5c:	f019 091f 	ands.w	r9, r9, #31
 8010e60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010e64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010e68:	d02b      	beq.n	8010ec2 <__lshift+0xbe>
 8010e6a:	f1c9 0e20 	rsb	lr, r9, #32
 8010e6e:	468a      	mov	sl, r1
 8010e70:	2200      	movs	r2, #0
 8010e72:	6818      	ldr	r0, [r3, #0]
 8010e74:	fa00 f009 	lsl.w	r0, r0, r9
 8010e78:	4310      	orrs	r0, r2
 8010e7a:	f84a 0b04 	str.w	r0, [sl], #4
 8010e7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e82:	459c      	cmp	ip, r3
 8010e84:	fa22 f20e 	lsr.w	r2, r2, lr
 8010e88:	d8f3      	bhi.n	8010e72 <__lshift+0x6e>
 8010e8a:	ebac 0304 	sub.w	r3, ip, r4
 8010e8e:	3b15      	subs	r3, #21
 8010e90:	f023 0303 	bic.w	r3, r3, #3
 8010e94:	3304      	adds	r3, #4
 8010e96:	f104 0015 	add.w	r0, r4, #21
 8010e9a:	4560      	cmp	r0, ip
 8010e9c:	bf88      	it	hi
 8010e9e:	2304      	movhi	r3, #4
 8010ea0:	50ca      	str	r2, [r1, r3]
 8010ea2:	b10a      	cbz	r2, 8010ea8 <__lshift+0xa4>
 8010ea4:	f108 0602 	add.w	r6, r8, #2
 8010ea8:	3e01      	subs	r6, #1
 8010eaa:	4638      	mov	r0, r7
 8010eac:	612e      	str	r6, [r5, #16]
 8010eae:	4621      	mov	r1, r4
 8010eb0:	f7ff fd98 	bl	80109e4 <_Bfree>
 8010eb4:	4628      	mov	r0, r5
 8010eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010eba:	f842 0f04 	str.w	r0, [r2, #4]!
 8010ebe:	3301      	adds	r3, #1
 8010ec0:	e7c5      	b.n	8010e4e <__lshift+0x4a>
 8010ec2:	3904      	subs	r1, #4
 8010ec4:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ec8:	f841 2f04 	str.w	r2, [r1, #4]!
 8010ecc:	459c      	cmp	ip, r3
 8010ece:	d8f9      	bhi.n	8010ec4 <__lshift+0xc0>
 8010ed0:	e7ea      	b.n	8010ea8 <__lshift+0xa4>
 8010ed2:	bf00      	nop
 8010ed4:	080123c5 	.word	0x080123c5
 8010ed8:	08012436 	.word	0x08012436

08010edc <__mcmp>:
 8010edc:	690a      	ldr	r2, [r1, #16]
 8010ede:	4603      	mov	r3, r0
 8010ee0:	6900      	ldr	r0, [r0, #16]
 8010ee2:	1a80      	subs	r0, r0, r2
 8010ee4:	b530      	push	{r4, r5, lr}
 8010ee6:	d10e      	bne.n	8010f06 <__mcmp+0x2a>
 8010ee8:	3314      	adds	r3, #20
 8010eea:	3114      	adds	r1, #20
 8010eec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010ef0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010ef4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010ef8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010efc:	4295      	cmp	r5, r2
 8010efe:	d003      	beq.n	8010f08 <__mcmp+0x2c>
 8010f00:	d205      	bcs.n	8010f0e <__mcmp+0x32>
 8010f02:	f04f 30ff 	mov.w	r0, #4294967295
 8010f06:	bd30      	pop	{r4, r5, pc}
 8010f08:	42a3      	cmp	r3, r4
 8010f0a:	d3f3      	bcc.n	8010ef4 <__mcmp+0x18>
 8010f0c:	e7fb      	b.n	8010f06 <__mcmp+0x2a>
 8010f0e:	2001      	movs	r0, #1
 8010f10:	e7f9      	b.n	8010f06 <__mcmp+0x2a>
	...

08010f14 <__mdiff>:
 8010f14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f18:	4689      	mov	r9, r1
 8010f1a:	4606      	mov	r6, r0
 8010f1c:	4611      	mov	r1, r2
 8010f1e:	4648      	mov	r0, r9
 8010f20:	4614      	mov	r4, r2
 8010f22:	f7ff ffdb 	bl	8010edc <__mcmp>
 8010f26:	1e05      	subs	r5, r0, #0
 8010f28:	d112      	bne.n	8010f50 <__mdiff+0x3c>
 8010f2a:	4629      	mov	r1, r5
 8010f2c:	4630      	mov	r0, r6
 8010f2e:	f7ff fd19 	bl	8010964 <_Balloc>
 8010f32:	4602      	mov	r2, r0
 8010f34:	b928      	cbnz	r0, 8010f42 <__mdiff+0x2e>
 8010f36:	4b3f      	ldr	r3, [pc, #252]	@ (8011034 <__mdiff+0x120>)
 8010f38:	f240 2137 	movw	r1, #567	@ 0x237
 8010f3c:	483e      	ldr	r0, [pc, #248]	@ (8011038 <__mdiff+0x124>)
 8010f3e:	f7fe fb05 	bl	800f54c <__assert_func>
 8010f42:	2301      	movs	r3, #1
 8010f44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010f48:	4610      	mov	r0, r2
 8010f4a:	b003      	add	sp, #12
 8010f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f50:	bfbc      	itt	lt
 8010f52:	464b      	movlt	r3, r9
 8010f54:	46a1      	movlt	r9, r4
 8010f56:	4630      	mov	r0, r6
 8010f58:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010f5c:	bfba      	itte	lt
 8010f5e:	461c      	movlt	r4, r3
 8010f60:	2501      	movlt	r5, #1
 8010f62:	2500      	movge	r5, #0
 8010f64:	f7ff fcfe 	bl	8010964 <_Balloc>
 8010f68:	4602      	mov	r2, r0
 8010f6a:	b918      	cbnz	r0, 8010f74 <__mdiff+0x60>
 8010f6c:	4b31      	ldr	r3, [pc, #196]	@ (8011034 <__mdiff+0x120>)
 8010f6e:	f240 2145 	movw	r1, #581	@ 0x245
 8010f72:	e7e3      	b.n	8010f3c <__mdiff+0x28>
 8010f74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010f78:	6926      	ldr	r6, [r4, #16]
 8010f7a:	60c5      	str	r5, [r0, #12]
 8010f7c:	f109 0310 	add.w	r3, r9, #16
 8010f80:	f109 0514 	add.w	r5, r9, #20
 8010f84:	f104 0e14 	add.w	lr, r4, #20
 8010f88:	f100 0b14 	add.w	fp, r0, #20
 8010f8c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010f90:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010f94:	9301      	str	r3, [sp, #4]
 8010f96:	46d9      	mov	r9, fp
 8010f98:	f04f 0c00 	mov.w	ip, #0
 8010f9c:	9b01      	ldr	r3, [sp, #4]
 8010f9e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010fa2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010fa6:	9301      	str	r3, [sp, #4]
 8010fa8:	fa1f f38a 	uxth.w	r3, sl
 8010fac:	4619      	mov	r1, r3
 8010fae:	b283      	uxth	r3, r0
 8010fb0:	1acb      	subs	r3, r1, r3
 8010fb2:	0c00      	lsrs	r0, r0, #16
 8010fb4:	4463      	add	r3, ip
 8010fb6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010fba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010fbe:	b29b      	uxth	r3, r3
 8010fc0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010fc4:	4576      	cmp	r6, lr
 8010fc6:	f849 3b04 	str.w	r3, [r9], #4
 8010fca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010fce:	d8e5      	bhi.n	8010f9c <__mdiff+0x88>
 8010fd0:	1b33      	subs	r3, r6, r4
 8010fd2:	3b15      	subs	r3, #21
 8010fd4:	f023 0303 	bic.w	r3, r3, #3
 8010fd8:	3415      	adds	r4, #21
 8010fda:	3304      	adds	r3, #4
 8010fdc:	42a6      	cmp	r6, r4
 8010fde:	bf38      	it	cc
 8010fe0:	2304      	movcc	r3, #4
 8010fe2:	441d      	add	r5, r3
 8010fe4:	445b      	add	r3, fp
 8010fe6:	461e      	mov	r6, r3
 8010fe8:	462c      	mov	r4, r5
 8010fea:	4544      	cmp	r4, r8
 8010fec:	d30e      	bcc.n	801100c <__mdiff+0xf8>
 8010fee:	f108 0103 	add.w	r1, r8, #3
 8010ff2:	1b49      	subs	r1, r1, r5
 8010ff4:	f021 0103 	bic.w	r1, r1, #3
 8010ff8:	3d03      	subs	r5, #3
 8010ffa:	45a8      	cmp	r8, r5
 8010ffc:	bf38      	it	cc
 8010ffe:	2100      	movcc	r1, #0
 8011000:	440b      	add	r3, r1
 8011002:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011006:	b191      	cbz	r1, 801102e <__mdiff+0x11a>
 8011008:	6117      	str	r7, [r2, #16]
 801100a:	e79d      	b.n	8010f48 <__mdiff+0x34>
 801100c:	f854 1b04 	ldr.w	r1, [r4], #4
 8011010:	46e6      	mov	lr, ip
 8011012:	0c08      	lsrs	r0, r1, #16
 8011014:	fa1c fc81 	uxtah	ip, ip, r1
 8011018:	4471      	add	r1, lr
 801101a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801101e:	b289      	uxth	r1, r1
 8011020:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011024:	f846 1b04 	str.w	r1, [r6], #4
 8011028:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801102c:	e7dd      	b.n	8010fea <__mdiff+0xd6>
 801102e:	3f01      	subs	r7, #1
 8011030:	e7e7      	b.n	8011002 <__mdiff+0xee>
 8011032:	bf00      	nop
 8011034:	080123c5 	.word	0x080123c5
 8011038:	08012436 	.word	0x08012436

0801103c <__ulp>:
 801103c:	b082      	sub	sp, #8
 801103e:	ed8d 0b00 	vstr	d0, [sp]
 8011042:	9a01      	ldr	r2, [sp, #4]
 8011044:	4b0f      	ldr	r3, [pc, #60]	@ (8011084 <__ulp+0x48>)
 8011046:	4013      	ands	r3, r2
 8011048:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801104c:	2b00      	cmp	r3, #0
 801104e:	dc08      	bgt.n	8011062 <__ulp+0x26>
 8011050:	425b      	negs	r3, r3
 8011052:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011056:	ea4f 5223 	mov.w	r2, r3, asr #20
 801105a:	da04      	bge.n	8011066 <__ulp+0x2a>
 801105c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011060:	4113      	asrs	r3, r2
 8011062:	2200      	movs	r2, #0
 8011064:	e008      	b.n	8011078 <__ulp+0x3c>
 8011066:	f1a2 0314 	sub.w	r3, r2, #20
 801106a:	2b1e      	cmp	r3, #30
 801106c:	bfda      	itte	le
 801106e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011072:	40da      	lsrle	r2, r3
 8011074:	2201      	movgt	r2, #1
 8011076:	2300      	movs	r3, #0
 8011078:	4619      	mov	r1, r3
 801107a:	4610      	mov	r0, r2
 801107c:	ec41 0b10 	vmov	d0, r0, r1
 8011080:	b002      	add	sp, #8
 8011082:	4770      	bx	lr
 8011084:	7ff00000 	.word	0x7ff00000

08011088 <__b2d>:
 8011088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801108c:	6906      	ldr	r6, [r0, #16]
 801108e:	f100 0814 	add.w	r8, r0, #20
 8011092:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011096:	1f37      	subs	r7, r6, #4
 8011098:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801109c:	4610      	mov	r0, r2
 801109e:	f7ff fd53 	bl	8010b48 <__hi0bits>
 80110a2:	f1c0 0320 	rsb	r3, r0, #32
 80110a6:	280a      	cmp	r0, #10
 80110a8:	600b      	str	r3, [r1, #0]
 80110aa:	491b      	ldr	r1, [pc, #108]	@ (8011118 <__b2d+0x90>)
 80110ac:	dc15      	bgt.n	80110da <__b2d+0x52>
 80110ae:	f1c0 0c0b 	rsb	ip, r0, #11
 80110b2:	fa22 f30c 	lsr.w	r3, r2, ip
 80110b6:	45b8      	cmp	r8, r7
 80110b8:	ea43 0501 	orr.w	r5, r3, r1
 80110bc:	bf34      	ite	cc
 80110be:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80110c2:	2300      	movcs	r3, #0
 80110c4:	3015      	adds	r0, #21
 80110c6:	fa02 f000 	lsl.w	r0, r2, r0
 80110ca:	fa23 f30c 	lsr.w	r3, r3, ip
 80110ce:	4303      	orrs	r3, r0
 80110d0:	461c      	mov	r4, r3
 80110d2:	ec45 4b10 	vmov	d0, r4, r5
 80110d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110da:	45b8      	cmp	r8, r7
 80110dc:	bf3a      	itte	cc
 80110de:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80110e2:	f1a6 0708 	subcc.w	r7, r6, #8
 80110e6:	2300      	movcs	r3, #0
 80110e8:	380b      	subs	r0, #11
 80110ea:	d012      	beq.n	8011112 <__b2d+0x8a>
 80110ec:	f1c0 0120 	rsb	r1, r0, #32
 80110f0:	fa23 f401 	lsr.w	r4, r3, r1
 80110f4:	4082      	lsls	r2, r0
 80110f6:	4322      	orrs	r2, r4
 80110f8:	4547      	cmp	r7, r8
 80110fa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80110fe:	bf8c      	ite	hi
 8011100:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011104:	2200      	movls	r2, #0
 8011106:	4083      	lsls	r3, r0
 8011108:	40ca      	lsrs	r2, r1
 801110a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801110e:	4313      	orrs	r3, r2
 8011110:	e7de      	b.n	80110d0 <__b2d+0x48>
 8011112:	ea42 0501 	orr.w	r5, r2, r1
 8011116:	e7db      	b.n	80110d0 <__b2d+0x48>
 8011118:	3ff00000 	.word	0x3ff00000

0801111c <__d2b>:
 801111c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011120:	460f      	mov	r7, r1
 8011122:	2101      	movs	r1, #1
 8011124:	ec59 8b10 	vmov	r8, r9, d0
 8011128:	4616      	mov	r6, r2
 801112a:	f7ff fc1b 	bl	8010964 <_Balloc>
 801112e:	4604      	mov	r4, r0
 8011130:	b930      	cbnz	r0, 8011140 <__d2b+0x24>
 8011132:	4602      	mov	r2, r0
 8011134:	4b23      	ldr	r3, [pc, #140]	@ (80111c4 <__d2b+0xa8>)
 8011136:	4824      	ldr	r0, [pc, #144]	@ (80111c8 <__d2b+0xac>)
 8011138:	f240 310f 	movw	r1, #783	@ 0x30f
 801113c:	f7fe fa06 	bl	800f54c <__assert_func>
 8011140:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011144:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011148:	b10d      	cbz	r5, 801114e <__d2b+0x32>
 801114a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801114e:	9301      	str	r3, [sp, #4]
 8011150:	f1b8 0300 	subs.w	r3, r8, #0
 8011154:	d023      	beq.n	801119e <__d2b+0x82>
 8011156:	4668      	mov	r0, sp
 8011158:	9300      	str	r3, [sp, #0]
 801115a:	f7ff fd14 	bl	8010b86 <__lo0bits>
 801115e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011162:	b1d0      	cbz	r0, 801119a <__d2b+0x7e>
 8011164:	f1c0 0320 	rsb	r3, r0, #32
 8011168:	fa02 f303 	lsl.w	r3, r2, r3
 801116c:	430b      	orrs	r3, r1
 801116e:	40c2      	lsrs	r2, r0
 8011170:	6163      	str	r3, [r4, #20]
 8011172:	9201      	str	r2, [sp, #4]
 8011174:	9b01      	ldr	r3, [sp, #4]
 8011176:	61a3      	str	r3, [r4, #24]
 8011178:	2b00      	cmp	r3, #0
 801117a:	bf0c      	ite	eq
 801117c:	2201      	moveq	r2, #1
 801117e:	2202      	movne	r2, #2
 8011180:	6122      	str	r2, [r4, #16]
 8011182:	b1a5      	cbz	r5, 80111ae <__d2b+0x92>
 8011184:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011188:	4405      	add	r5, r0
 801118a:	603d      	str	r5, [r7, #0]
 801118c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011190:	6030      	str	r0, [r6, #0]
 8011192:	4620      	mov	r0, r4
 8011194:	b003      	add	sp, #12
 8011196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801119a:	6161      	str	r1, [r4, #20]
 801119c:	e7ea      	b.n	8011174 <__d2b+0x58>
 801119e:	a801      	add	r0, sp, #4
 80111a0:	f7ff fcf1 	bl	8010b86 <__lo0bits>
 80111a4:	9b01      	ldr	r3, [sp, #4]
 80111a6:	6163      	str	r3, [r4, #20]
 80111a8:	3020      	adds	r0, #32
 80111aa:	2201      	movs	r2, #1
 80111ac:	e7e8      	b.n	8011180 <__d2b+0x64>
 80111ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80111b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80111b6:	6038      	str	r0, [r7, #0]
 80111b8:	6918      	ldr	r0, [r3, #16]
 80111ba:	f7ff fcc5 	bl	8010b48 <__hi0bits>
 80111be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80111c2:	e7e5      	b.n	8011190 <__d2b+0x74>
 80111c4:	080123c5 	.word	0x080123c5
 80111c8:	08012436 	.word	0x08012436

080111cc <__ratio>:
 80111cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111d0:	b085      	sub	sp, #20
 80111d2:	e9cd 1000 	strd	r1, r0, [sp]
 80111d6:	a902      	add	r1, sp, #8
 80111d8:	f7ff ff56 	bl	8011088 <__b2d>
 80111dc:	9800      	ldr	r0, [sp, #0]
 80111de:	a903      	add	r1, sp, #12
 80111e0:	ec55 4b10 	vmov	r4, r5, d0
 80111e4:	f7ff ff50 	bl	8011088 <__b2d>
 80111e8:	9b01      	ldr	r3, [sp, #4]
 80111ea:	6919      	ldr	r1, [r3, #16]
 80111ec:	9b00      	ldr	r3, [sp, #0]
 80111ee:	691b      	ldr	r3, [r3, #16]
 80111f0:	1ac9      	subs	r1, r1, r3
 80111f2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80111f6:	1a9b      	subs	r3, r3, r2
 80111f8:	ec5b ab10 	vmov	sl, fp, d0
 80111fc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8011200:	2b00      	cmp	r3, #0
 8011202:	bfce      	itee	gt
 8011204:	462a      	movgt	r2, r5
 8011206:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801120a:	465a      	movle	r2, fp
 801120c:	462f      	mov	r7, r5
 801120e:	46d9      	mov	r9, fp
 8011210:	bfcc      	ite	gt
 8011212:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011216:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801121a:	464b      	mov	r3, r9
 801121c:	4652      	mov	r2, sl
 801121e:	4620      	mov	r0, r4
 8011220:	4639      	mov	r1, r7
 8011222:	f7ef fb1b 	bl	800085c <__aeabi_ddiv>
 8011226:	ec41 0b10 	vmov	d0, r0, r1
 801122a:	b005      	add	sp, #20
 801122c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011230 <__copybits>:
 8011230:	3901      	subs	r1, #1
 8011232:	b570      	push	{r4, r5, r6, lr}
 8011234:	1149      	asrs	r1, r1, #5
 8011236:	6914      	ldr	r4, [r2, #16]
 8011238:	3101      	adds	r1, #1
 801123a:	f102 0314 	add.w	r3, r2, #20
 801123e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011242:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011246:	1f05      	subs	r5, r0, #4
 8011248:	42a3      	cmp	r3, r4
 801124a:	d30c      	bcc.n	8011266 <__copybits+0x36>
 801124c:	1aa3      	subs	r3, r4, r2
 801124e:	3b11      	subs	r3, #17
 8011250:	f023 0303 	bic.w	r3, r3, #3
 8011254:	3211      	adds	r2, #17
 8011256:	42a2      	cmp	r2, r4
 8011258:	bf88      	it	hi
 801125a:	2300      	movhi	r3, #0
 801125c:	4418      	add	r0, r3
 801125e:	2300      	movs	r3, #0
 8011260:	4288      	cmp	r0, r1
 8011262:	d305      	bcc.n	8011270 <__copybits+0x40>
 8011264:	bd70      	pop	{r4, r5, r6, pc}
 8011266:	f853 6b04 	ldr.w	r6, [r3], #4
 801126a:	f845 6f04 	str.w	r6, [r5, #4]!
 801126e:	e7eb      	b.n	8011248 <__copybits+0x18>
 8011270:	f840 3b04 	str.w	r3, [r0], #4
 8011274:	e7f4      	b.n	8011260 <__copybits+0x30>

08011276 <__any_on>:
 8011276:	f100 0214 	add.w	r2, r0, #20
 801127a:	6900      	ldr	r0, [r0, #16]
 801127c:	114b      	asrs	r3, r1, #5
 801127e:	4298      	cmp	r0, r3
 8011280:	b510      	push	{r4, lr}
 8011282:	db11      	blt.n	80112a8 <__any_on+0x32>
 8011284:	dd0a      	ble.n	801129c <__any_on+0x26>
 8011286:	f011 011f 	ands.w	r1, r1, #31
 801128a:	d007      	beq.n	801129c <__any_on+0x26>
 801128c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011290:	fa24 f001 	lsr.w	r0, r4, r1
 8011294:	fa00 f101 	lsl.w	r1, r0, r1
 8011298:	428c      	cmp	r4, r1
 801129a:	d10b      	bne.n	80112b4 <__any_on+0x3e>
 801129c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80112a0:	4293      	cmp	r3, r2
 80112a2:	d803      	bhi.n	80112ac <__any_on+0x36>
 80112a4:	2000      	movs	r0, #0
 80112a6:	bd10      	pop	{r4, pc}
 80112a8:	4603      	mov	r3, r0
 80112aa:	e7f7      	b.n	801129c <__any_on+0x26>
 80112ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80112b0:	2900      	cmp	r1, #0
 80112b2:	d0f5      	beq.n	80112a0 <__any_on+0x2a>
 80112b4:	2001      	movs	r0, #1
 80112b6:	e7f6      	b.n	80112a6 <__any_on+0x30>

080112b8 <__ascii_wctomb>:
 80112b8:	4603      	mov	r3, r0
 80112ba:	4608      	mov	r0, r1
 80112bc:	b141      	cbz	r1, 80112d0 <__ascii_wctomb+0x18>
 80112be:	2aff      	cmp	r2, #255	@ 0xff
 80112c0:	d904      	bls.n	80112cc <__ascii_wctomb+0x14>
 80112c2:	228a      	movs	r2, #138	@ 0x8a
 80112c4:	601a      	str	r2, [r3, #0]
 80112c6:	f04f 30ff 	mov.w	r0, #4294967295
 80112ca:	4770      	bx	lr
 80112cc:	700a      	strb	r2, [r1, #0]
 80112ce:	2001      	movs	r0, #1
 80112d0:	4770      	bx	lr

080112d2 <__ssputs_r>:
 80112d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112d6:	688e      	ldr	r6, [r1, #8]
 80112d8:	461f      	mov	r7, r3
 80112da:	42be      	cmp	r6, r7
 80112dc:	680b      	ldr	r3, [r1, #0]
 80112de:	4682      	mov	sl, r0
 80112e0:	460c      	mov	r4, r1
 80112e2:	4690      	mov	r8, r2
 80112e4:	d82d      	bhi.n	8011342 <__ssputs_r+0x70>
 80112e6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80112ea:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80112ee:	d026      	beq.n	801133e <__ssputs_r+0x6c>
 80112f0:	6965      	ldr	r5, [r4, #20]
 80112f2:	6909      	ldr	r1, [r1, #16]
 80112f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80112f8:	eba3 0901 	sub.w	r9, r3, r1
 80112fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011300:	1c7b      	adds	r3, r7, #1
 8011302:	444b      	add	r3, r9
 8011304:	106d      	asrs	r5, r5, #1
 8011306:	429d      	cmp	r5, r3
 8011308:	bf38      	it	cc
 801130a:	461d      	movcc	r5, r3
 801130c:	0553      	lsls	r3, r2, #21
 801130e:	d527      	bpl.n	8011360 <__ssputs_r+0x8e>
 8011310:	4629      	mov	r1, r5
 8011312:	f7fc f807 	bl	800d324 <_malloc_r>
 8011316:	4606      	mov	r6, r0
 8011318:	b360      	cbz	r0, 8011374 <__ssputs_r+0xa2>
 801131a:	6921      	ldr	r1, [r4, #16]
 801131c:	464a      	mov	r2, r9
 801131e:	f7fe f8f8 	bl	800f512 <memcpy>
 8011322:	89a3      	ldrh	r3, [r4, #12]
 8011324:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011328:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801132c:	81a3      	strh	r3, [r4, #12]
 801132e:	6126      	str	r6, [r4, #16]
 8011330:	6165      	str	r5, [r4, #20]
 8011332:	444e      	add	r6, r9
 8011334:	eba5 0509 	sub.w	r5, r5, r9
 8011338:	6026      	str	r6, [r4, #0]
 801133a:	60a5      	str	r5, [r4, #8]
 801133c:	463e      	mov	r6, r7
 801133e:	42be      	cmp	r6, r7
 8011340:	d900      	bls.n	8011344 <__ssputs_r+0x72>
 8011342:	463e      	mov	r6, r7
 8011344:	6820      	ldr	r0, [r4, #0]
 8011346:	4632      	mov	r2, r6
 8011348:	4641      	mov	r1, r8
 801134a:	f000 fb7b 	bl	8011a44 <memmove>
 801134e:	68a3      	ldr	r3, [r4, #8]
 8011350:	1b9b      	subs	r3, r3, r6
 8011352:	60a3      	str	r3, [r4, #8]
 8011354:	6823      	ldr	r3, [r4, #0]
 8011356:	4433      	add	r3, r6
 8011358:	6023      	str	r3, [r4, #0]
 801135a:	2000      	movs	r0, #0
 801135c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011360:	462a      	mov	r2, r5
 8011362:	f000 fbc6 	bl	8011af2 <_realloc_r>
 8011366:	4606      	mov	r6, r0
 8011368:	2800      	cmp	r0, #0
 801136a:	d1e0      	bne.n	801132e <__ssputs_r+0x5c>
 801136c:	6921      	ldr	r1, [r4, #16]
 801136e:	4650      	mov	r0, sl
 8011370:	f7fe ff62 	bl	8010238 <_free_r>
 8011374:	230c      	movs	r3, #12
 8011376:	f8ca 3000 	str.w	r3, [sl]
 801137a:	89a3      	ldrh	r3, [r4, #12]
 801137c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011380:	81a3      	strh	r3, [r4, #12]
 8011382:	f04f 30ff 	mov.w	r0, #4294967295
 8011386:	e7e9      	b.n	801135c <__ssputs_r+0x8a>

08011388 <_svfiprintf_r>:
 8011388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801138c:	4698      	mov	r8, r3
 801138e:	898b      	ldrh	r3, [r1, #12]
 8011390:	061b      	lsls	r3, r3, #24
 8011392:	b09d      	sub	sp, #116	@ 0x74
 8011394:	4607      	mov	r7, r0
 8011396:	460d      	mov	r5, r1
 8011398:	4614      	mov	r4, r2
 801139a:	d510      	bpl.n	80113be <_svfiprintf_r+0x36>
 801139c:	690b      	ldr	r3, [r1, #16]
 801139e:	b973      	cbnz	r3, 80113be <_svfiprintf_r+0x36>
 80113a0:	2140      	movs	r1, #64	@ 0x40
 80113a2:	f7fb ffbf 	bl	800d324 <_malloc_r>
 80113a6:	6028      	str	r0, [r5, #0]
 80113a8:	6128      	str	r0, [r5, #16]
 80113aa:	b930      	cbnz	r0, 80113ba <_svfiprintf_r+0x32>
 80113ac:	230c      	movs	r3, #12
 80113ae:	603b      	str	r3, [r7, #0]
 80113b0:	f04f 30ff 	mov.w	r0, #4294967295
 80113b4:	b01d      	add	sp, #116	@ 0x74
 80113b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113ba:	2340      	movs	r3, #64	@ 0x40
 80113bc:	616b      	str	r3, [r5, #20]
 80113be:	2300      	movs	r3, #0
 80113c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80113c2:	2320      	movs	r3, #32
 80113c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80113c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80113cc:	2330      	movs	r3, #48	@ 0x30
 80113ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801156c <_svfiprintf_r+0x1e4>
 80113d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80113d6:	f04f 0901 	mov.w	r9, #1
 80113da:	4623      	mov	r3, r4
 80113dc:	469a      	mov	sl, r3
 80113de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80113e2:	b10a      	cbz	r2, 80113e8 <_svfiprintf_r+0x60>
 80113e4:	2a25      	cmp	r2, #37	@ 0x25
 80113e6:	d1f9      	bne.n	80113dc <_svfiprintf_r+0x54>
 80113e8:	ebba 0b04 	subs.w	fp, sl, r4
 80113ec:	d00b      	beq.n	8011406 <_svfiprintf_r+0x7e>
 80113ee:	465b      	mov	r3, fp
 80113f0:	4622      	mov	r2, r4
 80113f2:	4629      	mov	r1, r5
 80113f4:	4638      	mov	r0, r7
 80113f6:	f7ff ff6c 	bl	80112d2 <__ssputs_r>
 80113fa:	3001      	adds	r0, #1
 80113fc:	f000 80a7 	beq.w	801154e <_svfiprintf_r+0x1c6>
 8011400:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011402:	445a      	add	r2, fp
 8011404:	9209      	str	r2, [sp, #36]	@ 0x24
 8011406:	f89a 3000 	ldrb.w	r3, [sl]
 801140a:	2b00      	cmp	r3, #0
 801140c:	f000 809f 	beq.w	801154e <_svfiprintf_r+0x1c6>
 8011410:	2300      	movs	r3, #0
 8011412:	f04f 32ff 	mov.w	r2, #4294967295
 8011416:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801141a:	f10a 0a01 	add.w	sl, sl, #1
 801141e:	9304      	str	r3, [sp, #16]
 8011420:	9307      	str	r3, [sp, #28]
 8011422:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011426:	931a      	str	r3, [sp, #104]	@ 0x68
 8011428:	4654      	mov	r4, sl
 801142a:	2205      	movs	r2, #5
 801142c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011430:	484e      	ldr	r0, [pc, #312]	@ (801156c <_svfiprintf_r+0x1e4>)
 8011432:	f7ee fed5 	bl	80001e0 <memchr>
 8011436:	9a04      	ldr	r2, [sp, #16]
 8011438:	b9d8      	cbnz	r0, 8011472 <_svfiprintf_r+0xea>
 801143a:	06d0      	lsls	r0, r2, #27
 801143c:	bf44      	itt	mi
 801143e:	2320      	movmi	r3, #32
 8011440:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011444:	0711      	lsls	r1, r2, #28
 8011446:	bf44      	itt	mi
 8011448:	232b      	movmi	r3, #43	@ 0x2b
 801144a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801144e:	f89a 3000 	ldrb.w	r3, [sl]
 8011452:	2b2a      	cmp	r3, #42	@ 0x2a
 8011454:	d015      	beq.n	8011482 <_svfiprintf_r+0xfa>
 8011456:	9a07      	ldr	r2, [sp, #28]
 8011458:	4654      	mov	r4, sl
 801145a:	2000      	movs	r0, #0
 801145c:	f04f 0c0a 	mov.w	ip, #10
 8011460:	4621      	mov	r1, r4
 8011462:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011466:	3b30      	subs	r3, #48	@ 0x30
 8011468:	2b09      	cmp	r3, #9
 801146a:	d94b      	bls.n	8011504 <_svfiprintf_r+0x17c>
 801146c:	b1b0      	cbz	r0, 801149c <_svfiprintf_r+0x114>
 801146e:	9207      	str	r2, [sp, #28]
 8011470:	e014      	b.n	801149c <_svfiprintf_r+0x114>
 8011472:	eba0 0308 	sub.w	r3, r0, r8
 8011476:	fa09 f303 	lsl.w	r3, r9, r3
 801147a:	4313      	orrs	r3, r2
 801147c:	9304      	str	r3, [sp, #16]
 801147e:	46a2      	mov	sl, r4
 8011480:	e7d2      	b.n	8011428 <_svfiprintf_r+0xa0>
 8011482:	9b03      	ldr	r3, [sp, #12]
 8011484:	1d19      	adds	r1, r3, #4
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	9103      	str	r1, [sp, #12]
 801148a:	2b00      	cmp	r3, #0
 801148c:	bfbb      	ittet	lt
 801148e:	425b      	neglt	r3, r3
 8011490:	f042 0202 	orrlt.w	r2, r2, #2
 8011494:	9307      	strge	r3, [sp, #28]
 8011496:	9307      	strlt	r3, [sp, #28]
 8011498:	bfb8      	it	lt
 801149a:	9204      	strlt	r2, [sp, #16]
 801149c:	7823      	ldrb	r3, [r4, #0]
 801149e:	2b2e      	cmp	r3, #46	@ 0x2e
 80114a0:	d10a      	bne.n	80114b8 <_svfiprintf_r+0x130>
 80114a2:	7863      	ldrb	r3, [r4, #1]
 80114a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80114a6:	d132      	bne.n	801150e <_svfiprintf_r+0x186>
 80114a8:	9b03      	ldr	r3, [sp, #12]
 80114aa:	1d1a      	adds	r2, r3, #4
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	9203      	str	r2, [sp, #12]
 80114b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80114b4:	3402      	adds	r4, #2
 80114b6:	9305      	str	r3, [sp, #20]
 80114b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801157c <_svfiprintf_r+0x1f4>
 80114bc:	7821      	ldrb	r1, [r4, #0]
 80114be:	2203      	movs	r2, #3
 80114c0:	4650      	mov	r0, sl
 80114c2:	f7ee fe8d 	bl	80001e0 <memchr>
 80114c6:	b138      	cbz	r0, 80114d8 <_svfiprintf_r+0x150>
 80114c8:	9b04      	ldr	r3, [sp, #16]
 80114ca:	eba0 000a 	sub.w	r0, r0, sl
 80114ce:	2240      	movs	r2, #64	@ 0x40
 80114d0:	4082      	lsls	r2, r0
 80114d2:	4313      	orrs	r3, r2
 80114d4:	3401      	adds	r4, #1
 80114d6:	9304      	str	r3, [sp, #16]
 80114d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114dc:	4824      	ldr	r0, [pc, #144]	@ (8011570 <_svfiprintf_r+0x1e8>)
 80114de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80114e2:	2206      	movs	r2, #6
 80114e4:	f7ee fe7c 	bl	80001e0 <memchr>
 80114e8:	2800      	cmp	r0, #0
 80114ea:	d036      	beq.n	801155a <_svfiprintf_r+0x1d2>
 80114ec:	4b21      	ldr	r3, [pc, #132]	@ (8011574 <_svfiprintf_r+0x1ec>)
 80114ee:	bb1b      	cbnz	r3, 8011538 <_svfiprintf_r+0x1b0>
 80114f0:	9b03      	ldr	r3, [sp, #12]
 80114f2:	3307      	adds	r3, #7
 80114f4:	f023 0307 	bic.w	r3, r3, #7
 80114f8:	3308      	adds	r3, #8
 80114fa:	9303      	str	r3, [sp, #12]
 80114fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114fe:	4433      	add	r3, r6
 8011500:	9309      	str	r3, [sp, #36]	@ 0x24
 8011502:	e76a      	b.n	80113da <_svfiprintf_r+0x52>
 8011504:	fb0c 3202 	mla	r2, ip, r2, r3
 8011508:	460c      	mov	r4, r1
 801150a:	2001      	movs	r0, #1
 801150c:	e7a8      	b.n	8011460 <_svfiprintf_r+0xd8>
 801150e:	2300      	movs	r3, #0
 8011510:	3401      	adds	r4, #1
 8011512:	9305      	str	r3, [sp, #20]
 8011514:	4619      	mov	r1, r3
 8011516:	f04f 0c0a 	mov.w	ip, #10
 801151a:	4620      	mov	r0, r4
 801151c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011520:	3a30      	subs	r2, #48	@ 0x30
 8011522:	2a09      	cmp	r2, #9
 8011524:	d903      	bls.n	801152e <_svfiprintf_r+0x1a6>
 8011526:	2b00      	cmp	r3, #0
 8011528:	d0c6      	beq.n	80114b8 <_svfiprintf_r+0x130>
 801152a:	9105      	str	r1, [sp, #20]
 801152c:	e7c4      	b.n	80114b8 <_svfiprintf_r+0x130>
 801152e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011532:	4604      	mov	r4, r0
 8011534:	2301      	movs	r3, #1
 8011536:	e7f0      	b.n	801151a <_svfiprintf_r+0x192>
 8011538:	ab03      	add	r3, sp, #12
 801153a:	9300      	str	r3, [sp, #0]
 801153c:	462a      	mov	r2, r5
 801153e:	4b0e      	ldr	r3, [pc, #56]	@ (8011578 <_svfiprintf_r+0x1f0>)
 8011540:	a904      	add	r1, sp, #16
 8011542:	4638      	mov	r0, r7
 8011544:	f7fc feb4 	bl	800e2b0 <_printf_float>
 8011548:	1c42      	adds	r2, r0, #1
 801154a:	4606      	mov	r6, r0
 801154c:	d1d6      	bne.n	80114fc <_svfiprintf_r+0x174>
 801154e:	89ab      	ldrh	r3, [r5, #12]
 8011550:	065b      	lsls	r3, r3, #25
 8011552:	f53f af2d 	bmi.w	80113b0 <_svfiprintf_r+0x28>
 8011556:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011558:	e72c      	b.n	80113b4 <_svfiprintf_r+0x2c>
 801155a:	ab03      	add	r3, sp, #12
 801155c:	9300      	str	r3, [sp, #0]
 801155e:	462a      	mov	r2, r5
 8011560:	4b05      	ldr	r3, [pc, #20]	@ (8011578 <_svfiprintf_r+0x1f0>)
 8011562:	a904      	add	r1, sp, #16
 8011564:	4638      	mov	r0, r7
 8011566:	f7fd f93b 	bl	800e7e0 <_printf_i>
 801156a:	e7ed      	b.n	8011548 <_svfiprintf_r+0x1c0>
 801156c:	0801248f 	.word	0x0801248f
 8011570:	08012499 	.word	0x08012499
 8011574:	0800e2b1 	.word	0x0800e2b1
 8011578:	080112d3 	.word	0x080112d3
 801157c:	08012495 	.word	0x08012495

08011580 <__sfputc_r>:
 8011580:	6893      	ldr	r3, [r2, #8]
 8011582:	3b01      	subs	r3, #1
 8011584:	2b00      	cmp	r3, #0
 8011586:	b410      	push	{r4}
 8011588:	6093      	str	r3, [r2, #8]
 801158a:	da08      	bge.n	801159e <__sfputc_r+0x1e>
 801158c:	6994      	ldr	r4, [r2, #24]
 801158e:	42a3      	cmp	r3, r4
 8011590:	db01      	blt.n	8011596 <__sfputc_r+0x16>
 8011592:	290a      	cmp	r1, #10
 8011594:	d103      	bne.n	801159e <__sfputc_r+0x1e>
 8011596:	f85d 4b04 	ldr.w	r4, [sp], #4
 801159a:	f7fd bdaa 	b.w	800f0f2 <__swbuf_r>
 801159e:	6813      	ldr	r3, [r2, #0]
 80115a0:	1c58      	adds	r0, r3, #1
 80115a2:	6010      	str	r0, [r2, #0]
 80115a4:	7019      	strb	r1, [r3, #0]
 80115a6:	4608      	mov	r0, r1
 80115a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115ac:	4770      	bx	lr

080115ae <__sfputs_r>:
 80115ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115b0:	4606      	mov	r6, r0
 80115b2:	460f      	mov	r7, r1
 80115b4:	4614      	mov	r4, r2
 80115b6:	18d5      	adds	r5, r2, r3
 80115b8:	42ac      	cmp	r4, r5
 80115ba:	d101      	bne.n	80115c0 <__sfputs_r+0x12>
 80115bc:	2000      	movs	r0, #0
 80115be:	e007      	b.n	80115d0 <__sfputs_r+0x22>
 80115c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115c4:	463a      	mov	r2, r7
 80115c6:	4630      	mov	r0, r6
 80115c8:	f7ff ffda 	bl	8011580 <__sfputc_r>
 80115cc:	1c43      	adds	r3, r0, #1
 80115ce:	d1f3      	bne.n	80115b8 <__sfputs_r+0xa>
 80115d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080115d4 <_vfiprintf_r>:
 80115d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115d8:	460d      	mov	r5, r1
 80115da:	b09d      	sub	sp, #116	@ 0x74
 80115dc:	4614      	mov	r4, r2
 80115de:	4698      	mov	r8, r3
 80115e0:	4606      	mov	r6, r0
 80115e2:	b118      	cbz	r0, 80115ec <_vfiprintf_r+0x18>
 80115e4:	6a03      	ldr	r3, [r0, #32]
 80115e6:	b90b      	cbnz	r3, 80115ec <_vfiprintf_r+0x18>
 80115e8:	f7fd fcb2 	bl	800ef50 <__sinit>
 80115ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80115ee:	07d9      	lsls	r1, r3, #31
 80115f0:	d405      	bmi.n	80115fe <_vfiprintf_r+0x2a>
 80115f2:	89ab      	ldrh	r3, [r5, #12]
 80115f4:	059a      	lsls	r2, r3, #22
 80115f6:	d402      	bmi.n	80115fe <_vfiprintf_r+0x2a>
 80115f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80115fa:	f7fd ff88 	bl	800f50e <__retarget_lock_acquire_recursive>
 80115fe:	89ab      	ldrh	r3, [r5, #12]
 8011600:	071b      	lsls	r3, r3, #28
 8011602:	d501      	bpl.n	8011608 <_vfiprintf_r+0x34>
 8011604:	692b      	ldr	r3, [r5, #16]
 8011606:	b99b      	cbnz	r3, 8011630 <_vfiprintf_r+0x5c>
 8011608:	4629      	mov	r1, r5
 801160a:	4630      	mov	r0, r6
 801160c:	f7fd fdb0 	bl	800f170 <__swsetup_r>
 8011610:	b170      	cbz	r0, 8011630 <_vfiprintf_r+0x5c>
 8011612:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011614:	07dc      	lsls	r4, r3, #31
 8011616:	d504      	bpl.n	8011622 <_vfiprintf_r+0x4e>
 8011618:	f04f 30ff 	mov.w	r0, #4294967295
 801161c:	b01d      	add	sp, #116	@ 0x74
 801161e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011622:	89ab      	ldrh	r3, [r5, #12]
 8011624:	0598      	lsls	r0, r3, #22
 8011626:	d4f7      	bmi.n	8011618 <_vfiprintf_r+0x44>
 8011628:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801162a:	f7fd ff71 	bl	800f510 <__retarget_lock_release_recursive>
 801162e:	e7f3      	b.n	8011618 <_vfiprintf_r+0x44>
 8011630:	2300      	movs	r3, #0
 8011632:	9309      	str	r3, [sp, #36]	@ 0x24
 8011634:	2320      	movs	r3, #32
 8011636:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801163a:	f8cd 800c 	str.w	r8, [sp, #12]
 801163e:	2330      	movs	r3, #48	@ 0x30
 8011640:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80117f0 <_vfiprintf_r+0x21c>
 8011644:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011648:	f04f 0901 	mov.w	r9, #1
 801164c:	4623      	mov	r3, r4
 801164e:	469a      	mov	sl, r3
 8011650:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011654:	b10a      	cbz	r2, 801165a <_vfiprintf_r+0x86>
 8011656:	2a25      	cmp	r2, #37	@ 0x25
 8011658:	d1f9      	bne.n	801164e <_vfiprintf_r+0x7a>
 801165a:	ebba 0b04 	subs.w	fp, sl, r4
 801165e:	d00b      	beq.n	8011678 <_vfiprintf_r+0xa4>
 8011660:	465b      	mov	r3, fp
 8011662:	4622      	mov	r2, r4
 8011664:	4629      	mov	r1, r5
 8011666:	4630      	mov	r0, r6
 8011668:	f7ff ffa1 	bl	80115ae <__sfputs_r>
 801166c:	3001      	adds	r0, #1
 801166e:	f000 80a7 	beq.w	80117c0 <_vfiprintf_r+0x1ec>
 8011672:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011674:	445a      	add	r2, fp
 8011676:	9209      	str	r2, [sp, #36]	@ 0x24
 8011678:	f89a 3000 	ldrb.w	r3, [sl]
 801167c:	2b00      	cmp	r3, #0
 801167e:	f000 809f 	beq.w	80117c0 <_vfiprintf_r+0x1ec>
 8011682:	2300      	movs	r3, #0
 8011684:	f04f 32ff 	mov.w	r2, #4294967295
 8011688:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801168c:	f10a 0a01 	add.w	sl, sl, #1
 8011690:	9304      	str	r3, [sp, #16]
 8011692:	9307      	str	r3, [sp, #28]
 8011694:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011698:	931a      	str	r3, [sp, #104]	@ 0x68
 801169a:	4654      	mov	r4, sl
 801169c:	2205      	movs	r2, #5
 801169e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116a2:	4853      	ldr	r0, [pc, #332]	@ (80117f0 <_vfiprintf_r+0x21c>)
 80116a4:	f7ee fd9c 	bl	80001e0 <memchr>
 80116a8:	9a04      	ldr	r2, [sp, #16]
 80116aa:	b9d8      	cbnz	r0, 80116e4 <_vfiprintf_r+0x110>
 80116ac:	06d1      	lsls	r1, r2, #27
 80116ae:	bf44      	itt	mi
 80116b0:	2320      	movmi	r3, #32
 80116b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80116b6:	0713      	lsls	r3, r2, #28
 80116b8:	bf44      	itt	mi
 80116ba:	232b      	movmi	r3, #43	@ 0x2b
 80116bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80116c0:	f89a 3000 	ldrb.w	r3, [sl]
 80116c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80116c6:	d015      	beq.n	80116f4 <_vfiprintf_r+0x120>
 80116c8:	9a07      	ldr	r2, [sp, #28]
 80116ca:	4654      	mov	r4, sl
 80116cc:	2000      	movs	r0, #0
 80116ce:	f04f 0c0a 	mov.w	ip, #10
 80116d2:	4621      	mov	r1, r4
 80116d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80116d8:	3b30      	subs	r3, #48	@ 0x30
 80116da:	2b09      	cmp	r3, #9
 80116dc:	d94b      	bls.n	8011776 <_vfiprintf_r+0x1a2>
 80116de:	b1b0      	cbz	r0, 801170e <_vfiprintf_r+0x13a>
 80116e0:	9207      	str	r2, [sp, #28]
 80116e2:	e014      	b.n	801170e <_vfiprintf_r+0x13a>
 80116e4:	eba0 0308 	sub.w	r3, r0, r8
 80116e8:	fa09 f303 	lsl.w	r3, r9, r3
 80116ec:	4313      	orrs	r3, r2
 80116ee:	9304      	str	r3, [sp, #16]
 80116f0:	46a2      	mov	sl, r4
 80116f2:	e7d2      	b.n	801169a <_vfiprintf_r+0xc6>
 80116f4:	9b03      	ldr	r3, [sp, #12]
 80116f6:	1d19      	adds	r1, r3, #4
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	9103      	str	r1, [sp, #12]
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	bfbb      	ittet	lt
 8011700:	425b      	neglt	r3, r3
 8011702:	f042 0202 	orrlt.w	r2, r2, #2
 8011706:	9307      	strge	r3, [sp, #28]
 8011708:	9307      	strlt	r3, [sp, #28]
 801170a:	bfb8      	it	lt
 801170c:	9204      	strlt	r2, [sp, #16]
 801170e:	7823      	ldrb	r3, [r4, #0]
 8011710:	2b2e      	cmp	r3, #46	@ 0x2e
 8011712:	d10a      	bne.n	801172a <_vfiprintf_r+0x156>
 8011714:	7863      	ldrb	r3, [r4, #1]
 8011716:	2b2a      	cmp	r3, #42	@ 0x2a
 8011718:	d132      	bne.n	8011780 <_vfiprintf_r+0x1ac>
 801171a:	9b03      	ldr	r3, [sp, #12]
 801171c:	1d1a      	adds	r2, r3, #4
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	9203      	str	r2, [sp, #12]
 8011722:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011726:	3402      	adds	r4, #2
 8011728:	9305      	str	r3, [sp, #20]
 801172a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011800 <_vfiprintf_r+0x22c>
 801172e:	7821      	ldrb	r1, [r4, #0]
 8011730:	2203      	movs	r2, #3
 8011732:	4650      	mov	r0, sl
 8011734:	f7ee fd54 	bl	80001e0 <memchr>
 8011738:	b138      	cbz	r0, 801174a <_vfiprintf_r+0x176>
 801173a:	9b04      	ldr	r3, [sp, #16]
 801173c:	eba0 000a 	sub.w	r0, r0, sl
 8011740:	2240      	movs	r2, #64	@ 0x40
 8011742:	4082      	lsls	r2, r0
 8011744:	4313      	orrs	r3, r2
 8011746:	3401      	adds	r4, #1
 8011748:	9304      	str	r3, [sp, #16]
 801174a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801174e:	4829      	ldr	r0, [pc, #164]	@ (80117f4 <_vfiprintf_r+0x220>)
 8011750:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011754:	2206      	movs	r2, #6
 8011756:	f7ee fd43 	bl	80001e0 <memchr>
 801175a:	2800      	cmp	r0, #0
 801175c:	d03f      	beq.n	80117de <_vfiprintf_r+0x20a>
 801175e:	4b26      	ldr	r3, [pc, #152]	@ (80117f8 <_vfiprintf_r+0x224>)
 8011760:	bb1b      	cbnz	r3, 80117aa <_vfiprintf_r+0x1d6>
 8011762:	9b03      	ldr	r3, [sp, #12]
 8011764:	3307      	adds	r3, #7
 8011766:	f023 0307 	bic.w	r3, r3, #7
 801176a:	3308      	adds	r3, #8
 801176c:	9303      	str	r3, [sp, #12]
 801176e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011770:	443b      	add	r3, r7
 8011772:	9309      	str	r3, [sp, #36]	@ 0x24
 8011774:	e76a      	b.n	801164c <_vfiprintf_r+0x78>
 8011776:	fb0c 3202 	mla	r2, ip, r2, r3
 801177a:	460c      	mov	r4, r1
 801177c:	2001      	movs	r0, #1
 801177e:	e7a8      	b.n	80116d2 <_vfiprintf_r+0xfe>
 8011780:	2300      	movs	r3, #0
 8011782:	3401      	adds	r4, #1
 8011784:	9305      	str	r3, [sp, #20]
 8011786:	4619      	mov	r1, r3
 8011788:	f04f 0c0a 	mov.w	ip, #10
 801178c:	4620      	mov	r0, r4
 801178e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011792:	3a30      	subs	r2, #48	@ 0x30
 8011794:	2a09      	cmp	r2, #9
 8011796:	d903      	bls.n	80117a0 <_vfiprintf_r+0x1cc>
 8011798:	2b00      	cmp	r3, #0
 801179a:	d0c6      	beq.n	801172a <_vfiprintf_r+0x156>
 801179c:	9105      	str	r1, [sp, #20]
 801179e:	e7c4      	b.n	801172a <_vfiprintf_r+0x156>
 80117a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80117a4:	4604      	mov	r4, r0
 80117a6:	2301      	movs	r3, #1
 80117a8:	e7f0      	b.n	801178c <_vfiprintf_r+0x1b8>
 80117aa:	ab03      	add	r3, sp, #12
 80117ac:	9300      	str	r3, [sp, #0]
 80117ae:	462a      	mov	r2, r5
 80117b0:	4b12      	ldr	r3, [pc, #72]	@ (80117fc <_vfiprintf_r+0x228>)
 80117b2:	a904      	add	r1, sp, #16
 80117b4:	4630      	mov	r0, r6
 80117b6:	f7fc fd7b 	bl	800e2b0 <_printf_float>
 80117ba:	4607      	mov	r7, r0
 80117bc:	1c78      	adds	r0, r7, #1
 80117be:	d1d6      	bne.n	801176e <_vfiprintf_r+0x19a>
 80117c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80117c2:	07d9      	lsls	r1, r3, #31
 80117c4:	d405      	bmi.n	80117d2 <_vfiprintf_r+0x1fe>
 80117c6:	89ab      	ldrh	r3, [r5, #12]
 80117c8:	059a      	lsls	r2, r3, #22
 80117ca:	d402      	bmi.n	80117d2 <_vfiprintf_r+0x1fe>
 80117cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80117ce:	f7fd fe9f 	bl	800f510 <__retarget_lock_release_recursive>
 80117d2:	89ab      	ldrh	r3, [r5, #12]
 80117d4:	065b      	lsls	r3, r3, #25
 80117d6:	f53f af1f 	bmi.w	8011618 <_vfiprintf_r+0x44>
 80117da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80117dc:	e71e      	b.n	801161c <_vfiprintf_r+0x48>
 80117de:	ab03      	add	r3, sp, #12
 80117e0:	9300      	str	r3, [sp, #0]
 80117e2:	462a      	mov	r2, r5
 80117e4:	4b05      	ldr	r3, [pc, #20]	@ (80117fc <_vfiprintf_r+0x228>)
 80117e6:	a904      	add	r1, sp, #16
 80117e8:	4630      	mov	r0, r6
 80117ea:	f7fc fff9 	bl	800e7e0 <_printf_i>
 80117ee:	e7e4      	b.n	80117ba <_vfiprintf_r+0x1e6>
 80117f0:	0801248f 	.word	0x0801248f
 80117f4:	08012499 	.word	0x08012499
 80117f8:	0800e2b1 	.word	0x0800e2b1
 80117fc:	080115af 	.word	0x080115af
 8011800:	08012495 	.word	0x08012495

08011804 <__sflush_r>:
 8011804:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801180c:	0716      	lsls	r6, r2, #28
 801180e:	4605      	mov	r5, r0
 8011810:	460c      	mov	r4, r1
 8011812:	d454      	bmi.n	80118be <__sflush_r+0xba>
 8011814:	684b      	ldr	r3, [r1, #4]
 8011816:	2b00      	cmp	r3, #0
 8011818:	dc02      	bgt.n	8011820 <__sflush_r+0x1c>
 801181a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801181c:	2b00      	cmp	r3, #0
 801181e:	dd48      	ble.n	80118b2 <__sflush_r+0xae>
 8011820:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011822:	2e00      	cmp	r6, #0
 8011824:	d045      	beq.n	80118b2 <__sflush_r+0xae>
 8011826:	2300      	movs	r3, #0
 8011828:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801182c:	682f      	ldr	r7, [r5, #0]
 801182e:	6a21      	ldr	r1, [r4, #32]
 8011830:	602b      	str	r3, [r5, #0]
 8011832:	d030      	beq.n	8011896 <__sflush_r+0x92>
 8011834:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011836:	89a3      	ldrh	r3, [r4, #12]
 8011838:	0759      	lsls	r1, r3, #29
 801183a:	d505      	bpl.n	8011848 <__sflush_r+0x44>
 801183c:	6863      	ldr	r3, [r4, #4]
 801183e:	1ad2      	subs	r2, r2, r3
 8011840:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011842:	b10b      	cbz	r3, 8011848 <__sflush_r+0x44>
 8011844:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011846:	1ad2      	subs	r2, r2, r3
 8011848:	2300      	movs	r3, #0
 801184a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801184c:	6a21      	ldr	r1, [r4, #32]
 801184e:	4628      	mov	r0, r5
 8011850:	47b0      	blx	r6
 8011852:	1c43      	adds	r3, r0, #1
 8011854:	89a3      	ldrh	r3, [r4, #12]
 8011856:	d106      	bne.n	8011866 <__sflush_r+0x62>
 8011858:	6829      	ldr	r1, [r5, #0]
 801185a:	291d      	cmp	r1, #29
 801185c:	d82b      	bhi.n	80118b6 <__sflush_r+0xb2>
 801185e:	4a2a      	ldr	r2, [pc, #168]	@ (8011908 <__sflush_r+0x104>)
 8011860:	40ca      	lsrs	r2, r1
 8011862:	07d6      	lsls	r6, r2, #31
 8011864:	d527      	bpl.n	80118b6 <__sflush_r+0xb2>
 8011866:	2200      	movs	r2, #0
 8011868:	6062      	str	r2, [r4, #4]
 801186a:	04d9      	lsls	r1, r3, #19
 801186c:	6922      	ldr	r2, [r4, #16]
 801186e:	6022      	str	r2, [r4, #0]
 8011870:	d504      	bpl.n	801187c <__sflush_r+0x78>
 8011872:	1c42      	adds	r2, r0, #1
 8011874:	d101      	bne.n	801187a <__sflush_r+0x76>
 8011876:	682b      	ldr	r3, [r5, #0]
 8011878:	b903      	cbnz	r3, 801187c <__sflush_r+0x78>
 801187a:	6560      	str	r0, [r4, #84]	@ 0x54
 801187c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801187e:	602f      	str	r7, [r5, #0]
 8011880:	b1b9      	cbz	r1, 80118b2 <__sflush_r+0xae>
 8011882:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011886:	4299      	cmp	r1, r3
 8011888:	d002      	beq.n	8011890 <__sflush_r+0x8c>
 801188a:	4628      	mov	r0, r5
 801188c:	f7fe fcd4 	bl	8010238 <_free_r>
 8011890:	2300      	movs	r3, #0
 8011892:	6363      	str	r3, [r4, #52]	@ 0x34
 8011894:	e00d      	b.n	80118b2 <__sflush_r+0xae>
 8011896:	2301      	movs	r3, #1
 8011898:	4628      	mov	r0, r5
 801189a:	47b0      	blx	r6
 801189c:	4602      	mov	r2, r0
 801189e:	1c50      	adds	r0, r2, #1
 80118a0:	d1c9      	bne.n	8011836 <__sflush_r+0x32>
 80118a2:	682b      	ldr	r3, [r5, #0]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d0c6      	beq.n	8011836 <__sflush_r+0x32>
 80118a8:	2b1d      	cmp	r3, #29
 80118aa:	d001      	beq.n	80118b0 <__sflush_r+0xac>
 80118ac:	2b16      	cmp	r3, #22
 80118ae:	d11e      	bne.n	80118ee <__sflush_r+0xea>
 80118b0:	602f      	str	r7, [r5, #0]
 80118b2:	2000      	movs	r0, #0
 80118b4:	e022      	b.n	80118fc <__sflush_r+0xf8>
 80118b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80118ba:	b21b      	sxth	r3, r3
 80118bc:	e01b      	b.n	80118f6 <__sflush_r+0xf2>
 80118be:	690f      	ldr	r7, [r1, #16]
 80118c0:	2f00      	cmp	r7, #0
 80118c2:	d0f6      	beq.n	80118b2 <__sflush_r+0xae>
 80118c4:	0793      	lsls	r3, r2, #30
 80118c6:	680e      	ldr	r6, [r1, #0]
 80118c8:	bf08      	it	eq
 80118ca:	694b      	ldreq	r3, [r1, #20]
 80118cc:	600f      	str	r7, [r1, #0]
 80118ce:	bf18      	it	ne
 80118d0:	2300      	movne	r3, #0
 80118d2:	eba6 0807 	sub.w	r8, r6, r7
 80118d6:	608b      	str	r3, [r1, #8]
 80118d8:	f1b8 0f00 	cmp.w	r8, #0
 80118dc:	dde9      	ble.n	80118b2 <__sflush_r+0xae>
 80118de:	6a21      	ldr	r1, [r4, #32]
 80118e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80118e2:	4643      	mov	r3, r8
 80118e4:	463a      	mov	r2, r7
 80118e6:	4628      	mov	r0, r5
 80118e8:	47b0      	blx	r6
 80118ea:	2800      	cmp	r0, #0
 80118ec:	dc08      	bgt.n	8011900 <__sflush_r+0xfc>
 80118ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80118f6:	81a3      	strh	r3, [r4, #12]
 80118f8:	f04f 30ff 	mov.w	r0, #4294967295
 80118fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011900:	4407      	add	r7, r0
 8011902:	eba8 0800 	sub.w	r8, r8, r0
 8011906:	e7e7      	b.n	80118d8 <__sflush_r+0xd4>
 8011908:	20400001 	.word	0x20400001

0801190c <_fflush_r>:
 801190c:	b538      	push	{r3, r4, r5, lr}
 801190e:	690b      	ldr	r3, [r1, #16]
 8011910:	4605      	mov	r5, r0
 8011912:	460c      	mov	r4, r1
 8011914:	b913      	cbnz	r3, 801191c <_fflush_r+0x10>
 8011916:	2500      	movs	r5, #0
 8011918:	4628      	mov	r0, r5
 801191a:	bd38      	pop	{r3, r4, r5, pc}
 801191c:	b118      	cbz	r0, 8011926 <_fflush_r+0x1a>
 801191e:	6a03      	ldr	r3, [r0, #32]
 8011920:	b90b      	cbnz	r3, 8011926 <_fflush_r+0x1a>
 8011922:	f7fd fb15 	bl	800ef50 <__sinit>
 8011926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801192a:	2b00      	cmp	r3, #0
 801192c:	d0f3      	beq.n	8011916 <_fflush_r+0xa>
 801192e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011930:	07d0      	lsls	r0, r2, #31
 8011932:	d404      	bmi.n	801193e <_fflush_r+0x32>
 8011934:	0599      	lsls	r1, r3, #22
 8011936:	d402      	bmi.n	801193e <_fflush_r+0x32>
 8011938:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801193a:	f7fd fde8 	bl	800f50e <__retarget_lock_acquire_recursive>
 801193e:	4628      	mov	r0, r5
 8011940:	4621      	mov	r1, r4
 8011942:	f7ff ff5f 	bl	8011804 <__sflush_r>
 8011946:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011948:	07da      	lsls	r2, r3, #31
 801194a:	4605      	mov	r5, r0
 801194c:	d4e4      	bmi.n	8011918 <_fflush_r+0xc>
 801194e:	89a3      	ldrh	r3, [r4, #12]
 8011950:	059b      	lsls	r3, r3, #22
 8011952:	d4e1      	bmi.n	8011918 <_fflush_r+0xc>
 8011954:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011956:	f7fd fddb 	bl	800f510 <__retarget_lock_release_recursive>
 801195a:	e7dd      	b.n	8011918 <_fflush_r+0xc>

0801195c <fiprintf>:
 801195c:	b40e      	push	{r1, r2, r3}
 801195e:	b503      	push	{r0, r1, lr}
 8011960:	4601      	mov	r1, r0
 8011962:	ab03      	add	r3, sp, #12
 8011964:	4805      	ldr	r0, [pc, #20]	@ (801197c <fiprintf+0x20>)
 8011966:	f853 2b04 	ldr.w	r2, [r3], #4
 801196a:	6800      	ldr	r0, [r0, #0]
 801196c:	9301      	str	r3, [sp, #4]
 801196e:	f7ff fe31 	bl	80115d4 <_vfiprintf_r>
 8011972:	b002      	add	sp, #8
 8011974:	f85d eb04 	ldr.w	lr, [sp], #4
 8011978:	b003      	add	sp, #12
 801197a:	4770      	bx	lr
 801197c:	2000018c 	.word	0x2000018c

08011980 <__swhatbuf_r>:
 8011980:	b570      	push	{r4, r5, r6, lr}
 8011982:	460c      	mov	r4, r1
 8011984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011988:	2900      	cmp	r1, #0
 801198a:	b096      	sub	sp, #88	@ 0x58
 801198c:	4615      	mov	r5, r2
 801198e:	461e      	mov	r6, r3
 8011990:	da0d      	bge.n	80119ae <__swhatbuf_r+0x2e>
 8011992:	89a3      	ldrh	r3, [r4, #12]
 8011994:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011998:	f04f 0100 	mov.w	r1, #0
 801199c:	bf14      	ite	ne
 801199e:	2340      	movne	r3, #64	@ 0x40
 80119a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80119a4:	2000      	movs	r0, #0
 80119a6:	6031      	str	r1, [r6, #0]
 80119a8:	602b      	str	r3, [r5, #0]
 80119aa:	b016      	add	sp, #88	@ 0x58
 80119ac:	bd70      	pop	{r4, r5, r6, pc}
 80119ae:	466a      	mov	r2, sp
 80119b0:	f000 f862 	bl	8011a78 <_fstat_r>
 80119b4:	2800      	cmp	r0, #0
 80119b6:	dbec      	blt.n	8011992 <__swhatbuf_r+0x12>
 80119b8:	9901      	ldr	r1, [sp, #4]
 80119ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80119be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80119c2:	4259      	negs	r1, r3
 80119c4:	4159      	adcs	r1, r3
 80119c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80119ca:	e7eb      	b.n	80119a4 <__swhatbuf_r+0x24>

080119cc <__smakebuf_r>:
 80119cc:	898b      	ldrh	r3, [r1, #12]
 80119ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80119d0:	079d      	lsls	r5, r3, #30
 80119d2:	4606      	mov	r6, r0
 80119d4:	460c      	mov	r4, r1
 80119d6:	d507      	bpl.n	80119e8 <__smakebuf_r+0x1c>
 80119d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80119dc:	6023      	str	r3, [r4, #0]
 80119de:	6123      	str	r3, [r4, #16]
 80119e0:	2301      	movs	r3, #1
 80119e2:	6163      	str	r3, [r4, #20]
 80119e4:	b003      	add	sp, #12
 80119e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119e8:	ab01      	add	r3, sp, #4
 80119ea:	466a      	mov	r2, sp
 80119ec:	f7ff ffc8 	bl	8011980 <__swhatbuf_r>
 80119f0:	9f00      	ldr	r7, [sp, #0]
 80119f2:	4605      	mov	r5, r0
 80119f4:	4639      	mov	r1, r7
 80119f6:	4630      	mov	r0, r6
 80119f8:	f7fb fc94 	bl	800d324 <_malloc_r>
 80119fc:	b948      	cbnz	r0, 8011a12 <__smakebuf_r+0x46>
 80119fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a02:	059a      	lsls	r2, r3, #22
 8011a04:	d4ee      	bmi.n	80119e4 <__smakebuf_r+0x18>
 8011a06:	f023 0303 	bic.w	r3, r3, #3
 8011a0a:	f043 0302 	orr.w	r3, r3, #2
 8011a0e:	81a3      	strh	r3, [r4, #12]
 8011a10:	e7e2      	b.n	80119d8 <__smakebuf_r+0xc>
 8011a12:	89a3      	ldrh	r3, [r4, #12]
 8011a14:	6020      	str	r0, [r4, #0]
 8011a16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a1a:	81a3      	strh	r3, [r4, #12]
 8011a1c:	9b01      	ldr	r3, [sp, #4]
 8011a1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011a22:	b15b      	cbz	r3, 8011a3c <__smakebuf_r+0x70>
 8011a24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a28:	4630      	mov	r0, r6
 8011a2a:	f000 f837 	bl	8011a9c <_isatty_r>
 8011a2e:	b128      	cbz	r0, 8011a3c <__smakebuf_r+0x70>
 8011a30:	89a3      	ldrh	r3, [r4, #12]
 8011a32:	f023 0303 	bic.w	r3, r3, #3
 8011a36:	f043 0301 	orr.w	r3, r3, #1
 8011a3a:	81a3      	strh	r3, [r4, #12]
 8011a3c:	89a3      	ldrh	r3, [r4, #12]
 8011a3e:	431d      	orrs	r5, r3
 8011a40:	81a5      	strh	r5, [r4, #12]
 8011a42:	e7cf      	b.n	80119e4 <__smakebuf_r+0x18>

08011a44 <memmove>:
 8011a44:	4288      	cmp	r0, r1
 8011a46:	b510      	push	{r4, lr}
 8011a48:	eb01 0402 	add.w	r4, r1, r2
 8011a4c:	d902      	bls.n	8011a54 <memmove+0x10>
 8011a4e:	4284      	cmp	r4, r0
 8011a50:	4623      	mov	r3, r4
 8011a52:	d807      	bhi.n	8011a64 <memmove+0x20>
 8011a54:	1e43      	subs	r3, r0, #1
 8011a56:	42a1      	cmp	r1, r4
 8011a58:	d008      	beq.n	8011a6c <memmove+0x28>
 8011a5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011a62:	e7f8      	b.n	8011a56 <memmove+0x12>
 8011a64:	4402      	add	r2, r0
 8011a66:	4601      	mov	r1, r0
 8011a68:	428a      	cmp	r2, r1
 8011a6a:	d100      	bne.n	8011a6e <memmove+0x2a>
 8011a6c:	bd10      	pop	{r4, pc}
 8011a6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011a72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011a76:	e7f7      	b.n	8011a68 <memmove+0x24>

08011a78 <_fstat_r>:
 8011a78:	b538      	push	{r3, r4, r5, lr}
 8011a7a:	4d07      	ldr	r5, [pc, #28]	@ (8011a98 <_fstat_r+0x20>)
 8011a7c:	2300      	movs	r3, #0
 8011a7e:	4604      	mov	r4, r0
 8011a80:	4608      	mov	r0, r1
 8011a82:	4611      	mov	r1, r2
 8011a84:	602b      	str	r3, [r5, #0]
 8011a86:	f7f1 fbe1 	bl	800324c <_fstat>
 8011a8a:	1c43      	adds	r3, r0, #1
 8011a8c:	d102      	bne.n	8011a94 <_fstat_r+0x1c>
 8011a8e:	682b      	ldr	r3, [r5, #0]
 8011a90:	b103      	cbz	r3, 8011a94 <_fstat_r+0x1c>
 8011a92:	6023      	str	r3, [r4, #0]
 8011a94:	bd38      	pop	{r3, r4, r5, pc}
 8011a96:	bf00      	nop
 8011a98:	200056c0 	.word	0x200056c0

08011a9c <_isatty_r>:
 8011a9c:	b538      	push	{r3, r4, r5, lr}
 8011a9e:	4d06      	ldr	r5, [pc, #24]	@ (8011ab8 <_isatty_r+0x1c>)
 8011aa0:	2300      	movs	r3, #0
 8011aa2:	4604      	mov	r4, r0
 8011aa4:	4608      	mov	r0, r1
 8011aa6:	602b      	str	r3, [r5, #0]
 8011aa8:	f7f1 fbe0 	bl	800326c <_isatty>
 8011aac:	1c43      	adds	r3, r0, #1
 8011aae:	d102      	bne.n	8011ab6 <_isatty_r+0x1a>
 8011ab0:	682b      	ldr	r3, [r5, #0]
 8011ab2:	b103      	cbz	r3, 8011ab6 <_isatty_r+0x1a>
 8011ab4:	6023      	str	r3, [r4, #0]
 8011ab6:	bd38      	pop	{r3, r4, r5, pc}
 8011ab8:	200056c0 	.word	0x200056c0

08011abc <abort>:
 8011abc:	b508      	push	{r3, lr}
 8011abe:	2006      	movs	r0, #6
 8011ac0:	f000 f86e 	bl	8011ba0 <raise>
 8011ac4:	2001      	movs	r0, #1
 8011ac6:	f7f1 fb71 	bl	80031ac <_exit>

08011aca <_calloc_r>:
 8011aca:	b570      	push	{r4, r5, r6, lr}
 8011acc:	fba1 5402 	umull	r5, r4, r1, r2
 8011ad0:	b934      	cbnz	r4, 8011ae0 <_calloc_r+0x16>
 8011ad2:	4629      	mov	r1, r5
 8011ad4:	f7fb fc26 	bl	800d324 <_malloc_r>
 8011ad8:	4606      	mov	r6, r0
 8011ada:	b928      	cbnz	r0, 8011ae8 <_calloc_r+0x1e>
 8011adc:	4630      	mov	r0, r6
 8011ade:	bd70      	pop	{r4, r5, r6, pc}
 8011ae0:	220c      	movs	r2, #12
 8011ae2:	6002      	str	r2, [r0, #0]
 8011ae4:	2600      	movs	r6, #0
 8011ae6:	e7f9      	b.n	8011adc <_calloc_r+0x12>
 8011ae8:	462a      	mov	r2, r5
 8011aea:	4621      	mov	r1, r4
 8011aec:	f7fd fb96 	bl	800f21c <memset>
 8011af0:	e7f4      	b.n	8011adc <_calloc_r+0x12>

08011af2 <_realloc_r>:
 8011af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011af6:	4607      	mov	r7, r0
 8011af8:	4614      	mov	r4, r2
 8011afa:	460d      	mov	r5, r1
 8011afc:	b921      	cbnz	r1, 8011b08 <_realloc_r+0x16>
 8011afe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011b02:	4611      	mov	r1, r2
 8011b04:	f7fb bc0e 	b.w	800d324 <_malloc_r>
 8011b08:	b92a      	cbnz	r2, 8011b16 <_realloc_r+0x24>
 8011b0a:	f7fe fb95 	bl	8010238 <_free_r>
 8011b0e:	4625      	mov	r5, r4
 8011b10:	4628      	mov	r0, r5
 8011b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b16:	f000 f85f 	bl	8011bd8 <_malloc_usable_size_r>
 8011b1a:	4284      	cmp	r4, r0
 8011b1c:	4606      	mov	r6, r0
 8011b1e:	d802      	bhi.n	8011b26 <_realloc_r+0x34>
 8011b20:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011b24:	d8f4      	bhi.n	8011b10 <_realloc_r+0x1e>
 8011b26:	4621      	mov	r1, r4
 8011b28:	4638      	mov	r0, r7
 8011b2a:	f7fb fbfb 	bl	800d324 <_malloc_r>
 8011b2e:	4680      	mov	r8, r0
 8011b30:	b908      	cbnz	r0, 8011b36 <_realloc_r+0x44>
 8011b32:	4645      	mov	r5, r8
 8011b34:	e7ec      	b.n	8011b10 <_realloc_r+0x1e>
 8011b36:	42b4      	cmp	r4, r6
 8011b38:	4622      	mov	r2, r4
 8011b3a:	4629      	mov	r1, r5
 8011b3c:	bf28      	it	cs
 8011b3e:	4632      	movcs	r2, r6
 8011b40:	f7fd fce7 	bl	800f512 <memcpy>
 8011b44:	4629      	mov	r1, r5
 8011b46:	4638      	mov	r0, r7
 8011b48:	f7fe fb76 	bl	8010238 <_free_r>
 8011b4c:	e7f1      	b.n	8011b32 <_realloc_r+0x40>

08011b4e <_raise_r>:
 8011b4e:	291f      	cmp	r1, #31
 8011b50:	b538      	push	{r3, r4, r5, lr}
 8011b52:	4605      	mov	r5, r0
 8011b54:	460c      	mov	r4, r1
 8011b56:	d904      	bls.n	8011b62 <_raise_r+0x14>
 8011b58:	2316      	movs	r3, #22
 8011b5a:	6003      	str	r3, [r0, #0]
 8011b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8011b60:	bd38      	pop	{r3, r4, r5, pc}
 8011b62:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011b64:	b112      	cbz	r2, 8011b6c <_raise_r+0x1e>
 8011b66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011b6a:	b94b      	cbnz	r3, 8011b80 <_raise_r+0x32>
 8011b6c:	4628      	mov	r0, r5
 8011b6e:	f000 f831 	bl	8011bd4 <_getpid_r>
 8011b72:	4622      	mov	r2, r4
 8011b74:	4601      	mov	r1, r0
 8011b76:	4628      	mov	r0, r5
 8011b78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011b7c:	f000 b818 	b.w	8011bb0 <_kill_r>
 8011b80:	2b01      	cmp	r3, #1
 8011b82:	d00a      	beq.n	8011b9a <_raise_r+0x4c>
 8011b84:	1c59      	adds	r1, r3, #1
 8011b86:	d103      	bne.n	8011b90 <_raise_r+0x42>
 8011b88:	2316      	movs	r3, #22
 8011b8a:	6003      	str	r3, [r0, #0]
 8011b8c:	2001      	movs	r0, #1
 8011b8e:	e7e7      	b.n	8011b60 <_raise_r+0x12>
 8011b90:	2100      	movs	r1, #0
 8011b92:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011b96:	4620      	mov	r0, r4
 8011b98:	4798      	blx	r3
 8011b9a:	2000      	movs	r0, #0
 8011b9c:	e7e0      	b.n	8011b60 <_raise_r+0x12>
	...

08011ba0 <raise>:
 8011ba0:	4b02      	ldr	r3, [pc, #8]	@ (8011bac <raise+0xc>)
 8011ba2:	4601      	mov	r1, r0
 8011ba4:	6818      	ldr	r0, [r3, #0]
 8011ba6:	f7ff bfd2 	b.w	8011b4e <_raise_r>
 8011baa:	bf00      	nop
 8011bac:	2000018c 	.word	0x2000018c

08011bb0 <_kill_r>:
 8011bb0:	b538      	push	{r3, r4, r5, lr}
 8011bb2:	4d07      	ldr	r5, [pc, #28]	@ (8011bd0 <_kill_r+0x20>)
 8011bb4:	2300      	movs	r3, #0
 8011bb6:	4604      	mov	r4, r0
 8011bb8:	4608      	mov	r0, r1
 8011bba:	4611      	mov	r1, r2
 8011bbc:	602b      	str	r3, [r5, #0]
 8011bbe:	f7f1 fae5 	bl	800318c <_kill>
 8011bc2:	1c43      	adds	r3, r0, #1
 8011bc4:	d102      	bne.n	8011bcc <_kill_r+0x1c>
 8011bc6:	682b      	ldr	r3, [r5, #0]
 8011bc8:	b103      	cbz	r3, 8011bcc <_kill_r+0x1c>
 8011bca:	6023      	str	r3, [r4, #0]
 8011bcc:	bd38      	pop	{r3, r4, r5, pc}
 8011bce:	bf00      	nop
 8011bd0:	200056c0 	.word	0x200056c0

08011bd4 <_getpid_r>:
 8011bd4:	f7f1 bad2 	b.w	800317c <_getpid>

08011bd8 <_malloc_usable_size_r>:
 8011bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011bdc:	1f18      	subs	r0, r3, #4
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	bfbc      	itt	lt
 8011be2:	580b      	ldrlt	r3, [r1, r0]
 8011be4:	18c0      	addlt	r0, r0, r3
 8011be6:	4770      	bx	lr

08011be8 <_init>:
 8011be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bea:	bf00      	nop
 8011bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bee:	bc08      	pop	{r3}
 8011bf0:	469e      	mov	lr, r3
 8011bf2:	4770      	bx	lr

08011bf4 <_fini>:
 8011bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bf6:	bf00      	nop
 8011bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bfa:	bc08      	pop	{r3}
 8011bfc:	469e      	mov	lr, r3
 8011bfe:	4770      	bx	lr
