void\r\nia_css_mmu_invalidate_cache(void)\r\n{\r\nconst struct ia_css_fw_info *fw = &sh_css_sp_fw;\r\nunsigned int HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb;\r\nia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_mmu_invalidate_cache() enter\n");\r\nif (sh_css_sp_is_running()) {\r\nHIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb = fw->info.sp.invalidate_tlb;\r\n(void)HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb;\r\nsp_dmem_store_uint32(SP0_ID,\r\n(unsigned int)sp_address_of(ia_css_dmaproxy_sp_invalidate_tlb),\r\ntrue);\r\n}\r\nia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_mmu_invalidate_cache() leave\n");\r\n}\r\nvoid\r\nsh_css_mmu_set_page_table_base_index(hrt_data base_index)\r\n{\r\nint i;\r\nIA_CSS_ENTER_PRIVATE("base_index=0x%08x\n", base_index);\r\nfor (i = 0; i < N_MMU_ID; i++) {\r\nmmu_ID_t mmu_id = i;\r\nmmu_set_page_table_base_index(mmu_id, base_index);\r\nmmu_invalidate_cache(mmu_id);\r\n}\r\nIA_CSS_LEAVE_PRIVATE("");\r\n}
