#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May  1 02:11:19 2021
# Process ID: 7429
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/vivado.log
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat May  1 02:11:34 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat May  1 02:11:34 2021] Launched synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Sat May  1 02:11:34 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19454
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 103476 ; free virtual = 123527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-7444-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-7444-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 103453 ; free virtual = 123505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 104158 ; free virtual = 124210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 104158 ; free virtual = 124210
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 104151 ; free virtual = 124203
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.309 ; gain = 0.000 ; free physical = 103982 ; free virtual = 124034
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2457.309 ; gain = 0.000 ; free physical = 103981 ; free virtual = 124033
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 102958 ; free virtual = 123010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 102958 ; free virtual = 123010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 102957 ; free virtual = 123010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 102951 ; free virtual = 123004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 103690 ; free virtual = 123746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 104430 ; free virtual = 124496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 104430 ; free virtual = 124496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2465.324 ; gain = 71.941 ; free physical = 104434 ; free virtual = 124500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 103471 ; free virtual = 123546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 103471 ; free virtual = 123546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 103469 ; free virtual = 123544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 103467 ; free virtual = 123542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 103466 ; free virtual = 123541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 103465 ; free virtual = 123540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 103465 ; free virtual = 123539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2471.262 ; gain = 13.953 ; free physical = 103503 ; free virtual = 123577
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2471.270 ; gain = 77.879 ; free physical = 103502 ; free virtual = 123577
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.270 ; gain = 0.000 ; free physical = 103494 ; free virtual = 123569
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.168 ; gain = 0.000 ; free physical = 103548 ; free virtual = 123623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2480.168 ; gain = 86.891 ; free physical = 103678 ; free virtual = 123753
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  1 02:12:45 2021...
[Sat May  1 02:12:55 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 104931 ; free virtual = 125019
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 104654 ; free virtual = 124743
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 104460 ; free virtual = 124552
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_utilization -file ./report/fn1_utilization_synth.rpt
Contents of report file './report/fn1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 02:12:59 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                |  229 |     0 |     53200 |  0.43 |
|   LUT as Logic             |  226 |     0 |     53200 |  0.42 |
|   LUT as Memory            |    3 |     0 |     17400 |  0.02 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    3 |     0 |           |       |
| Slice Registers            |  354 |     0 |    106400 |  0.33 |
|   Register as Flip Flop    |  354 |     0 |    106400 |  0.33 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 353   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  353 |        Flop & Latch |
| LUT4     |   90 |                 LUT |
| LUT2     |   87 |                 LUT |
| LUT3     |   83 |                 LUT |
| CARRY4   |   20 |          CarryLogic |
| LUT6     |    9 |                 LUT |
| LUT1     |    9 |                 LUT |
| LUT5     |    6 |                 LUT |
| SRLC32E  |    2 |  Distributed Memory |
| SRL16E   |    1 |  Distributed Memory |
| FDSE     |    1 |        Flop & Latch |
| DSP48E1  |    1 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.566 ; gain = 280.078 ; free physical = 105246 ; free virtual = 125341
Contents of report file './report/fn1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 02:13:04 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.855        0.000                      0                  391        0.193        0.000                      0                  391        4.020        0.000                       0                   358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.855        0.000                      0                  391        0.193        0.000                      0                  391        4.020        0.000                       0                   358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/dividend0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 3.694ns (71.896%)  route 1.444ns (28.104%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/dividend0_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/dividend0_reg[15]/Q
                         net (fo=51, unplaced)        0.824     2.315    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/dividend0_reg_n_0_[15]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.634 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_3/O
                         net (fo=1, unplaced)         0.000     2.634    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.210 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.219    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.336 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.336    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.453    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.570 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.570    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.687 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.687    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.804 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.804    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.921 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.921    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.038 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     4.038    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.155 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     4.155    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.272 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     4.272    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.389 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     4.389    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, unplaced)         0.000     4.506    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.623 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, unplaced)         0.000     4.623    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.740 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, unplaced)         0.000     4.740    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.857 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, unplaced)         0.000     4.857    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.194 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/O[1]
                         net (fo=1, unplaced)         0.611     5.805    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14_n_6
                         LUT4 (Prop_lut4_I3_O)        0.306     6.111 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[61]_i_1/O
                         net (fo=1, unplaced)         0.000     6.111    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[61]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[61]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  4.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_30_n_1
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_60
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/dividend0_reg/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Sat May  1 02:13:04 2021] Launched impl_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Sat May  1 02:13:04 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2395.234 ; gain = 0.000 ; free physical = 105113 ; free virtual = 125220
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.355 ; gain = 0.000 ; free physical = 105100 ; free virtual = 125200
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.328 ; gain = 0.000 ; free physical = 107199 ; free virtual = 127300
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2634.328 ; gain = 243.062 ; free physical = 107197 ; free virtual = 127298
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2768.734 ; gain = 120.531 ; free physical = 106733 ; free virtual = 126850

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 11a7ced87

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.734 ; gain = 0.000 ; free physical = 106729 ; free virtual = 126846

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11a7ced87

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2853.688 ; gain = 3.969 ; free physical = 105455 ; free virtual = 125580
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11a7ced87

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2853.688 ; gain = 3.969 ; free physical = 105453 ; free virtual = 125578
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13d03d637

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2853.688 ; gain = 3.969 ; free physical = 105450 ; free virtual = 125575
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13d03d637

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2853.688 ; gain = 3.969 ; free physical = 105448 ; free virtual = 125573
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13d03d637

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2853.688 ; gain = 3.969 ; free physical = 105448 ; free virtual = 125573
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13d03d637

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2853.688 ; gain = 3.969 ; free physical = 105447 ; free virtual = 125572
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.688 ; gain = 0.000 ; free physical = 105445 ; free virtual = 125570
Ending Logic Optimization Task | Checksum: 6efa6343

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2853.688 ; gain = 3.969 ; free physical = 105445 ; free virtual = 125570

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6efa6343

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2853.688 ; gain = 0.000 ; free physical = 105439 ; free virtual = 125564

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6efa6343

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.688 ; gain = 0.000 ; free physical = 105439 ; free virtual = 125564

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.688 ; gain = 0.000 ; free physical = 105439 ; free virtual = 125564
Ending Netlist Obfuscation Task | Checksum: 6efa6343

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.688 ; gain = 0.000 ; free physical = 105439 ; free virtual = 125564
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.766 ; gain = 0.000 ; free physical = 104634 ; free virtual = 124769
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6ca74e63

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3014.766 ; gain = 0.000 ; free physical = 104634 ; free virtual = 124769
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.766 ; gain = 0.000 ; free physical = 104634 ; free virtual = 124769

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: abce1b17

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3033.742 ; gain = 18.977 ; free physical = 104603 ; free virtual = 124738

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 130256631

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3065.758 ; gain = 50.992 ; free physical = 104584 ; free virtual = 124719

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 130256631

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3065.758 ; gain = 50.992 ; free physical = 104583 ; free virtual = 124718
Phase 1 Placer Initialization | Checksum: 130256631

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3065.758 ; gain = 50.992 ; free physical = 104583 ; free virtual = 124718

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d21d2b5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3081.766 ; gain = 67.000 ; free physical = 105225 ; free virtual = 125360

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d20f54c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3081.766 ; gain = 67.000 ; free physical = 105135 ; free virtual = 125270

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 104787 ; free virtual = 124922

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 233b31191

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104785 ; free virtual = 124921
Phase 2.3 Global Placement Core | Checksum: 255f9fec5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104785 ; free virtual = 124921
Phase 2 Global Placement | Checksum: 255f9fec5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104785 ; free virtual = 124921

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 246c6dbbd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104785 ; free virtual = 124921

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1906f08e4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104685 ; free virtual = 124821

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21647a9f1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104659 ; free virtual = 124794

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b73c3cfd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104651 ; free virtual = 124786

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2801e3254

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104351 ; free virtual = 124486

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a77cca50

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104337 ; free virtual = 124473

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 170c463a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104332 ; free virtual = 124468
Phase 3 Detail Placement | Checksum: 170c463a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104329 ; free virtual = 124465

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e8b69bb1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.575 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e9644ff3

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 104115 ; free virtual = 124251
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13b0b1ee

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 104095 ; free virtual = 124231
Phase 4.1.1.1 BUFG Insertion | Checksum: e8b69bb1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104086 ; free virtual = 124222
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.575. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104077 ; free virtual = 124212
Phase 4.1 Post Commit Optimization | Checksum: 11076112c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104066 ; free virtual = 124202

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11076112c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 104034 ; free virtual = 124169

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11076112c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 103935 ; free virtual = 124071
Phase 4.3 Placer Reporting | Checksum: 11076112c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 103906 ; free virtual = 124041

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 103893 ; free virtual = 124029

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 103891 ; free virtual = 124026
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d2324c23

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 103872 ; free virtual = 124007
Ending Placer Task | Checksum: d319d805

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 103849 ; free virtual = 123984
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.770 ; gain = 75.004 ; free physical = 103830 ; free virtual = 123965
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 103450 ; free virtual = 123587
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 103095 ; free virtual = 123231
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 102900 ; free virtual = 123036
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 102835 ; free virtual = 122973
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1a5609e ConstDB: 0 ShapeSum: d1747767 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: c454420b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 103057 ; free virtual = 123222
Post Restoration Checksum: NetGraph: 5eb76a60 NumContArr: 659cd7ab Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c454420b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.770 ; gain = 0.000 ; free physical = 103036 ; free virtual = 123200

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c454420b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3094.402 ; gain = 4.633 ; free physical = 103038 ; free virtual = 123202

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c454420b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3094.402 ; gain = 4.633 ; free physical = 103038 ; free virtual = 123202
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f820171e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.285 ; gain = 27.516 ; free physical = 102939 ; free virtual = 123103
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.746  | TNS=0.000  | WHS=0.136  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1d00b0119

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.285 ; gain = 27.516 ; free physical = 102856 ; free virtual = 123021

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 491
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 491
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d00b0119

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102816 ; free virtual = 122980
Phase 3 Initial Routing | Checksum: 20211f670

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102766 ; free virtual = 122931

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.612  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2134f378c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102756 ; free virtual = 122920
Phase 4 Rip-up And Reroute | Checksum: 2134f378c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102756 ; free virtual = 122920

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2134f378c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102756 ; free virtual = 122920

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2134f378c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102756 ; free virtual = 122920
Phase 5 Delay and Skew Optimization | Checksum: 2134f378c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102756 ; free virtual = 122920

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 138968ef7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102755 ; free virtual = 122919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.612  | TNS=0.000  | WHS=0.128  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 138968ef7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102755 ; free virtual = 122919
Phase 6 Post Hold Fix | Checksum: 138968ef7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102755 ; free virtual = 122919

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0234027 %
  Global Horizontal Routing Utilization  = 0.0318627 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b9495129

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102754 ; free virtual = 122918

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b9495129

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.285 ; gain = 28.516 ; free physical = 102752 ; free virtual = 122917

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24c244f2a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.301 ; gain = 60.531 ; free physical = 102747 ; free virtual = 122911

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.612  | TNS=0.000  | WHS=0.128  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24c244f2a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.301 ; gain = 60.531 ; free physical = 102746 ; free virtual = 122911
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.301 ; gain = 60.531 ; free physical = 102783 ; free virtual = 122948

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3150.301 ; gain = 60.531 ; free physical = 102783 ; free virtual = 122948
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3150.301 ; gain = 0.000 ; free physical = 102779 ; free virtual = 122946
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat May  1 02:13:51 2021...
[Sat May  1 02:14:02 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:58 . Memory (MB): peak = 2858.586 ; gain = 0.000 ; free physical = 105705 ; free virtual = 125871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.586 ; gain = 0.000 ; free physical = 105692 ; free virtual = 125857
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2996.793 ; gain = 0.000 ; free physical = 105443 ; free virtual = 125610
Restored from archive | CPU: 0.040000 secs | Memory: 0.587517 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2996.793 ; gain = 0.000 ; free physical = 105443 ; free virtual = 125610
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.793 ; gain = 0.000 ; free physical = 105439 ; free virtual = 125607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/fn1_status_routed.rpt
Contents of report file './report/fn1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         786 :
       # of nets not needing routing.......... :         293 :
           # of internally routed nets........ :         266 :
           # of implicitly routed ports....... :          27 :
       # of routable nets..................... :         493 :
           # of fully routed nets............. :         493 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/fn1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 02:14:03 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 3.133ns (49.081%)  route 3.250ns (50.919%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.677     7.057    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.356 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.356    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 3.133ns (49.239%)  route 3.230ns (50.761%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.657     7.037    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y68         LUT4 (Prop_lut4_I2_O)        0.299     7.336 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000     7.336    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[26]_i_1_n_0
    SLICE_X32Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 3.133ns (49.476%)  route 3.199ns (50.524%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.626     7.006    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.305 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     7.305    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 3.133ns (50.270%)  route 3.099ns (49.730%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.526     6.906    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.205 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[16]_i_1/O
                         net (fo=1, routed)           0.000     7.205    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[16]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 3.133ns (50.266%)  route 3.100ns (49.734%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.527     6.907    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.299     7.206 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     7.206    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X32Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 3.133ns (50.283%)  route 3.098ns (49.717%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.524     6.905    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299     7.204 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     7.204    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 3.133ns (50.295%)  route 3.096ns (49.705%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.523     6.903    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.202 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[17]_i_1/O
                         net (fo=1, routed)           0.000     7.202    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[17]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 3.133ns (50.420%)  route 3.081ns (49.580%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.507     6.888    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299     7.187 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     7.187    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 3.133ns (50.460%)  route 3.076ns (49.540%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.503     6.883    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.299     7.182 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.182    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 3.133ns (50.493%)  route 3.072ns (49.507%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.499     6.879    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.299     7.178 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.178    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  3.790    





Running report: report_utilization -file ./report/fn1_utilization_routed.rpt
Contents of report file './report/fn1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 02:14:03 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 |  228 |     0 |     53200 |  0.43 |
|   LUT as Logic             |  225 |     0 |     53200 |  0.42 |
|   LUT as Memory            |    3 |     0 |     17400 |  0.02 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    3 |     0 |           |       |
| Slice Registers            |  354 |     0 |    106400 |  0.33 |
|   Register as Flip Flop    |  354 |     0 |    106400 |  0.33 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 353   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   90 |     0 |     13300 |  0.68 |
|   SLICEL                                   |   51 |     0 |           |       |
|   SLICEM                                   |   39 |     0 |           |       |
| LUT as Logic                               |  225 |     0 |     53200 |  0.42 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  166 |       |           |       |
|   using O5 and O6                          |   59 |       |           |       |
| LUT as Memory                              |    3 |     0 |     17400 |  0.02 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    3 |     0 |           |       |
|     using O5 output only                   |    1 |       |           |       |
|     using O6 output only                   |    2 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            |  354 |     0 |    106400 |  0.33 |
|   Register driven from within the Slice    |  172 |       |           |       |
|   Register driven from outside the Slice   |  182 |       |           |       |
|     LUT in front of the register is unused |  133 |       |           |       |
|     LUT in front of the register is used   |   49 |       |           |       |
| Unique Control Sets                        |    5 |       |     13300 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  353 |        Flop & Latch |
| LUT4     |   90 |                 LUT |
| LUT2     |   87 |                 LUT |
| LUT3     |   83 |                 LUT |
| CARRY4   |   20 |          CarryLogic |
| LUT6     |    9 |                 LUT |
| LUT1     |    9 |                 LUT |
| LUT5     |    6 |                 LUT |
| SRLC32E  |    2 |  Distributed Memory |
| SRL16E   |    1 |  Distributed Memory |
| FDSE     |    1 |        Flop & Latch |
| DSP48E1  |    1 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/fn1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 02:14:03 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.612        0.000                      0                  391        0.133        0.000                      0                  391        4.020        0.000                       0                   358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.612        0.000                      0                  391        0.133        0.000                      0                  391        4.020        0.000                       0                   358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 3.133ns (49.081%)  route 3.250ns (50.919%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.677     7.057    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.356 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.356    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  3.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/Q
                         net (fo=2, routed)           0.098     0.649    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[18]
    SLICE_X26Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y66         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y24   bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/dividend0_reg/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y63  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y63  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_17ns_8_68_seq_1_U3_fn1_urem_64s_17ns_8_68_seq_1_div_U_fn1_urem_64s_17ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK




HLS: impl run complete: worst setup slack (WNS)=3.611668, worst hold slack (WHS)=0.132622, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 90 228 354 1 0 0 3 0 0 0
HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/report/verilog/fn1_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat May 01 02:14:04 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:           90
LUT:            228
FF:             354
DSP:              1
BRAM:             0
SRL:              3
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.145
CP achieved post-implementation:    6.388
Timing met

HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_105/project_tmp/solution_tmp/impl/report/verilog/fn1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat May  1 02:14:04 2021...
