-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_forwardPropagation_8_4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    weights_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_0_ce0 : OUT STD_LOGIC;
    weights_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_1_ce0 : OUT STD_LOGIC;
    weights_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_2_ce0 : OUT STD_LOGIC;
    weights_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_3_ce0 : OUT STD_LOGIC;
    weights_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_4_ce0 : OUT STD_LOGIC;
    weights_4_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_5_ce0 : OUT STD_LOGIC;
    weights_5_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_6_ce0 : OUT STD_LOGIC;
    weights_6_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_7_ce0 : OUT STD_LOGIC;
    weights_7_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (24 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of top_forwardPropagation_8_4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_1_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_2_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_3_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_4_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_5_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_6_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_7_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_input_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_input_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_16_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_16_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_14_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_14_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_12_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_12_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_1_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_1_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_2_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_2_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_3_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_3_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_1_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_1_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_2_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_2_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_3_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_3_load_out_ap_vld : STD_LOGIC;
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln157_fu_212_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln157_1_fu_216_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln157_2_fu_220_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln170_fu_224_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_0_ce0 : OUT STD_LOGIC;
        weights_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_1_ce0 : OUT STD_LOGIC;
        weights_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_2_ce0 : OUT STD_LOGIC;
        weights_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_3_ce0 : OUT STD_LOGIC;
        weights_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_4_ce0 : OUT STD_LOGIC;
        weights_4_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_5_ce0 : OUT STD_LOGIC;
        weights_5_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_6_ce0 : OUT STD_LOGIC;
        weights_6_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_7_ce0 : OUT STD_LOGIC;
        weights_7_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        input_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_16_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        C_16_load_out_ap_vld : OUT STD_LOGIC;
        C_14_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        C_14_load_out_ap_vld : OUT STD_LOGIC;
        C_12_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        C_12_load_out_ap_vld : OUT STD_LOGIC;
        C_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        C_load_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        C_12_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        C_14_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        C_16_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (24 downto 0);
        net_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        net_load_out_ap_vld : OUT STD_LOGIC;
        net_1_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        net_1_load_out_ap_vld : OUT STD_LOGIC;
        net_2_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        net_2_load_out_ap_vld : OUT STD_LOGIC;
        net_3_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        net_3_load_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        net_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        net_1_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        net_2_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        net_3_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        output_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        output_load_out_ap_vld : OUT STD_LOGIC;
        output_1_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        output_1_load_out_ap_vld : OUT STD_LOGIC;
        output_2_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        output_2_load_out_ap_vld : OUT STD_LOGIC;
        output_3_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        output_3_load_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110 : component top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start,
        ap_done => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_done,
        ap_idle => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_idle,
        ap_ready => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_ready,
        weights_0_address0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_0_address0,
        weights_0_ce0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_0_ce0,
        weights_0_q0 => weights_0_q0,
        weights_1_address0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_1_address0,
        weights_1_ce0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_1_ce0,
        weights_1_q0 => weights_1_q0,
        weights_2_address0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_2_address0,
        weights_2_ce0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_2_ce0,
        weights_2_q0 => weights_2_q0,
        weights_3_address0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_3_address0,
        weights_3_ce0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_3_ce0,
        weights_3_q0 => weights_3_q0,
        weights_4_address0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_4_address0,
        weights_4_ce0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_4_ce0,
        weights_4_q0 => weights_4_q0,
        weights_5_address0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_5_address0,
        weights_5_ce0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_5_ce0,
        weights_5_q0 => weights_5_q0,
        weights_6_address0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_6_address0,
        weights_6_ce0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_6_ce0,
        weights_6_q0 => weights_6_q0,
        weights_7_address0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_7_address0,
        weights_7_ce0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_7_ce0,
        weights_7_q0 => weights_7_q0,
        input_0_address0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_input_0_address0,
        input_0_ce0 => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_input_0_ce0,
        input_0_q0 => input_0_q0,
        C_16_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_16_load_out,
        C_16_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_16_load_out_ap_vld,
        C_14_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_14_load_out,
        C_14_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_14_load_out_ap_vld,
        C_12_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_12_load_out,
        C_12_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_12_load_out_ap_vld,
        C_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_load_out,
        C_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_load_out_ap_vld);

    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136 : component top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start,
        ap_done => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_done,
        ap_idle => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_idle,
        ap_ready => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_ready,
        C_load_reload => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_load_out,
        C_12_load_reload => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_12_load_out,
        C_14_load_reload => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_14_load_out,
        C_16_load_reload => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_C_16_load_out,
        p_read4 => p_read4,
        p_read11 => p_read11,
        p_read12 => p_read12,
        p_read13 => p_read13,
        net_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_load_out,
        net_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_load_out_ap_vld,
        net_1_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_1_load_out,
        net_1_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_1_load_out_ap_vld,
        net_2_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_2_load_out,
        net_2_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_2_load_out_ap_vld,
        net_3_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_3_load_out,
        net_3_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_3_load_out_ap_vld);

    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156 : component top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start,
        ap_done => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_done,
        ap_idle => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_idle,
        ap_ready => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_ready,
        net_load_reload => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_load_out,
        net_1_load_reload => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_1_load_out,
        net_2_load_reload => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_2_load_out,
        net_3_load_reload => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_net_3_load_out,
        output_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_load_out,
        output_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_load_out_ap_vld,
        output_1_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_1_load_out,
        output_1_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_1_load_out_ap_vld,
        output_2_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_2_load_out,
        output_2_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_2_load_out_ap_vld,
        output_3_load_out => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_3_load_out,
        output_3_load_out_ap_vld => grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_3_load_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_done, grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_done, grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_done)
    begin
        if ((grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_done)
    begin
        if ((grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_done)
    begin
        if ((grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= zext_ln157_fu_212_p1;
    ap_return_1 <= zext_ln157_1_fu_216_p1;
    ap_return_2 <= zext_ln157_2_fu_220_p1;
    ap_return_3 <= zext_ln170_fu_224_p1;
    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start_reg;
    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start_reg;
    grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start_reg;
    input_0_address0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_input_0_address0;
    input_0_ce0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_input_0_ce0;
    weights_0_address0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_0_address0;
    weights_0_ce0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_0_ce0;
    weights_1_address0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_1_address0;
    weights_1_ce0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_1_ce0;
    weights_2_address0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_2_address0;
    weights_2_ce0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_2_ce0;
    weights_3_address0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_3_address0;
    weights_3_ce0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_3_ce0;
    weights_4_address0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_4_address0;
    weights_4_ce0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_4_ce0;
    weights_5_address0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_5_address0;
    weights_5_ce0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_5_ce0;
    weights_6_address0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_6_address0;
    weights_6_ce0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_6_ce0;
    weights_7_address0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_7_address0;
    weights_7_ce0 <= grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_weights_7_ce0;
    zext_ln157_1_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_1_load_out),25));
    zext_ln157_2_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_2_load_out),25));
    zext_ln157_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_load_out),25));
    zext_ln170_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_output_3_load_out),25));
end behav;
