
RCFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fefc  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000016ec  080100e8  080100e8  000200e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080117d4  080117d4  000301f0  2**0
                  CONTENTS
  4 .ARM          00000000  080117d4  080117d4  000301f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080117d4  080117d4  000301f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080117d4  080117d4  000217d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080117d8  080117d8  000217d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  080117dc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f8  200001f0  080119cc  000301f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000be8  080119cc  00030be8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b8f6  00000000  00000000  00030219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004092  00000000  00000000  0004bb0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001500  00000000  00000000  0004fba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001338  00000000  00000000  000510a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f18e  00000000  00000000  000523e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ca2e  00000000  00000000  0007156e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a6aa6  00000000  00000000  0008df9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00134a42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006be0  00000000  00000000  00134a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001f0 	.word	0x200001f0
 8000204:	00000000 	.word	0x00000000
 8000208:	080100cc 	.word	0x080100cc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001f4 	.word	0x200001f4
 8000224:	080100cc 	.word	0x080100cc

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	; 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eae:	2afd      	cmp	r2, #253	; 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	; 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	; 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	; 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__aeabi_f2iz>:
 80010fc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001104:	d30f      	bcc.n	8001126 <__aeabi_f2iz+0x2a>
 8001106:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d90d      	bls.n	800112c <__aeabi_f2iz+0x30>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001118:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800111c:	fa23 f002 	lsr.w	r0, r3, r2
 8001120:	bf18      	it	ne
 8001122:	4240      	negne	r0, r0
 8001124:	4770      	bx	lr
 8001126:	f04f 0000 	mov.w	r0, #0
 800112a:	4770      	bx	lr
 800112c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001130:	d101      	bne.n	8001136 <__aeabi_f2iz+0x3a>
 8001132:	0242      	lsls	r2, r0, #9
 8001134:	d105      	bne.n	8001142 <__aeabi_f2iz+0x46>
 8001136:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800113a:	bf08      	it	eq
 800113c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001140:	4770      	bx	lr
 8001142:	f04f 0000 	mov.w	r0, #0
 8001146:	4770      	bx	lr

08001148 <__aeabi_f2uiz>:
 8001148:	0042      	lsls	r2, r0, #1
 800114a:	d20e      	bcs.n	800116a <__aeabi_f2uiz+0x22>
 800114c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001150:	d30b      	bcc.n	800116a <__aeabi_f2uiz+0x22>
 8001152:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001156:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800115a:	d409      	bmi.n	8001170 <__aeabi_f2uiz+0x28>
 800115c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001164:	fa23 f002 	lsr.w	r0, r3, r2
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr
 8001170:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001174:	d101      	bne.n	800117a <__aeabi_f2uiz+0x32>
 8001176:	0242      	lsls	r2, r0, #9
 8001178:	d102      	bne.n	8001180 <__aeabi_f2uiz+0x38>
 800117a:	f04f 30ff 	mov.w	r0, #4294967295
 800117e:	4770      	bx	lr
 8001180:	f04f 0000 	mov.w	r0, #0
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <__aeabi_d2lz>:
 8001188:	b538      	push	{r3, r4, r5, lr}
 800118a:	460c      	mov	r4, r1
 800118c:	4605      	mov	r5, r0
 800118e:	4621      	mov	r1, r4
 8001190:	4628      	mov	r0, r5
 8001192:	2200      	movs	r2, #0
 8001194:	2300      	movs	r3, #0
 8001196:	f7ff fc7d 	bl	8000a94 <__aeabi_dcmplt>
 800119a:	b928      	cbnz	r0, 80011a8 <__aeabi_d2lz+0x20>
 800119c:	4628      	mov	r0, r5
 800119e:	4621      	mov	r1, r4
 80011a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011a4:	f000 b80a 	b.w	80011bc <__aeabi_d2ulz>
 80011a8:	4628      	mov	r0, r5
 80011aa:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011ae:	f000 f805 	bl	80011bc <__aeabi_d2ulz>
 80011b2:	4240      	negs	r0, r0
 80011b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011b8:	bd38      	pop	{r3, r4, r5, pc}
 80011ba:	bf00      	nop

080011bc <__aeabi_d2ulz>:
 80011bc:	b5d0      	push	{r4, r6, r7, lr}
 80011be:	2200      	movs	r2, #0
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <__aeabi_d2ulz+0x34>)
 80011c2:	4606      	mov	r6, r0
 80011c4:	460f      	mov	r7, r1
 80011c6:	f7ff f9f3 	bl	80005b0 <__aeabi_dmul>
 80011ca:	f7ff fcc9 	bl	8000b60 <__aeabi_d2uiz>
 80011ce:	4604      	mov	r4, r0
 80011d0:	f7ff f974 	bl	80004bc <__aeabi_ui2d>
 80011d4:	2200      	movs	r2, #0
 80011d6:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <__aeabi_d2ulz+0x38>)
 80011d8:	f7ff f9ea 	bl	80005b0 <__aeabi_dmul>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4630      	mov	r0, r6
 80011e2:	4639      	mov	r1, r7
 80011e4:	f7ff f82c 	bl	8000240 <__aeabi_dsub>
 80011e8:	f7ff fcba 	bl	8000b60 <__aeabi_d2uiz>
 80011ec:	4621      	mov	r1, r4
 80011ee:	bdd0      	pop	{r4, r6, r7, pc}
 80011f0:	3df00000 	.word	0x3df00000
 80011f4:	41f00000 	.word	0x41f00000

080011f8 <MAIN_displayRcfwBanner>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void MAIN_displayRcfwBanner(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* Used ASCII art generator from https://patorjk.com with font called "Colossal" */
  LOG_info("");
 80011fc:	4914      	ldr	r1, [pc, #80]	; (8001250 <MAIN_displayRcfwBanner+0x58>)
 80011fe:	2001      	movs	r0, #1
 8001200:	f009 fe30 	bl	800ae64 <LOG_log>
  LOG_info("    8888888b.        .d8888b.       8888888888      888       888"  );
 8001204:	4913      	ldr	r1, [pc, #76]	; (8001254 <MAIN_displayRcfwBanner+0x5c>)
 8001206:	2001      	movs	r0, #1
 8001208:	f009 fe2c 	bl	800ae64 <LOG_log>
  LOG_info("    888   Y88b      d88P  Y88b      888             888   o   888"  );
 800120c:	4912      	ldr	r1, [pc, #72]	; (8001258 <MAIN_displayRcfwBanner+0x60>)
 800120e:	2001      	movs	r0, #1
 8001210:	f009 fe28 	bl	800ae64 <LOG_log>
  LOG_info("    888    888      888    888      888             888  d8b  888"  );
 8001214:	4911      	ldr	r1, [pc, #68]	; (800125c <MAIN_displayRcfwBanner+0x64>)
 8001216:	2001      	movs	r0, #1
 8001218:	f009 fe24 	bl	800ae64 <LOG_log>
  LOG_info("    888   d88P      888             8888888         888 d888b 888"  );
 800121c:	4910      	ldr	r1, [pc, #64]	; (8001260 <MAIN_displayRcfwBanner+0x68>)
 800121e:	2001      	movs	r0, #1
 8001220:	f009 fe20 	bl	800ae64 <LOG_log>
  LOG_info("    8888888P\"       888             888             888d88888b888" );
 8001224:	490f      	ldr	r1, [pc, #60]	; (8001264 <MAIN_displayRcfwBanner+0x6c>)
 8001226:	2001      	movs	r0, #1
 8001228:	f009 fe1c 	bl	800ae64 <LOG_log>
  LOG_info("    888 T88b        888    888      888             88888P Y88888"  );
 800122c:	490e      	ldr	r1, [pc, #56]	; (8001268 <MAIN_displayRcfwBanner+0x70>)
 800122e:	2001      	movs	r0, #1
 8001230:	f009 fe18 	bl	800ae64 <LOG_log>
  LOG_info("    888  T88b       Y88b  d88P      888             8888P   Y8888"  );
 8001234:	490d      	ldr	r1, [pc, #52]	; (800126c <MAIN_displayRcfwBanner+0x74>)
 8001236:	2001      	movs	r0, #1
 8001238:	f009 fe14 	bl	800ae64 <LOG_log>
  LOG_info("    888   T88b       \"Y8888P\"       888             888P     Y888");
 800123c:	490c      	ldr	r1, [pc, #48]	; (8001270 <MAIN_displayRcfwBanner+0x78>)
 800123e:	2001      	movs	r0, #1
 8001240:	f009 fe10 	bl	800ae64 <LOG_log>
  LOG_info("");
 8001244:	4902      	ldr	r1, [pc, #8]	; (8001250 <MAIN_displayRcfwBanner+0x58>)
 8001246:	2001      	movs	r0, #1
 8001248:	f009 fe0c 	bl	800ae64 <LOG_log>

  return;
 800124c:	bf00      	nop
}
 800124e:	bd80      	pop	{r7, pc}
 8001250:	080100e8 	.word	0x080100e8
 8001254:	080100ec 	.word	0x080100ec
 8001258:	08010130 	.word	0x08010130
 800125c:	08010174 	.word	0x08010174
 8001260:	080101b8 	.word	0x080101b8
 8001264:	080101fc 	.word	0x080101fc
 8001268:	08010240 	.word	0x08010240
 800126c:	08010284 	.word	0x08010284
 8001270:	080102c8 	.word	0x080102c8

08001274 <MAIN_togglePrintOutput>:

static void MAIN_togglePrintOutput(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  if (g_MAIN_printOutput == MAIN_PRINT_OUTPUT_TO_CONSOLE)
 8001278:	4b0a      	ldr	r3, [pc, #40]	; (80012a4 <MAIN_togglePrintOutput+0x30>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d107      	bne.n	8001290 <MAIN_togglePrintOutput+0x1c>
  {
    LOG_info("Directing print to MASTER");
 8001280:	4909      	ldr	r1, [pc, #36]	; (80012a8 <MAIN_togglePrintOutput+0x34>)
 8001282:	2001      	movs	r0, #1
 8001284:	f009 fdee 	bl	800ae64 <LOG_log>

    g_MAIN_printOutput = MAIN_PRINT_OUTPUT_TO_MASTER;
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <MAIN_togglePrintOutput+0x30>)
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]
    LOG_info("Directing print to CONSOLE");

    g_MAIN_printOutput = MAIN_PRINT_OUTPUT_TO_CONSOLE;
  }

  return;
 800128e:	e007      	b.n	80012a0 <MAIN_togglePrintOutput+0x2c>
    LOG_info("Directing print to CONSOLE");
 8001290:	4906      	ldr	r1, [pc, #24]	; (80012ac <MAIN_togglePrintOutput+0x38>)
 8001292:	2001      	movs	r0, #1
 8001294:	f009 fde6 	bl	800ae64 <LOG_log>
    g_MAIN_printOutput = MAIN_PRINT_OUTPUT_TO_CONSOLE;
 8001298:	4b02      	ldr	r3, [pc, #8]	; (80012a4 <MAIN_togglePrintOutput+0x30>)
 800129a:	2200      	movs	r2, #0
 800129c:	701a      	strb	r2, [r3, #0]
  return;
 800129e:	bf00      	nop
}
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	200009f4 	.word	0x200009f4
 80012a8:	0801030c 	.word	0x0801030c
 80012ac:	08010328 	.word	0x08010328

080012b0 <MAIN_updateSwReset>:

static void MAIN_updateSwReset(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
  GPIO_PinState l_pinState;

  l_pinState = HAL_GPIO_ReadPin(SW_RESET_GPIO_Port, SW_RESET_Pin);
 80012b6:	2101      	movs	r1, #1
 80012b8:	4816      	ldr	r0, [pc, #88]	; (8001314 <MAIN_updateSwReset+0x64>)
 80012ba:	f002 fe7b 	bl	8003fb4 <HAL_GPIO_ReadPin>
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]

  if (l_pinState == GPIO_PIN_SET)
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d021      	beq.n	800130c <MAIN_updateSwReset+0x5c>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_info("SW reset will be triggered in 3s");
 80012c8:	4913      	ldr	r1, [pc, #76]	; (8001318 <MAIN_updateSwReset+0x68>)
 80012ca:	2001      	movs	r0, #1
 80012cc:	f009 fdca 	bl	800ae64 <LOG_log>
    HAL_Delay(1000);
 80012d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012d4:	f001 fd46 	bl	8002d64 <HAL_Delay>
    LOG_info("SW reset will be triggered in 2s");
 80012d8:	4910      	ldr	r1, [pc, #64]	; (800131c <MAIN_updateSwReset+0x6c>)
 80012da:	2001      	movs	r0, #1
 80012dc:	f009 fdc2 	bl	800ae64 <LOG_log>
    HAL_Delay(1000);
 80012e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012e4:	f001 fd3e 	bl	8002d64 <HAL_Delay>
    LOG_info("SW reset will be triggered in 1s");
 80012e8:	490d      	ldr	r1, [pc, #52]	; (8001320 <MAIN_updateSwReset+0x70>)
 80012ea:	2001      	movs	r0, #1
 80012ec:	f009 fdba 	bl	800ae64 <LOG_log>
    HAL_Delay(1000);
 80012f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012f4:	f001 fd36 	bl	8002d64 <HAL_Delay>
    LOG_info("Resetting...");
 80012f8:	490a      	ldr	r1, [pc, #40]	; (8001324 <MAIN_updateSwReset+0x74>)
 80012fa:	2001      	movs	r0, #1
 80012fc:	f009 fdb2 	bl	800ae64 <LOG_log>
    HAL_Delay(100);
 8001300:	2064      	movs	r0, #100	; 0x64
 8001302:	f001 fd2f 	bl	8002d64 <HAL_Delay>

    HAL_NVIC_SystemReset();
 8001306:	f002 fa6f 	bl	80037e8 <HAL_NVIC_SystemReset>
  }

  return;
 800130a:	bf00      	nop
 800130c:	bf00      	nop
}
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40011000 	.word	0x40011000
 8001318:	08010344 	.word	0x08010344
 800131c:	08010368 	.word	0x08010368
 8001320:	0801038c 	.word	0x0801038c
 8001324:	080103b0 	.word	0x080103b0

08001328 <MAIN_updateLogSetup>:

static void MAIN_updateLogSetup(T_BLU_Data *p_data, uint32_t p_timeInS)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  switch (p_data->button)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	7c1b      	ldrb	r3, [r3, #16]
 8001336:	3b05      	subs	r3, #5
 8001338:	2b03      	cmp	r3, #3
 800133a:	d85b      	bhi.n	80013f4 <MAIN_updateLogSetup+0xcc>
 800133c:	a201      	add	r2, pc, #4	; (adr r2, 8001344 <MAIN_updateLogSetup+0x1c>)
 800133e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001342:	bf00      	nop
 8001344:	08001355 	.word	0x08001355
 8001348:	080013cd 	.word	0x080013cd
 800134c:	0800137d 	.word	0x0800137d
 8001350:	080013a5 	.word	0x080013a5
  {
    case BLU_BUTTON_PAD_UP:
      if (g_MAIN_padUpPressedStartTimeInS == 0)
 8001354:	4b35      	ldr	r3, [pc, #212]	; (800142c <MAIN_updateLogSetup+0x104>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d105      	bne.n	8001368 <MAIN_updateLogSetup+0x40>
      {
        g_MAIN_padUpPressedStartTimeInS = p_timeInS;
 800135c:	4a33      	ldr	r2, [pc, #204]	; (800142c <MAIN_updateLogSetup+0x104>)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	6013      	str	r3, [r2, #0]

        LOG_increaseLevel();
 8001362:	f009 fd4f 	bl	800ae04 <LOG_increaseLevel>
      }
      else
      {
        g_MAIN_padUpPressedStartTimeInS = 0;
      }
      break;
 8001366:	e047      	b.n	80013f8 <MAIN_updateLogSetup+0xd0>
      else if (p_timeInS - g_MAIN_padUpPressedStartTimeInS < STP_PAD_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 8001368:	4b30      	ldr	r3, [pc, #192]	; (800142c <MAIN_updateLogSetup+0x104>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	683a      	ldr	r2, [r7, #0]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b01      	cmp	r3, #1
 8001372:	d941      	bls.n	80013f8 <MAIN_updateLogSetup+0xd0>
        g_MAIN_padUpPressedStartTimeInS = 0;
 8001374:	4b2d      	ldr	r3, [pc, #180]	; (800142c <MAIN_updateLogSetup+0x104>)
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
      break;
 800137a:	e03d      	b.n	80013f8 <MAIN_updateLogSetup+0xd0>

    case BLU_BUTTON_PAD_DOWN:
      if (g_MAIN_padDownPressedStartTimeInS == 0)
 800137c:	4b2c      	ldr	r3, [pc, #176]	; (8001430 <MAIN_updateLogSetup+0x108>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d105      	bne.n	8001390 <MAIN_updateLogSetup+0x68>
      {
        g_MAIN_padDownPressedStartTimeInS = p_timeInS;
 8001384:	4a2a      	ldr	r2, [pc, #168]	; (8001430 <MAIN_updateLogSetup+0x108>)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	6013      	str	r3, [r2, #0]

        LOG_decreaseLevel();
 800138a:	f009 fd53 	bl	800ae34 <LOG_decreaseLevel>
      }
      else
      {
        g_MAIN_padDownPressedStartTimeInS = 0;
      }
      break;
 800138e:	e035      	b.n	80013fc <MAIN_updateLogSetup+0xd4>
      else if (p_timeInS - g_MAIN_padDownPressedStartTimeInS < STP_PAD_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 8001390:	4b27      	ldr	r3, [pc, #156]	; (8001430 <MAIN_updateLogSetup+0x108>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b01      	cmp	r3, #1
 800139a:	d92f      	bls.n	80013fc <MAIN_updateLogSetup+0xd4>
        g_MAIN_padDownPressedStartTimeInS = 0;
 800139c:	4b24      	ldr	r3, [pc, #144]	; (8001430 <MAIN_updateLogSetup+0x108>)
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
      break;
 80013a2:	e02b      	b.n	80013fc <MAIN_updateLogSetup+0xd4>

    case BLU_BUTTON_PAD_LEFT:
      if (g_MAIN_padLeftPressedStartTimeInS == 0)
 80013a4:	4b23      	ldr	r3, [pc, #140]	; (8001434 <MAIN_updateLogSetup+0x10c>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d105      	bne.n	80013b8 <MAIN_updateLogSetup+0x90>
      {
        g_MAIN_padLeftPressedStartTimeInS = p_timeInS;
 80013ac:	4a21      	ldr	r2, [pc, #132]	; (8001434 <MAIN_updateLogSetup+0x10c>)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	6013      	str	r3, [r2, #0]

        LOG_toggleOnOff();
 80013b2:	f009 fcf9 	bl	800ada8 <LOG_toggleOnOff>
      }
      else
      {
        g_MAIN_padLeftPressedStartTimeInS = 0;
      }
      break;
 80013b6:	e023      	b.n	8001400 <MAIN_updateLogSetup+0xd8>
      else if (p_timeInS - g_MAIN_padLeftPressedStartTimeInS < STP_PAD_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 80013b8:	4b1e      	ldr	r3, [pc, #120]	; (8001434 <MAIN_updateLogSetup+0x10c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d91d      	bls.n	8001400 <MAIN_updateLogSetup+0xd8>
        g_MAIN_padLeftPressedStartTimeInS = 0;
 80013c4:	4b1b      	ldr	r3, [pc, #108]	; (8001434 <MAIN_updateLogSetup+0x10c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
      break;
 80013ca:	e019      	b.n	8001400 <MAIN_updateLogSetup+0xd8>

    case BLU_BUTTON_PAD_RIGHT:
      if (g_MAIN_padRightPressedStartTimeInS == 0)
 80013cc:	4b1a      	ldr	r3, [pc, #104]	; (8001438 <MAIN_updateLogSetup+0x110>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d105      	bne.n	80013e0 <MAIN_updateLogSetup+0xb8>
      {
        g_MAIN_padRightPressedStartTimeInS = p_timeInS;
 80013d4:	4a18      	ldr	r2, [pc, #96]	; (8001438 <MAIN_updateLogSetup+0x110>)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	6013      	str	r3, [r2, #0]

        MAIN_togglePrintOutput();
 80013da:	f7ff ff4b 	bl	8001274 <MAIN_togglePrintOutput>
      }
      else
      {
        g_MAIN_padRightPressedStartTimeInS = 0;
      }
      break;
 80013de:	e011      	b.n	8001404 <MAIN_updateLogSetup+0xdc>
      else if (p_timeInS - g_MAIN_padRightPressedStartTimeInS < STP_PAD_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 80013e0:	4b15      	ldr	r3, [pc, #84]	; (8001438 <MAIN_updateLogSetup+0x110>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	683a      	ldr	r2, [r7, #0]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d90b      	bls.n	8001404 <MAIN_updateLogSetup+0xdc>
        g_MAIN_padRightPressedStartTimeInS = 0;
 80013ec:	4b12      	ldr	r3, [pc, #72]	; (8001438 <MAIN_updateLogSetup+0x110>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
      break;
 80013f2:	e007      	b.n	8001404 <MAIN_updateLogSetup+0xdc>

    default:
      ; /* Nothing to do */;
      break;
 80013f4:	bf00      	nop
 80013f6:	e006      	b.n	8001406 <MAIN_updateLogSetup+0xde>
      break;
 80013f8:	bf00      	nop
 80013fa:	e004      	b.n	8001406 <MAIN_updateLogSetup+0xde>
      break;
 80013fc:	bf00      	nop
 80013fe:	e002      	b.n	8001406 <MAIN_updateLogSetup+0xde>
      break;
 8001400:	bf00      	nop
 8001402:	e000      	b.n	8001406 <MAIN_updateLogSetup+0xde>
      break;
 8001404:	bf00      	nop
  }

  if ((p_data->button != BLU_BUTTON_PAD_UP) && (p_data->button != BLU_BUTTON_PAD_DOWN))
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	7c1b      	ldrb	r3, [r3, #16]
 800140a:	2b05      	cmp	r3, #5
 800140c:	d00a      	beq.n	8001424 <MAIN_updateLogSetup+0xfc>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7c1b      	ldrb	r3, [r3, #16]
 8001412:	2b07      	cmp	r3, #7
 8001414:	d006      	beq.n	8001424 <MAIN_updateLogSetup+0xfc>
  {
    g_MAIN_padUpPressedStartTimeInS   = 0;
 8001416:	4b05      	ldr	r3, [pc, #20]	; (800142c <MAIN_updateLogSetup+0x104>)
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
    g_MAIN_padDownPressedStartTimeInS = 0;
 800141c:	4b04      	ldr	r3, [pc, #16]	; (8001430 <MAIN_updateLogSetup+0x108>)
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
  else
  {
    ; /* Nothing to do */;
  }

  return;
 8001422:	bf00      	nop
 8001424:	bf00      	nop
}
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	2000020c 	.word	0x2000020c
 8001430:	20000210 	.word	0x20000210
 8001434:	20000214 	.word	0x20000214
 8001438:	20000218 	.word	0x20000218

0800143c <MAIN_updateLedMode>:

static void MAIN_updateLedMode(T_DRV_MODE p_driveMode, uint32_t p_voltageInMv)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	6039      	str	r1, [r7, #0]
 8001446:	71fb      	strb	r3, [r7, #7]
  /* Regarding LED mode, battery check is prioritary on user requests. */
  /* Ignore 0 value as we could get it at startup or while debugging.  */
  if ((p_voltageInMv != 0) && (p_voltageInMv < STP_MIN_BATTERY_LEVEL_IN_MV))
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d00d      	beq.n	800146a <MAIN_updateLedMode+0x2e>
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	f242 720f 	movw	r2, #9999	; 0x270f
 8001454:	4293      	cmp	r3, r2
 8001456:	d808      	bhi.n	800146a <MAIN_updateLedMode+0x2e>
  {
    LOG_warning("Battery is getting low: %u mV", p_voltageInMv);
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	4911      	ldr	r1, [pc, #68]	; (80014a0 <MAIN_updateLedMode+0x64>)
 800145c:	2002      	movs	r0, #2
 800145e:	f009 fd01 	bl	800ae64 <LOG_log>

    LED_setMode(LED_MODE_FORCED_OFF);
 8001462:	2000      	movs	r0, #0
 8001464:	f009 fbde 	bl	800ac24 <LED_setMode>
 8001468:	e016      	b.n	8001498 <MAIN_updateLedMode+0x5c>
  }
  else
  {
    switch (p_driveMode)
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	2b02      	cmp	r3, #2
 800146e:	d00e      	beq.n	800148e <MAIN_updateLedMode+0x52>
 8001470:	2b02      	cmp	r3, #2
 8001472:	dc10      	bgt.n	8001496 <MAIN_updateLedMode+0x5a>
 8001474:	2b00      	cmp	r3, #0
 8001476:	d002      	beq.n	800147e <MAIN_updateLedMode+0x42>
 8001478:	2b01      	cmp	r3, #1
 800147a:	d004      	beq.n	8001486 <MAIN_updateLedMode+0x4a>
        LED_setMode(LED_MODE_BLINK_FAST);
        break;

      default:
        ; /* Nothing to do */
        break;
 800147c:	e00b      	b.n	8001496 <MAIN_updateLedMode+0x5a>
        LED_setMode(LED_MODE_BLINK_SLOW);
 800147e:	2002      	movs	r0, #2
 8001480:	f009 fbd0 	bl	800ac24 <LED_setMode>
        break;
 8001484:	e008      	b.n	8001498 <MAIN_updateLedMode+0x5c>
        LED_setMode(LED_MODE_BLINK_MEDIUM);
 8001486:	2003      	movs	r0, #3
 8001488:	f009 fbcc 	bl	800ac24 <LED_setMode>
        break;
 800148c:	e004      	b.n	8001498 <MAIN_updateLedMode+0x5c>
        LED_setMode(LED_MODE_BLINK_FAST);
 800148e:	2004      	movs	r0, #4
 8001490:	f009 fbc8 	bl	800ac24 <LED_setMode>
        break;
 8001494:	e000      	b.n	8001498 <MAIN_updateLedMode+0x5c>
        break;
 8001496:	bf00      	nop
    }
  }

  return;
 8001498:	bf00      	nop
}
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	080103c0 	.word	0x080103c0

080014a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b092      	sub	sp, #72	; 0x48
 80014a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014aa:	f001 fbf9 	bl	8002ca0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ae:	f000 fa63 	bl	8001978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014b2:	f000 fe65 	bl	8002180 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80014b6:	f000 fe39 	bl	800212c <MX_USART1_UART_Init>
  MX_UART4_Init();
 80014ba:	f000 fe0d 	bl	80020d8 <MX_UART4_Init>
  MX_ADC1_Init();
 80014be:	f000 fab3 	bl	8001a28 <MX_ADC1_Init>
  MX_RTC_Init();
 80014c2:	f000 faef 	bl	8001aa4 <MX_RTC_Init>
  MX_TIM1_Init();
 80014c6:	f000 fb37 	bl	8001b38 <MX_TIM1_Init>
  MX_TIM2_Init();
 80014ca:	f000 fb85 	bl	8001bd8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80014ce:	f000 fbd7 	bl	8001c80 <MX_TIM3_Init>
  MX_TIM4_Init();
 80014d2:	f000 fc29 	bl	8001d28 <MX_TIM4_Init>
  MX_TIM5_Init();
 80014d6:	f000 fc7b 	bl	8001dd0 <MX_TIM5_Init>
  MX_TIM6_Init();
 80014da:	f000 fccd 	bl	8001e78 <MX_TIM6_Init>
  MX_TIM7_Init();
 80014de:	f000 fd01 	bl	8001ee4 <MX_TIM7_Init>
  MX_TIM8_Init();
 80014e2:	f000 fd35 	bl	8001f50 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  /* Setup local variables */
  l_halReturnCode   = HAL_OK;
 80014e6:	2300      	movs	r3, #0
 80014e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  l_driveMode       = STP_DEFAULT_DRIVE_MODE;
 80014ec:	2300      	movs	r3, #0
 80014ee:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  l_currentTimeInS  = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	633b      	str	r3, [r7, #48]	; 0x30
  l_voltageInMv     = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	603b      	str	r3, [r7, #0]
  l_lastTimeInMs    = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	87fb      	strh	r3, [r7, #62]	; 0x3e
  l_currentTimeInMs = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	85fb      	strh	r3, [r7, #46]	; 0x2e
  l_deltaTimeInMs   = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	85bb      	strh	r3, [r7, #44]	; 0x2c

  SFO_init        (&l_commandsFifo );
 8001506:	f107 0320 	add.w	r3, r7, #32
 800150a:	4618      	mov	r0, r3
 800150c:	f00a f90e 	bl	800b72c <SFO_init>
  BLU_initData    (&l_bluetoothData);
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	4618      	mov	r0, r3
 8001516:	f007 fe4b 	bl	80091b0 <BLU_initData>
  UTI_resetRtcTime(&l_rtcTime      );
 800151a:	f107 0308 	add.w	r3, r7, #8
 800151e:	4618      	mov	r0, r3
 8001520:	f00a fa47 	bl	800b9b2 <UTI_resetRtcTime>
  UTI_resetRtcDate(&l_rtcDate      );
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	4618      	mov	r0, r3
 8001528:	f00a fa2e 	bl	800b988 <UTI_resetRtcDate>

  /* Setup global variables */
  g_MAIN_padUpPressedStartTimeInS    = 0;
 800152c:	4b85      	ldr	r3, [pc, #532]	; (8001744 <main+0x2a0>)
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
  g_MAIN_padDownPressedStartTimeInS  = 0;
 8001532:	4b85      	ldr	r3, [pc, #532]	; (8001748 <main+0x2a4>)
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
  g_MAIN_padLeftPressedStartTimeInS  = 0;
 8001538:	4b84      	ldr	r3, [pc, #528]	; (800174c <main+0x2a8>)
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
  g_MAIN_padRightPressedStartTimeInS = 0;
 800153e:	4b84      	ldr	r3, [pc, #528]	; (8001750 <main+0x2ac>)
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
  g_MAIN_swResetPollingLastTimeInS   = 0;
 8001544:	4b83      	ldr	r3, [pc, #524]	; (8001754 <main+0x2b0>)
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
  g_MAIN_batteryPollingLastTimeInS   = 0;
 800154a:	4b83      	ldr	r3, [pc, #524]	; (8001758 <main+0x2b4>)
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
  g_MAIN_ledModeUpdateLastTimeInS    = 0;
 8001550:	4b82      	ldr	r3, [pc, #520]	; (800175c <main+0x2b8>)
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
  g_MAIN_driveLogInfoLastTimeInS     = 0;
 8001556:	4b82      	ldr	r3, [pc, #520]	; (8001760 <main+0x2bc>)
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
  g_MAIN_velocityReportLastTimeInS   = 0;
 800155c:	4b81      	ldr	r3, [pc, #516]	; (8001764 <main+0x2c0>)
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
  g_MAIN_printOutput                 = MAIN_PRINT_OUTPUT_TO_CONSOLE;
 8001562:	4b81      	ldr	r3, [pc, #516]	; (8001768 <main+0x2c4>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]

  /* Setup console */
  CON_init(&huart1);
 8001568:	4880      	ldr	r0, [pc, #512]	; (800176c <main+0x2c8>)
 800156a:	f007 ff61 	bl	8009430 <CON_init>

  /* Setup master connection */
  MAS_init(&huart4);
 800156e:	4880      	ldr	r0, [pc, #512]	; (8001770 <main+0x2cc>)
 8001570:	f009 fd0a 	bl	800af88 <MAS_init>

  /* Temporary delay/workaound to deal with debugger connection issue */
  for (int i = 0; i < 10; i++)
 8001574:	2300      	movs	r3, #0
 8001576:	63bb      	str	r3, [r7, #56]	; 0x38
 8001578:	e006      	b.n	8001588 <main+0xe4>
  {
    HAL_Delay(1000);
 800157a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800157e:	f001 fbf1 	bl	8002d64 <HAL_Delay>
  for (int i = 0; i < 10; i++)
 8001582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001584:	3301      	adds	r3, #1
 8001586:	63bb      	str	r3, [r7, #56]	; 0x38
 8001588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800158a:	2b09      	cmp	r3, #9
 800158c:	ddf5      	ble.n	800157a <main+0xd6>
  }

  /* Setup and start using logs */
  LOG_init    (&hrtc, STP_DEFAULT_IS_LOG_ON);
 800158e:	2101      	movs	r1, #1
 8001590:	4878      	ldr	r0, [pc, #480]	; (8001774 <main+0x2d0>)
 8001592:	f009 fbef 	bl	800ad74 <LOG_init>
  LOG_setLevel(STP_DEFAULT_LOG_LEVEL       );
 8001596:	2000      	movs	r0, #0
 8001598:	f009 fc24 	bl	800ade4 <LOG_setLevel>
  LOG_info    ("Starting RCFW"             );
 800159c:	4976      	ldr	r1, [pc, #472]	; (8001778 <main+0x2d4>)
 800159e:	2001      	movs	r0, #1
 80015a0:	f009 fc60 	bl	800ae64 <LOG_log>

  /* Display RCFW banner */
  MAIN_displayRcfwBanner();
 80015a4:	f7ff fe28 	bl	80011f8 <MAIN_displayRcfwBanner>

  /* Initialize Timer 6 */
  l_halReturnCode = HAL_TIM_Base_Start(&htim6);
 80015a8:	4874      	ldr	r0, [pc, #464]	; (800177c <main+0x2d8>)
 80015aa:	f004 fce5 	bl	8005f78 <HAL_TIM_Base_Start>
 80015ae:	4603      	mov	r3, r0
 80015b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (l_halReturnCode != HAL_OK)
 80015b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d007      	beq.n	80015cc <main+0x128>
  {
    LOG_error("HAL_TIM_Base_Start(&htim6) returned an error code: %d", l_halReturnCode);
 80015bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80015c0:	461a      	mov	r2, r3
 80015c2:	496f      	ldr	r1, [pc, #444]	; (8001780 <main+0x2dc>)
 80015c4:	2003      	movs	r0, #3
 80015c6:	f009 fc4d 	bl	800ae64 <LOG_log>
 80015ca:	e003      	b.n	80015d4 <main+0x130>
  }
  else
  {
    LOG_info("Started TIMER 6 (time measurement)");
 80015cc:	496d      	ldr	r1, [pc, #436]	; (8001784 <main+0x2e0>)
 80015ce:	2001      	movs	r0, #1
 80015d0:	f009 fc48 	bl	800ae64 <LOG_log>
  }

  /* Initialize Timer 7 and delay function in utilities */
  UTI_init(&htim7);
 80015d4:	486c      	ldr	r0, [pc, #432]	; (8001788 <main+0x2e4>)
 80015d6:	f00a f9a9 	bl	800b92c <UTI_init>

  l_halReturnCode = HAL_TIM_Base_Start_IT(&htim7);
 80015da:	486b      	ldr	r0, [pc, #428]	; (8001788 <main+0x2e4>)
 80015dc:	f004 fd56 	bl	800608c <HAL_TIM_Base_Start_IT>
 80015e0:	4603      	mov	r3, r0
 80015e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (l_halReturnCode != HAL_OK)
 80015e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d007      	beq.n	80015fe <main+0x15a>
  {
    LOG_error("HAL_TIM_Base_Start_IT(&htim7) returned an error code: %d", l_halReturnCode);
 80015ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80015f2:	461a      	mov	r2, r3
 80015f4:	4965      	ldr	r1, [pc, #404]	; (800178c <main+0x2e8>)
 80015f6:	2003      	movs	r0, #3
 80015f8:	f009 fc34 	bl	800ae64 <LOG_log>
 80015fc:	e003      	b.n	8001606 <main+0x162>
  }
  else
  {
    LOG_info("Started TIMER 7 (utilities/delay)");
 80015fe:	4964      	ldr	r1, [pc, #400]	; (8001790 <main+0x2ec>)
 8001600:	2001      	movs	r0, #1
 8001602:	f009 fc2f 	bl	800ae64 <LOG_log>
  }

  /* Initialize Timer 1 & green LED */
  LED_setMode(LED_MODE_BLINK_FAST);
 8001606:	2004      	movs	r0, #4
 8001608:	f009 fb0c 	bl	800ac24 <LED_setMode>

  l_halReturnCode = HAL_TIM_Base_Start_IT(&htim1);
 800160c:	4861      	ldr	r0, [pc, #388]	; (8001794 <main+0x2f0>)
 800160e:	f004 fd3d 	bl	800608c <HAL_TIM_Base_Start_IT>
 8001612:	4603      	mov	r3, r0
 8001614:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (l_halReturnCode != HAL_OK)
 8001618:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800161c:	2b00      	cmp	r3, #0
 800161e:	d007      	beq.n	8001630 <main+0x18c>
  {
    LOG_error("HAL_TIM_Base_Start_IT(&htim1) returned an error code: %d", l_halReturnCode);
 8001620:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001624:	461a      	mov	r2, r3
 8001626:	495c      	ldr	r1, [pc, #368]	; (8001798 <main+0x2f4>)
 8001628:	2003      	movs	r0, #3
 800162a:	f009 fc1b 	bl	800ae64 <LOG_log>
 800162e:	e003      	b.n	8001638 <main+0x194>
  }
  else
  {
    LOG_info("Started TIMER 1 (green LED)");
 8001630:	495a      	ldr	r1, [pc, #360]	; (800179c <main+0x2f8>)
 8001632:	2001      	movs	r0, #1
 8001634:	f009 fc16 	bl	800ae64 <LOG_log>
  }

  /* Initialize Timers 2, 3, 4 & 5 */
  l_halReturnCode  = HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8001638:	213c      	movs	r1, #60	; 0x3c
 800163a:	4859      	ldr	r0, [pc, #356]	; (80017a0 <main+0x2fc>)
 800163c:	f005 f95e 	bl	80068fc <HAL_TIM_Encoder_Start_IT>
 8001640:	4603      	mov	r3, r0
 8001642:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  l_halReturnCode |= HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8001646:	213c      	movs	r1, #60	; 0x3c
 8001648:	4856      	ldr	r0, [pc, #344]	; (80017a4 <main+0x300>)
 800164a:	f005 f957 	bl	80068fc <HAL_TIM_Encoder_Start_IT>
 800164e:	4603      	mov	r3, r0
 8001650:	461a      	mov	r2, r3
 8001652:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001656:	4313      	orrs	r3, r2
 8001658:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  l_halReturnCode |= HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 800165c:	213c      	movs	r1, #60	; 0x3c
 800165e:	4852      	ldr	r0, [pc, #328]	; (80017a8 <main+0x304>)
 8001660:	f005 f94c 	bl	80068fc <HAL_TIM_Encoder_Start_IT>
 8001664:	4603      	mov	r3, r0
 8001666:	461a      	mov	r2, r3
 8001668:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800166c:	4313      	orrs	r3, r2
 800166e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  l_halReturnCode |= HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 8001672:	213c      	movs	r1, #60	; 0x3c
 8001674:	484d      	ldr	r0, [pc, #308]	; (80017ac <main+0x308>)
 8001676:	f005 f941 	bl	80068fc <HAL_TIM_Encoder_Start_IT>
 800167a:	4603      	mov	r3, r0
 800167c:	461a      	mov	r2, r3
 800167e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001682:	4313      	orrs	r3, r2
 8001684:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (l_halReturnCode != HAL_OK)
 8001688:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800168c:	2b00      	cmp	r3, #0
 800168e:	d007      	beq.n	80016a0 <main+0x1fc>
  {
    LOG_error("HAL_TIM_Encoder_Start_IT(&htimX) returned error code(s): %d", l_halReturnCode);
 8001690:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001694:	461a      	mov	r2, r3
 8001696:	4946      	ldr	r1, [pc, #280]	; (80017b0 <main+0x30c>)
 8001698:	2003      	movs	r0, #3
 800169a:	f009 fbe3 	bl	800ae64 <LOG_log>
 800169e:	e003      	b.n	80016a8 <main+0x204>
  }
  else
  {
    LOG_info("Started TIMER 2, 3, 4, 5 (encoders)");
 80016a0:	4944      	ldr	r1, [pc, #272]	; (80017b4 <main+0x310>)
 80016a2:	2001      	movs	r0, #1
 80016a4:	f009 fbde 	bl	800ae64 <LOG_log>
  }

  /* Initialize Timer 8 */
  l_halReturnCode = HAL_TIM_Base_Start(&htim8);
 80016a8:	4843      	ldr	r0, [pc, #268]	; (80017b8 <main+0x314>)
 80016aa:	f004 fc65 	bl	8005f78 <HAL_TIM_Base_Start>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (l_halReturnCode != HAL_OK)
 80016b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d007      	beq.n	80016cc <main+0x228>
  {
    LOG_error("HAL_TIM_Base_Start(&htim8) returned an error code: %d", l_halReturnCode);
 80016bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80016c0:	461a      	mov	r2, r3
 80016c2:	493e      	ldr	r1, [pc, #248]	; (80017bc <main+0x318>)
 80016c4:	2003      	movs	r0, #3
 80016c6:	f009 fbcd 	bl	800ae64 <LOG_log>
 80016ca:	e003      	b.n	80016d4 <main+0x230>
  }
  else
  {
    LOG_info("Started TIMER 8 (PWM channels)");
 80016cc:	493c      	ldr	r1, [pc, #240]	; (80017c0 <main+0x31c>)
 80016ce:	2001      	movs	r0, #1
 80016d0:	f009 fbc8 	bl	800ae64 <LOG_log>
  }

  /* Initialize battery monitor */
  BAT_init(&hadc1);
 80016d4:	483b      	ldr	r0, [pc, #236]	; (80017c4 <main+0x320>)
 80016d6:	f007 fc1d 	bl	8008f14 <BAT_init>

  /* Initialize PWM channels */
  l_halReturnCode  = HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80016da:	2100      	movs	r1, #0
 80016dc:	4836      	ldr	r0, [pc, #216]	; (80017b8 <main+0x314>)
 80016de:	f004 fe43 	bl	8006368 <HAL_TIM_PWM_Start>
 80016e2:	4603      	mov	r3, r0
 80016e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  l_halReturnCode |= HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80016e8:	2104      	movs	r1, #4
 80016ea:	4833      	ldr	r0, [pc, #204]	; (80017b8 <main+0x314>)
 80016ec:	f004 fe3c 	bl	8006368 <HAL_TIM_PWM_Start>
 80016f0:	4603      	mov	r3, r0
 80016f2:	461a      	mov	r2, r3
 80016f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80016f8:	4313      	orrs	r3, r2
 80016fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  l_halReturnCode |= HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80016fe:	2108      	movs	r1, #8
 8001700:	482d      	ldr	r0, [pc, #180]	; (80017b8 <main+0x314>)
 8001702:	f004 fe31 	bl	8006368 <HAL_TIM_PWM_Start>
 8001706:	4603      	mov	r3, r0
 8001708:	461a      	mov	r2, r3
 800170a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800170e:	4313      	orrs	r3, r2
 8001710:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  l_halReturnCode |= HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8001714:	210c      	movs	r1, #12
 8001716:	4828      	ldr	r0, [pc, #160]	; (80017b8 <main+0x314>)
 8001718:	f004 fe26 	bl	8006368 <HAL_TIM_PWM_Start>
 800171c:	4603      	mov	r3, r0
 800171e:	461a      	mov	r2, r3
 8001720:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001724:	4313      	orrs	r3, r2
 8001726:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (l_halReturnCode != HAL_OK)
 800172a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800172e:	2b00      	cmp	r3, #0
 8001730:	d04c      	beq.n	80017cc <main+0x328>
  {
    LOG_error("HAL_TIM_PWM_Start(&htim8) returned error code(s): %d", l_halReturnCode);
 8001732:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001736:	461a      	mov	r2, r3
 8001738:	4923      	ldr	r1, [pc, #140]	; (80017c8 <main+0x324>)
 800173a:	2003      	movs	r0, #3
 800173c:	f009 fb92 	bl	800ae64 <LOG_log>
 8001740:	e048      	b.n	80017d4 <main+0x330>
 8001742:	bf00      	nop
 8001744:	2000020c 	.word	0x2000020c
 8001748:	20000210 	.word	0x20000210
 800174c:	20000214 	.word	0x20000214
 8001750:	20000218 	.word	0x20000218
 8001754:	2000021c 	.word	0x2000021c
 8001758:	20000220 	.word	0x20000220
 800175c:	20000224 	.word	0x20000224
 8001760:	20000228 	.word	0x20000228
 8001764:	2000022c 	.word	0x2000022c
 8001768:	200009f4 	.word	0x200009f4
 800176c:	20000804 	.word	0x20000804
 8001770:	200009f8 	.word	0x200009f8
 8001774:	20000878 	.word	0x20000878
 8001778:	080103e0 	.word	0x080103e0
 800177c:	2000088c 	.word	0x2000088c
 8001780:	080103f0 	.word	0x080103f0
 8001784:	08010428 	.word	0x08010428
 8001788:	20000b20 	.word	0x20000b20
 800178c:	0801044c 	.word	0x0801044c
 8001790:	08010488 	.word	0x08010488
 8001794:	20000940 	.word	0x20000940
 8001798:	080104ac 	.word	0x080104ac
 800179c:	080104e8 	.word	0x080104e8
 80017a0:	20000a6c 	.word	0x20000a6c
 80017a4:	20000720 	.word	0x20000720
 80017a8:	200005b8 	.word	0x200005b8
 80017ac:	2000066c 	.word	0x2000066c
 80017b0:	08010504 	.word	0x08010504
 80017b4:	08010540 	.word	0x08010540
 80017b8:	20000504 	.word	0x20000504
 80017bc:	08010564 	.word	0x08010564
 80017c0:	0801059c 	.word	0x0801059c
 80017c4:	200007d4 	.word	0x200007d4
 80017c8:	080105bc 	.word	0x080105bc
  }
  else
  {
    LOG_info("Started PWM channels");
 80017cc:	495b      	ldr	r1, [pc, #364]	; (800193c <main+0x498>)
 80017ce:	2001      	movs	r0, #1
 80017d0:	f009 fb48 	bl	800ae64 <LOG_log>
  }

  /* Initialize bluetooth control */
  BLU_init();
 80017d4:	f007 fcdc 	bl	8009190 <BLU_init>

  /* Initialize driving module */
  DRV_init(&htim8, &htim4, &htim5, &htim2, &htim3);
 80017d8:	4b59      	ldr	r3, [pc, #356]	; (8001940 <main+0x49c>)
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	4b59      	ldr	r3, [pc, #356]	; (8001944 <main+0x4a0>)
 80017de:	4a5a      	ldr	r2, [pc, #360]	; (8001948 <main+0x4a4>)
 80017e0:	495a      	ldr	r1, [pc, #360]	; (800194c <main+0x4a8>)
 80017e2:	485b      	ldr	r0, [pc, #364]	; (8001950 <main+0x4ac>)
 80017e4:	f007 feb4 	bl	8009550 <DRV_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  /* Initialize time measurement for master board control */
  l_lastTimeInMs = __HAL_TIM_GET_COUNTER(&htim6);
 80017e8:	4b5a      	ldr	r3, [pc, #360]	; (8001954 <main+0x4b0>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ee:	87fb      	strh	r3, [r7, #62]	; 0x3e

  while (1)
  {
    l_driveMode = DRV_getMode();
 80017f0:	f008 fd5a 	bl	800a2a8 <DRV_getMode>
 80017f4:	4603      	mov	r3, r0
 80017f6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    l_halReturnCode = HAL_RTC_GetTime(&hrtc, &l_rtcTime, RTC_FORMAT_BCD);
 80017fa:	f107 0308 	add.w	r3, r7, #8
 80017fe:	2201      	movs	r2, #1
 8001800:	4619      	mov	r1, r3
 8001802:	4855      	ldr	r0, [pc, #340]	; (8001958 <main+0x4b4>)
 8001804:	f003 fdde 	bl	80053c4 <HAL_RTC_GetTime>
 8001808:	4603      	mov	r3, r0
 800180a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if (l_halReturnCode != HAL_OK)
 800180e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001812:	2b00      	cmp	r3, #0
 8001814:	d006      	beq.n	8001824 <main+0x380>
    {
      LOG_error("HAL_RTC_GetTime() returned an error code: %d", l_halReturnCode);
 8001816:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800181a:	461a      	mov	r2, r3
 800181c:	494f      	ldr	r1, [pc, #316]	; (800195c <main+0x4b8>)
 800181e:	2003      	movs	r0, #3
 8001820:	f009 fb20 	bl	800ae64 <LOG_log>
    else
    {
      ; /* Nothing to to */
    }

    l_halReturnCode = HAL_RTC_GetDate(&hrtc, &l_rtcDate, RTC_FORMAT_BCD);
 8001824:	1d3b      	adds	r3, r7, #4
 8001826:	2201      	movs	r2, #1
 8001828:	4619      	mov	r1, r3
 800182a:	484b      	ldr	r0, [pc, #300]	; (8001958 <main+0x4b4>)
 800182c:	f003 ffce 	bl	80057cc <HAL_RTC_GetDate>
 8001830:	4603      	mov	r3, r0
 8001832:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if (l_halReturnCode != HAL_OK)
 8001836:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800183a:	2b00      	cmp	r3, #0
 800183c:	d006      	beq.n	800184c <main+0x3a8>
    {
      LOG_error("HAL_RTC_GetDate() returned an error code: %d", l_halReturnCode);
 800183e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001842:	461a      	mov	r2, r3
 8001844:	4946      	ldr	r1, [pc, #280]	; (8001960 <main+0x4bc>)
 8001846:	2003      	movs	r0, #3
 8001848:	f009 fb0c 	bl	800ae64 <LOG_log>
    else
    {
      ; /* Nothing to to */
    }

    l_currentTimeInS = UTI_turnRtcTimeToSeconds(&l_rtcTime);
 800184c:	f107 0308 	add.w	r3, r7, #8
 8001850:	4618      	mov	r0, r3
 8001852:	f00a f8c0 	bl	800b9d6 <UTI_turnRtcTimeToSeconds>
 8001856:	6338      	str	r0, [r7, #48]	; 0x30

    if ((STP_SW_RESET_POLLING_PERIOD_IN_S != 0) &&
 8001858:	4b42      	ldr	r3, [pc, #264]	; (8001964 <main+0x4c0>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800185e:	429a      	cmp	r2, r3
 8001860:	d004      	beq.n	800186c <main+0x3c8>
        (l_currentTimeInS - g_MAIN_swResetPollingLastTimeInS >= STP_SW_RESET_POLLING_PERIOD_IN_S))
    {
      MAIN_updateSwReset();
 8001862:	f7ff fd25 	bl	80012b0 <MAIN_updateSwReset>

      g_MAIN_swResetPollingLastTimeInS = l_currentTimeInS;
 8001866:	4a3f      	ldr	r2, [pc, #252]	; (8001964 <main+0x4c0>)
 8001868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800186a:	6013      	str	r3, [r2, #0]
    {
      ; /* Nothing to do */
    }

    if ((STP_BATTERY_POLLING_PERIOD_IN_S != 0) &&
        (l_currentTimeInS - g_MAIN_batteryPollingLastTimeInS >= STP_BATTERY_POLLING_PERIOD_IN_S))
 800186c:	4b3e      	ldr	r3, [pc, #248]	; (8001968 <main+0x4c4>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001872:	1ad3      	subs	r3, r2, r3
    if ((STP_BATTERY_POLLING_PERIOD_IN_S != 0) &&
 8001874:	2b09      	cmp	r3, #9
 8001876:	d906      	bls.n	8001886 <main+0x3e2>
    {
      BAT_update(&l_voltageInMv);
 8001878:	463b      	mov	r3, r7
 800187a:	4618      	mov	r0, r3
 800187c:	f007 fb5e 	bl	8008f3c <BAT_update>

      g_MAIN_batteryPollingLastTimeInS = l_currentTimeInS;
 8001880:	4a39      	ldr	r2, [pc, #228]	; (8001968 <main+0x4c4>)
 8001882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001884:	6013      	str	r3, [r2, #0]
    else
    {
      ; /* Nothing to do */
    }

    if ((STP_LED_UPDATE_MODE_PERIOD_IN_S != 0) &&
 8001886:	4b39      	ldr	r3, [pc, #228]	; (800196c <main+0x4c8>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800188c:	429a      	cmp	r2, r3
 800188e:	d009      	beq.n	80018a4 <main+0x400>
        (l_currentTimeInS - g_MAIN_ledModeUpdateLastTimeInS >= STP_LED_UPDATE_MODE_PERIOD_IN_S))
    {
      MAIN_updateLedMode (l_driveMode, l_voltageInMv);
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001896:	4611      	mov	r1, r2
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff fdcf 	bl	800143c <MAIN_updateLedMode>

      g_MAIN_ledModeUpdateLastTimeInS = l_currentTimeInS;
 800189e:	4a33      	ldr	r2, [pc, #204]	; (800196c <main+0x4c8>)
 80018a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018a2:	6013      	str	r3, [r2, #0]
    else
    {
      ; /* Nothing to do */
    }

    BLU_receiveData        (&l_bluetoothData);
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	4618      	mov	r0, r3
 80018aa:	f007 fc99 	bl	80091e0 <BLU_receiveData>
    MAIN_updateLogSetup    (&l_bluetoothData, l_currentTimeInS);
 80018ae:	f107 030c 	add.w	r3, r7, #12
 80018b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff fd37 	bl	8001328 <MAIN_updateLogSetup>
    DRV_updateFromBluetooth(&l_bluetoothData);
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	4618      	mov	r0, r3
 80018c0:	f007 ffa6 	bl	8009810 <DRV_updateFromBluetooth>

    CON_updateFifo(&l_commandsFifo);
 80018c4:	f107 0320 	add.w	r3, r7, #32
 80018c8:	4618      	mov	r0, r3
 80018ca:	f007 fe09 	bl	80094e0 <CON_updateFifo>
    MAS_updateFifo(&l_commandsFifo);
 80018ce:	f107 0320 	add.w	r3, r7, #32
 80018d2:	4618      	mov	r0, r3
 80018d4:	f009 fbb0 	bl	800b038 <MAS_updateFifo>

    l_currentTimeInMs = __HAL_TIM_GET_COUNTER(&htim6);
 80018d8:	4b1e      	ldr	r3, [pc, #120]	; (8001954 <main+0x4b0>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018de:	85fb      	strh	r3, [r7, #46]	; 0x2e
    l_deltaTimeInMs   = l_lastTimeInMs - l_currentTimeInMs;
 80018e0:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80018e2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	85bb      	strh	r3, [r7, #44]	; 0x2c
    l_lastTimeInMs    = l_currentTimeInMs;
 80018e8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80018ea:	87fb      	strh	r3, [r7, #62]	; 0x3e

    if ((STP_DRIVE_LOG_INFO_PERIOD_IN_S != 0) &&
        (l_currentTimeInS - g_MAIN_driveLogInfoLastTimeInS >= STP_DRIVE_LOG_INFO_PERIOD_IN_S))
 80018ec:	4b20      	ldr	r3, [pc, #128]	; (8001970 <main+0x4cc>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018f2:	1ad3      	subs	r3, r2, r3
    if ((STP_DRIVE_LOG_INFO_PERIOD_IN_S != 0) &&
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d90a      	bls.n	800190e <main+0x46a>
    {
      DRV_updateFromCommands(&l_commandsFifo, l_deltaTimeInMs, true);
 80018f8:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 80018fa:	f107 0320 	add.w	r3, r7, #32
 80018fe:	2201      	movs	r2, #1
 8001900:	4618      	mov	r0, r3
 8001902:	f008 f8c5 	bl	8009a90 <DRV_updateFromCommands>

      g_MAIN_driveLogInfoLastTimeInS = l_currentTimeInS;
 8001906:	4a1a      	ldr	r2, [pc, #104]	; (8001970 <main+0x4cc>)
 8001908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800190a:	6013      	str	r3, [r2, #0]
 800190c:	e006      	b.n	800191c <main+0x478>
    }
    else
    {
      DRV_updateFromCommands(&l_commandsFifo, l_deltaTimeInMs, false);
 800190e:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8001910:	f107 0320 	add.w	r3, r7, #32
 8001914:	2200      	movs	r2, #0
 8001916:	4618      	mov	r0, r3
 8001918:	f008 f8ba 	bl	8009a90 <DRV_updateFromCommands>
    }

    if ((STP_VELOCITY_REPORT_PERIOD_IN_S != 0) &&
        (l_currentTimeInS - g_MAIN_velocityReportLastTimeInS >= STP_VELOCITY_REPORT_PERIOD_IN_S))
 800191c:	4b15      	ldr	r3, [pc, #84]	; (8001974 <main+0x4d0>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001922:	1ad3      	subs	r3, r2, r3
    if ((STP_VELOCITY_REPORT_PERIOD_IN_S != 0) &&
 8001924:	2b04      	cmp	r3, #4
 8001926:	d904      	bls.n	8001932 <main+0x48e>
    {
      DRV_reportVelocity();
 8001928:	f008 fc86 	bl	800a238 <DRV_reportVelocity>

      g_MAIN_velocityReportLastTimeInS = l_currentTimeInS;
 800192c:	4a11      	ldr	r2, [pc, #68]	; (8001974 <main+0x4d0>)
 800192e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001930:	6013      	str	r3, [r2, #0]
    else
    {
      ; /* Nothing to do */
    }

    UTI_delayUs(MAIN_LOOP_DELAY_IN_MS);
 8001932:	f242 7010 	movw	r0, #10000	; 0x2710
 8001936:	f00a f80d 	bl	800b954 <UTI_delayUs>
    l_driveMode = DRV_getMode();
 800193a:	e759      	b.n	80017f0 <main+0x34c>
 800193c:	080105f4 	.word	0x080105f4
 8001940:	20000720 	.word	0x20000720
 8001944:	20000a6c 	.word	0x20000a6c
 8001948:	2000066c 	.word	0x2000066c
 800194c:	200005b8 	.word	0x200005b8
 8001950:	20000504 	.word	0x20000504
 8001954:	2000088c 	.word	0x2000088c
 8001958:	20000878 	.word	0x20000878
 800195c:	0801060c 	.word	0x0801060c
 8001960:	0801063c 	.word	0x0801063c
 8001964:	2000021c 	.word	0x2000021c
 8001968:	20000220 	.word	0x20000220
 800196c:	20000224 	.word	0x20000224
 8001970:	20000228 	.word	0x20000228
 8001974:	2000022c 	.word	0x2000022c

08001978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b096      	sub	sp, #88	; 0x58
 800197c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001982:	2228      	movs	r2, #40	; 0x28
 8001984:	2100      	movs	r1, #0
 8001986:	4618      	mov	r0, r3
 8001988:	f00a f8fa 	bl	800bb80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800198c:	f107 031c 	add.w	r3, r7, #28
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
 80019a6:	60da      	str	r2, [r3, #12]
 80019a8:	611a      	str	r2, [r3, #16]
 80019aa:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80019ac:	230a      	movs	r3, #10
 80019ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019b0:	2301      	movs	r3, #1
 80019b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019b4:	2310      	movs	r3, #16
 80019b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80019b8:	2301      	movs	r3, #1
 80019ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019bc:	2300      	movs	r3, #0
 80019be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019c4:	4618      	mov	r0, r3
 80019c6:	f002 fb81 	bl	80040cc <HAL_RCC_OscConfig>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80019d0:	f000 fce2 	bl	8002398 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019d4:	230f      	movs	r3, #15
 80019d6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80019d8:	2300      	movs	r3, #0
 80019da:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019dc:	2300      	movs	r3, #0
 80019de:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019e0:	2300      	movs	r3, #0
 80019e2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019e8:	f107 031c 	add.w	r3, r7, #28
 80019ec:	2100      	movs	r1, #0
 80019ee:	4618      	mov	r0, r3
 80019f0:	f002 fedc 	bl	80047ac <HAL_RCC_ClockConfig>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <SystemClock_Config+0x86>
  {
    Error_Handler();
 80019fa:	f000 fccd 	bl	8002398 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80019fe:	2303      	movs	r3, #3
 8001a00:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a06:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f003 f90c 	bl	8004c2c <HAL_RCCEx_PeriphCLKConfig>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001a1a:	f000 fcbd 	bl	8002398 <Error_Handler>
  }
}
 8001a1e:	bf00      	nop
 8001a20:	3758      	adds	r7, #88	; 0x58
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
	...

08001a28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a2e:	1d3b      	adds	r3, r7, #4
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a38:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <MX_ADC1_Init+0x74>)
 8001a3a:	4a19      	ldr	r2, [pc, #100]	; (8001aa0 <MX_ADC1_Init+0x78>)
 8001a3c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a3e:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <MX_ADC1_Init+0x74>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a44:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <MX_ADC1_Init+0x74>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a4a:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <MX_ADC1_Init+0x74>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a50:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <MX_ADC1_Init+0x74>)
 8001a52:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001a56:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a58:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <MX_ADC1_Init+0x74>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	; (8001a9c <MX_ADC1_Init+0x74>)
 8001a60:	2201      	movs	r2, #1
 8001a62:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a64:	480d      	ldr	r0, [pc, #52]	; (8001a9c <MX_ADC1_Init+0x74>)
 8001a66:	f001 f9a1 	bl	8002dac <HAL_ADC_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001a70:	f000 fc92 	bl	8002398 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001a74:	2305      	movs	r3, #5
 8001a76:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	4619      	mov	r1, r3
 8001a84:	4805      	ldr	r0, [pc, #20]	; (8001a9c <MX_ADC1_Init+0x74>)
 8001a86:	f001 fb5b 	bl	8003140 <HAL_ADC_ConfigChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001a90:	f000 fc82 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a94:	bf00      	nop
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	200007d4 	.word	0x200007d4
 8001aa0:	40012400 	.word	0x40012400

08001aa4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001aaa:	1d3b      	adds	r3, r7, #4
 8001aac:	2100      	movs	r1, #0
 8001aae:	460a      	mov	r2, r1
 8001ab0:	801a      	strh	r2, [r3, #0]
 8001ab2:	460a      	mov	r2, r1
 8001ab4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001aba:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <MX_RTC_Init+0x8c>)
 8001abc:	4a1d      	ldr	r2, [pc, #116]	; (8001b34 <MX_RTC_Init+0x90>)
 8001abe:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001ac0:	4b1b      	ldr	r3, [pc, #108]	; (8001b30 <MX_RTC_Init+0x8c>)
 8001ac2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8001ac8:	4b19      	ldr	r3, [pc, #100]	; (8001b30 <MX_RTC_Init+0x8c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ace:	4818      	ldr	r0, [pc, #96]	; (8001b30 <MX_RTC_Init+0x8c>)
 8001ad0:	f003 fac8 	bl	8005064 <HAL_RTC_Init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8001ada:	f000 fc5d 	bl	8002398 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	2201      	movs	r2, #1
 8001aee:	4619      	mov	r1, r3
 8001af0:	480f      	ldr	r0, [pc, #60]	; (8001b30 <MX_RTC_Init+0x8c>)
 8001af2:	f003 fb81 	bl	80051f8 <HAL_RTC_SetTime>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8001afc:	f000 fc4c 	bl	8002398 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001b00:	2301      	movs	r3, #1
 8001b02:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001b04:	2301      	movs	r3, #1
 8001b06:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001b10:	463b      	mov	r3, r7
 8001b12:	2201      	movs	r2, #1
 8001b14:	4619      	mov	r1, r3
 8001b16:	4806      	ldr	r0, [pc, #24]	; (8001b30 <MX_RTC_Init+0x8c>)
 8001b18:	f003 fd3a 	bl	8005590 <HAL_RTC_SetDate>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001b22:	f000 fc39 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000878 	.word	0x20000878
 8001b34:	40002800 	.word	0x40002800

08001b38 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b3e:	f107 0308 	add.w	r3, r7, #8
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b54:	4b1e      	ldr	r3, [pc, #120]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001b56:	4a1f      	ldr	r2, [pc, #124]	; (8001bd4 <MX_TIM1_Init+0x9c>)
 8001b58:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 8001b5a:	4b1d      	ldr	r3, [pc, #116]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001b5c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001b60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b62:	4b1b      	ldr	r3, [pc, #108]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8001b68:	4b19      	ldr	r3, [pc, #100]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001b6a:	22f9      	movs	r2, #249	; 0xf9
 8001b6c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6e:	4b18      	ldr	r3, [pc, #96]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b74:	4b16      	ldr	r3, [pc, #88]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b7a:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001b7c:	2280      	movs	r2, #128	; 0x80
 8001b7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b80:	4813      	ldr	r0, [pc, #76]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001b82:	f004 f927 	bl	8005dd4 <HAL_TIM_Base_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001b8c:	f000 fc04 	bl	8002398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b96:	f107 0308 	add.w	r3, r7, #8
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	480c      	ldr	r0, [pc, #48]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001b9e:	f005 fa51 	bl	8007044 <HAL_TIM_ConfigClockSource>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001ba8:	f000 fbf6 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bac:	2300      	movs	r3, #0
 8001bae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bb4:	463b      	mov	r3, r7
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4805      	ldr	r0, [pc, #20]	; (8001bd0 <MX_TIM1_Init+0x98>)
 8001bba:	f006 f99f 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001bc4:	f000 fbe8 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bc8:	bf00      	nop
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20000940 	.word	0x20000940
 8001bd4:	40012c00 	.word	0x40012c00

08001bd8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08c      	sub	sp, #48	; 0x30
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	2224      	movs	r2, #36	; 0x24
 8001be4:	2100      	movs	r1, #0
 8001be6:	4618      	mov	r0, r3
 8001be8:	f009 ffca 	bl	800bb80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bec:	1d3b      	adds	r3, r7, #4
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bf4:	4b21      	ldr	r3, [pc, #132]	; (8001c7c <MX_TIM2_Init+0xa4>)
 8001bf6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bfc:	4b1f      	ldr	r3, [pc, #124]	; (8001c7c <MX_TIM2_Init+0xa4>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c02:	4b1e      	ldr	r3, [pc, #120]	; (8001c7c <MX_TIM2_Init+0xa4>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001c08:	4b1c      	ldr	r3, [pc, #112]	; (8001c7c <MX_TIM2_Init+0xa4>)
 8001c0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c10:	4b1a      	ldr	r3, [pc, #104]	; (8001c7c <MX_TIM2_Init+0xa4>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c16:	4b19      	ldr	r3, [pc, #100]	; (8001c7c <MX_TIM2_Init+0xa4>)
 8001c18:	2280      	movs	r2, #128	; 0x80
 8001c1a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c20:	2300      	movs	r3, #0
 8001c22:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c24:	2301      	movs	r3, #1
 8001c26:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001c2c:	230a      	movs	r3, #10
 8001c2e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c30:	2300      	movs	r3, #0
 8001c32:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c34:	2301      	movs	r3, #1
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001c40:	f107 030c 	add.w	r3, r7, #12
 8001c44:	4619      	mov	r1, r3
 8001c46:	480d      	ldr	r0, [pc, #52]	; (8001c7c <MX_TIM2_Init+0xa4>)
 8001c48:	f004 fcb6 	bl	80065b8 <HAL_TIM_Encoder_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001c52:	f000 fba1 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c56:	2300      	movs	r3, #0
 8001c58:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	4619      	mov	r1, r3
 8001c62:	4806      	ldr	r0, [pc, #24]	; (8001c7c <MX_TIM2_Init+0xa4>)
 8001c64:	f006 f94a 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001c6e:	f000 fb93 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c72:	bf00      	nop
 8001c74:	3730      	adds	r7, #48	; 0x30
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000a6c 	.word	0x20000a6c

08001c80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08c      	sub	sp, #48	; 0x30
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c86:	f107 030c 	add.w	r3, r7, #12
 8001c8a:	2224      	movs	r2, #36	; 0x24
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f009 ff76 	bl	800bb80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c9c:	4b20      	ldr	r3, [pc, #128]	; (8001d20 <MX_TIM3_Init+0xa0>)
 8001c9e:	4a21      	ldr	r2, [pc, #132]	; (8001d24 <MX_TIM3_Init+0xa4>)
 8001ca0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ca2:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <MX_TIM3_Init+0xa0>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca8:	4b1d      	ldr	r3, [pc, #116]	; (8001d20 <MX_TIM3_Init+0xa0>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001cae:	4b1c      	ldr	r3, [pc, #112]	; (8001d20 <MX_TIM3_Init+0xa0>)
 8001cb0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cb4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb6:	4b1a      	ldr	r3, [pc, #104]	; (8001d20 <MX_TIM3_Init+0xa0>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cbc:	4b18      	ldr	r3, [pc, #96]	; (8001d20 <MX_TIM3_Init+0xa0>)
 8001cbe:	2280      	movs	r2, #128	; 0x80
 8001cc0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001cd2:	230a      	movs	r3, #10
 8001cd4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001ce6:	f107 030c 	add.w	r3, r7, #12
 8001cea:	4619      	mov	r1, r3
 8001cec:	480c      	ldr	r0, [pc, #48]	; (8001d20 <MX_TIM3_Init+0xa0>)
 8001cee:	f004 fc63 	bl	80065b8 <HAL_TIM_Encoder_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001cf8:	f000 fb4e 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d00:	2300      	movs	r3, #0
 8001d02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	4619      	mov	r1, r3
 8001d08:	4805      	ldr	r0, [pc, #20]	; (8001d20 <MX_TIM3_Init+0xa0>)
 8001d0a:	f006 f8f7 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001d14:	f000 fb40 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d18:	bf00      	nop
 8001d1a:	3730      	adds	r7, #48	; 0x30
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	20000720 	.word	0x20000720
 8001d24:	40000400 	.word	0x40000400

08001d28 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b08c      	sub	sp, #48	; 0x30
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	2224      	movs	r2, #36	; 0x24
 8001d34:	2100      	movs	r1, #0
 8001d36:	4618      	mov	r0, r3
 8001d38:	f009 ff22 	bl	800bb80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d3c:	1d3b      	adds	r3, r7, #4
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d44:	4b20      	ldr	r3, [pc, #128]	; (8001dc8 <MX_TIM4_Init+0xa0>)
 8001d46:	4a21      	ldr	r2, [pc, #132]	; (8001dcc <MX_TIM4_Init+0xa4>)
 8001d48:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d4a:	4b1f      	ldr	r3, [pc, #124]	; (8001dc8 <MX_TIM4_Init+0xa0>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d50:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <MX_TIM4_Init+0xa0>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d56:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <MX_TIM4_Init+0xa0>)
 8001d58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d5c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d5e:	4b1a      	ldr	r3, [pc, #104]	; (8001dc8 <MX_TIM4_Init+0xa0>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d64:	4b18      	ldr	r3, [pc, #96]	; (8001dc8 <MX_TIM4_Init+0xa0>)
 8001d66:	2280      	movs	r2, #128	; 0x80
 8001d68:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d72:	2301      	movs	r3, #1
 8001d74:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d76:	2300      	movs	r3, #0
 8001d78:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001d7a:	230a      	movs	r3, #10
 8001d7c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d82:	2301      	movs	r3, #1
 8001d84:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d86:	2300      	movs	r3, #0
 8001d88:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001d8e:	f107 030c 	add.w	r3, r7, #12
 8001d92:	4619      	mov	r1, r3
 8001d94:	480c      	ldr	r0, [pc, #48]	; (8001dc8 <MX_TIM4_Init+0xa0>)
 8001d96:	f004 fc0f 	bl	80065b8 <HAL_TIM_Encoder_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001da0:	f000 fafa 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da4:	2300      	movs	r3, #0
 8001da6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da8:	2300      	movs	r3, #0
 8001daa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001dac:	1d3b      	adds	r3, r7, #4
 8001dae:	4619      	mov	r1, r3
 8001db0:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <MX_TIM4_Init+0xa0>)
 8001db2:	f006 f8a3 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001dbc:	f000 faec 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001dc0:	bf00      	nop
 8001dc2:	3730      	adds	r7, #48	; 0x30
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	200005b8 	.word	0x200005b8
 8001dcc:	40000800 	.word	0x40000800

08001dd0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08c      	sub	sp, #48	; 0x30
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	2224      	movs	r2, #36	; 0x24
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f009 fece 	bl	800bb80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de4:	1d3b      	adds	r3, r7, #4
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001dec:	4b20      	ldr	r3, [pc, #128]	; (8001e70 <MX_TIM5_Init+0xa0>)
 8001dee:	4a21      	ldr	r2, [pc, #132]	; (8001e74 <MX_TIM5_Init+0xa4>)
 8001df0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001df2:	4b1f      	ldr	r3, [pc, #124]	; (8001e70 <MX_TIM5_Init+0xa0>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df8:	4b1d      	ldr	r3, [pc, #116]	; (8001e70 <MX_TIM5_Init+0xa0>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001dfe:	4b1c      	ldr	r3, [pc, #112]	; (8001e70 <MX_TIM5_Init+0xa0>)
 8001e00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e04:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e06:	4b1a      	ldr	r3, [pc, #104]	; (8001e70 <MX_TIM5_Init+0xa0>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e0c:	4b18      	ldr	r3, [pc, #96]	; (8001e70 <MX_TIM5_Init+0xa0>)
 8001e0e:	2280      	movs	r2, #128	; 0x80
 8001e10:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e12:	2303      	movs	r3, #3
 8001e14:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e16:	2300      	movs	r3, #0
 8001e18:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001e22:	230a      	movs	r3, #10
 8001e24:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e26:	2300      	movs	r3, #0
 8001e28:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001e36:	f107 030c 	add.w	r3, r7, #12
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	480c      	ldr	r0, [pc, #48]	; (8001e70 <MX_TIM5_Init+0xa0>)
 8001e3e:	f004 fbbb 	bl	80065b8 <HAL_TIM_Encoder_Init>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001e48:	f000 faa6 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e54:	1d3b      	adds	r3, r7, #4
 8001e56:	4619      	mov	r1, r3
 8001e58:	4805      	ldr	r0, [pc, #20]	; (8001e70 <MX_TIM5_Init+0xa0>)
 8001e5a:	f006 f84f 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001e64:	f000 fa98 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001e68:	bf00      	nop
 8001e6a:	3730      	adds	r7, #48	; 0x30
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	2000066c 	.word	0x2000066c
 8001e74:	40000c00 	.word	0x40000c00

08001e78 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e7e:	463b      	mov	r3, r7
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001e86:	4b15      	ldr	r3, [pc, #84]	; (8001edc <MX_TIM6_Init+0x64>)
 8001e88:	4a15      	ldr	r2, [pc, #84]	; (8001ee0 <MX_TIM6_Init+0x68>)
 8001e8a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7;
 8001e8c:	4b13      	ldr	r3, [pc, #76]	; (8001edc <MX_TIM6_Init+0x64>)
 8001e8e:	2207      	movs	r2, #7
 8001e90:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e92:	4b12      	ldr	r3, [pc, #72]	; (8001edc <MX_TIM6_Init+0x64>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001e98:	4b10      	ldr	r3, [pc, #64]	; (8001edc <MX_TIM6_Init+0x64>)
 8001e9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e9e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ea0:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <MX_TIM6_Init+0x64>)
 8001ea2:	2280      	movs	r2, #128	; 0x80
 8001ea4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ea6:	480d      	ldr	r0, [pc, #52]	; (8001edc <MX_TIM6_Init+0x64>)
 8001ea8:	f003 ff94 	bl	8005dd4 <HAL_TIM_Base_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001eb2:	f000 fa71 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ebe:	463b      	mov	r3, r7
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4806      	ldr	r0, [pc, #24]	; (8001edc <MX_TIM6_Init+0x64>)
 8001ec4:	f006 f81a 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001ece:	f000 fa63 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	2000088c 	.word	0x2000088c
 8001ee0:	40001000 	.word	0x40001000

08001ee4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eea:	463b      	mov	r3, r7
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001ef2:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <MX_TIM7_Init+0x64>)
 8001ef4:	4a15      	ldr	r2, [pc, #84]	; (8001f4c <MX_TIM7_Init+0x68>)
 8001ef6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7;
 8001ef8:	4b13      	ldr	r3, [pc, #76]	; (8001f48 <MX_TIM7_Init+0x64>)
 8001efa:	2207      	movs	r2, #7
 8001efc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001efe:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <MX_TIM7_Init+0x64>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001f04:	4b10      	ldr	r3, [pc, #64]	; (8001f48 <MX_TIM7_Init+0x64>)
 8001f06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f0a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f0c:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <MX_TIM7_Init+0x64>)
 8001f0e:	2280      	movs	r2, #128	; 0x80
 8001f10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001f12:	480d      	ldr	r0, [pc, #52]	; (8001f48 <MX_TIM7_Init+0x64>)
 8001f14:	f003 ff5e 	bl	8005dd4 <HAL_TIM_Base_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001f1e:	f000 fa3b 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f22:	2300      	movs	r3, #0
 8001f24:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001f2a:	463b      	mov	r3, r7
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4806      	ldr	r0, [pc, #24]	; (8001f48 <MX_TIM7_Init+0x64>)
 8001f30:	f005 ffe4 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001f3a:	f000 fa2d 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001f3e:	bf00      	nop
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000b20 	.word	0x20000b20
 8001f4c:	40001400 	.word	0x40001400

08001f50 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b096      	sub	sp, #88	; 0x58
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f56:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
 8001f62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f64:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
 8001f7a:	60da      	str	r2, [r3, #12]
 8001f7c:	611a      	str	r2, [r3, #16]
 8001f7e:	615a      	str	r2, [r3, #20]
 8001f80:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	2220      	movs	r2, #32
 8001f86:	2100      	movs	r1, #0
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f009 fdf9 	bl	800bb80 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001f8e:	4b50      	ldr	r3, [pc, #320]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001f90:	4a50      	ldr	r2, [pc, #320]	; (80020d4 <MX_TIM8_Init+0x184>)
 8001f92:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7;
 8001f94:	4b4e      	ldr	r3, [pc, #312]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001f96:	2207      	movs	r2, #7
 8001f98:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9a:	4b4d      	ldr	r3, [pc, #308]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8001fa0:	4b4b      	ldr	r3, [pc, #300]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001fa2:	2264      	movs	r2, #100	; 0x64
 8001fa4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa6:	4b4a      	ldr	r3, [pc, #296]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001fac:	4b48      	ldr	r3, [pc, #288]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001fb2:	4b47      	ldr	r3, [pc, #284]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001fb4:	2280      	movs	r2, #128	; 0x80
 8001fb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001fb8:	4845      	ldr	r0, [pc, #276]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001fba:	f003 ff0b 	bl	8005dd4 <HAL_TIM_Base_Init>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8001fc4:	f000 f9e8 	bl	8002398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fcc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001fce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	483e      	ldr	r0, [pc, #248]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001fd6:	f005 f835 	bl	8007044 <HAL_TIM_ConfigClockSource>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001fe0:	f000 f9da 	bl	8002398 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001fe4:	483a      	ldr	r0, [pc, #232]	; (80020d0 <MX_TIM8_Init+0x180>)
 8001fe6:	f004 f8e3 	bl	80061b0 <HAL_TIM_PWM_Init>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001ff0:	f000 f9d2 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001ffc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002000:	4619      	mov	r1, r3
 8002002:	4833      	ldr	r0, [pc, #204]	; (80020d0 <MX_TIM8_Init+0x180>)
 8002004:	f005 ff7a 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800200e:	f000 f9c3 	bl	8002398 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002012:	2360      	movs	r3, #96	; 0x60
 8002014:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002016:	2300      	movs	r3, #0
 8002018:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800201a:	2300      	movs	r3, #0
 800201c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800201e:	2300      	movs	r3, #0
 8002020:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002022:	2300      	movs	r3, #0
 8002024:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002026:	2300      	movs	r3, #0
 8002028:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800202a:	2300      	movs	r3, #0
 800202c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800202e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002032:	2200      	movs	r2, #0
 8002034:	4619      	mov	r1, r3
 8002036:	4826      	ldr	r0, [pc, #152]	; (80020d0 <MX_TIM8_Init+0x180>)
 8002038:	f004 fe66 	bl	8006d08 <HAL_TIM_PWM_ConfigChannel>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8002042:	f000 f9a9 	bl	8002398 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002046:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800204a:	2204      	movs	r2, #4
 800204c:	4619      	mov	r1, r3
 800204e:	4820      	ldr	r0, [pc, #128]	; (80020d0 <MX_TIM8_Init+0x180>)
 8002050:	f004 fe5a 	bl	8006d08 <HAL_TIM_PWM_ConfigChannel>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 800205a:	f000 f99d 	bl	8002398 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800205e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002062:	2208      	movs	r2, #8
 8002064:	4619      	mov	r1, r3
 8002066:	481a      	ldr	r0, [pc, #104]	; (80020d0 <MX_TIM8_Init+0x180>)
 8002068:	f004 fe4e 	bl	8006d08 <HAL_TIM_PWM_ConfigChannel>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8002072:	f000 f991 	bl	8002398 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800207a:	220c      	movs	r2, #12
 800207c:	4619      	mov	r1, r3
 800207e:	4814      	ldr	r0, [pc, #80]	; (80020d0 <MX_TIM8_Init+0x180>)
 8002080:	f004 fe42 	bl	8006d08 <HAL_TIM_PWM_ConfigChannel>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 800208a:	f000 f985 	bl	8002398 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800208e:	2300      	movs	r3, #0
 8002090:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002092:	2300      	movs	r3, #0
 8002094:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800209e:	2300      	movs	r3, #0
 80020a0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020a6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80020ac:	1d3b      	adds	r3, r7, #4
 80020ae:	4619      	mov	r1, r3
 80020b0:	4807      	ldr	r0, [pc, #28]	; (80020d0 <MX_TIM8_Init+0x180>)
 80020b2:	f005 fff3 	bl	800809c <HAL_TIMEx_ConfigBreakDeadTime>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 80020bc:	f000 f96c 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80020c0:	4803      	ldr	r0, [pc, #12]	; (80020d0 <MX_TIM8_Init+0x180>)
 80020c2:	f000 fb8b 	bl	80027dc <HAL_TIM_MspPostInit>

}
 80020c6:	bf00      	nop
 80020c8:	3758      	adds	r7, #88	; 0x58
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000504 	.word	0x20000504
 80020d4:	40013400 	.word	0x40013400

080020d8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80020dc:	4b11      	ldr	r3, [pc, #68]	; (8002124 <MX_UART4_Init+0x4c>)
 80020de:	4a12      	ldr	r2, [pc, #72]	; (8002128 <MX_UART4_Init+0x50>)
 80020e0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80020e2:	4b10      	ldr	r3, [pc, #64]	; (8002124 <MX_UART4_Init+0x4c>)
 80020e4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80020e8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80020ea:	4b0e      	ldr	r3, [pc, #56]	; (8002124 <MX_UART4_Init+0x4c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80020f0:	4b0c      	ldr	r3, [pc, #48]	; (8002124 <MX_UART4_Init+0x4c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80020f6:	4b0b      	ldr	r3, [pc, #44]	; (8002124 <MX_UART4_Init+0x4c>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80020fc:	4b09      	ldr	r3, [pc, #36]	; (8002124 <MX_UART4_Init+0x4c>)
 80020fe:	220c      	movs	r2, #12
 8002100:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <MX_UART4_Init+0x4c>)
 8002104:	2200      	movs	r2, #0
 8002106:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002108:	4b06      	ldr	r3, [pc, #24]	; (8002124 <MX_UART4_Init+0x4c>)
 800210a:	2200      	movs	r2, #0
 800210c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800210e:	4805      	ldr	r0, [pc, #20]	; (8002124 <MX_UART4_Init+0x4c>)
 8002110:	f006 f8ac 	bl	800826c <HAL_UART_Init>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800211a:	f000 f93d 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	200009f8 	.word	0x200009f8
 8002128:	40004c00 	.word	0x40004c00

0800212c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002130:	4b11      	ldr	r3, [pc, #68]	; (8002178 <MX_USART1_UART_Init+0x4c>)
 8002132:	4a12      	ldr	r2, [pc, #72]	; (800217c <MX_USART1_UART_Init+0x50>)
 8002134:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002136:	4b10      	ldr	r3, [pc, #64]	; (8002178 <MX_USART1_UART_Init+0x4c>)
 8002138:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800213c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800213e:	4b0e      	ldr	r3, [pc, #56]	; (8002178 <MX_USART1_UART_Init+0x4c>)
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002144:	4b0c      	ldr	r3, [pc, #48]	; (8002178 <MX_USART1_UART_Init+0x4c>)
 8002146:	2200      	movs	r2, #0
 8002148:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800214a:	4b0b      	ldr	r3, [pc, #44]	; (8002178 <MX_USART1_UART_Init+0x4c>)
 800214c:	2200      	movs	r2, #0
 800214e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002150:	4b09      	ldr	r3, [pc, #36]	; (8002178 <MX_USART1_UART_Init+0x4c>)
 8002152:	220c      	movs	r2, #12
 8002154:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002156:	4b08      	ldr	r3, [pc, #32]	; (8002178 <MX_USART1_UART_Init+0x4c>)
 8002158:	2200      	movs	r2, #0
 800215a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800215c:	4b06      	ldr	r3, [pc, #24]	; (8002178 <MX_USART1_UART_Init+0x4c>)
 800215e:	2200      	movs	r2, #0
 8002160:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002162:	4805      	ldr	r0, [pc, #20]	; (8002178 <MX_USART1_UART_Init+0x4c>)
 8002164:	f006 f882 	bl	800826c <HAL_UART_Init>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800216e:	f000 f913 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000804 	.word	0x20000804
 800217c:	40013800 	.word	0x40013800

08002180 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b088      	sub	sp, #32
 8002184:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002186:	f107 0310 	add.w	r3, r7, #16
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002194:	4b4e      	ldr	r3, [pc, #312]	; (80022d0 <MX_GPIO_Init+0x150>)
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	4a4d      	ldr	r2, [pc, #308]	; (80022d0 <MX_GPIO_Init+0x150>)
 800219a:	f043 0310 	orr.w	r3, r3, #16
 800219e:	6193      	str	r3, [r2, #24]
 80021a0:	4b4b      	ldr	r3, [pc, #300]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	f003 0310 	and.w	r3, r3, #16
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ac:	4b48      	ldr	r3, [pc, #288]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	4a47      	ldr	r2, [pc, #284]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021b2:	f043 0304 	orr.w	r3, r3, #4
 80021b6:	6193      	str	r3, [r2, #24]
 80021b8:	4b45      	ldr	r3, [pc, #276]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c4:	4b42      	ldr	r3, [pc, #264]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	4a41      	ldr	r2, [pc, #260]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021ca:	f043 0308 	orr.w	r3, r3, #8
 80021ce:	6193      	str	r3, [r2, #24]
 80021d0:	4b3f      	ldr	r3, [pc, #252]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	f003 0308 	and.w	r3, r3, #8
 80021d8:	607b      	str	r3, [r7, #4]
 80021da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021dc:	4b3c      	ldr	r3, [pc, #240]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	4a3b      	ldr	r2, [pc, #236]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021e2:	f043 0320 	orr.w	r3, r3, #32
 80021e6:	6193      	str	r3, [r2, #24]
 80021e8:	4b39      	ldr	r3, [pc, #228]	; (80022d0 <MX_GPIO_Init+0x150>)
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	f003 0320 	and.w	r3, r3, #32
 80021f0:	603b      	str	r3, [r7, #0]
 80021f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_REAR_LEFT_OUT_1_Pin
 80021f4:	2200      	movs	r2, #0
 80021f6:	f243 013a 	movw	r1, #12346	; 0x303a
 80021fa:	4836      	ldr	r0, [pc, #216]	; (80022d4 <MX_GPIO_Init+0x154>)
 80021fc:	f001 ff00 	bl	8004000 <HAL_GPIO_WritePin>
                          |MOTOR_REAR_LEFT_OUT_2_Pin|MOTOR_FRONT_RIGHT_OUT_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUETOOTH_SPI_CLK_GPIO_Port, BLUETOOTH_SPI_CLK_Pin, GPIO_PIN_RESET);
 8002200:	2200      	movs	r2, #0
 8002202:	2110      	movs	r1, #16
 8002204:	4834      	ldr	r0, [pc, #208]	; (80022d8 <MX_GPIO_Init+0x158>)
 8002206:	f001 fefb 	bl	8004000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_REAR_RIGHT_OUT_1_Pin|MOTOR_REAR_RIGHT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_1_Pin, GPIO_PIN_RESET);
 800220a:	2200      	movs	r2, #0
 800220c:	2133      	movs	r1, #51	; 0x33
 800220e:	4833      	ldr	r0, [pc, #204]	; (80022dc <MX_GPIO_Init+0x15c>)
 8002210:	f001 fef6 	bl	8004000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_FRONT_RIGHT_OUT_1_GPIO_Port, MOTOR_FRONT_RIGHT_OUT_1_Pin, GPIO_PIN_RESET);
 8002214:	2200      	movs	r2, #0
 8002216:	2104      	movs	r1, #4
 8002218:	4831      	ldr	r0, [pc, #196]	; (80022e0 <MX_GPIO_Init+0x160>)
 800221a:	f001 fef1 	bl	8004000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 800221e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002222:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002224:	2301      	movs	r3, #1
 8002226:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222c:	2302      	movs	r3, #2
 800222e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 8002230:	f107 0310 	add.w	r3, r7, #16
 8002234:	4619      	mov	r1, r3
 8002236:	4827      	ldr	r0, [pc, #156]	; (80022d4 <MX_GPIO_Init+0x154>)
 8002238:	f001 fc28 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_RESET_Pin BLUETOOTH_SPI_DAT_Pin */
  GPIO_InitStruct.Pin = SW_RESET_Pin|BLUETOOTH_SPI_DAT_Pin;
 800223c:	2305      	movs	r3, #5
 800223e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002248:	f107 0310 	add.w	r3, r7, #16
 800224c:	4619      	mov	r1, r3
 800224e:	4821      	ldr	r0, [pc, #132]	; (80022d4 <MX_GPIO_Init+0x154>)
 8002250:	f001 fc1c 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : BLUETOOTH_SPI_CMD_Pin BLUETOOTH_SPI_CS_Pin MOTOR_REAR_LEFT_OUT_1_Pin MOTOR_REAR_LEFT_OUT_2_Pin
                           MOTOR_FRONT_RIGHT_OUT_2_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_REAR_LEFT_OUT_1_Pin|MOTOR_REAR_LEFT_OUT_2_Pin
 8002254:	f241 033a 	movw	r3, #4154	; 0x103a
 8002258:	613b      	str	r3, [r7, #16]
                          |MOTOR_FRONT_RIGHT_OUT_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225a:	2301      	movs	r3, #1
 800225c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002262:	2303      	movs	r3, #3
 8002264:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002266:	f107 0310 	add.w	r3, r7, #16
 800226a:	4619      	mov	r1, r3
 800226c:	4819      	ldr	r0, [pc, #100]	; (80022d4 <MX_GPIO_Init+0x154>)
 800226e:	f001 fc0d 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUETOOTH_SPI_CLK_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CLK_Pin;
 8002272:	2310      	movs	r3, #16
 8002274:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002276:	2301      	movs	r3, #1
 8002278:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800227e:	2303      	movs	r3, #3
 8002280:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUETOOTH_SPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8002282:	f107 0310 	add.w	r3, r7, #16
 8002286:	4619      	mov	r1, r3
 8002288:	4813      	ldr	r0, [pc, #76]	; (80022d8 <MX_GPIO_Init+0x158>)
 800228a:	f001 fbff 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_REAR_RIGHT_OUT_1_Pin MOTOR_REAR_RIGHT_OUT_2_Pin MOTOR_FRONT_LEFT_OUT_2_Pin MOTOR_FRONT_LEFT_OUT_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_REAR_RIGHT_OUT_1_Pin|MOTOR_REAR_RIGHT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_1_Pin;
 800228e:	2333      	movs	r3, #51	; 0x33
 8002290:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002292:	2301      	movs	r3, #1
 8002294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800229a:	2303      	movs	r3, #3
 800229c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800229e:	f107 0310 	add.w	r3, r7, #16
 80022a2:	4619      	mov	r1, r3
 80022a4:	480d      	ldr	r0, [pc, #52]	; (80022dc <MX_GPIO_Init+0x15c>)
 80022a6:	f001 fbf1 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_FRONT_RIGHT_OUT_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_FRONT_RIGHT_OUT_1_Pin;
 80022aa:	2304      	movs	r3, #4
 80022ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ae:	2301      	movs	r3, #1
 80022b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022b6:	2303      	movs	r3, #3
 80022b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MOTOR_FRONT_RIGHT_OUT_1_GPIO_Port, &GPIO_InitStruct);
 80022ba:	f107 0310 	add.w	r3, r7, #16
 80022be:	4619      	mov	r1, r3
 80022c0:	4807      	ldr	r0, [pc, #28]	; (80022e0 <MX_GPIO_Init+0x160>)
 80022c2:	f001 fbe3 	bl	8003a8c <HAL_GPIO_Init>

}
 80022c6:	bf00      	nop
 80022c8:	3720      	adds	r7, #32
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40011000 	.word	0x40011000
 80022d8:	40010800 	.word	0x40010800
 80022dc:	40010c00 	.word	0x40010c00
 80022e0:	40011400 	.word	0x40011400

080022e4 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  if ((htim == &htim2) || (htim == &htim3) || (htim == &htim4) || (htim == &htim5))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a0b      	ldr	r2, [pc, #44]	; (800231c <HAL_TIM_IC_CaptureCallback+0x38>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d00b      	beq.n	800230c <HAL_TIM_IC_CaptureCallback+0x28>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a0a      	ldr	r2, [pc, #40]	; (8002320 <HAL_TIM_IC_CaptureCallback+0x3c>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d007      	beq.n	800230c <HAL_TIM_IC_CaptureCallback+0x28>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a09      	ldr	r2, [pc, #36]	; (8002324 <HAL_TIM_IC_CaptureCallback+0x40>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d003      	beq.n	800230c <HAL_TIM_IC_CaptureCallback+0x28>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a08      	ldr	r2, [pc, #32]	; (8002328 <HAL_TIM_IC_CaptureCallback+0x44>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d103      	bne.n	8002314 <HAL_TIM_IC_CaptureCallback+0x30>
  {
    DRV_updateEncoder(htim);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f007 fa3b 	bl	8009788 <DRV_updateEncoder>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8002312:	bf00      	nop
 8002314:	bf00      	nop
}
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	20000a6c 	.word	0x20000a6c
 8002320:	20000720 	.word	0x20000720
 8002324:	200005b8 	.word	0x200005b8
 8002328:	2000066c 	.word	0x2000066c

0800232c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check the handle of the timer triggering this callback and update LED */
  if (htim == &htim1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a05      	ldr	r2, [pc, #20]	; (800234c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d102      	bne.n	8002342 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    LED_update();
 800233c:	f008 fcba 	bl	800acb4 <LED_update>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8002340:	bf00      	nop
 8002342:	bf00      	nop
}
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000940 	.word	0x20000940

08002350 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Nothing to do */
  return;
 8002358:	bf00      	nop
}
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	bc80      	pop	{r7}
 8002360:	4770      	bx	lr
	...

08002364 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Check the handle of the UART triggering this callback and actually receive date */
  if (huart == &huart1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a08      	ldr	r2, [pc, #32]	; (8002390 <HAL_UART_RxCpltCallback+0x2c>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d102      	bne.n	800237a <HAL_UART_RxCpltCallback+0x16>
  {
    CON_receiveData();
 8002374:	f007 f888 	bl	8009488 <CON_receiveData>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8002378:	e006      	b.n	8002388 <HAL_UART_RxCpltCallback+0x24>
  else if (huart == &huart4)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a05      	ldr	r2, [pc, #20]	; (8002394 <HAL_UART_RxCpltCallback+0x30>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d102      	bne.n	8002388 <HAL_UART_RxCpltCallback+0x24>
    MAS_receiveData();
 8002382:	f008 fe2d 	bl	800afe0 <MAS_receiveData>
  return;
 8002386:	bf00      	nop
 8002388:	bf00      	nop
}
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000804 	.word	0x20000804
 8002394:	200009f8 	.word	0x200009f8

08002398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800239c:	b672      	cpsid	i
}
 800239e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  LOG_error("Error_Handler() triggered");
 80023a0:	4902      	ldr	r1, [pc, #8]	; (80023ac <Error_Handler+0x14>)
 80023a2:	2003      	movs	r0, #3
 80023a4:	f008 fd5e 	bl	800ae64 <LOG_log>

  while (1)
 80023a8:	e7fe      	b.n	80023a8 <Error_Handler+0x10>
 80023aa:	bf00      	nop
 80023ac:	0801066c 	.word	0x0801066c

080023b0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
     LOG_error("Wrong parameters: %s@%d", file, line);
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	4904      	ldr	r1, [pc, #16]	; (80023d0 <assert_failed+0x20>)
 80023c0:	2003      	movs	r0, #3
 80023c2:	f008 fd4f 	bl	800ae64 <LOG_log>

    return;
 80023c6:	bf00      	nop
  /* USER CODE END 6 */
}
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	08010688 	.word	0x08010688

080023d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023da:	4b15      	ldr	r3, [pc, #84]	; (8002430 <HAL_MspInit+0x5c>)
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	4a14      	ldr	r2, [pc, #80]	; (8002430 <HAL_MspInit+0x5c>)
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	6193      	str	r3, [r2, #24]
 80023e6:	4b12      	ldr	r3, [pc, #72]	; (8002430 <HAL_MspInit+0x5c>)
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	60bb      	str	r3, [r7, #8]
 80023f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023f2:	4b0f      	ldr	r3, [pc, #60]	; (8002430 <HAL_MspInit+0x5c>)
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	4a0e      	ldr	r2, [pc, #56]	; (8002430 <HAL_MspInit+0x5c>)
 80023f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023fc:	61d3      	str	r3, [r2, #28]
 80023fe:	4b0c      	ldr	r3, [pc, #48]	; (8002430 <HAL_MspInit+0x5c>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002406:	607b      	str	r3, [r7, #4]
 8002408:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800240a:	4b0a      	ldr	r3, [pc, #40]	; (8002434 <HAL_MspInit+0x60>)
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	4a04      	ldr	r2, [pc, #16]	; (8002434 <HAL_MspInit+0x60>)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002426:	bf00      	nop
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr
 8002430:	40021000 	.word	0x40021000
 8002434:	40010000 	.word	0x40010000

08002438 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002440:	f107 0310 	add.w	r3, r7, #16
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a14      	ldr	r2, [pc, #80]	; (80024a4 <HAL_ADC_MspInit+0x6c>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d121      	bne.n	800249c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002458:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <HAL_ADC_MspInit+0x70>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	4a12      	ldr	r2, [pc, #72]	; (80024a8 <HAL_ADC_MspInit+0x70>)
 800245e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002462:	6193      	str	r3, [r2, #24]
 8002464:	4b10      	ldr	r3, [pc, #64]	; (80024a8 <HAL_ADC_MspInit+0x70>)
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002470:	4b0d      	ldr	r3, [pc, #52]	; (80024a8 <HAL_ADC_MspInit+0x70>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	4a0c      	ldr	r2, [pc, #48]	; (80024a8 <HAL_ADC_MspInit+0x70>)
 8002476:	f043 0304 	orr.w	r3, r3, #4
 800247a:	6193      	str	r3, [r2, #24]
 800247c:	4b0a      	ldr	r3, [pc, #40]	; (80024a8 <HAL_ADC_MspInit+0x70>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = BATTERY_ADC_Pin;
 8002488:	2320      	movs	r3, #32
 800248a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800248c:	2303      	movs	r3, #3
 800248e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_ADC_GPIO_Port, &GPIO_InitStruct);
 8002490:	f107 0310 	add.w	r3, r7, #16
 8002494:	4619      	mov	r1, r3
 8002496:	4805      	ldr	r0, [pc, #20]	; (80024ac <HAL_ADC_MspInit+0x74>)
 8002498:	f001 faf8 	bl	8003a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800249c:	bf00      	nop
 800249e:	3720      	adds	r7, #32
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40012400 	.word	0x40012400
 80024a8:	40021000 	.word	0x40021000
 80024ac:	40010800 	.word	0x40010800

080024b0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a0b      	ldr	r2, [pc, #44]	; (80024ec <HAL_RTC_MspInit+0x3c>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d110      	bne.n	80024e4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80024c2:	f001 fdf7 	bl	80040b4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80024c6:	4b0a      	ldr	r3, [pc, #40]	; (80024f0 <HAL_RTC_MspInit+0x40>)
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	4a09      	ldr	r2, [pc, #36]	; (80024f0 <HAL_RTC_MspInit+0x40>)
 80024cc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80024d0:	61d3      	str	r3, [r2, #28]
 80024d2:	4b07      	ldr	r3, [pc, #28]	; (80024f0 <HAL_RTC_MspInit+0x40>)
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80024de:	4b05      	ldr	r3, [pc, #20]	; (80024f4 <HAL_RTC_MspInit+0x44>)
 80024e0:	2201      	movs	r2, #1
 80024e2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80024e4:	bf00      	nop
 80024e6:	3710      	adds	r7, #16
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	40002800 	.word	0x40002800
 80024f0:	40021000 	.word	0x40021000
 80024f4:	4242043c 	.word	0x4242043c

080024f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a28      	ldr	r2, [pc, #160]	; (80025a8 <HAL_TIM_Base_MspInit+0xb0>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d114      	bne.n	8002534 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800250a:	4b28      	ldr	r3, [pc, #160]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	4a27      	ldr	r2, [pc, #156]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 8002510:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002514:	6193      	str	r3, [r2, #24]
 8002516:	4b25      	ldr	r3, [pc, #148]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800251e:	617b      	str	r3, [r7, #20]
 8002520:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 6, 0);
 8002522:	2200      	movs	r2, #0
 8002524:	2106      	movs	r1, #6
 8002526:	2019      	movs	r0, #25
 8002528:	f001 f91a 	bl	8003760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800252c:	2019      	movs	r0, #25
 800252e:	f001 f943 	bl	80037b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002532:	e034      	b.n	800259e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM6)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a1d      	ldr	r2, [pc, #116]	; (80025b0 <HAL_TIM_Base_MspInit+0xb8>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d10c      	bne.n	8002558 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800253e:	4b1b      	ldr	r3, [pc, #108]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	4a1a      	ldr	r2, [pc, #104]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 8002544:	f043 0310 	orr.w	r3, r3, #16
 8002548:	61d3      	str	r3, [r2, #28]
 800254a:	4b18      	ldr	r3, [pc, #96]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	f003 0310 	and.w	r3, r3, #16
 8002552:	613b      	str	r3, [r7, #16]
 8002554:	693b      	ldr	r3, [r7, #16]
}
 8002556:	e022      	b.n	800259e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM7)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a15      	ldr	r2, [pc, #84]	; (80025b4 <HAL_TIM_Base_MspInit+0xbc>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d10c      	bne.n	800257c <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002562:	4b12      	ldr	r3, [pc, #72]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	4a11      	ldr	r2, [pc, #68]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 8002568:	f043 0320 	orr.w	r3, r3, #32
 800256c:	61d3      	str	r3, [r2, #28]
 800256e:	4b0f      	ldr	r3, [pc, #60]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	f003 0320 	and.w	r3, r3, #32
 8002576:	60fb      	str	r3, [r7, #12]
 8002578:	68fb      	ldr	r3, [r7, #12]
}
 800257a:	e010      	b.n	800259e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM8)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a0d      	ldr	r2, [pc, #52]	; (80025b8 <HAL_TIM_Base_MspInit+0xc0>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d10b      	bne.n	800259e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 8002588:	699b      	ldr	r3, [r3, #24]
 800258a:	4a08      	ldr	r2, [pc, #32]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 800258c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002590:	6193      	str	r3, [r2, #24]
 8002592:	4b06      	ldr	r3, [pc, #24]	; (80025ac <HAL_TIM_Base_MspInit+0xb4>)
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]
}
 800259e:	bf00      	nop
 80025a0:	3718      	adds	r7, #24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40012c00 	.word	0x40012c00
 80025ac:	40021000 	.word	0x40021000
 80025b0:	40001000 	.word	0x40001000
 80025b4:	40001400 	.word	0x40001400
 80025b8:	40013400 	.word	0x40013400

080025bc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b090      	sub	sp, #64	; 0x40
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025da:	d157      	bne.n	800268c <HAL_TIM_Encoder_MspInit+0xd0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025dc:	4b78      	ldr	r3, [pc, #480]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80025de:	69db      	ldr	r3, [r3, #28]
 80025e0:	4a77      	ldr	r2, [pc, #476]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	61d3      	str	r3, [r2, #28]
 80025e8:	4b75      	ldr	r3, [pc, #468]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80025ea:	69db      	ldr	r3, [r3, #28]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80025f2:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f4:	4b72      	ldr	r3, [pc, #456]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	4a71      	ldr	r2, [pc, #452]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80025fa:	f043 0304 	orr.w	r3, r3, #4
 80025fe:	6193      	str	r3, [r2, #24]
 8002600:	4b6f      	ldr	r3, [pc, #444]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f003 0304 	and.w	r3, r3, #4
 8002608:	627b      	str	r3, [r7, #36]	; 0x24
 800260a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260c:	4b6c      	ldr	r3, [pc, #432]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a6b      	ldr	r2, [pc, #428]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002612:	f043 0308 	orr.w	r3, r3, #8
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b69      	ldr	r3, [pc, #420]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f003 0308 	and.w	r3, r3, #8
 8002620:	623b      	str	r3, [r7, #32]
 8002622:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_FRONT_RIGHT_IN_1_Pin;
 8002624:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002628:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800262a:	2300      	movs	r3, #0
 800262c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENCODER_FRONT_RIGHT_IN_1_GPIO_Port, &GPIO_InitStruct);
 8002632:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002636:	4619      	mov	r1, r3
 8002638:	4862      	ldr	r0, [pc, #392]	; (80027c4 <HAL_TIM_Encoder_MspInit+0x208>)
 800263a:	f001 fa27 	bl	8003a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_FRONT_RIGHT_IN_2_Pin;
 800263e:	2308      	movs	r3, #8
 8002640:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002642:	2300      	movs	r3, #0
 8002644:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENCODER_FRONT_RIGHT_IN_2_GPIO_Port, &GPIO_InitStruct);
 800264a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800264e:	4619      	mov	r1, r3
 8002650:	485d      	ldr	r0, [pc, #372]	; (80027c8 <HAL_TIM_Encoder_MspInit+0x20c>)
 8002652:	f001 fa1b 	bl	8003a8c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002656:	4b5d      	ldr	r3, [pc, #372]	; (80027cc <HAL_TIM_Encoder_MspInit+0x210>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800265c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800265e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002662:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002666:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800266a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800266c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800266e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002672:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002674:	4a55      	ldr	r2, [pc, #340]	; (80027cc <HAL_TIM_Encoder_MspInit+0x210>)
 8002676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002678:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2104      	movs	r1, #4
 800267e:	201c      	movs	r0, #28
 8002680:	f001 f86e 	bl	8003760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002684:	201c      	movs	r0, #28
 8002686:	f001 f897 	bl	80037b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800268a:	e094      	b.n	80027b6 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM3)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a4f      	ldr	r2, [pc, #316]	; (80027d0 <HAL_TIM_Encoder_MspInit+0x214>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d12c      	bne.n	80026f0 <HAL_TIM_Encoder_MspInit+0x134>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002696:	4b4a      	ldr	r3, [pc, #296]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	4a49      	ldr	r2, [pc, #292]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 800269c:	f043 0302 	orr.w	r3, r3, #2
 80026a0:	61d3      	str	r3, [r2, #28]
 80026a2:	4b47      	ldr	r3, [pc, #284]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80026a4:	69db      	ldr	r3, [r3, #28]
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	61fb      	str	r3, [r7, #28]
 80026ac:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	4b44      	ldr	r3, [pc, #272]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	4a43      	ldr	r2, [pc, #268]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80026b4:	f043 0304 	orr.w	r3, r3, #4
 80026b8:	6193      	str	r3, [r2, #24]
 80026ba:	4b41      	ldr	r3, [pc, #260]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80026bc:	699b      	ldr	r3, [r3, #24]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	61bb      	str	r3, [r7, #24]
 80026c4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENCODER_FRONT_LEFT_IN_1_Pin|ENCODER_FRONT_LEFT_IN_2_Pin;
 80026c6:	23c0      	movs	r3, #192	; 0xc0
 80026c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ca:	2300      	movs	r3, #0
 80026cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026d6:	4619      	mov	r1, r3
 80026d8:	483a      	ldr	r0, [pc, #232]	; (80027c4 <HAL_TIM_Encoder_MspInit+0x208>)
 80026da:	f001 f9d7 	bl	8003a8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 4, 0);
 80026de:	2200      	movs	r2, #0
 80026e0:	2104      	movs	r1, #4
 80026e2:	201d      	movs	r0, #29
 80026e4:	f001 f83c 	bl	8003760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80026e8:	201d      	movs	r0, #29
 80026ea:	f001 f865 	bl	80037b8 <HAL_NVIC_EnableIRQ>
}
 80026ee:	e062      	b.n	80027b6 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM4)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a37      	ldr	r2, [pc, #220]	; (80027d4 <HAL_TIM_Encoder_MspInit+0x218>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d12c      	bne.n	8002754 <HAL_TIM_Encoder_MspInit+0x198>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026fa:	4b31      	ldr	r3, [pc, #196]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	4a30      	ldr	r2, [pc, #192]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002700:	f043 0304 	orr.w	r3, r3, #4
 8002704:	61d3      	str	r3, [r2, #28]
 8002706:	4b2e      	ldr	r3, [pc, #184]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	f003 0304 	and.w	r3, r3, #4
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002712:	4b2b      	ldr	r3, [pc, #172]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	4a2a      	ldr	r2, [pc, #168]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002718:	f043 0308 	orr.w	r3, r3, #8
 800271c:	6193      	str	r3, [r2, #24]
 800271e:	4b28      	ldr	r3, [pc, #160]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	f003 0308 	and.w	r3, r3, #8
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENCODER_REAR_LEFT_IN_1_Pin|ENCODER_REAR_LEFT_IN_2_Pin;
 800272a:	23c0      	movs	r3, #192	; 0xc0
 800272c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800272e:	2300      	movs	r3, #0
 8002730:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002736:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800273a:	4619      	mov	r1, r3
 800273c:	4822      	ldr	r0, [pc, #136]	; (80027c8 <HAL_TIM_Encoder_MspInit+0x20c>)
 800273e:	f001 f9a5 	bl	8003a8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	2104      	movs	r1, #4
 8002746:	201e      	movs	r0, #30
 8002748:	f001 f80a 	bl	8003760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800274c:	201e      	movs	r0, #30
 800274e:	f001 f833 	bl	80037b8 <HAL_NVIC_EnableIRQ>
}
 8002752:	e030      	b.n	80027b6 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM5)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a1f      	ldr	r2, [pc, #124]	; (80027d8 <HAL_TIM_Encoder_MspInit+0x21c>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d12b      	bne.n	80027b6 <HAL_TIM_Encoder_MspInit+0x1fa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800275e:	4b18      	ldr	r3, [pc, #96]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	4a17      	ldr	r2, [pc, #92]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002764:	f043 0308 	orr.w	r3, r3, #8
 8002768:	61d3      	str	r3, [r2, #28]
 800276a:	4b15      	ldr	r3, [pc, #84]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	f003 0308 	and.w	r3, r3, #8
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002776:	4b12      	ldr	r3, [pc, #72]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	4a11      	ldr	r2, [pc, #68]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 800277c:	f043 0304 	orr.w	r3, r3, #4
 8002780:	6193      	str	r3, [r2, #24]
 8002782:	4b0f      	ldr	r3, [pc, #60]	; (80027c0 <HAL_TIM_Encoder_MspInit+0x204>)
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	f003 0304 	and.w	r3, r3, #4
 800278a:	60bb      	str	r3, [r7, #8]
 800278c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_REAR_RIGHT_IN_1_Pin|ENCODER_REAR_RIGHT_IN_2_Pin;
 800278e:	2303      	movs	r3, #3
 8002790:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002792:	2300      	movs	r3, #0
 8002794:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800279e:	4619      	mov	r1, r3
 80027a0:	4808      	ldr	r0, [pc, #32]	; (80027c4 <HAL_TIM_Encoder_MspInit+0x208>)
 80027a2:	f001 f973 	bl	8003a8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 4, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2104      	movs	r1, #4
 80027aa:	2032      	movs	r0, #50	; 0x32
 80027ac:	f000 ffd8 	bl	8003760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80027b0:	2032      	movs	r0, #50	; 0x32
 80027b2:	f001 f801 	bl	80037b8 <HAL_NVIC_EnableIRQ>
}
 80027b6:	bf00      	nop
 80027b8:	3740      	adds	r7, #64	; 0x40
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000
 80027c4:	40010800 	.word	0x40010800
 80027c8:	40010c00 	.word	0x40010c00
 80027cc:	40010000 	.word	0x40010000
 80027d0:	40000400 	.word	0x40000400
 80027d4:	40000800 	.word	0x40000800
 80027d8:	40000c00 	.word	0x40000c00

080027dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	f107 0310 	add.w	r3, r7, #16
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a10      	ldr	r2, [pc, #64]	; (8002838 <HAL_TIM_MspPostInit+0x5c>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d118      	bne.n	800282e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027fc:	4b0f      	ldr	r3, [pc, #60]	; (800283c <HAL_TIM_MspPostInit+0x60>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	4a0e      	ldr	r2, [pc, #56]	; (800283c <HAL_TIM_MspPostInit+0x60>)
 8002802:	f043 0310 	orr.w	r3, r3, #16
 8002806:	6193      	str	r3, [r2, #24]
 8002808:	4b0c      	ldr	r3, [pc, #48]	; (800283c <HAL_TIM_MspPostInit+0x60>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	f003 0310 	and.w	r3, r3, #16
 8002810:	60fb      	str	r3, [r7, #12]
 8002812:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_REAR_RIGHT_PWM_Pin|MOTOR_REAR_LEFT_PWM_Pin|MOTOR_FRONT_RIGHT_PWM_Pin|MOTOR_FRONT_LEFT_PWM_Pin;
 8002814:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002818:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281a:	2302      	movs	r3, #2
 800281c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800281e:	2303      	movs	r3, #3
 8002820:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002822:	f107 0310 	add.w	r3, r7, #16
 8002826:	4619      	mov	r1, r3
 8002828:	4805      	ldr	r0, [pc, #20]	; (8002840 <HAL_TIM_MspPostInit+0x64>)
 800282a:	f001 f92f 	bl	8003a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800282e:	bf00      	nop
 8002830:	3720      	adds	r7, #32
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40013400 	.word	0x40013400
 800283c:	40021000 	.word	0x40021000
 8002840:	40011000 	.word	0x40011000

08002844 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b08a      	sub	sp, #40	; 0x28
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284c:	f107 0318 	add.w	r3, r7, #24
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART4)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a40      	ldr	r2, [pc, #256]	; (8002960 <HAL_UART_MspInit+0x11c>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d13a      	bne.n	80028da <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002864:	4b3f      	ldr	r3, [pc, #252]	; (8002964 <HAL_UART_MspInit+0x120>)
 8002866:	69db      	ldr	r3, [r3, #28]
 8002868:	4a3e      	ldr	r2, [pc, #248]	; (8002964 <HAL_UART_MspInit+0x120>)
 800286a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800286e:	61d3      	str	r3, [r2, #28]
 8002870:	4b3c      	ldr	r3, [pc, #240]	; (8002964 <HAL_UART_MspInit+0x120>)
 8002872:	69db      	ldr	r3, [r3, #28]
 8002874:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002878:	617b      	str	r3, [r7, #20]
 800287a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800287c:	4b39      	ldr	r3, [pc, #228]	; (8002964 <HAL_UART_MspInit+0x120>)
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	4a38      	ldr	r2, [pc, #224]	; (8002964 <HAL_UART_MspInit+0x120>)
 8002882:	f043 0310 	orr.w	r3, r3, #16
 8002886:	6193      	str	r3, [r2, #24]
 8002888:	4b36      	ldr	r3, [pc, #216]	; (8002964 <HAL_UART_MspInit+0x120>)
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	f003 0310 	and.w	r3, r3, #16
 8002890:	613b      	str	r3, [r7, #16]
 8002892:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = MASTER_USART_TX_Pin;
 8002894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289a:	2302      	movs	r3, #2
 800289c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800289e:	2303      	movs	r3, #3
 80028a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MASTER_USART_TX_GPIO_Port, &GPIO_InitStruct);
 80028a2:	f107 0318 	add.w	r3, r7, #24
 80028a6:	4619      	mov	r1, r3
 80028a8:	482f      	ldr	r0, [pc, #188]	; (8002968 <HAL_UART_MspInit+0x124>)
 80028aa:	f001 f8ef 	bl	8003a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MASTER_USART_RX_Pin;
 80028ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b4:	2300      	movs	r3, #0
 80028b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MASTER_USART_RX_GPIO_Port, &GPIO_InitStruct);
 80028bc:	f107 0318 	add.w	r3, r7, #24
 80028c0:	4619      	mov	r1, r3
 80028c2:	4829      	ldr	r0, [pc, #164]	; (8002968 <HAL_UART_MspInit+0x124>)
 80028c4:	f001 f8e2 	bl	8003a8c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80028c8:	2200      	movs	r2, #0
 80028ca:	2105      	movs	r1, #5
 80028cc:	2034      	movs	r0, #52	; 0x34
 80028ce:	f000 ff47 	bl	8003760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80028d2:	2034      	movs	r0, #52	; 0x34
 80028d4:	f000 ff70 	bl	80037b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80028d8:	e03e      	b.n	8002958 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART1)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a23      	ldr	r2, [pc, #140]	; (800296c <HAL_UART_MspInit+0x128>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d139      	bne.n	8002958 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART1_CLK_ENABLE();
 80028e4:	4b1f      	ldr	r3, [pc, #124]	; (8002964 <HAL_UART_MspInit+0x120>)
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	4a1e      	ldr	r2, [pc, #120]	; (8002964 <HAL_UART_MspInit+0x120>)
 80028ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028ee:	6193      	str	r3, [r2, #24]
 80028f0:	4b1c      	ldr	r3, [pc, #112]	; (8002964 <HAL_UART_MspInit+0x120>)
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028fc:	4b19      	ldr	r3, [pc, #100]	; (8002964 <HAL_UART_MspInit+0x120>)
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	4a18      	ldr	r2, [pc, #96]	; (8002964 <HAL_UART_MspInit+0x120>)
 8002902:	f043 0304 	orr.w	r3, r3, #4
 8002906:	6193      	str	r3, [r2, #24]
 8002908:	4b16      	ldr	r3, [pc, #88]	; (8002964 <HAL_UART_MspInit+0x120>)
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	f003 0304 	and.w	r3, r3, #4
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CONSOLE_USART_TX_Pin;
 8002914:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291a:	2302      	movs	r3, #2
 800291c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800291e:	2303      	movs	r3, #3
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CONSOLE_USART_TX_GPIO_Port, &GPIO_InitStruct);
 8002922:	f107 0318 	add.w	r3, r7, #24
 8002926:	4619      	mov	r1, r3
 8002928:	4811      	ldr	r0, [pc, #68]	; (8002970 <HAL_UART_MspInit+0x12c>)
 800292a:	f001 f8af 	bl	8003a8c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CONSOLE_USART_RX_Pin;
 800292e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002932:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002934:	2300      	movs	r3, #0
 8002936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002938:	2300      	movs	r3, #0
 800293a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(CONSOLE_USART_RX_GPIO_Port, &GPIO_InitStruct);
 800293c:	f107 0318 	add.w	r3, r7, #24
 8002940:	4619      	mov	r1, r3
 8002942:	480b      	ldr	r0, [pc, #44]	; (8002970 <HAL_UART_MspInit+0x12c>)
 8002944:	f001 f8a2 	bl	8003a8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002948:	2200      	movs	r2, #0
 800294a:	2105      	movs	r1, #5
 800294c:	2025      	movs	r0, #37	; 0x25
 800294e:	f000 ff07 	bl	8003760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002952:	2025      	movs	r0, #37	; 0x25
 8002954:	f000 ff30 	bl	80037b8 <HAL_NVIC_EnableIRQ>
}
 8002958:	bf00      	nop
 800295a:	3728      	adds	r7, #40	; 0x28
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40004c00 	.word	0x40004c00
 8002964:	40021000 	.word	0x40021000
 8002968:	40011000 	.word	0x40011000
 800296c:	40013800 	.word	0x40013800
 8002970:	40010800 	.word	0x40010800

08002974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  LOG_error("NMI_Handler() triggered");
 8002978:	4902      	ldr	r1, [pc, #8]	; (8002984 <NMI_Handler+0x10>)
 800297a:	2003      	movs	r0, #3
 800297c:	f008 fa72 	bl	800ae64 <LOG_log>
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002980:	e7fe      	b.n	8002980 <NMI_Handler+0xc>
 8002982:	bf00      	nop
 8002984:	080106a0 	.word	0x080106a0

08002988 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  LOG_error("HardFault_Handler() triggered");
 800298c:	4902      	ldr	r1, [pc, #8]	; (8002998 <HardFault_Handler+0x10>)
 800298e:	2003      	movs	r0, #3
 8002990:	f008 fa68 	bl	800ae64 <LOG_log>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002994:	e7fe      	b.n	8002994 <HardFault_Handler+0xc>
 8002996:	bf00      	nop
 8002998:	080106b8 	.word	0x080106b8

0800299c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  LOG_error("MemManage_Handler() triggered");
 80029a0:	4902      	ldr	r1, [pc, #8]	; (80029ac <MemManage_Handler+0x10>)
 80029a2:	2003      	movs	r0, #3
 80029a4:	f008 fa5e 	bl	800ae64 <LOG_log>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029a8:	e7fe      	b.n	80029a8 <MemManage_Handler+0xc>
 80029aa:	bf00      	nop
 80029ac:	080106d8 	.word	0x080106d8

080029b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  LOG_error("BusFault_Handler() triggered");
 80029b4:	4902      	ldr	r1, [pc, #8]	; (80029c0 <BusFault_Handler+0x10>)
 80029b6:	2003      	movs	r0, #3
 80029b8:	f008 fa54 	bl	800ae64 <LOG_log>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029bc:	e7fe      	b.n	80029bc <BusFault_Handler+0xc>
 80029be:	bf00      	nop
 80029c0:	080106f8 	.word	0x080106f8

080029c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  LOG_error("UsageFault_Handler() triggered");
 80029c8:	4902      	ldr	r1, [pc, #8]	; (80029d4 <UsageFault_Handler+0x10>)
 80029ca:	2003      	movs	r0, #3
 80029cc:	f008 fa4a 	bl	800ae64 <LOG_log>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029d0:	e7fe      	b.n	80029d0 <UsageFault_Handler+0xc>
 80029d2:	bf00      	nop
 80029d4:	08010718 	.word	0x08010718

080029d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */
  LOG_error("SVC_Handler() triggered");
 80029dc:	4902      	ldr	r1, [pc, #8]	; (80029e8 <SVC_Handler+0x10>)
 80029de:	2003      	movs	r0, #3
 80029e0:	f008 fa40 	bl	800ae64 <LOG_log>
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029e4:	bf00      	nop
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	08010738 	.word	0x08010738

080029ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  LOG_error("DebugMon_Handler() triggered");
 80029f0:	4902      	ldr	r1, [pc, #8]	; (80029fc <DebugMon_Handler+0x10>)
 80029f2:	2003      	movs	r0, #3
 80029f4:	f008 fa36 	bl	800ae64 <LOG_log>
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029f8:	bf00      	nop
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	08010750 	.word	0x08010750

08002a00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  LOG_error("PendSV_Handler() triggered");
 8002a04:	4902      	ldr	r1, [pc, #8]	; (8002a10 <PendSV_Handler+0x10>)
 8002a06:	2003      	movs	r0, #3
 8002a08:	f008 fa2c 	bl	800ae64 <LOG_log>
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a0c:	bf00      	nop
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	08010770 	.word	0x08010770

08002a14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a18:	f000 f988 	bl	8002d2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a1c:	bf00      	nop
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a24:	4802      	ldr	r0, [pc, #8]	; (8002a30 <TIM1_UP_IRQHandler+0x10>)
 8002a26:	f004 f847 	bl	8006ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000940 	.word	0x20000940

08002a34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a38:	4802      	ldr	r0, [pc, #8]	; (8002a44 <TIM2_IRQHandler+0x10>)
 8002a3a:	f004 f83d 	bl	8006ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000a6c 	.word	0x20000a6c

08002a48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a4c:	4802      	ldr	r0, [pc, #8]	; (8002a58 <TIM3_IRQHandler+0x10>)
 8002a4e:	f004 f833 	bl	8006ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20000720 	.word	0x20000720

08002a5c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002a60:	4802      	ldr	r0, [pc, #8]	; (8002a6c <TIM4_IRQHandler+0x10>)
 8002a62:	f004 f829 	bl	8006ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	200005b8 	.word	0x200005b8

08002a70 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a74:	4802      	ldr	r0, [pc, #8]	; (8002a80 <USART1_IRQHandler+0x10>)
 8002a76:	f005 fd7f 	bl	8008578 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	20000804 	.word	0x20000804

08002a84 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002a88:	4802      	ldr	r0, [pc, #8]	; (8002a94 <TIM5_IRQHandler+0x10>)
 8002a8a:	f004 f815 	bl	8006ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	2000066c 	.word	0x2000066c

08002a98 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002a9c:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <UART4_IRQHandler+0x10>)
 8002a9e:	f005 fd6b 	bl	8008578 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	200009f8 	.word	0x200009f8

08002aac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
	return 1;
 8002ab0:	2301      	movs	r3, #1
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <_kill>:

int _kill(int pid, int sig)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
 8002ac2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ac4:	f009 f822 	bl	800bb0c <__errno>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2216      	movs	r2, #22
 8002acc:	601a      	str	r2, [r3, #0]
	return -1;
 8002ace:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <_exit>:

void _exit (int status)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002ae2:	f04f 31ff 	mov.w	r1, #4294967295
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f7ff ffe7 	bl	8002aba <_kill>
	while (1) {}		/* Make sure we hang here */
 8002aec:	e7fe      	b.n	8002aec <_exit+0x12>

08002aee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b086      	sub	sp, #24
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	60f8      	str	r0, [r7, #12]
 8002af6:	60b9      	str	r1, [r7, #8]
 8002af8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002afa:	2300      	movs	r3, #0
 8002afc:	617b      	str	r3, [r7, #20]
 8002afe:	e00a      	b.n	8002b16 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b00:	f3af 8000 	nop.w
 8002b04:	4601      	mov	r1, r0
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	1c5a      	adds	r2, r3, #1
 8002b0a:	60ba      	str	r2, [r7, #8]
 8002b0c:	b2ca      	uxtb	r2, r1
 8002b0e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	3301      	adds	r3, #1
 8002b14:	617b      	str	r3, [r7, #20]
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	dbf0      	blt.n	8002b00 <_read+0x12>
	}

return len;
 8002b1e:	687b      	ldr	r3, [r7, #4]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d00a      	beq.n	8002b50 <_write+0x28>
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d007      	beq.n	8002b50 <_write+0x28>
  {
    errno = EBADF;
 8002b40:	f008 ffe4 	bl	800bb0c <__errno>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2209      	movs	r2, #9
 8002b48:	601a      	str	r2, [r3, #0]
    return -1;
 8002b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4e:	e00f      	b.n	8002b70 <_write+0x48>
  }

  if (g_MAIN_printOutput == MAIN_PRINT_OUTPUT_TO_CONSOLE)
 8002b50:	4b09      	ldr	r3, [pc, #36]	; (8002b78 <_write+0x50>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d105      	bne.n	8002b64 <_write+0x3c>
  {
    CON_sendString(ptr, len);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	68b8      	ldr	r0, [r7, #8]
 8002b5e:	f006 fce3 	bl	8009528 <CON_sendString>
 8002b62:	e004      	b.n	8002b6e <_write+0x46>
  }
  else
  {
    MAS_sendString(ptr, len);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4619      	mov	r1, r3
 8002b68:	68b8      	ldr	r0, [r7, #8]
 8002b6a:	f008 fa89 	bl	800b080 <MAS_sendString>
  }

  return len;
 8002b6e:	687b      	ldr	r3, [r7, #4]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3710      	adds	r7, #16
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	200009f4 	.word	0x200009f4

08002b7c <_close>:

int _close(int file)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
	return -1;
 8002b84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bc80      	pop	{r7}
 8002b90:	4770      	bx	lr

08002b92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b083      	sub	sp, #12
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
 8002b9a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ba2:	605a      	str	r2, [r3, #4]
	return 0;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <_isatty>:

int _isatty(int file)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
	return 1;
 8002bb8:	2301      	movs	r3, #1
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	4770      	bx	lr

08002bc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
	return 0;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr

08002bdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002be4:	4a14      	ldr	r2, [pc, #80]	; (8002c38 <_sbrk+0x5c>)
 8002be6:	4b15      	ldr	r3, [pc, #84]	; (8002c3c <_sbrk+0x60>)
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bf0:	4b13      	ldr	r3, [pc, #76]	; (8002c40 <_sbrk+0x64>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d102      	bne.n	8002bfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bf8:	4b11      	ldr	r3, [pc, #68]	; (8002c40 <_sbrk+0x64>)
 8002bfa:	4a12      	ldr	r2, [pc, #72]	; (8002c44 <_sbrk+0x68>)
 8002bfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bfe:	4b10      	ldr	r3, [pc, #64]	; (8002c40 <_sbrk+0x64>)
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4413      	add	r3, r2
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d207      	bcs.n	8002c1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c0c:	f008 ff7e 	bl	800bb0c <__errno>
 8002c10:	4603      	mov	r3, r0
 8002c12:	220c      	movs	r2, #12
 8002c14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c16:	f04f 33ff 	mov.w	r3, #4294967295
 8002c1a:	e009      	b.n	8002c30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c1c:	4b08      	ldr	r3, [pc, #32]	; (8002c40 <_sbrk+0x64>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c22:	4b07      	ldr	r3, [pc, #28]	; (8002c40 <_sbrk+0x64>)
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4413      	add	r3, r2
 8002c2a:	4a05      	ldr	r2, [pc, #20]	; (8002c40 <_sbrk+0x64>)
 8002c2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3718      	adds	r7, #24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	2000c000 	.word	0x2000c000
 8002c3c:	00000400 	.word	0x00000400
 8002c40:	20000230 	.word	0x20000230
 8002c44:	20000be8 	.word	0x20000be8

08002c48 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c54:	480c      	ldr	r0, [pc, #48]	; (8002c88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c56:	490d      	ldr	r1, [pc, #52]	; (8002c8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c58:	4a0d      	ldr	r2, [pc, #52]	; (8002c90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c5c:	e002      	b.n	8002c64 <LoopCopyDataInit>

08002c5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c62:	3304      	adds	r3, #4

08002c64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c68:	d3f9      	bcc.n	8002c5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c6a:	4a0a      	ldr	r2, [pc, #40]	; (8002c94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c6c:	4c0a      	ldr	r4, [pc, #40]	; (8002c98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c70:	e001      	b.n	8002c76 <LoopFillZerobss>

08002c72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c74:	3204      	adds	r2, #4

08002c76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c78:	d3fb      	bcc.n	8002c72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002c7a:	f7ff ffe5 	bl	8002c48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c7e:	f008 ff4b 	bl	800bb18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c82:	f7fe fc0f 	bl	80014a4 <main>
  bx lr
 8002c86:	4770      	bx	lr
  ldr r0, =_sdata
 8002c88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c8c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002c90:	080117dc 	.word	0x080117dc
  ldr r2, =_sbss
 8002c94:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002c98:	20000be8 	.word	0x20000be8

08002c9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c9c:	e7fe      	b.n	8002c9c <ADC1_2_IRQHandler>
	...

08002ca0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ca4:	4b08      	ldr	r3, [pc, #32]	; (8002cc8 <HAL_Init+0x28>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a07      	ldr	r2, [pc, #28]	; (8002cc8 <HAL_Init+0x28>)
 8002caa:	f043 0310 	orr.w	r3, r3, #16
 8002cae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cb0:	2003      	movs	r0, #3
 8002cb2:	f000 fd35 	bl	8003720 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cb6:	2000      	movs	r0, #0
 8002cb8:	f000 f808 	bl	8002ccc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cbc:	f7ff fb8a 	bl	80023d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	40022000 	.word	0x40022000

08002ccc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cd4:	4b12      	ldr	r3, [pc, #72]	; (8002d20 <HAL_InitTick+0x54>)
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	4b12      	ldr	r3, [pc, #72]	; (8002d24 <HAL_InitTick+0x58>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	4619      	mov	r1, r3
 8002cde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ce2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cea:	4618      	mov	r0, r3
 8002cec:	f000 fd80 	bl	80037f0 <HAL_SYSTICK_Config>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e00e      	b.n	8002d18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2b0f      	cmp	r3, #15
 8002cfe:	d80a      	bhi.n	8002d16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d00:	2200      	movs	r2, #0
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	f04f 30ff 	mov.w	r0, #4294967295
 8002d08:	f000 fd2a 	bl	8003760 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d0c:	4a06      	ldr	r2, [pc, #24]	; (8002d28 <HAL_InitTick+0x5c>)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
 8002d14:	e000      	b.n	8002d18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	20000000 	.word	0x20000000
 8002d24:	20000008 	.word	0x20000008
 8002d28:	20000004 	.word	0x20000004

08002d2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d30:	4b05      	ldr	r3, [pc, #20]	; (8002d48 <HAL_IncTick+0x1c>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	461a      	mov	r2, r3
 8002d36:	4b05      	ldr	r3, [pc, #20]	; (8002d4c <HAL_IncTick+0x20>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	4a03      	ldr	r2, [pc, #12]	; (8002d4c <HAL_IncTick+0x20>)
 8002d3e:	6013      	str	r3, [r2, #0]
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr
 8002d48:	20000008 	.word	0x20000008
 8002d4c:	20000bd4 	.word	0x20000bd4

08002d50 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return uwTick;
 8002d54:	4b02      	ldr	r3, [pc, #8]	; (8002d60 <HAL_GetTick+0x10>)
 8002d56:	681b      	ldr	r3, [r3, #0]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bc80      	pop	{r7}
 8002d5e:	4770      	bx	lr
 8002d60:	20000bd4 	.word	0x20000bd4

08002d64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d6c:	f7ff fff0 	bl	8002d50 <HAL_GetTick>
 8002d70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d7c:	d005      	beq.n	8002d8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <HAL_Delay+0x44>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	461a      	mov	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4413      	add	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d8a:	bf00      	nop
 8002d8c:	f7ff ffe0 	bl	8002d50 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d8f7      	bhi.n	8002d8c <HAL_Delay+0x28>
  {
  }
}
 8002d9c:	bf00      	nop
 8002d9e:	bf00      	nop
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20000008 	.word	0x20000008

08002dac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002db8:	2300      	movs	r3, #0
 8002dba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e188      	b.n	80030e0 <HAL_ADC_Init+0x334>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a8c      	ldr	r2, [pc, #560]	; (8003004 <HAL_ADC_Init+0x258>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d00e      	beq.n	8002df6 <HAL_ADC_Init+0x4a>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a8a      	ldr	r2, [pc, #552]	; (8003008 <HAL_ADC_Init+0x25c>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d009      	beq.n	8002df6 <HAL_ADC_Init+0x4a>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a89      	ldr	r2, [pc, #548]	; (800300c <HAL_ADC_Init+0x260>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d004      	beq.n	8002df6 <HAL_ADC_Init+0x4a>
 8002dec:	f240 11b3 	movw	r1, #435	; 0x1b3
 8002df0:	4887      	ldr	r0, [pc, #540]	; (8003010 <HAL_ADC_Init+0x264>)
 8002df2:	f7ff fadd 	bl	80023b0 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d009      	beq.n	8002e12 <HAL_ADC_Init+0x66>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e06:	d004      	beq.n	8002e12 <HAL_ADC_Init+0x66>
 8002e08:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8002e0c:	4880      	ldr	r0, [pc, #512]	; (8003010 <HAL_ADC_Init+0x264>)
 8002e0e:	f7ff facf 	bl	80023b0 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d009      	beq.n	8002e2e <HAL_ADC_Init+0x82>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e22:	d004      	beq.n	8002e2e <HAL_ADC_Init+0x82>
 8002e24:	f240 11b5 	movw	r1, #437	; 0x1b5
 8002e28:	4879      	ldr	r0, [pc, #484]	; (8003010 <HAL_ADC_Init+0x264>)
 8002e2a:	f7ff fac1 	bl	80023b0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	7b1b      	ldrb	r3, [r3, #12]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d008      	beq.n	8002e48 <HAL_ADC_Init+0x9c>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	7b1b      	ldrb	r3, [r3, #12]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d004      	beq.n	8002e48 <HAL_ADC_Init+0x9c>
 8002e3e:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8002e42:	4873      	ldr	r0, [pc, #460]	; (8003010 <HAL_ADC_Init+0x264>)
 8002e44:	f7ff fab4 	bl	80023b0 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d044      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	69db      	ldr	r3, [r3, #28]
 8002e54:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e58:	d03f      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8002e62:	d03a      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	69db      	ldr	r3, [r3, #28]
 8002e68:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e6c:	d035      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8002e76:	d030      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002e80:	d02b      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d027      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e92:	d022      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69db      	ldr	r3, [r3, #28]
 8002e98:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8002e9c:	d01d      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8002ea6:	d018      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002eb0:	d013      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002eba:	d00e      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002ec4:	d009      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002ece:	d004      	beq.n	8002eda <HAL_ADC_Init+0x12e>
 8002ed0:	f240 11b7 	movw	r1, #439	; 0x1b7
 8002ed4:	484e      	ldr	r0, [pc, #312]	; (8003010 <HAL_ADC_Init+0x264>)
 8002ed6:	f7ff fa6b 	bl	80023b0 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d02a      	beq.n	8002f38 <HAL_ADC_Init+0x18c>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <HAL_ADC_Init+0x146>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	2b10      	cmp	r3, #16
 8002ef0:	d904      	bls.n	8002efc <HAL_ADC_Init+0x150>
 8002ef2:	f240 11bb 	movw	r1, #443	; 0x1bb
 8002ef6:	4846      	ldr	r0, [pc, #280]	; (8003010 <HAL_ADC_Init+0x264>)
 8002ef8:	f7ff fa5a 	bl	80023b0 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	7d1b      	ldrb	r3, [r3, #20]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d008      	beq.n	8002f16 <HAL_ADC_Init+0x16a>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	7d1b      	ldrb	r3, [r3, #20]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d004      	beq.n	8002f16 <HAL_ADC_Init+0x16a>
 8002f0c:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 8002f10:	483f      	ldr	r0, [pc, #252]	; (8003010 <HAL_ADC_Init+0x264>)
 8002f12:	f7ff fa4d 	bl	80023b0 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	7d1b      	ldrb	r3, [r3, #20]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00c      	beq.n	8002f38 <HAL_ADC_Init+0x18c>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d003      	beq.n	8002f2e <HAL_ADC_Init+0x182>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	2b08      	cmp	r3, #8
 8002f2c:	d904      	bls.n	8002f38 <HAL_ADC_Init+0x18c>
 8002f2e:	f240 11bf 	movw	r1, #447	; 0x1bf
 8002f32:	4837      	ldr	r0, [pc, #220]	; (8003010 <HAL_ADC_Init+0x264>)
 8002f34:	f7ff fa3c 	bl	80023b0 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d109      	bne.n	8002f54 <HAL_ADC_Init+0x1a8>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f7ff fa72 	bl	8002438 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 fabf 	bl	80034d8 <ADC_ConversionStop_Disable>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f62:	f003 0310 	and.w	r3, r3, #16
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f040 80b1 	bne.w	80030ce <HAL_ADC_Init+0x322>
 8002f6c:	7dfb      	ldrb	r3, [r7, #23]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	f040 80ad 	bne.w	80030ce <HAL_ADC_Init+0x322>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f78:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f7c:	f023 0302 	bic.w	r3, r3, #2
 8002f80:	f043 0202 	orr.w	r2, r3, #2
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	491e      	ldr	r1, [pc, #120]	; (800300c <HAL_ADC_Init+0x260>)
 8002f92:	428b      	cmp	r3, r1
 8002f94:	d10a      	bne.n	8002fac <HAL_ADC_Init+0x200>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002f9e:	d002      	beq.n	8002fa6 <HAL_ADC_Init+0x1fa>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	e004      	b.n	8002fb0 <HAL_ADC_Init+0x204>
 8002fa6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002faa:	e001      	b.n	8002fb0 <HAL_ADC_Init+0x204>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002fb0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	7b1b      	ldrb	r3, [r3, #12]
 8002fb6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002fb8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fc8:	d003      	beq.n	8002fd2 <HAL_ADC_Init+0x226>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d102      	bne.n	8002fd8 <HAL_ADC_Init+0x22c>
 8002fd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fd6:	e000      	b.n	8002fda <HAL_ADC_Init+0x22e>
 8002fd8:	2300      	movs	r3, #0
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	7d1b      	ldrb	r3, [r3, #20]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d121      	bne.n	800302c <HAL_ADC_Init+0x280>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	7b1b      	ldrb	r3, [r3, #12]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d111      	bne.n	8003014 <HAL_ADC_Init+0x268>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	035a      	lsls	r2, r3, #13
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	e013      	b.n	800302c <HAL_ADC_Init+0x280>
 8003004:	40012400 	.word	0x40012400
 8003008:	40012800 	.word	0x40012800
 800300c:	40013c00 	.word	0x40013c00
 8003010:	0801078c 	.word	0x0801078c
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003018:	f043 0220 	orr.w	r2, r3, #32
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003024:	f043 0201 	orr.w	r2, r3, #1
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	430a      	orrs	r2, r1
 800303e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	689a      	ldr	r2, [r3, #8]
 8003046:	4b28      	ldr	r3, [pc, #160]	; (80030e8 <HAL_ADC_Init+0x33c>)
 8003048:	4013      	ands	r3, r2
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	6812      	ldr	r2, [r2, #0]
 800304e:	68b9      	ldr	r1, [r7, #8]
 8003050:	430b      	orrs	r3, r1
 8003052:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800305c:	d003      	beq.n	8003066 <HAL_ADC_Init+0x2ba>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	2b01      	cmp	r3, #1
 8003064:	d104      	bne.n	8003070 <HAL_ADC_Init+0x2c4>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	3b01      	subs	r3, #1
 800306c:	051b      	lsls	r3, r3, #20
 800306e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003076:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	430a      	orrs	r2, r1
 8003082:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	689a      	ldr	r2, [r3, #8]
 800308a:	4b18      	ldr	r3, [pc, #96]	; (80030ec <HAL_ADC_Init+0x340>)
 800308c:	4013      	ands	r3, r2
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	429a      	cmp	r2, r3
 8003092:	d10b      	bne.n	80030ac <HAL_ADC_Init+0x300>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	f023 0303 	bic.w	r3, r3, #3
 80030a2:	f043 0201 	orr.w	r2, r3, #1
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80030aa:	e018      	b.n	80030de <HAL_ADC_Init+0x332>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b0:	f023 0312 	bic.w	r3, r3, #18
 80030b4:	f043 0210 	orr.w	r2, r3, #16
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c0:	f043 0201 	orr.w	r2, r3, #1
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80030cc:	e007      	b.n	80030de <HAL_ADC_Init+0x332>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d2:	f043 0210 	orr.w	r2, r3, #16
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80030de:	7dfb      	ldrb	r3, [r7, #23]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3718      	adds	r7, #24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	ffe1f7fd 	.word	0xffe1f7fd
 80030ec:	ff1f0efe 	.word	0xff1f0efe

080030f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a0c      	ldr	r2, [pc, #48]	; (8003130 <HAL_ADC_GetValue+0x40>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d00e      	beq.n	8003120 <HAL_ADC_GetValue+0x30>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a0b      	ldr	r2, [pc, #44]	; (8003134 <HAL_ADC_GetValue+0x44>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d009      	beq.n	8003120 <HAL_ADC_GetValue+0x30>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a09      	ldr	r2, [pc, #36]	; (8003138 <HAL_ADC_GetValue+0x48>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d004      	beq.n	8003120 <HAL_ADC_GetValue+0x30>
 8003116:	f240 61ef 	movw	r1, #1775	; 0x6ef
 800311a:	4808      	ldr	r0, [pc, #32]	; (800313c <HAL_ADC_GetValue+0x4c>)
 800311c:	f7ff f948 	bl	80023b0 <assert_failed>

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003126:	4618      	mov	r0, r3
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	40012400 	.word	0x40012400
 8003134:	40012800 	.word	0x40012800
 8003138:	40013c00 	.word	0x40013c00
 800313c:	0801078c 	.word	0x0801078c

08003140 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800314a:	2300      	movs	r3, #0
 800314c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a8b      	ldr	r2, [pc, #556]	; (8003384 <HAL_ADC_ConfigChannel+0x244>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d00e      	beq.n	800317a <HAL_ADC_ConfigChannel+0x3a>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a89      	ldr	r2, [pc, #548]	; (8003388 <HAL_ADC_ConfigChannel+0x248>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d009      	beq.n	800317a <HAL_ADC_ConfigChannel+0x3a>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a88      	ldr	r2, [pc, #544]	; (800338c <HAL_ADC_ConfigChannel+0x24c>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d004      	beq.n	800317a <HAL_ADC_ConfigChannel+0x3a>
 8003170:	f240 71dd 	movw	r1, #2013	; 0x7dd
 8003174:	4886      	ldr	r0, [pc, #536]	; (8003390 <HAL_ADC_ConfigChannel+0x250>)
 8003176:	f7ff f91b 	bl	80023b0 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d048      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d044      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2b02      	cmp	r3, #2
 8003190:	d040      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2b03      	cmp	r3, #3
 8003198:	d03c      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d038      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2b05      	cmp	r3, #5
 80031a8:	d034      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2b06      	cmp	r3, #6
 80031b0:	d030      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2b07      	cmp	r3, #7
 80031b8:	d02c      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2b08      	cmp	r3, #8
 80031c0:	d028      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2b09      	cmp	r3, #9
 80031c8:	d024      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b0a      	cmp	r3, #10
 80031d0:	d020      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2b0b      	cmp	r3, #11
 80031d8:	d01c      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2b0c      	cmp	r3, #12
 80031e0:	d018      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2b0d      	cmp	r3, #13
 80031e8:	d014      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2b0e      	cmp	r3, #14
 80031f0:	d010      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2b0f      	cmp	r3, #15
 80031f8:	d00c      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2b10      	cmp	r3, #16
 8003200:	d008      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2b11      	cmp	r3, #17
 8003208:	d004      	beq.n	8003214 <HAL_ADC_ConfigChannel+0xd4>
 800320a:	f240 71de 	movw	r1, #2014	; 0x7de
 800320e:	4860      	ldr	r0, [pc, #384]	; (8003390 <HAL_ADC_ConfigChannel+0x250>)
 8003210:	f7ff f8ce 	bl	80023b0 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	2b01      	cmp	r3, #1
 800321a:	d040      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	2b02      	cmp	r3, #2
 8003222:	d03c      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2b03      	cmp	r3, #3
 800322a:	d038      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	2b04      	cmp	r3, #4
 8003232:	d034      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b05      	cmp	r3, #5
 800323a:	d030      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	2b06      	cmp	r3, #6
 8003242:	d02c      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b07      	cmp	r3, #7
 800324a:	d028      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2b08      	cmp	r3, #8
 8003252:	d024      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	2b09      	cmp	r3, #9
 800325a:	d020      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	2b0a      	cmp	r3, #10
 8003262:	d01c      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	2b0b      	cmp	r3, #11
 800326a:	d018      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	2b0c      	cmp	r3, #12
 8003272:	d014      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	2b0d      	cmp	r3, #13
 800327a:	d010      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	2b0e      	cmp	r3, #14
 8003282:	d00c      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2b0f      	cmp	r3, #15
 800328a:	d008      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	2b10      	cmp	r3, #16
 8003292:	d004      	beq.n	800329e <HAL_ADC_ConfigChannel+0x15e>
 8003294:	f240 71df 	movw	r1, #2015	; 0x7df
 8003298:	483d      	ldr	r0, [pc, #244]	; (8003390 <HAL_ADC_ConfigChannel+0x250>)
 800329a:	f7ff f889 	bl	80023b0 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d020      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x1a8>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d01c      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x1a8>
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d018      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x1a8>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	2b03      	cmp	r3, #3
 80032bc:	d014      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x1a8>
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d010      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x1a8>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	2b05      	cmp	r3, #5
 80032cc:	d00c      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x1a8>
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	2b06      	cmp	r3, #6
 80032d4:	d008      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x1a8>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	2b07      	cmp	r3, #7
 80032dc:	d004      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x1a8>
 80032de:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 80032e2:	482b      	ldr	r0, [pc, #172]	; (8003390 <HAL_ADC_ConfigChannel+0x250>)
 80032e4:	f7ff f864 	bl	80023b0 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d101      	bne.n	80032f6 <HAL_ADC_ConfigChannel+0x1b6>
 80032f2:	2302      	movs	r3, #2
 80032f4:	e0e5      	b.n	80034c2 <HAL_ADC_ConfigChannel+0x382>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b06      	cmp	r3, #6
 8003304:	d81c      	bhi.n	8003340 <HAL_ADC_ConfigChannel+0x200>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	4613      	mov	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4413      	add	r3, r2
 8003316:	3b05      	subs	r3, #5
 8003318:	221f      	movs	r2, #31
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	43db      	mvns	r3, r3
 8003320:	4019      	ands	r1, r3
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	6818      	ldr	r0, [r3, #0]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	3b05      	subs	r3, #5
 8003332:	fa00 f203 	lsl.w	r2, r0, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	635a      	str	r2, [r3, #52]	; 0x34
 800333e:	e045      	b.n	80033cc <HAL_ADC_ConfigChannel+0x28c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	2b0c      	cmp	r3, #12
 8003346:	d825      	bhi.n	8003394 <HAL_ADC_ConfigChannel+0x254>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	4413      	add	r3, r2
 8003358:	3b23      	subs	r3, #35	; 0x23
 800335a:	221f      	movs	r2, #31
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	43db      	mvns	r3, r3
 8003362:	4019      	ands	r1, r3
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	4613      	mov	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	4413      	add	r3, r2
 8003372:	3b23      	subs	r3, #35	; 0x23
 8003374:	fa00 f203 	lsl.w	r2, r0, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	430a      	orrs	r2, r1
 800337e:	631a      	str	r2, [r3, #48]	; 0x30
 8003380:	e024      	b.n	80033cc <HAL_ADC_ConfigChannel+0x28c>
 8003382:	bf00      	nop
 8003384:	40012400 	.word	0x40012400
 8003388:	40012800 	.word	0x40012800
 800338c:	40013c00 	.word	0x40013c00
 8003390:	0801078c 	.word	0x0801078c
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	4613      	mov	r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	4413      	add	r3, r2
 80033a4:	3b41      	subs	r3, #65	; 0x41
 80033a6:	221f      	movs	r2, #31
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	4019      	ands	r1, r3
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	4413      	add	r3, r2
 80033be:	3b41      	subs	r3, #65	; 0x41
 80033c0:	fa00 f203 	lsl.w	r2, r0, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2b09      	cmp	r3, #9
 80033d2:	d91c      	bls.n	800340e <HAL_ADC_ConfigChannel+0x2ce>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68d9      	ldr	r1, [r3, #12]
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	4613      	mov	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	3b1e      	subs	r3, #30
 80033e6:	2207      	movs	r2, #7
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	43db      	mvns	r3, r3
 80033ee:	4019      	ands	r1, r3
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	6898      	ldr	r0, [r3, #8]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	4613      	mov	r3, r2
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4413      	add	r3, r2
 80033fe:	3b1e      	subs	r3, #30
 8003400:	fa00 f203 	lsl.w	r2, r0, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	430a      	orrs	r2, r1
 800340a:	60da      	str	r2, [r3, #12]
 800340c:	e019      	b.n	8003442 <HAL_ADC_ConfigChannel+0x302>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6919      	ldr	r1, [r3, #16]
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	4613      	mov	r3, r2
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	4413      	add	r3, r2
 800341e:	2207      	movs	r2, #7
 8003420:	fa02 f303 	lsl.w	r3, r2, r3
 8003424:	43db      	mvns	r3, r3
 8003426:	4019      	ands	r1, r3
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	6898      	ldr	r0, [r3, #8]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	4613      	mov	r3, r2
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	4413      	add	r3, r2
 8003436:	fa00 f203 	lsl.w	r2, r0, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2b10      	cmp	r3, #16
 8003448:	d003      	beq.n	8003452 <HAL_ADC_ConfigChannel+0x312>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800344e:	2b11      	cmp	r3, #17
 8003450:	d132      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x378>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a1d      	ldr	r2, [pc, #116]	; (80034cc <HAL_ADC_ConfigChannel+0x38c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d125      	bne.n	80034a8 <HAL_ADC_ConfigChannel+0x368>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d126      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x378>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003478:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2b10      	cmp	r3, #16
 8003480:	d11a      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x378>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003482:	4b13      	ldr	r3, [pc, #76]	; (80034d0 <HAL_ADC_ConfigChannel+0x390>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a13      	ldr	r2, [pc, #76]	; (80034d4 <HAL_ADC_ConfigChannel+0x394>)
 8003488:	fba2 2303 	umull	r2, r3, r2, r3
 800348c:	0c9a      	lsrs	r2, r3, #18
 800348e:	4613      	mov	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4413      	add	r3, r2
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003498:	e002      	b.n	80034a0 <HAL_ADC_ConfigChannel+0x360>
          {
            wait_loop_index--;
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	3b01      	subs	r3, #1
 800349e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1f9      	bne.n	800349a <HAL_ADC_ConfigChannel+0x35a>
 80034a6:	e007      	b.n	80034b8 <HAL_ADC_ConfigChannel+0x378>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ac:	f043 0220 	orr.w	r2, r3, #32
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80034c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	40012400 	.word	0x40012400
 80034d0:	20000000 	.word	0x20000000
 80034d4:	431bde83 	.word	0x431bde83

080034d8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034e0:	2300      	movs	r3, #0
 80034e2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d12e      	bne.n	8003550 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689a      	ldr	r2, [r3, #8]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0201 	bic.w	r2, r2, #1
 8003500:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003502:	f7ff fc25 	bl	8002d50 <HAL_GetTick>
 8003506:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003508:	e01b      	b.n	8003542 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800350a:	f7ff fc21 	bl	8002d50 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d914      	bls.n	8003542 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b01      	cmp	r3, #1
 8003524:	d10d      	bne.n	8003542 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352a:	f043 0210 	orr.w	r2, r3, #16
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003536:	f043 0201 	orr.w	r2, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e007      	b.n	8003552 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b01      	cmp	r3, #1
 800354e:	d0dc      	beq.n	800350a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
	...

0800355c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f003 0307 	and.w	r3, r3, #7
 800356a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800356c:	4b0c      	ldr	r3, [pc, #48]	; (80035a0 <__NVIC_SetPriorityGrouping+0x44>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003572:	68ba      	ldr	r2, [r7, #8]
 8003574:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003578:	4013      	ands	r3, r2
 800357a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003584:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800358c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800358e:	4a04      	ldr	r2, [pc, #16]	; (80035a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	60d3      	str	r3, [r2, #12]
}
 8003594:	bf00      	nop
 8003596:	3714      	adds	r7, #20
 8003598:	46bd      	mov	sp, r7
 800359a:	bc80      	pop	{r7}
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	e000ed00 	.word	0xe000ed00

080035a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035a8:	4b04      	ldr	r3, [pc, #16]	; (80035bc <__NVIC_GetPriorityGrouping+0x18>)
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	0a1b      	lsrs	r3, r3, #8
 80035ae:	f003 0307 	and.w	r3, r3, #7
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	e000ed00 	.word	0xe000ed00

080035c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4603      	mov	r3, r0
 80035c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	db0b      	blt.n	80035ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035d2:	79fb      	ldrb	r3, [r7, #7]
 80035d4:	f003 021f 	and.w	r2, r3, #31
 80035d8:	4906      	ldr	r1, [pc, #24]	; (80035f4 <__NVIC_EnableIRQ+0x34>)
 80035da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035de:	095b      	lsrs	r3, r3, #5
 80035e0:	2001      	movs	r0, #1
 80035e2:	fa00 f202 	lsl.w	r2, r0, r2
 80035e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bc80      	pop	{r7}
 80035f2:	4770      	bx	lr
 80035f4:	e000e100 	.word	0xe000e100

080035f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	6039      	str	r1, [r7, #0]
 8003602:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003608:	2b00      	cmp	r3, #0
 800360a:	db0a      	blt.n	8003622 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	b2da      	uxtb	r2, r3
 8003610:	490c      	ldr	r1, [pc, #48]	; (8003644 <__NVIC_SetPriority+0x4c>)
 8003612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003616:	0112      	lsls	r2, r2, #4
 8003618:	b2d2      	uxtb	r2, r2
 800361a:	440b      	add	r3, r1
 800361c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003620:	e00a      	b.n	8003638 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	b2da      	uxtb	r2, r3
 8003626:	4908      	ldr	r1, [pc, #32]	; (8003648 <__NVIC_SetPriority+0x50>)
 8003628:	79fb      	ldrb	r3, [r7, #7]
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	3b04      	subs	r3, #4
 8003630:	0112      	lsls	r2, r2, #4
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	440b      	add	r3, r1
 8003636:	761a      	strb	r2, [r3, #24]
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	bc80      	pop	{r7}
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	e000e100 	.word	0xe000e100
 8003648:	e000ed00 	.word	0xe000ed00

0800364c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800364c:	b480      	push	{r7}
 800364e:	b089      	sub	sp, #36	; 0x24
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	f1c3 0307 	rsb	r3, r3, #7
 8003666:	2b04      	cmp	r3, #4
 8003668:	bf28      	it	cs
 800366a:	2304      	movcs	r3, #4
 800366c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	3304      	adds	r3, #4
 8003672:	2b06      	cmp	r3, #6
 8003674:	d902      	bls.n	800367c <NVIC_EncodePriority+0x30>
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	3b03      	subs	r3, #3
 800367a:	e000      	b.n	800367e <NVIC_EncodePriority+0x32>
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003680:	f04f 32ff 	mov.w	r2, #4294967295
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	fa02 f303 	lsl.w	r3, r2, r3
 800368a:	43da      	mvns	r2, r3
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	401a      	ands	r2, r3
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003694:	f04f 31ff 	mov.w	r1, #4294967295
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	fa01 f303 	lsl.w	r3, r1, r3
 800369e:	43d9      	mvns	r1, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036a4:	4313      	orrs	r3, r2
         );
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3724      	adds	r7, #36	; 0x24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bc80      	pop	{r7}
 80036ae:	4770      	bx	lr

080036b0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80036b4:	f3bf 8f4f 	dsb	sy
}
 80036b8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80036ba:	4b06      	ldr	r3, [pc, #24]	; (80036d4 <__NVIC_SystemReset+0x24>)
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80036c2:	4904      	ldr	r1, [pc, #16]	; (80036d4 <__NVIC_SystemReset+0x24>)
 80036c4:	4b04      	ldr	r3, [pc, #16]	; (80036d8 <__NVIC_SystemReset+0x28>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80036ca:	f3bf 8f4f 	dsb	sy
}
 80036ce:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80036d0:	bf00      	nop
 80036d2:	e7fd      	b.n	80036d0 <__NVIC_SystemReset+0x20>
 80036d4:	e000ed00 	.word	0xe000ed00
 80036d8:	05fa0004 	.word	0x05fa0004

080036dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	3b01      	subs	r3, #1
 80036e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036ec:	d301      	bcc.n	80036f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036ee:	2301      	movs	r3, #1
 80036f0:	e00f      	b.n	8003712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036f2:	4a0a      	ldr	r2, [pc, #40]	; (800371c <SysTick_Config+0x40>)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036fa:	210f      	movs	r1, #15
 80036fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003700:	f7ff ff7a 	bl	80035f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003704:	4b05      	ldr	r3, [pc, #20]	; (800371c <SysTick_Config+0x40>)
 8003706:	2200      	movs	r2, #0
 8003708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800370a:	4b04      	ldr	r3, [pc, #16]	; (800371c <SysTick_Config+0x40>)
 800370c:	2207      	movs	r2, #7
 800370e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	e000e010 	.word	0xe000e010

08003720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b07      	cmp	r3, #7
 800372c:	d00f      	beq.n	800374e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b06      	cmp	r3, #6
 8003732:	d00c      	beq.n	800374e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b05      	cmp	r3, #5
 8003738:	d009      	beq.n	800374e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b04      	cmp	r3, #4
 800373e:	d006      	beq.n	800374e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b03      	cmp	r3, #3
 8003744:	d003      	beq.n	800374e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003746:	2192      	movs	r1, #146	; 0x92
 8003748:	4804      	ldr	r0, [pc, #16]	; (800375c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800374a:	f7fe fe31 	bl	80023b0 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff ff04 	bl	800355c <__NVIC_SetPriorityGrouping>
}
 8003754:	bf00      	nop
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	080107c4 	.word	0x080107c4

08003760 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	4603      	mov	r3, r0
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800376e:	2300      	movs	r3, #0
 8003770:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b0f      	cmp	r3, #15
 8003776:	d903      	bls.n	8003780 <HAL_NVIC_SetPriority+0x20>
 8003778:	21aa      	movs	r1, #170	; 0xaa
 800377a:	480e      	ldr	r0, [pc, #56]	; (80037b4 <HAL_NVIC_SetPriority+0x54>)
 800377c:	f7fe fe18 	bl	80023b0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	2b0f      	cmp	r3, #15
 8003784:	d903      	bls.n	800378e <HAL_NVIC_SetPriority+0x2e>
 8003786:	21ab      	movs	r1, #171	; 0xab
 8003788:	480a      	ldr	r0, [pc, #40]	; (80037b4 <HAL_NVIC_SetPriority+0x54>)
 800378a:	f7fe fe11 	bl	80023b0 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800378e:	f7ff ff09 	bl	80035a4 <__NVIC_GetPriorityGrouping>
 8003792:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	68b9      	ldr	r1, [r7, #8]
 8003798:	6978      	ldr	r0, [r7, #20]
 800379a:	f7ff ff57 	bl	800364c <NVIC_EncodePriority>
 800379e:	4602      	mov	r2, r0
 80037a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a4:	4611      	mov	r1, r2
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7ff ff26 	bl	80035f8 <__NVIC_SetPriority>
}
 80037ac:	bf00      	nop
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	080107c4 	.word	0x080107c4

080037b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	4603      	mov	r3, r0
 80037c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80037c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	da03      	bge.n	80037d2 <HAL_NVIC_EnableIRQ+0x1a>
 80037ca:	21be      	movs	r1, #190	; 0xbe
 80037cc:	4805      	ldr	r0, [pc, #20]	; (80037e4 <HAL_NVIC_EnableIRQ+0x2c>)
 80037ce:	f7fe fdef 	bl	80023b0 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7ff fef2 	bl	80035c0 <__NVIC_EnableIRQ>
}
 80037dc:	bf00      	nop
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	080107c4 	.word	0x080107c4

080037e8 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80037ec:	f7ff ff60 	bl	80036b0 <__NVIC_SystemReset>

080037f0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f7ff ff6f 	bl	80036dc <SysTick_Config>
 80037fe:	4603      	mov	r3, r0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3708      	adds	r7, #8
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003810:	2300      	movs	r3, #0
 8003812:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800381a:	2b02      	cmp	r3, #2
 800381c:	d008      	beq.n	8003830 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2204      	movs	r2, #4
 8003822:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e020      	b.n	8003872 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 020e 	bic.w	r2, r2, #14
 800383e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0201 	bic.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003858:	2101      	movs	r1, #1
 800385a:	fa01 f202 	lsl.w	r2, r1, r2
 800385e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003870:	7bfb      	ldrb	r3, [r7, #15]
}
 8003872:	4618      	mov	r0, r3
 8003874:	3714      	adds	r7, #20
 8003876:	46bd      	mov	sp, r7
 8003878:	bc80      	pop	{r7}
 800387a:	4770      	bx	lr

0800387c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003884:	2300      	movs	r3, #0
 8003886:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800388e:	2b02      	cmp	r3, #2
 8003890:	d005      	beq.n	800389e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2204      	movs	r2, #4
 8003896:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	73fb      	strb	r3, [r7, #15]
 800389c:	e0d6      	b.n	8003a4c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 020e 	bic.w	r2, r2, #14
 80038ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 0201 	bic.w	r2, r2, #1
 80038bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	461a      	mov	r2, r3
 80038c4:	4b64      	ldr	r3, [pc, #400]	; (8003a58 <HAL_DMA_Abort_IT+0x1dc>)
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d958      	bls.n	800397c <HAL_DMA_Abort_IT+0x100>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a63      	ldr	r2, [pc, #396]	; (8003a5c <HAL_DMA_Abort_IT+0x1e0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d04f      	beq.n	8003974 <HAL_DMA_Abort_IT+0xf8>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a61      	ldr	r2, [pc, #388]	; (8003a60 <HAL_DMA_Abort_IT+0x1e4>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d048      	beq.n	8003970 <HAL_DMA_Abort_IT+0xf4>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a60      	ldr	r2, [pc, #384]	; (8003a64 <HAL_DMA_Abort_IT+0x1e8>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d040      	beq.n	800396a <HAL_DMA_Abort_IT+0xee>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a5e      	ldr	r2, [pc, #376]	; (8003a68 <HAL_DMA_Abort_IT+0x1ec>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d038      	beq.n	8003964 <HAL_DMA_Abort_IT+0xe8>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a5d      	ldr	r2, [pc, #372]	; (8003a6c <HAL_DMA_Abort_IT+0x1f0>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d030      	beq.n	800395e <HAL_DMA_Abort_IT+0xe2>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a5b      	ldr	r2, [pc, #364]	; (8003a70 <HAL_DMA_Abort_IT+0x1f4>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d028      	beq.n	8003958 <HAL_DMA_Abort_IT+0xdc>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a53      	ldr	r2, [pc, #332]	; (8003a58 <HAL_DMA_Abort_IT+0x1dc>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d020      	beq.n	8003952 <HAL_DMA_Abort_IT+0xd6>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a57      	ldr	r2, [pc, #348]	; (8003a74 <HAL_DMA_Abort_IT+0x1f8>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d019      	beq.n	800394e <HAL_DMA_Abort_IT+0xd2>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a56      	ldr	r2, [pc, #344]	; (8003a78 <HAL_DMA_Abort_IT+0x1fc>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d012      	beq.n	800394a <HAL_DMA_Abort_IT+0xce>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a54      	ldr	r2, [pc, #336]	; (8003a7c <HAL_DMA_Abort_IT+0x200>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d00a      	beq.n	8003944 <HAL_DMA_Abort_IT+0xc8>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a53      	ldr	r2, [pc, #332]	; (8003a80 <HAL_DMA_Abort_IT+0x204>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d102      	bne.n	800393e <HAL_DMA_Abort_IT+0xc2>
 8003938:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800393c:	e01b      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 800393e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003942:	e018      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 8003944:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003948:	e015      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 800394a:	2310      	movs	r3, #16
 800394c:	e013      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 800394e:	2301      	movs	r3, #1
 8003950:	e011      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 8003952:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003956:	e00e      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 8003958:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800395c:	e00b      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 800395e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003962:	e008      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 8003964:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003968:	e005      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 800396a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800396e:	e002      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 8003970:	2310      	movs	r3, #16
 8003972:	e000      	b.n	8003976 <HAL_DMA_Abort_IT+0xfa>
 8003974:	2301      	movs	r3, #1
 8003976:	4a43      	ldr	r2, [pc, #268]	; (8003a84 <HAL_DMA_Abort_IT+0x208>)
 8003978:	6053      	str	r3, [r2, #4]
 800397a:	e057      	b.n	8003a2c <HAL_DMA_Abort_IT+0x1b0>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a36      	ldr	r2, [pc, #216]	; (8003a5c <HAL_DMA_Abort_IT+0x1e0>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d04f      	beq.n	8003a26 <HAL_DMA_Abort_IT+0x1aa>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a35      	ldr	r2, [pc, #212]	; (8003a60 <HAL_DMA_Abort_IT+0x1e4>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d048      	beq.n	8003a22 <HAL_DMA_Abort_IT+0x1a6>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a33      	ldr	r2, [pc, #204]	; (8003a64 <HAL_DMA_Abort_IT+0x1e8>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d040      	beq.n	8003a1c <HAL_DMA_Abort_IT+0x1a0>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a32      	ldr	r2, [pc, #200]	; (8003a68 <HAL_DMA_Abort_IT+0x1ec>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d038      	beq.n	8003a16 <HAL_DMA_Abort_IT+0x19a>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a30      	ldr	r2, [pc, #192]	; (8003a6c <HAL_DMA_Abort_IT+0x1f0>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d030      	beq.n	8003a10 <HAL_DMA_Abort_IT+0x194>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a2f      	ldr	r2, [pc, #188]	; (8003a70 <HAL_DMA_Abort_IT+0x1f4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d028      	beq.n	8003a0a <HAL_DMA_Abort_IT+0x18e>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a26      	ldr	r2, [pc, #152]	; (8003a58 <HAL_DMA_Abort_IT+0x1dc>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d020      	beq.n	8003a04 <HAL_DMA_Abort_IT+0x188>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a2b      	ldr	r2, [pc, #172]	; (8003a74 <HAL_DMA_Abort_IT+0x1f8>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d019      	beq.n	8003a00 <HAL_DMA_Abort_IT+0x184>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a29      	ldr	r2, [pc, #164]	; (8003a78 <HAL_DMA_Abort_IT+0x1fc>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d012      	beq.n	80039fc <HAL_DMA_Abort_IT+0x180>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a28      	ldr	r2, [pc, #160]	; (8003a7c <HAL_DMA_Abort_IT+0x200>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d00a      	beq.n	80039f6 <HAL_DMA_Abort_IT+0x17a>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a26      	ldr	r2, [pc, #152]	; (8003a80 <HAL_DMA_Abort_IT+0x204>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d102      	bne.n	80039f0 <HAL_DMA_Abort_IT+0x174>
 80039ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039ee:	e01b      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 80039f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039f4:	e018      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 80039f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039fa:	e015      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 80039fc:	2310      	movs	r3, #16
 80039fe:	e013      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 8003a00:	2301      	movs	r3, #1
 8003a02:	e011      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 8003a04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a08:	e00e      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 8003a0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a0e:	e00b      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 8003a10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a14:	e008      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 8003a16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a1a:	e005      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 8003a1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a20:	e002      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 8003a22:	2310      	movs	r3, #16
 8003a24:	e000      	b.n	8003a28 <HAL_DMA_Abort_IT+0x1ac>
 8003a26:	2301      	movs	r3, #1
 8003a28:	4a17      	ldr	r2, [pc, #92]	; (8003a88 <HAL_DMA_Abort_IT+0x20c>)
 8003a2a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d003      	beq.n	8003a4c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	4798      	blx	r3
    } 
  }
  return status;
 8003a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40020080 	.word	0x40020080
 8003a5c:	40020008 	.word	0x40020008
 8003a60:	4002001c 	.word	0x4002001c
 8003a64:	40020030 	.word	0x40020030
 8003a68:	40020044 	.word	0x40020044
 8003a6c:	40020058 	.word	0x40020058
 8003a70:	4002006c 	.word	0x4002006c
 8003a74:	40020408 	.word	0x40020408
 8003a78:	4002041c 	.word	0x4002041c
 8003a7c:	40020430 	.word	0x40020430
 8003a80:	40020444 	.word	0x40020444
 8003a84:	40020400 	.word	0x40020400
 8003a88:	40020000 	.word	0x40020000

08003a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b08a      	sub	sp, #40	; 0x28
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a96:	2300      	movs	r3, #0
 8003a98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4aa9      	ldr	r2, [pc, #676]	; (8003d48 <HAL_GPIO_Init+0x2bc>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d01b      	beq.n	8003ade <HAL_GPIO_Init+0x52>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4aa8      	ldr	r2, [pc, #672]	; (8003d4c <HAL_GPIO_Init+0x2c0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d017      	beq.n	8003ade <HAL_GPIO_Init+0x52>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4aa7      	ldr	r2, [pc, #668]	; (8003d50 <HAL_GPIO_Init+0x2c4>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d013      	beq.n	8003ade <HAL_GPIO_Init+0x52>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4aa6      	ldr	r2, [pc, #664]	; (8003d54 <HAL_GPIO_Init+0x2c8>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d00f      	beq.n	8003ade <HAL_GPIO_Init+0x52>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4aa5      	ldr	r2, [pc, #660]	; (8003d58 <HAL_GPIO_Init+0x2cc>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d00b      	beq.n	8003ade <HAL_GPIO_Init+0x52>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4aa4      	ldr	r2, [pc, #656]	; (8003d5c <HAL_GPIO_Init+0x2d0>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d007      	beq.n	8003ade <HAL_GPIO_Init+0x52>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4aa3      	ldr	r2, [pc, #652]	; (8003d60 <HAL_GPIO_Init+0x2d4>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d003      	beq.n	8003ade <HAL_GPIO_Init+0x52>
 8003ad6:	21bd      	movs	r1, #189	; 0xbd
 8003ad8:	48a2      	ldr	r0, [pc, #648]	; (8003d64 <HAL_GPIO_Init+0x2d8>)
 8003ada:	f7fe fc69 	bl	80023b0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d005      	beq.n	8003af4 <HAL_GPIO_Init+0x68>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	0c1b      	lsrs	r3, r3, #16
 8003aee:	041b      	lsls	r3, r3, #16
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d003      	beq.n	8003afc <HAL_GPIO_Init+0x70>
 8003af4:	21be      	movs	r1, #190	; 0xbe
 8003af6:	489b      	ldr	r0, [pc, #620]	; (8003d64 <HAL_GPIO_Init+0x2d8>)
 8003af8:	f7fe fc5a 	bl	80023b0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f000 8235 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	f000 8230 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	2b11      	cmp	r3, #17
 8003b16:	f000 822b 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	f000 8226 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	2b12      	cmp	r3, #18
 8003b2a:	f000 8221 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	4a8d      	ldr	r2, [pc, #564]	; (8003d68 <HAL_GPIO_Init+0x2dc>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	f000 821b 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	4a8b      	ldr	r2, [pc, #556]	; (8003d6c <HAL_GPIO_Init+0x2e0>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	f000 8215 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	4a89      	ldr	r2, [pc, #548]	; (8003d70 <HAL_GPIO_Init+0x2e4>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	f000 820f 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	4a87      	ldr	r2, [pc, #540]	; (8003d74 <HAL_GPIO_Init+0x2e8>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	f000 8209 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	4a85      	ldr	r2, [pc, #532]	; (8003d78 <HAL_GPIO_Init+0x2ec>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	f000 8203 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	4a83      	ldr	r2, [pc, #524]	; (8003d7c <HAL_GPIO_Init+0x2f0>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	f000 81fd 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2b03      	cmp	r3, #3
 8003b7c:	f000 81f8 	beq.w	8003f70 <HAL_GPIO_Init+0x4e4>
 8003b80:	21bf      	movs	r1, #191	; 0xbf
 8003b82:	4878      	ldr	r0, [pc, #480]	; (8003d64 <HAL_GPIO_Init+0x2d8>)
 8003b84:	f7fe fc14 	bl	80023b0 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b88:	e1f2      	b.n	8003f70 <HAL_GPIO_Init+0x4e4>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	69fa      	ldr	r2, [r7, #28]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	f040 81e1 	bne.w	8003f6a <HAL_GPIO_Init+0x4de>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4a67      	ldr	r2, [pc, #412]	; (8003d48 <HAL_GPIO_Init+0x2bc>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d01b      	beq.n	8003be8 <HAL_GPIO_Init+0x15c>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	4a66      	ldr	r2, [pc, #408]	; (8003d4c <HAL_GPIO_Init+0x2c0>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d017      	beq.n	8003be8 <HAL_GPIO_Init+0x15c>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a65      	ldr	r2, [pc, #404]	; (8003d50 <HAL_GPIO_Init+0x2c4>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d013      	beq.n	8003be8 <HAL_GPIO_Init+0x15c>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a64      	ldr	r2, [pc, #400]	; (8003d54 <HAL_GPIO_Init+0x2c8>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d00f      	beq.n	8003be8 <HAL_GPIO_Init+0x15c>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a63      	ldr	r2, [pc, #396]	; (8003d58 <HAL_GPIO_Init+0x2cc>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d00b      	beq.n	8003be8 <HAL_GPIO_Init+0x15c>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4a62      	ldr	r2, [pc, #392]	; (8003d5c <HAL_GPIO_Init+0x2d0>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d007      	beq.n	8003be8 <HAL_GPIO_Init+0x15c>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4a61      	ldr	r2, [pc, #388]	; (8003d60 <HAL_GPIO_Init+0x2d4>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d003      	beq.n	8003be8 <HAL_GPIO_Init+0x15c>
 8003be0:	21cd      	movs	r1, #205	; 0xcd
 8003be2:	4860      	ldr	r0, [pc, #384]	; (8003d64 <HAL_GPIO_Init+0x2d8>)
 8003be4:	f7fe fbe4 	bl	80023b0 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	4a63      	ldr	r2, [pc, #396]	; (8003d7c <HAL_GPIO_Init+0x2f0>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	f000 80c6 	beq.w	8003d80 <HAL_GPIO_Init+0x2f4>
 8003bf4:	4a61      	ldr	r2, [pc, #388]	; (8003d7c <HAL_GPIO_Init+0x2f0>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	f200 80ec 	bhi.w	8003dd4 <HAL_GPIO_Init+0x348>
 8003bfc:	4a5c      	ldr	r2, [pc, #368]	; (8003d70 <HAL_GPIO_Init+0x2e4>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	f000 80be 	beq.w	8003d80 <HAL_GPIO_Init+0x2f4>
 8003c04:	4a5a      	ldr	r2, [pc, #360]	; (8003d70 <HAL_GPIO_Init+0x2e4>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	f200 80e4 	bhi.w	8003dd4 <HAL_GPIO_Init+0x348>
 8003c0c:	4a5a      	ldr	r2, [pc, #360]	; (8003d78 <HAL_GPIO_Init+0x2ec>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	f000 80b6 	beq.w	8003d80 <HAL_GPIO_Init+0x2f4>
 8003c14:	4a58      	ldr	r2, [pc, #352]	; (8003d78 <HAL_GPIO_Init+0x2ec>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	f200 80dc 	bhi.w	8003dd4 <HAL_GPIO_Init+0x348>
 8003c1c:	4a53      	ldr	r2, [pc, #332]	; (8003d6c <HAL_GPIO_Init+0x2e0>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	f000 80ae 	beq.w	8003d80 <HAL_GPIO_Init+0x2f4>
 8003c24:	4a51      	ldr	r2, [pc, #324]	; (8003d6c <HAL_GPIO_Init+0x2e0>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	f200 80d4 	bhi.w	8003dd4 <HAL_GPIO_Init+0x348>
 8003c2c:	4a51      	ldr	r2, [pc, #324]	; (8003d74 <HAL_GPIO_Init+0x2e8>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	f000 80a6 	beq.w	8003d80 <HAL_GPIO_Init+0x2f4>
 8003c34:	4a4f      	ldr	r2, [pc, #316]	; (8003d74 <HAL_GPIO_Init+0x2e8>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	f200 80cc 	bhi.w	8003dd4 <HAL_GPIO_Init+0x348>
 8003c3c:	2b12      	cmp	r3, #18
 8003c3e:	d82b      	bhi.n	8003c98 <HAL_GPIO_Init+0x20c>
 8003c40:	2b12      	cmp	r3, #18
 8003c42:	f200 80c7 	bhi.w	8003dd4 <HAL_GPIO_Init+0x348>
 8003c46:	a201      	add	r2, pc, #4	; (adr r2, 8003c4c <HAL_GPIO_Init+0x1c0>)
 8003c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c4c:	08003d81 	.word	0x08003d81
 8003c50:	08003ca1 	.word	0x08003ca1
 8003c54:	08003cf3 	.word	0x08003cf3
 8003c58:	08003dcf 	.word	0x08003dcf
 8003c5c:	08003dd5 	.word	0x08003dd5
 8003c60:	08003dd5 	.word	0x08003dd5
 8003c64:	08003dd5 	.word	0x08003dd5
 8003c68:	08003dd5 	.word	0x08003dd5
 8003c6c:	08003dd5 	.word	0x08003dd5
 8003c70:	08003dd5 	.word	0x08003dd5
 8003c74:	08003dd5 	.word	0x08003dd5
 8003c78:	08003dd5 	.word	0x08003dd5
 8003c7c:	08003dd5 	.word	0x08003dd5
 8003c80:	08003dd5 	.word	0x08003dd5
 8003c84:	08003dd5 	.word	0x08003dd5
 8003c88:	08003dd5 	.word	0x08003dd5
 8003c8c:	08003dd5 	.word	0x08003dd5
 8003c90:	08003cc9 	.word	0x08003cc9
 8003c94:	08003d1d 	.word	0x08003d1d
 8003c98:	4a33      	ldr	r2, [pc, #204]	; (8003d68 <HAL_GPIO_Init+0x2dc>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d070      	beq.n	8003d80 <HAL_GPIO_Init+0x2f4>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003c9e:	e099      	b.n	8003dd4 <HAL_GPIO_Init+0x348>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d00b      	beq.n	8003cc0 <HAL_GPIO_Init+0x234>
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d007      	beq.n	8003cc0 <HAL_GPIO_Init+0x234>
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	2b03      	cmp	r3, #3
 8003cb6:	d003      	beq.n	8003cc0 <HAL_GPIO_Init+0x234>
 8003cb8:	21d5      	movs	r1, #213	; 0xd5
 8003cba:	482a      	ldr	r0, [pc, #168]	; (8003d64 <HAL_GPIO_Init+0x2d8>)
 8003cbc:	f7fe fb78 	bl	80023b0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	623b      	str	r3, [r7, #32]
          break;
 8003cc6:	e086      	b.n	8003dd6 <HAL_GPIO_Init+0x34a>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d00b      	beq.n	8003ce8 <HAL_GPIO_Init+0x25c>
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d007      	beq.n	8003ce8 <HAL_GPIO_Init+0x25c>
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	2b03      	cmp	r3, #3
 8003cde:	d003      	beq.n	8003ce8 <HAL_GPIO_Init+0x25c>
 8003ce0:	21dc      	movs	r1, #220	; 0xdc
 8003ce2:	4820      	ldr	r0, [pc, #128]	; (8003d64 <HAL_GPIO_Init+0x2d8>)
 8003ce4:	f7fe fb64 	bl	80023b0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	3304      	adds	r3, #4
 8003cee:	623b      	str	r3, [r7, #32]
          break;
 8003cf0:	e071      	b.n	8003dd6 <HAL_GPIO_Init+0x34a>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d00b      	beq.n	8003d12 <HAL_GPIO_Init+0x286>
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d007      	beq.n	8003d12 <HAL_GPIO_Init+0x286>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	d003      	beq.n	8003d12 <HAL_GPIO_Init+0x286>
 8003d0a:	21e3      	movs	r1, #227	; 0xe3
 8003d0c:	4815      	ldr	r0, [pc, #84]	; (8003d64 <HAL_GPIO_Init+0x2d8>)
 8003d0e:	f7fe fb4f 	bl	80023b0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	3308      	adds	r3, #8
 8003d18:	623b      	str	r3, [r7, #32]
          break;
 8003d1a:	e05c      	b.n	8003dd6 <HAL_GPIO_Init+0x34a>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d00b      	beq.n	8003d3c <HAL_GPIO_Init+0x2b0>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d007      	beq.n	8003d3c <HAL_GPIO_Init+0x2b0>
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	2b03      	cmp	r3, #3
 8003d32:	d003      	beq.n	8003d3c <HAL_GPIO_Init+0x2b0>
 8003d34:	21ea      	movs	r1, #234	; 0xea
 8003d36:	480b      	ldr	r0, [pc, #44]	; (8003d64 <HAL_GPIO_Init+0x2d8>)
 8003d38:	f7fe fb3a 	bl	80023b0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	330c      	adds	r3, #12
 8003d42:	623b      	str	r3, [r7, #32]
          break;
 8003d44:	e047      	b.n	8003dd6 <HAL_GPIO_Init+0x34a>
 8003d46:	bf00      	nop
 8003d48:	40010800 	.word	0x40010800
 8003d4c:	40010c00 	.word	0x40010c00
 8003d50:	40011000 	.word	0x40011000
 8003d54:	40011400 	.word	0x40011400
 8003d58:	40011800 	.word	0x40011800
 8003d5c:	40011c00 	.word	0x40011c00
 8003d60:	40012000 	.word	0x40012000
 8003d64:	08010800 	.word	0x08010800
 8003d68:	10110000 	.word	0x10110000
 8003d6c:	10210000 	.word	0x10210000
 8003d70:	10310000 	.word	0x10310000
 8003d74:	10120000 	.word	0x10120000
 8003d78:	10220000 	.word	0x10220000
 8003d7c:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00b      	beq.n	8003da0 <HAL_GPIO_Init+0x314>
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d007      	beq.n	8003da0 <HAL_GPIO_Init+0x314>
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d003      	beq.n	8003da0 <HAL_GPIO_Init+0x314>
 8003d98:	21f7      	movs	r1, #247	; 0xf7
 8003d9a:	487c      	ldr	r0, [pc, #496]	; (8003f8c <HAL_GPIO_Init+0x500>)
 8003d9c:	f7fe fb08 	bl	80023b0 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d102      	bne.n	8003dae <HAL_GPIO_Init+0x322>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003da8:	2304      	movs	r3, #4
 8003daa:	623b      	str	r3, [r7, #32]
          break;
 8003dac:	e013      	b.n	8003dd6 <HAL_GPIO_Init+0x34a>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d105      	bne.n	8003dc2 <HAL_GPIO_Init+0x336>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003db6:	2308      	movs	r3, #8
 8003db8:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	69fa      	ldr	r2, [r7, #28]
 8003dbe:	611a      	str	r2, [r3, #16]
          break;
 8003dc0:	e009      	b.n	8003dd6 <HAL_GPIO_Init+0x34a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003dc2:	2308      	movs	r3, #8
 8003dc4:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	69fa      	ldr	r2, [r7, #28]
 8003dca:	615a      	str	r2, [r3, #20]
          break;
 8003dcc:	e003      	b.n	8003dd6 <HAL_GPIO_Init+0x34a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	623b      	str	r3, [r7, #32]
          break;
 8003dd2:	e000      	b.n	8003dd6 <HAL_GPIO_Init+0x34a>
          break;
 8003dd4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	2bff      	cmp	r3, #255	; 0xff
 8003dda:	d801      	bhi.n	8003de0 <HAL_GPIO_Init+0x354>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	e001      	b.n	8003de4 <HAL_GPIO_Init+0x358>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3304      	adds	r3, #4
 8003de4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	2bff      	cmp	r3, #255	; 0xff
 8003dea:	d802      	bhi.n	8003df2 <HAL_GPIO_Init+0x366>
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	e002      	b.n	8003df8 <HAL_GPIO_Init+0x36c>
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	3b08      	subs	r3, #8
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	210f      	movs	r1, #15
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	fa01 f303 	lsl.w	r3, r1, r3
 8003e06:	43db      	mvns	r3, r3
 8003e08:	401a      	ands	r2, r3
 8003e0a:	6a39      	ldr	r1, [r7, #32]
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e12:	431a      	orrs	r2, r3
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 80a2 	beq.w	8003f6a <HAL_GPIO_Init+0x4de>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003e26:	4b5a      	ldr	r3, [pc, #360]	; (8003f90 <HAL_GPIO_Init+0x504>)
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	4a59      	ldr	r2, [pc, #356]	; (8003f90 <HAL_GPIO_Init+0x504>)
 8003e2c:	f043 0301 	orr.w	r3, r3, #1
 8003e30:	6193      	str	r3, [r2, #24]
 8003e32:	4b57      	ldr	r3, [pc, #348]	; (8003f90 <HAL_GPIO_Init+0x504>)
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	60bb      	str	r3, [r7, #8]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003e3e:	4a55      	ldr	r2, [pc, #340]	; (8003f94 <HAL_GPIO_Init+0x508>)
 8003e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e42:	089b      	lsrs	r3, r3, #2
 8003e44:	3302      	adds	r3, #2
 8003e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e4a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4e:	f003 0303 	and.w	r3, r3, #3
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	220f      	movs	r2, #15
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a4c      	ldr	r2, [pc, #304]	; (8003f98 <HAL_GPIO_Init+0x50c>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d01f      	beq.n	8003eaa <HAL_GPIO_Init+0x41e>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a4b      	ldr	r2, [pc, #300]	; (8003f9c <HAL_GPIO_Init+0x510>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d019      	beq.n	8003ea6 <HAL_GPIO_Init+0x41a>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a4a      	ldr	r2, [pc, #296]	; (8003fa0 <HAL_GPIO_Init+0x514>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d013      	beq.n	8003ea2 <HAL_GPIO_Init+0x416>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a49      	ldr	r2, [pc, #292]	; (8003fa4 <HAL_GPIO_Init+0x518>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d00d      	beq.n	8003e9e <HAL_GPIO_Init+0x412>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a48      	ldr	r2, [pc, #288]	; (8003fa8 <HAL_GPIO_Init+0x51c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d007      	beq.n	8003e9a <HAL_GPIO_Init+0x40e>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a47      	ldr	r2, [pc, #284]	; (8003fac <HAL_GPIO_Init+0x520>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d101      	bne.n	8003e96 <HAL_GPIO_Init+0x40a>
 8003e92:	2305      	movs	r3, #5
 8003e94:	e00a      	b.n	8003eac <HAL_GPIO_Init+0x420>
 8003e96:	2306      	movs	r3, #6
 8003e98:	e008      	b.n	8003eac <HAL_GPIO_Init+0x420>
 8003e9a:	2304      	movs	r3, #4
 8003e9c:	e006      	b.n	8003eac <HAL_GPIO_Init+0x420>
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e004      	b.n	8003eac <HAL_GPIO_Init+0x420>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e002      	b.n	8003eac <HAL_GPIO_Init+0x420>
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e000      	b.n	8003eac <HAL_GPIO_Init+0x420>
 8003eaa:	2300      	movs	r3, #0
 8003eac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eae:	f002 0203 	and.w	r2, r2, #3
 8003eb2:	0092      	lsls	r2, r2, #2
 8003eb4:	4093      	lsls	r3, r2
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003ebc:	4935      	ldr	r1, [pc, #212]	; (8003f94 <HAL_GPIO_Init+0x508>)
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec0:	089b      	lsrs	r3, r3, #2
 8003ec2:	3302      	adds	r3, #2
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d006      	beq.n	8003ee4 <HAL_GPIO_Init+0x458>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003ed6:	4b36      	ldr	r3, [pc, #216]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	4935      	ldr	r1, [pc, #212]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	600b      	str	r3, [r1, #0]
 8003ee2:	e006      	b.n	8003ef2 <HAL_GPIO_Init+0x466>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ee4:	4b32      	ldr	r3, [pc, #200]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	43db      	mvns	r3, r3
 8003eec:	4930      	ldr	r1, [pc, #192]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003eee:	4013      	ands	r3, r2
 8003ef0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d006      	beq.n	8003f0c <HAL_GPIO_Init+0x480>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003efe:	4b2c      	ldr	r3, [pc, #176]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	492b      	ldr	r1, [pc, #172]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	604b      	str	r3, [r1, #4]
 8003f0a:	e006      	b.n	8003f1a <HAL_GPIO_Init+0x48e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003f0c:	4b28      	ldr	r3, [pc, #160]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f0e:	685a      	ldr	r2, [r3, #4]
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	43db      	mvns	r3, r3
 8003f14:	4926      	ldr	r1, [pc, #152]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f16:	4013      	ands	r3, r2
 8003f18:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d006      	beq.n	8003f34 <HAL_GPIO_Init+0x4a8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003f26:	4b22      	ldr	r3, [pc, #136]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f28:	689a      	ldr	r2, [r3, #8]
 8003f2a:	4921      	ldr	r1, [pc, #132]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	608b      	str	r3, [r1, #8]
 8003f32:	e006      	b.n	8003f42 <HAL_GPIO_Init+0x4b6>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003f34:	4b1e      	ldr	r3, [pc, #120]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	43db      	mvns	r3, r3
 8003f3c:	491c      	ldr	r1, [pc, #112]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f3e:	4013      	ands	r3, r2
 8003f40:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d006      	beq.n	8003f5c <HAL_GPIO_Init+0x4d0>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003f4e:	4b18      	ldr	r3, [pc, #96]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f50:	68da      	ldr	r2, [r3, #12]
 8003f52:	4917      	ldr	r1, [pc, #92]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	60cb      	str	r3, [r1, #12]
 8003f5a:	e006      	b.n	8003f6a <HAL_GPIO_Init+0x4de>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003f5c:	4b14      	ldr	r3, [pc, #80]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f5e:	68da      	ldr	r2, [r3, #12]
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	43db      	mvns	r3, r3
 8003f64:	4912      	ldr	r1, [pc, #72]	; (8003fb0 <HAL_GPIO_Init+0x524>)
 8003f66:	4013      	ands	r3, r2
 8003f68:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f76:	fa22 f303 	lsr.w	r3, r2, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f47f ae05 	bne.w	8003b8a <HAL_GPIO_Init+0xfe>
  }
}
 8003f80:	bf00      	nop
 8003f82:	bf00      	nop
 8003f84:	3728      	adds	r7, #40	; 0x28
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	08010800 	.word	0x08010800
 8003f90:	40021000 	.word	0x40021000
 8003f94:	40010000 	.word	0x40010000
 8003f98:	40010800 	.word	0x40010800
 8003f9c:	40010c00 	.word	0x40010c00
 8003fa0:	40011000 	.word	0x40011000
 8003fa4:	40011400 	.word	0x40011400
 8003fa8:	40011800 	.word	0x40011800
 8003fac:	40011c00 	.word	0x40011c00
 8003fb0:	40010400 	.word	0x40010400

08003fb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003fc0:	887b      	ldrh	r3, [r7, #2]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d004      	beq.n	8003fd0 <HAL_GPIO_ReadPin+0x1c>
 8003fc6:	887b      	ldrh	r3, [r7, #2]
 8003fc8:	0c1b      	lsrs	r3, r3, #16
 8003fca:	041b      	lsls	r3, r3, #16
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d004      	beq.n	8003fda <HAL_GPIO_ReadPin+0x26>
 8003fd0:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8003fd4:	4809      	ldr	r0, [pc, #36]	; (8003ffc <HAL_GPIO_ReadPin+0x48>)
 8003fd6:	f7fe f9eb 	bl	80023b0 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	689a      	ldr	r2, [r3, #8]
 8003fde:	887b      	ldrh	r3, [r7, #2]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	73fb      	strb	r3, [r7, #15]
 8003fea:	e001      	b.n	8003ff0 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fec:	2300      	movs	r3, #0
 8003fee:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	08010800 	.word	0x08010800

08004000 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	460b      	mov	r3, r1
 800400a:	807b      	strh	r3, [r7, #2]
 800400c:	4613      	mov	r3, r2
 800400e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004010:	887b      	ldrh	r3, [r7, #2]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d004      	beq.n	8004020 <HAL_GPIO_WritePin+0x20>
 8004016:	887b      	ldrh	r3, [r7, #2]
 8004018:	0c1b      	lsrs	r3, r3, #16
 800401a:	041b      	lsls	r3, r3, #16
 800401c:	2b00      	cmp	r3, #0
 800401e:	d004      	beq.n	800402a <HAL_GPIO_WritePin+0x2a>
 8004020:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8004024:	480e      	ldr	r0, [pc, #56]	; (8004060 <HAL_GPIO_WritePin+0x60>)
 8004026:	f7fe f9c3 	bl	80023b0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800402a:	787b      	ldrb	r3, [r7, #1]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d007      	beq.n	8004040 <HAL_GPIO_WritePin+0x40>
 8004030:	787b      	ldrb	r3, [r7, #1]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d004      	beq.n	8004040 <HAL_GPIO_WritePin+0x40>
 8004036:	f240 11d5 	movw	r1, #469	; 0x1d5
 800403a:	4809      	ldr	r0, [pc, #36]	; (8004060 <HAL_GPIO_WritePin+0x60>)
 800403c:	f7fe f9b8 	bl	80023b0 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8004040:	787b      	ldrb	r3, [r7, #1]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004046:	887a      	ldrh	r2, [r7, #2]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800404c:	e003      	b.n	8004056 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800404e:	887b      	ldrh	r3, [r7, #2]
 8004050:	041a      	lsls	r2, r3, #16
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	611a      	str	r2, [r3, #16]
}
 8004056:	bf00      	nop
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	08010800 	.word	0x08010800

08004064 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	460b      	mov	r3, r1
 800406e:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004070:	887b      	ldrh	r3, [r7, #2]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d004      	beq.n	8004080 <HAL_GPIO_TogglePin+0x1c>
 8004076:	887b      	ldrh	r3, [r7, #2]
 8004078:	0c1b      	lsrs	r3, r3, #16
 800407a:	041b      	lsls	r3, r3, #16
 800407c:	2b00      	cmp	r3, #0
 800407e:	d004      	beq.n	800408a <HAL_GPIO_TogglePin+0x26>
 8004080:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 8004084:	480a      	ldr	r0, [pc, #40]	; (80040b0 <HAL_GPIO_TogglePin+0x4c>)
 8004086:	f7fe f993 	bl	80023b0 <assert_failed>

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004090:	887a      	ldrh	r2, [r7, #2]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	4013      	ands	r3, r2
 8004096:	041a      	lsls	r2, r3, #16
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	43d9      	mvns	r1, r3
 800409c:	887b      	ldrh	r3, [r7, #2]
 800409e:	400b      	ands	r3, r1
 80040a0:	431a      	orrs	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	611a      	str	r2, [r3, #16]
}
 80040a6:	bf00      	nop
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	08010800 	.word	0x08010800

080040b4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80040b4:	b480      	push	{r7}
 80040b6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80040b8:	4b03      	ldr	r3, [pc, #12]	; (80040c8 <HAL_PWR_EnableBkUpAccess+0x14>)
 80040ba:	2201      	movs	r2, #1
 80040bc:	601a      	str	r2, [r3, #0]
}
 80040be:	bf00      	nop
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bc80      	pop	{r7}
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	420e0020 	.word	0x420e0020

080040cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e35c      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d01c      	beq.n	8004120 <HAL_RCC_OscConfig+0x54>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d116      	bne.n	8004120 <HAL_RCC_OscConfig+0x54>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d110      	bne.n	8004120 <HAL_RCC_OscConfig+0x54>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0308 	and.w	r3, r3, #8
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10a      	bne.n	8004120 <HAL_RCC_OscConfig+0x54>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0304 	and.w	r3, r3, #4
 8004112:	2b00      	cmp	r3, #0
 8004114:	d104      	bne.n	8004120 <HAL_RCC_OscConfig+0x54>
 8004116:	f240 1167 	movw	r1, #359	; 0x167
 800411a:	48a5      	ldr	r0, [pc, #660]	; (80043b0 <HAL_RCC_OscConfig+0x2e4>)
 800411c:	f7fe f948 	bl	80023b0 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 809a 	beq.w	8004262 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00e      	beq.n	8004154 <HAL_RCC_OscConfig+0x88>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800413e:	d009      	beq.n	8004154 <HAL_RCC_OscConfig+0x88>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004148:	d004      	beq.n	8004154 <HAL_RCC_OscConfig+0x88>
 800414a:	f240 116d 	movw	r1, #365	; 0x16d
 800414e:	4898      	ldr	r0, [pc, #608]	; (80043b0 <HAL_RCC_OscConfig+0x2e4>)
 8004150:	f7fe f92e 	bl	80023b0 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004154:	4b97      	ldr	r3, [pc, #604]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f003 030c 	and.w	r3, r3, #12
 800415c:	2b04      	cmp	r3, #4
 800415e:	d00c      	beq.n	800417a <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004160:	4b94      	ldr	r3, [pc, #592]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f003 030c 	and.w	r3, r3, #12
 8004168:	2b08      	cmp	r3, #8
 800416a:	d112      	bne.n	8004192 <HAL_RCC_OscConfig+0xc6>
 800416c:	4b91      	ldr	r3, [pc, #580]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004178:	d10b      	bne.n	8004192 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800417a:	4b8e      	ldr	r3, [pc, #568]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d06c      	beq.n	8004260 <HAL_RCC_OscConfig+0x194>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d168      	bne.n	8004260 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e302      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800419a:	d106      	bne.n	80041aa <HAL_RCC_OscConfig+0xde>
 800419c:	4b85      	ldr	r3, [pc, #532]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a84      	ldr	r2, [pc, #528]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041a6:	6013      	str	r3, [r2, #0]
 80041a8:	e02e      	b.n	8004208 <HAL_RCC_OscConfig+0x13c>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10c      	bne.n	80041cc <HAL_RCC_OscConfig+0x100>
 80041b2:	4b80      	ldr	r3, [pc, #512]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a7f      	ldr	r2, [pc, #508]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041bc:	6013      	str	r3, [r2, #0]
 80041be:	4b7d      	ldr	r3, [pc, #500]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a7c      	ldr	r2, [pc, #496]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041c8:	6013      	str	r3, [r2, #0]
 80041ca:	e01d      	b.n	8004208 <HAL_RCC_OscConfig+0x13c>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041d4:	d10c      	bne.n	80041f0 <HAL_RCC_OscConfig+0x124>
 80041d6:	4b77      	ldr	r3, [pc, #476]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a76      	ldr	r2, [pc, #472]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041e0:	6013      	str	r3, [r2, #0]
 80041e2:	4b74      	ldr	r3, [pc, #464]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a73      	ldr	r2, [pc, #460]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041ec:	6013      	str	r3, [r2, #0]
 80041ee:	e00b      	b.n	8004208 <HAL_RCC_OscConfig+0x13c>
 80041f0:	4b70      	ldr	r3, [pc, #448]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a6f      	ldr	r2, [pc, #444]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041fa:	6013      	str	r3, [r2, #0]
 80041fc:	4b6d      	ldr	r3, [pc, #436]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a6c      	ldr	r2, [pc, #432]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 8004202:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004206:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d013      	beq.n	8004238 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004210:	f7fe fd9e 	bl	8002d50 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004218:	f7fe fd9a 	bl	8002d50 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b64      	cmp	r3, #100	; 0x64
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e2b6      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800422a:	4b62      	ldr	r3, [pc, #392]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0f0      	beq.n	8004218 <HAL_RCC_OscConfig+0x14c>
 8004236:	e014      	b.n	8004262 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004238:	f7fe fd8a 	bl	8002d50 <HAL_GetTick>
 800423c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800423e:	e008      	b.n	8004252 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004240:	f7fe fd86 	bl	8002d50 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	2b64      	cmp	r3, #100	; 0x64
 800424c:	d901      	bls.n	8004252 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e2a2      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004252:	4b58      	ldr	r3, [pc, #352]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1f0      	bne.n	8004240 <HAL_RCC_OscConfig+0x174>
 800425e:	e000      	b.n	8004262 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004260:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d079      	beq.n	8004362 <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d008      	beq.n	8004288 <HAL_RCC_OscConfig+0x1bc>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d004      	beq.n	8004288 <HAL_RCC_OscConfig+0x1bc>
 800427e:	f240 11a1 	movw	r1, #417	; 0x1a1
 8004282:	484b      	ldr	r0, [pc, #300]	; (80043b0 <HAL_RCC_OscConfig+0x2e4>)
 8004284:	f7fe f894 	bl	80023b0 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	695b      	ldr	r3, [r3, #20]
 800428c:	2b1f      	cmp	r3, #31
 800428e:	d904      	bls.n	800429a <HAL_RCC_OscConfig+0x1ce>
 8004290:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8004294:	4846      	ldr	r0, [pc, #280]	; (80043b0 <HAL_RCC_OscConfig+0x2e4>)
 8004296:	f7fe f88b 	bl	80023b0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800429a:	4b46      	ldr	r3, [pc, #280]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f003 030c 	and.w	r3, r3, #12
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00b      	beq.n	80042be <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80042a6:	4b43      	ldr	r3, [pc, #268]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f003 030c 	and.w	r3, r3, #12
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d11c      	bne.n	80042ec <HAL_RCC_OscConfig+0x220>
 80042b2:	4b40      	ldr	r3, [pc, #256]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d116      	bne.n	80042ec <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042be:	4b3d      	ldr	r3, [pc, #244]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <HAL_RCC_OscConfig+0x20a>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d001      	beq.n	80042d6 <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e260      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d6:	4b37      	ldr	r3, [pc, #220]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	4933      	ldr	r1, [pc, #204]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ea:	e03a      	b.n	8004362 <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d020      	beq.n	8004336 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042f4:	4b30      	ldr	r3, [pc, #192]	; (80043b8 <HAL_RCC_OscConfig+0x2ec>)
 80042f6:	2201      	movs	r2, #1
 80042f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042fa:	f7fe fd29 	bl	8002d50 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004302:	f7fe fd25 	bl	8002d50 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b02      	cmp	r3, #2
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e241      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004314:	4b27      	ldr	r3, [pc, #156]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0f0      	beq.n	8004302 <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004320:	4b24      	ldr	r3, [pc, #144]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	4921      	ldr	r1, [pc, #132]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 8004330:	4313      	orrs	r3, r2
 8004332:	600b      	str	r3, [r1, #0]
 8004334:	e015      	b.n	8004362 <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004336:	4b20      	ldr	r3, [pc, #128]	; (80043b8 <HAL_RCC_OscConfig+0x2ec>)
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433c:	f7fe fd08 	bl	8002d50 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004344:	f7fe fd04 	bl	8002d50 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e220      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004356:	4b17      	ldr	r3, [pc, #92]	; (80043b4 <HAL_RCC_OscConfig+0x2e8>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1f0      	bne.n	8004344 <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0308 	and.w	r3, r3, #8
 800436a:	2b00      	cmp	r3, #0
 800436c:	d048      	beq.n	8004400 <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d008      	beq.n	8004388 <HAL_RCC_OscConfig+0x2bc>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	2b01      	cmp	r3, #1
 800437c:	d004      	beq.n	8004388 <HAL_RCC_OscConfig+0x2bc>
 800437e:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8004382:	480b      	ldr	r0, [pc, #44]	; (80043b0 <HAL_RCC_OscConfig+0x2e4>)
 8004384:	f7fe f814 	bl	80023b0 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d021      	beq.n	80043d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004390:	4b0a      	ldr	r3, [pc, #40]	; (80043bc <HAL_RCC_OscConfig+0x2f0>)
 8004392:	2201      	movs	r2, #1
 8004394:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004396:	f7fe fcdb 	bl	8002d50 <HAL_GetTick>
 800439a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800439c:	e010      	b.n	80043c0 <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800439e:	f7fe fcd7 	bl	8002d50 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d909      	bls.n	80043c0 <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e1f3      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
 80043b0:	0801083c 	.word	0x0801083c
 80043b4:	40021000 	.word	0x40021000
 80043b8:	42420000 	.word	0x42420000
 80043bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043c0:	4b67      	ldr	r3, [pc, #412]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80043c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d0e8      	beq.n	800439e <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80043cc:	2001      	movs	r0, #1
 80043ce:	f000 fc0f 	bl	8004bf0 <RCC_Delay>
 80043d2:	e015      	b.n	8004400 <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043d4:	4b63      	ldr	r3, [pc, #396]	; (8004564 <HAL_RCC_OscConfig+0x498>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043da:	f7fe fcb9 	bl	8002d50 <HAL_GetTick>
 80043de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043e0:	e008      	b.n	80043f4 <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043e2:	f7fe fcb5 	bl	8002d50 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d901      	bls.n	80043f4 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e1d1      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043f4:	4b5a      	ldr	r3, [pc, #360]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80043f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f8:	f003 0302 	and.w	r3, r3, #2
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d1f0      	bne.n	80043e2 <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0304 	and.w	r3, r3, #4
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 80c0 	beq.w	800458e <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 800440e:	2300      	movs	r3, #0
 8004410:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00c      	beq.n	8004434 <HAL_RCC_OscConfig+0x368>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d008      	beq.n	8004434 <HAL_RCC_OscConfig+0x368>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	2b05      	cmp	r3, #5
 8004428:	d004      	beq.n	8004434 <HAL_RCC_OscConfig+0x368>
 800442a:	f240 2111 	movw	r1, #529	; 0x211
 800442e:	484e      	ldr	r0, [pc, #312]	; (8004568 <HAL_RCC_OscConfig+0x49c>)
 8004430:	f7fd ffbe 	bl	80023b0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004434:	4b4a      	ldr	r3, [pc, #296]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 8004436:	69db      	ldr	r3, [r3, #28]
 8004438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10d      	bne.n	800445c <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004440:	4b47      	ldr	r3, [pc, #284]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	4a46      	ldr	r2, [pc, #280]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 8004446:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800444a:	61d3      	str	r3, [r2, #28]
 800444c:	4b44      	ldr	r3, [pc, #272]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 800444e:	69db      	ldr	r3, [r3, #28]
 8004450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004454:	60bb      	str	r3, [r7, #8]
 8004456:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004458:	2301      	movs	r3, #1
 800445a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800445c:	4b43      	ldr	r3, [pc, #268]	; (800456c <HAL_RCC_OscConfig+0x4a0>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004464:	2b00      	cmp	r3, #0
 8004466:	d118      	bne.n	800449a <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004468:	4b40      	ldr	r3, [pc, #256]	; (800456c <HAL_RCC_OscConfig+0x4a0>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a3f      	ldr	r2, [pc, #252]	; (800456c <HAL_RCC_OscConfig+0x4a0>)
 800446e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004472:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004474:	f7fe fc6c 	bl	8002d50 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800447c:	f7fe fc68 	bl	8002d50 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b64      	cmp	r3, #100	; 0x64
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e184      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800448e:	4b37      	ldr	r3, [pc, #220]	; (800456c <HAL_RCC_OscConfig+0x4a0>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d106      	bne.n	80044b0 <HAL_RCC_OscConfig+0x3e4>
 80044a2:	4b2f      	ldr	r3, [pc, #188]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044a4:	6a1b      	ldr	r3, [r3, #32]
 80044a6:	4a2e      	ldr	r2, [pc, #184]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044a8:	f043 0301 	orr.w	r3, r3, #1
 80044ac:	6213      	str	r3, [r2, #32]
 80044ae:	e02d      	b.n	800450c <HAL_RCC_OscConfig+0x440>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d10c      	bne.n	80044d2 <HAL_RCC_OscConfig+0x406>
 80044b8:	4b29      	ldr	r3, [pc, #164]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	4a28      	ldr	r2, [pc, #160]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044be:	f023 0301 	bic.w	r3, r3, #1
 80044c2:	6213      	str	r3, [r2, #32]
 80044c4:	4b26      	ldr	r3, [pc, #152]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	4a25      	ldr	r2, [pc, #148]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044ca:	f023 0304 	bic.w	r3, r3, #4
 80044ce:	6213      	str	r3, [r2, #32]
 80044d0:	e01c      	b.n	800450c <HAL_RCC_OscConfig+0x440>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	2b05      	cmp	r3, #5
 80044d8:	d10c      	bne.n	80044f4 <HAL_RCC_OscConfig+0x428>
 80044da:	4b21      	ldr	r3, [pc, #132]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	4a20      	ldr	r2, [pc, #128]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044e0:	f043 0304 	orr.w	r3, r3, #4
 80044e4:	6213      	str	r3, [r2, #32]
 80044e6:	4b1e      	ldr	r3, [pc, #120]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	4a1d      	ldr	r2, [pc, #116]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044ec:	f043 0301 	orr.w	r3, r3, #1
 80044f0:	6213      	str	r3, [r2, #32]
 80044f2:	e00b      	b.n	800450c <HAL_RCC_OscConfig+0x440>
 80044f4:	4b1a      	ldr	r3, [pc, #104]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	4a19      	ldr	r2, [pc, #100]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 80044fa:	f023 0301 	bic.w	r3, r3, #1
 80044fe:	6213      	str	r3, [r2, #32]
 8004500:	4b17      	ldr	r3, [pc, #92]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	4a16      	ldr	r2, [pc, #88]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 8004506:	f023 0304 	bic.w	r3, r3, #4
 800450a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d015      	beq.n	8004540 <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004514:	f7fe fc1c 	bl	8002d50 <HAL_GetTick>
 8004518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800451a:	e00a      	b.n	8004532 <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800451c:	f7fe fc18 	bl	8002d50 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	f241 3288 	movw	r2, #5000	; 0x1388
 800452a:	4293      	cmp	r3, r2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e132      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004532:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <HAL_RCC_OscConfig+0x494>)
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d0ee      	beq.n	800451c <HAL_RCC_OscConfig+0x450>
 800453e:	e01d      	b.n	800457c <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004540:	f7fe fc06 	bl	8002d50 <HAL_GetTick>
 8004544:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004546:	e013      	b.n	8004570 <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004548:	f7fe fc02 	bl	8002d50 <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	f241 3288 	movw	r2, #5000	; 0x1388
 8004556:	4293      	cmp	r3, r2
 8004558:	d90a      	bls.n	8004570 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e11c      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
 800455e:	bf00      	nop
 8004560:	40021000 	.word	0x40021000
 8004564:	42420480 	.word	0x42420480
 8004568:	0801083c 	.word	0x0801083c
 800456c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004570:	4b8b      	ldr	r3, [pc, #556]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 8004572:	6a1b      	ldr	r3, [r3, #32]
 8004574:	f003 0302 	and.w	r3, r3, #2
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1e5      	bne.n	8004548 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800457c:	7dfb      	ldrb	r3, [r7, #23]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d105      	bne.n	800458e <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004582:	4b87      	ldr	r3, [pc, #540]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 8004584:	69db      	ldr	r3, [r3, #28]
 8004586:	4a86      	ldr	r2, [pc, #536]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 8004588:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800458c:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00c      	beq.n	80045b0 <HAL_RCC_OscConfig+0x4e4>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d008      	beq.n	80045b0 <HAL_RCC_OscConfig+0x4e4>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d004      	beq.n	80045b0 <HAL_RCC_OscConfig+0x4e4>
 80045a6:	f240 21af 	movw	r1, #687	; 0x2af
 80045aa:	487e      	ldr	r0, [pc, #504]	; (80047a4 <HAL_RCC_OscConfig+0x6d8>)
 80045ac:	f7fd ff00 	bl	80023b0 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	69db      	ldr	r3, [r3, #28]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 80ee 	beq.w	8004796 <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045ba:	4b79      	ldr	r3, [pc, #484]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f003 030c 	and.w	r3, r3, #12
 80045c2:	2b08      	cmp	r3, #8
 80045c4:	f000 80ce 	beq.w	8004764 <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	69db      	ldr	r3, [r3, #28]
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	f040 80b2 	bne.w	8004736 <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d009      	beq.n	80045ee <HAL_RCC_OscConfig+0x522>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045e2:	d004      	beq.n	80045ee <HAL_RCC_OscConfig+0x522>
 80045e4:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 80045e8:	486e      	ldr	r0, [pc, #440]	; (80047a4 <HAL_RCC_OscConfig+0x6d8>)
 80045ea:	f7fd fee1 	bl	80023b0 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d04a      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80045fe:	d045      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004604:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004608:	d040      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004612:	d03b      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004618:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800461c:	d036      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004622:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004626:	d031      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004630:	d02c      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004636:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800463a:	d027      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004640:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004644:	d022      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800464e:	d01d      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004654:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004658:	d018      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004662:	d013      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004668:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800466c:	d00e      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004672:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 8004676:	d009      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467c:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8004680:	d004      	beq.n	800468c <HAL_RCC_OscConfig+0x5c0>
 8004682:	f240 21b9 	movw	r1, #697	; 0x2b9
 8004686:	4847      	ldr	r0, [pc, #284]	; (80047a4 <HAL_RCC_OscConfig+0x6d8>)
 8004688:	f7fd fe92 	bl	80023b0 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800468c:	4b46      	ldr	r3, [pc, #280]	; (80047a8 <HAL_RCC_OscConfig+0x6dc>)
 800468e:	2200      	movs	r2, #0
 8004690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004692:	f7fe fb5d 	bl	8002d50 <HAL_GetTick>
 8004696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800469a:	f7fe fb59 	bl	8002d50 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e075      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046ac:	4b3c      	ldr	r3, [pc, #240]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1f0      	bne.n	800469a <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a1b      	ldr	r3, [r3, #32]
 80046bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046c0:	d116      	bne.n	80046f0 <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d009      	beq.n	80046de <HAL_RCC_OscConfig+0x612>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80046d2:	d004      	beq.n	80046de <HAL_RCC_OscConfig+0x612>
 80046d4:	f240 21cf 	movw	r1, #719	; 0x2cf
 80046d8:	4832      	ldr	r0, [pc, #200]	; (80047a4 <HAL_RCC_OscConfig+0x6d8>)
 80046da:	f7fd fe69 	bl	80023b0 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80046de:	4b30      	ldr	r3, [pc, #192]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	492d      	ldr	r1, [pc, #180]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 80046ec:	4313      	orrs	r3, r2
 80046ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046f0:	4b2b      	ldr	r3, [pc, #172]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a19      	ldr	r1, [r3, #32]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004700:	430b      	orrs	r3, r1
 8004702:	4927      	ldr	r1, [pc, #156]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 8004704:	4313      	orrs	r3, r2
 8004706:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004708:	4b27      	ldr	r3, [pc, #156]	; (80047a8 <HAL_RCC_OscConfig+0x6dc>)
 800470a:	2201      	movs	r2, #1
 800470c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800470e:	f7fe fb1f 	bl	8002d50 <HAL_GetTick>
 8004712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004714:	e008      	b.n	8004728 <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004716:	f7fe fb1b 	bl	8002d50 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	2b02      	cmp	r3, #2
 8004722:	d901      	bls.n	8004728 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e037      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004728:	4b1d      	ldr	r3, [pc, #116]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0f0      	beq.n	8004716 <HAL_RCC_OscConfig+0x64a>
 8004734:	e02f      	b.n	8004796 <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004736:	4b1c      	ldr	r3, [pc, #112]	; (80047a8 <HAL_RCC_OscConfig+0x6dc>)
 8004738:	2200      	movs	r2, #0
 800473a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473c:	f7fe fb08 	bl	8002d50 <HAL_GetTick>
 8004740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004742:	e008      	b.n	8004756 <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004744:	f7fe fb04 	bl	8002d50 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	2b02      	cmp	r3, #2
 8004750:	d901      	bls.n	8004756 <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e020      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004756:	4b12      	ldr	r3, [pc, #72]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1f0      	bne.n	8004744 <HAL_RCC_OscConfig+0x678>
 8004762:	e018      	b.n	8004796 <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	69db      	ldr	r3, [r3, #28]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d101      	bne.n	8004770 <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e013      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004770:	4b0b      	ldr	r3, [pc, #44]	; (80047a0 <HAL_RCC_OscConfig+0x6d4>)
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	429a      	cmp	r2, r3
 8004782:	d106      	bne.n	8004792 <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800478e:	429a      	cmp	r2, r3
 8004790:	d001      	beq.n	8004796 <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e000      	b.n	8004798 <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40021000 	.word	0x40021000
 80047a4:	0801083c 	.word	0x0801083c
 80047a8:	42420060 	.word	0x42420060

080047ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d101      	bne.n	80047c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e176      	b.n	8004aae <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d116      	bne.n	80047fa <HAL_RCC_ClockConfig+0x4e>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d110      	bne.n	80047fa <HAL_RCC_ClockConfig+0x4e>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d10a      	bne.n	80047fa <HAL_RCC_ClockConfig+0x4e>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0308 	and.w	r3, r3, #8
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d104      	bne.n	80047fa <HAL_RCC_ClockConfig+0x4e>
 80047f0:	f44f 714e 	mov.w	r1, #824	; 0x338
 80047f4:	4874      	ldr	r0, [pc, #464]	; (80049c8 <HAL_RCC_ClockConfig+0x21c>)
 80047f6:	f7fd fddb 	bl	80023b0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00a      	beq.n	8004816 <HAL_RCC_ClockConfig+0x6a>
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d007      	beq.n	8004816 <HAL_RCC_ClockConfig+0x6a>
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	2b02      	cmp	r3, #2
 800480a:	d004      	beq.n	8004816 <HAL_RCC_ClockConfig+0x6a>
 800480c:	f240 3139 	movw	r1, #825	; 0x339
 8004810:	486d      	ldr	r0, [pc, #436]	; (80049c8 <HAL_RCC_ClockConfig+0x21c>)
 8004812:	f7fd fdcd 	bl	80023b0 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004816:	4b6d      	ldr	r3, [pc, #436]	; (80049cc <HAL_RCC_ClockConfig+0x220>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0307 	and.w	r3, r3, #7
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	429a      	cmp	r2, r3
 8004822:	d910      	bls.n	8004846 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004824:	4b69      	ldr	r3, [pc, #420]	; (80049cc <HAL_RCC_ClockConfig+0x220>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f023 0207 	bic.w	r2, r3, #7
 800482c:	4967      	ldr	r1, [pc, #412]	; (80049cc <HAL_RCC_ClockConfig+0x220>)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	4313      	orrs	r3, r2
 8004832:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004834:	4b65      	ldr	r3, [pc, #404]	; (80049cc <HAL_RCC_ClockConfig+0x220>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d001      	beq.n	8004846 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e133      	b.n	8004aae <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0302 	and.w	r3, r3, #2
 800484e:	2b00      	cmp	r3, #0
 8004850:	d049      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0304 	and.w	r3, r3, #4
 800485a:	2b00      	cmp	r3, #0
 800485c:	d005      	beq.n	800486a <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800485e:	4b5c      	ldr	r3, [pc, #368]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	4a5b      	ldr	r2, [pc, #364]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 8004864:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004868:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0308 	and.w	r3, r3, #8
 8004872:	2b00      	cmp	r3, #0
 8004874:	d005      	beq.n	8004882 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004876:	4b56      	ldr	r3, [pc, #344]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	4a55      	ldr	r2, [pc, #340]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 800487c:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004880:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d024      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x128>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	2b80      	cmp	r3, #128	; 0x80
 8004890:	d020      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x128>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	2b90      	cmp	r3, #144	; 0x90
 8004898:	d01c      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x128>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	2ba0      	cmp	r3, #160	; 0xa0
 80048a0:	d018      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x128>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	2bb0      	cmp	r3, #176	; 0xb0
 80048a8:	d014      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x128>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	2bc0      	cmp	r3, #192	; 0xc0
 80048b0:	d010      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x128>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	2bd0      	cmp	r3, #208	; 0xd0
 80048b8:	d00c      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x128>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	2be0      	cmp	r3, #224	; 0xe0
 80048c0:	d008      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x128>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	2bf0      	cmp	r3, #240	; 0xf0
 80048c8:	d004      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x128>
 80048ca:	f240 315f 	movw	r1, #863	; 0x35f
 80048ce:	483e      	ldr	r0, [pc, #248]	; (80049c8 <HAL_RCC_ClockConfig+0x21c>)
 80048d0:	f7fd fd6e 	bl	80023b0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048d4:	4b3e      	ldr	r3, [pc, #248]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	493b      	ldr	r1, [pc, #236]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d051      	beq.n	8004996 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00c      	beq.n	8004914 <HAL_RCC_ClockConfig+0x168>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d008      	beq.n	8004914 <HAL_RCC_ClockConfig+0x168>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2b02      	cmp	r3, #2
 8004908:	d004      	beq.n	8004914 <HAL_RCC_ClockConfig+0x168>
 800490a:	f240 3166 	movw	r1, #870	; 0x366
 800490e:	482e      	ldr	r0, [pc, #184]	; (80049c8 <HAL_RCC_ClockConfig+0x21c>)
 8004910:	f7fd fd4e 	bl	80023b0 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	2b01      	cmp	r3, #1
 800491a:	d107      	bne.n	800492c <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800491c:	4b2c      	ldr	r3, [pc, #176]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d115      	bne.n	8004954 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e0c0      	b.n	8004aae <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2b02      	cmp	r3, #2
 8004932:	d107      	bne.n	8004944 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004934:	4b26      	ldr	r3, [pc, #152]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d109      	bne.n	8004954 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e0b4      	b.n	8004aae <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004944:	4b22      	ldr	r3, [pc, #136]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0302 	and.w	r3, r3, #2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d101      	bne.n	8004954 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e0ac      	b.n	8004aae <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004954:	4b1e      	ldr	r3, [pc, #120]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f023 0203 	bic.w	r2, r3, #3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	491b      	ldr	r1, [pc, #108]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 8004962:	4313      	orrs	r3, r2
 8004964:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004966:	f7fe f9f3 	bl	8002d50 <HAL_GetTick>
 800496a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496c:	e00a      	b.n	8004984 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800496e:	f7fe f9ef 	bl	8002d50 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	f241 3288 	movw	r2, #5000	; 0x1388
 800497c:	4293      	cmp	r3, r2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e094      	b.n	8004aae <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004984:	4b12      	ldr	r3, [pc, #72]	; (80049d0 <HAL_RCC_ClockConfig+0x224>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f003 020c 	and.w	r2, r3, #12
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	429a      	cmp	r2, r3
 8004994:	d1eb      	bne.n	800496e <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004996:	4b0d      	ldr	r3, [pc, #52]	; (80049cc <HAL_RCC_ClockConfig+0x220>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0307 	and.w	r3, r3, #7
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d217      	bcs.n	80049d4 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a4:	4b09      	ldr	r3, [pc, #36]	; (80049cc <HAL_RCC_ClockConfig+0x220>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f023 0207 	bic.w	r2, r3, #7
 80049ac:	4907      	ldr	r1, [pc, #28]	; (80049cc <HAL_RCC_ClockConfig+0x220>)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049b4:	4b05      	ldr	r3, [pc, #20]	; (80049cc <HAL_RCC_ClockConfig+0x220>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0307 	and.w	r3, r3, #7
 80049bc:	683a      	ldr	r2, [r7, #0]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d008      	beq.n	80049d4 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e073      	b.n	8004aae <HAL_RCC_ClockConfig+0x302>
 80049c6:	bf00      	nop
 80049c8:	0801083c 	.word	0x0801083c
 80049cc:	40022000 	.word	0x40022000
 80049d0:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0304 	and.w	r3, r3, #4
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d025      	beq.n	8004a2c <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d018      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x26e>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049f0:	d013      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x26e>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80049fa:	d00e      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x26e>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004a04:	d009      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x26e>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a0e:	d004      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x26e>
 8004a10:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8004a14:	4828      	ldr	r0, [pc, #160]	; (8004ab8 <HAL_RCC_ClockConfig+0x30c>)
 8004a16:	f7fd fccb 	bl	80023b0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a1a:	4b28      	ldr	r3, [pc, #160]	; (8004abc <HAL_RCC_ClockConfig+0x310>)
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	4925      	ldr	r1, [pc, #148]	; (8004abc <HAL_RCC_ClockConfig+0x310>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0308 	and.w	r3, r3, #8
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d026      	beq.n	8004a86 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d018      	beq.n	8004a72 <HAL_RCC_ClockConfig+0x2c6>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a48:	d013      	beq.n	8004a72 <HAL_RCC_ClockConfig+0x2c6>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004a52:	d00e      	beq.n	8004a72 <HAL_RCC_ClockConfig+0x2c6>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004a5c:	d009      	beq.n	8004a72 <HAL_RCC_ClockConfig+0x2c6>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a66:	d004      	beq.n	8004a72 <HAL_RCC_ClockConfig+0x2c6>
 8004a68:	f240 31ab 	movw	r1, #939	; 0x3ab
 8004a6c:	4812      	ldr	r0, [pc, #72]	; (8004ab8 <HAL_RCC_ClockConfig+0x30c>)
 8004a6e:	f7fd fc9f 	bl	80023b0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a72:	4b12      	ldr	r3, [pc, #72]	; (8004abc <HAL_RCC_ClockConfig+0x310>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	00db      	lsls	r3, r3, #3
 8004a80:	490e      	ldr	r1, [pc, #56]	; (8004abc <HAL_RCC_ClockConfig+0x310>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a86:	f000 f821 	bl	8004acc <HAL_RCC_GetSysClockFreq>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	4b0b      	ldr	r3, [pc, #44]	; (8004abc <HAL_RCC_ClockConfig+0x310>)
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	091b      	lsrs	r3, r3, #4
 8004a92:	f003 030f 	and.w	r3, r3, #15
 8004a96:	490a      	ldr	r1, [pc, #40]	; (8004ac0 <HAL_RCC_ClockConfig+0x314>)
 8004a98:	5ccb      	ldrb	r3, [r1, r3]
 8004a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a9e:	4a09      	ldr	r2, [pc, #36]	; (8004ac4 <HAL_RCC_ClockConfig+0x318>)
 8004aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004aa2:	4b09      	ldr	r3, [pc, #36]	; (8004ac8 <HAL_RCC_ClockConfig+0x31c>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7fe f910 	bl	8002ccc <HAL_InitTick>

  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	0801083c 	.word	0x0801083c
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	08011310 	.word	0x08011310
 8004ac4:	20000000 	.word	0x20000000
 8004ac8:	20000004 	.word	0x20000004

08004acc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004acc:	b490      	push	{r4, r7}
 8004ace:	b08a      	sub	sp, #40	; 0x28
 8004ad0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004ad2:	4b2a      	ldr	r3, [pc, #168]	; (8004b7c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004ad4:	1d3c      	adds	r4, r7, #4
 8004ad6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ad8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004adc:	f240 2301 	movw	r3, #513	; 0x201
 8004ae0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	61fb      	str	r3, [r7, #28]
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61bb      	str	r3, [r7, #24]
 8004aea:	2300      	movs	r3, #0
 8004aec:	627b      	str	r3, [r7, #36]	; 0x24
 8004aee:	2300      	movs	r3, #0
 8004af0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004af2:	2300      	movs	r3, #0
 8004af4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004af6:	4b22      	ldr	r3, [pc, #136]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	f003 030c 	and.w	r3, r3, #12
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	d002      	beq.n	8004b0c <HAL_RCC_GetSysClockFreq+0x40>
 8004b06:	2b08      	cmp	r3, #8
 8004b08:	d003      	beq.n	8004b12 <HAL_RCC_GetSysClockFreq+0x46>
 8004b0a:	e02d      	b.n	8004b68 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b0c:	4b1d      	ldr	r3, [pc, #116]	; (8004b84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b0e:	623b      	str	r3, [r7, #32]
      break;
 8004b10:	e02d      	b.n	8004b6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	0c9b      	lsrs	r3, r3, #18
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b1e:	4413      	add	r3, r2
 8004b20:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004b24:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d013      	beq.n	8004b58 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b30:	4b13      	ldr	r3, [pc, #76]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	0c5b      	lsrs	r3, r3, #17
 8004b36:	f003 0301 	and.w	r3, r3, #1
 8004b3a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b3e:	4413      	add	r3, r2
 8004b40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004b44:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	4a0e      	ldr	r2, [pc, #56]	; (8004b84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b4a:	fb02 f203 	mul.w	r2, r2, r3
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24
 8004b56:	e004      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	4a0b      	ldr	r2, [pc, #44]	; (8004b88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b5c:	fb02 f303 	mul.w	r3, r2, r3
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b64:	623b      	str	r3, [r7, #32]
      break;
 8004b66:	e002      	b.n	8004b6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b68:	4b06      	ldr	r3, [pc, #24]	; (8004b84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b6a:	623b      	str	r3, [r7, #32]
      break;
 8004b6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b6e:	6a3b      	ldr	r3, [r7, #32]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3728      	adds	r7, #40	; 0x28
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bc90      	pop	{r4, r7}
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	08010874 	.word	0x08010874
 8004b80:	40021000 	.word	0x40021000
 8004b84:	007a1200 	.word	0x007a1200
 8004b88:	003d0900 	.word	0x003d0900

08004b8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b90:	4b02      	ldr	r3, [pc, #8]	; (8004b9c <HAL_RCC_GetHCLKFreq+0x10>)
 8004b92:	681b      	ldr	r3, [r3, #0]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr
 8004b9c:	20000000 	.word	0x20000000

08004ba0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ba4:	f7ff fff2 	bl	8004b8c <HAL_RCC_GetHCLKFreq>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	4b05      	ldr	r3, [pc, #20]	; (8004bc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	0a1b      	lsrs	r3, r3, #8
 8004bb0:	f003 0307 	and.w	r3, r3, #7
 8004bb4:	4903      	ldr	r1, [pc, #12]	; (8004bc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bb6:	5ccb      	ldrb	r3, [r1, r3]
 8004bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	08011320 	.word	0x08011320

08004bc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004bcc:	f7ff ffde 	bl	8004b8c <HAL_RCC_GetHCLKFreq>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	4b05      	ldr	r3, [pc, #20]	; (8004be8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	0adb      	lsrs	r3, r3, #11
 8004bd8:	f003 0307 	and.w	r3, r3, #7
 8004bdc:	4903      	ldr	r1, [pc, #12]	; (8004bec <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bde:	5ccb      	ldrb	r3, [r1, r3]
 8004be0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40021000 	.word	0x40021000
 8004bec:	08011320 	.word	0x08011320

08004bf0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	; (8004c24 <RCC_Delay+0x34>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a0a      	ldr	r2, [pc, #40]	; (8004c28 <RCC_Delay+0x38>)
 8004bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004c02:	0a5b      	lsrs	r3, r3, #9
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	fb02 f303 	mul.w	r3, r2, r3
 8004c0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004c0c:	bf00      	nop
  }
  while (Delay --);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	1e5a      	subs	r2, r3, #1
 8004c12:	60fa      	str	r2, [r7, #12]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1f9      	bne.n	8004c0c <RCC_Delay+0x1c>
}
 8004c18:	bf00      	nop
 8004c1a:	bf00      	nop
 8004c1c:	3714      	adds	r7, #20
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bc80      	pop	{r7}
 8004c22:	4770      	bx	lr
 8004c24:	20000000 	.word	0x20000000
 8004c28:	10624dd3 	.word	0x10624dd3

08004c2c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	613b      	str	r3, [r7, #16]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d11b      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d115      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0304 	and.w	r3, r3, #4
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10f      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0308 	and.w	r3, r3, #8
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d109      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0310 	and.w	r3, r3, #16
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d103      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004c78:	216c      	movs	r1, #108	; 0x6c
 8004c7a:	4873      	ldr	r0, [pc, #460]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8004c7c:	f7fd fb98 	bl	80023b0 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f000 8095 	beq.w	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    FlagStatus pwrclkchanged = RESET;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	75fb      	strb	r3, [r7, #23]

    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d012      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x94>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ca2:	d00d      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x94>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cac:	d008      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x94>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cb6:	d003      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x94>
 8004cb8:	2174      	movs	r1, #116	; 0x74
 8004cba:	4863      	ldr	r0, [pc, #396]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8004cbc:	f7fd fb78 	bl	80023b0 <assert_failed>

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cc0:	4b62      	ldr	r3, [pc, #392]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10d      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ccc:	4b5f      	ldr	r3, [pc, #380]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004cce:	69db      	ldr	r3, [r3, #28]
 8004cd0:	4a5e      	ldr	r2, [pc, #376]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004cd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cd6:	61d3      	str	r3, [r2, #28]
 8004cd8:	4b5c      	ldr	r3, [pc, #368]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004cda:	69db      	ldr	r3, [r3, #28]
 8004cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ce0:	60bb      	str	r3, [r7, #8]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce8:	4b59      	ldr	r3, [pc, #356]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d118      	bne.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cf4:	4b56      	ldr	r3, [pc, #344]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a55      	ldr	r2, [pc, #340]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004cfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cfe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d00:	f7fe f826 	bl	8002d50 <HAL_GetTick>
 8004d04:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d06:	e008      	b.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0xee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d08:	f7fe f822 	bl	8002d50 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	2b64      	cmp	r3, #100	; 0x64
 8004d14:	d901      	bls.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0xee>
        {
          return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e092      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x214>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d1a:	4b4d      	ldr	r3, [pc, #308]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d0f0      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d26:	4b49      	ldr	r3, [pc, #292]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d2e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d02e      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d027      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d44:	4b41      	ldr	r3, [pc, #260]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d4c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d4e:	4b41      	ldr	r3, [pc, #260]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004d50:	2201      	movs	r2, #1
 8004d52:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d54:	4b3f      	ldr	r3, [pc, #252]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d5a:	4a3c      	ldr	r2, [pc, #240]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d014      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d6a:	f7fd fff1 	bl	8002d50 <HAL_GetTick>
 8004d6e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d70:	e00a      	b.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x15c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d72:	f7fd ffed 	bl	8002d50 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e05b      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x214>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d88:	4b30      	ldr	r3, [pc, #192]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0ee      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x146>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d94:	4b2d      	ldr	r3, [pc, #180]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	492a      	ldr	r1, [pc, #168]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004da6:	7dfb      	ldrb	r3, [r7, #23]
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d105      	bne.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dac:	4b27      	ldr	r3, [pc, #156]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004dae:	69db      	ldr	r3, [r3, #28]
 8004db0:	4a26      	ldr	r2, [pc, #152]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004db2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004db6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0302 	and.w	r3, r3, #2
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d01f      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d012      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004dd4:	d00d      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dde:	d008      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004de8:	d003      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004dea:	21b9      	movs	r1, #185	; 0xb9
 8004dec:	4816      	ldr	r0, [pc, #88]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8004dee:	f7fd fadf 	bl	80023b0 <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004df2:	4b16      	ldr	r3, [pc, #88]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	4913      	ldr	r1, [pc, #76]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0310 	and.w	r3, r3, #16
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d016      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e18:	d008      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d004      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e22:	f240 1115 	movw	r1, #277	; 0x115
 8004e26:	4808      	ldr	r0, [pc, #32]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8004e28:	f7fd fac2 	bl	80023b0 <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e2c:	4b07      	ldr	r3, [pc, #28]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	4904      	ldr	r1, [pc, #16]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3718      	adds	r7, #24
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	08010884 	.word	0x08010884
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	40007000 	.word	0x40007000
 8004e54:	42420440 	.word	0x42420440

08004e58 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004e58:	b590      	push	{r4, r7, lr}
 8004e5a:	b08d      	sub	sp, #52	; 0x34
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004e60:	4b7a      	ldr	r3, [pc, #488]	; (800504c <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>)
 8004e62:	f107 040c 	add.w	r4, r7, #12
 8004e66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004e68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004e6c:	f240 2301 	movw	r3, #513	; 0x201
 8004e70:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	627b      	str	r3, [r7, #36]	; 0x24
 8004e76:	2300      	movs	r3, #0
 8004e78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	61fb      	str	r3, [r7, #28]
 8004e82:	2300      	movs	r3, #0
 8004e84:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d118      	bne.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d113      	bne.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f003 0304 	and.w	r3, r3, #4
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10e      	bne.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f003 0308 	and.w	r3, r3, #8
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d109      	bne.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f003 0310 	and.w	r3, r3, #16
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d104      	bne.n	8004ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 8004eb8:	f44f 71cb 	mov.w	r1, #406	; 0x196
 8004ebc:	4864      	ldr	r0, [pc, #400]	; (8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 8004ebe:	f7fd fa77 	bl	80023b0 <assert_failed>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	2b0f      	cmp	r3, #15
 8004ec8:	f200 80b6 	bhi.w	8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8004ecc:	a201      	add	r2, pc, #4	; (adr r2, 8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>)
 8004ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed2:	bf00      	nop
 8004ed4:	08004fb7 	.word	0x08004fb7
 8004ed8:	0800501d 	.word	0x0800501d
 8004edc:	08005039 	.word	0x08005039
 8004ee0:	08004fa7 	.word	0x08004fa7
 8004ee4:	08005039 	.word	0x08005039
 8004ee8:	08005039 	.word	0x08005039
 8004eec:	08005039 	.word	0x08005039
 8004ef0:	08004faf 	.word	0x08004faf
 8004ef4:	08005039 	.word	0x08005039
 8004ef8:	08005039 	.word	0x08005039
 8004efc:	08005039 	.word	0x08005039
 8004f00:	08005039 	.word	0x08005039
 8004f04:	08005039 	.word	0x08005039
 8004f08:	08005039 	.word	0x08005039
 8004f0c:	08005039 	.word	0x08005039
 8004f10:	08004f15 	.word	0x08004f15
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8004f14:	4b4f      	ldr	r3, [pc, #316]	; (8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004f1a:	4b4e      	ldr	r3, [pc, #312]	; (8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f000 808a 	beq.w	800503c <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	0c9b      	lsrs	r3, r3, #18
 8004f2c:	f003 030f 	and.w	r3, r3, #15
 8004f30:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004f34:	4413      	add	r3, r2
 8004f36:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004f3a:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d018      	beq.n	8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f46:	4b43      	ldr	r3, [pc, #268]	; (8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	0c5b      	lsrs	r3, r3, #17
 8004f4c:	f003 0301 	and.w	r3, r3, #1
 8004f50:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004f54:	4413      	add	r3, r2
 8004f56:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f5a:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d00d      	beq.n	8004f82 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004f66:	4a3c      	ldr	r2, [pc, #240]	; (8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x200>)
 8004f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f6e:	6a3b      	ldr	r3, [r7, #32]
 8004f70:	fb02 f303 	mul.w	r3, r2, r3
 8004f74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f76:	e004      	b.n	8004f82 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f78:	6a3b      	ldr	r3, [r7, #32]
 8004f7a:	4a38      	ldr	r2, [pc, #224]	; (800505c <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004f7c:	fb02 f303 	mul.w	r3, r2, r3
 8004f80:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004f82:	4b34      	ldr	r3, [pc, #208]	; (8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f8e:	d102      	bne.n	8004f96 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8004f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f92:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8004f94:	e052      	b.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
          frequency = (pllclk * 2) / 3;
 8004f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f98:	005b      	lsls	r3, r3, #1
 8004f9a:	4a31      	ldr	r2, [pc, #196]	; (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
 8004f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa0:	085b      	lsrs	r3, r3, #1
 8004fa2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004fa4:	e04a      	b.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004fa6:	f7ff fd91 	bl	8004acc <HAL_RCC_GetSysClockFreq>
 8004faa:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004fac:	e049      	b.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004fae:	f7ff fd8d 	bl	8004acc <HAL_RCC_GetSysClockFreq>
 8004fb2:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004fb4:	e045      	b.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8004fb6:	4b27      	ldr	r3, [pc, #156]	; (8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fc6:	d108      	bne.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        frequency = LSE_VALUE;
 8004fd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fd8:	e01f      	b.n	800501a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fe0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fe4:	d109      	bne.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8004fe6:	4b1b      	ldr	r3, [pc, #108]	; (8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
      {
        frequency = LSI_VALUE;
 8004ff2:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004ff6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ff8:	e00f      	b.n	800501a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005000:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005004:	d11c      	bne.n	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8005006:	4b13      	ldr	r3, [pc, #76]	; (8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d016      	beq.n	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
      {
        frequency = HSE_VALUE / 128U;
 8005012:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005016:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8005018:	e012      	b.n	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 800501a:	e011      	b.n	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800501c:	f7ff fdd4 	bl	8004bc8 <HAL_RCC_GetPCLK2Freq>
 8005020:	4602      	mov	r2, r0
 8005022:	4b0c      	ldr	r3, [pc, #48]	; (8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	0b9b      	lsrs	r3, r3, #14
 8005028:	f003 0303 	and.w	r3, r3, #3
 800502c:	3301      	adds	r3, #1
 800502e:	005b      	lsls	r3, r3, #1
 8005030:	fbb2 f3f3 	udiv	r3, r2, r3
 8005034:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005036:	e004      	b.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
    }
    default:
    {
      break;
 8005038:	bf00      	nop
 800503a:	e002      	b.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
      break;
 800503c:	bf00      	nop
 800503e:	e000      	b.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
      break;
 8005040:	bf00      	nop
    }
  }
  return (frequency);
 8005042:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005044:	4618      	mov	r0, r3
 8005046:	3734      	adds	r7, #52	; 0x34
 8005048:	46bd      	mov	sp, r7
 800504a:	bd90      	pop	{r4, r7, pc}
 800504c:	080108c0 	.word	0x080108c0
 8005050:	08010884 	.word	0x08010884
 8005054:	40021000 	.word	0x40021000
 8005058:	007a1200 	.word	0x007a1200
 800505c:	003d0900 	.word	0x003d0900
 8005060:	aaaaaaab 	.word	0xaaaaaaab

08005064 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800506c:	2300      	movs	r3, #0
 800506e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e0b4      	b.n	80051e4 <HAL_RTC_Init+0x180>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a5b      	ldr	r2, [pc, #364]	; (80051ec <HAL_RTC_Init+0x188>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d004      	beq.n	800508e <HAL_RTC_Init+0x2a>
 8005084:	f240 111d 	movw	r1, #285	; 0x11d
 8005088:	4859      	ldr	r0, [pc, #356]	; (80051f0 <HAL_RTC_Init+0x18c>)
 800508a:	f7fd f991 	bl	80023b0 <assert_failed>
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d012      	beq.n	80050bc <HAL_RTC_Init+0x58>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	2b80      	cmp	r3, #128	; 0x80
 800509c:	d00e      	beq.n	80050bc <HAL_RTC_Init+0x58>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050a6:	d009      	beq.n	80050bc <HAL_RTC_Init+0x58>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050b0:	d004      	beq.n	80050bc <HAL_RTC_Init+0x58>
 80050b2:	f44f 718f 	mov.w	r1, #286	; 0x11e
 80050b6:	484e      	ldr	r0, [pc, #312]	; (80051f0 <HAL_RTC_Init+0x18c>)
 80050b8:	f7fd f97a 	bl	80023b0 <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050c4:	d309      	bcc.n	80050da <HAL_RTC_Init+0x76>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ce:	d004      	beq.n	80050da <HAL_RTC_Init+0x76>
 80050d0:	f240 111f 	movw	r1, #287	; 0x11f
 80050d4:	4846      	ldr	r0, [pc, #280]	; (80051f0 <HAL_RTC_Init+0x18c>)
 80050d6:	f7fd f96b 	bl	80023b0 <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	7c5b      	ldrb	r3, [r3, #17]
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d105      	bne.n	80050f0 <HAL_RTC_Init+0x8c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f7fd f9e0 	bl	80024b0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2202      	movs	r2, #2
 80050f4:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 fbca 	bl	8005890 <HAL_RTC_WaitForSynchro>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d004      	beq.n	800510c <HAL_RTC_Init+0xa8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2204      	movs	r2, #4
 8005106:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e06b      	b.n	80051e4 <HAL_RTC_Init+0x180>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 fc83 	bl	8005a18 <RTC_EnterInitMode>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d004      	beq.n	8005122 <HAL_RTC_Init+0xbe>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2204      	movs	r2, #4
 800511c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e060      	b.n	80051e4 <HAL_RTC_Init+0x180>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	685a      	ldr	r2, [r3, #4]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0207 	bic.w	r2, r2, #7
 8005130:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d005      	beq.n	8005146 <HAL_RTC_Init+0xe2>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800513a:	4b2e      	ldr	r3, [pc, #184]	; (80051f4 <HAL_RTC_Init+0x190>)
 800513c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513e:	4a2d      	ldr	r2, [pc, #180]	; (80051f4 <HAL_RTC_Init+0x190>)
 8005140:	f023 0301 	bic.w	r3, r3, #1
 8005144:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8005146:	4b2b      	ldr	r3, [pc, #172]	; (80051f4 <HAL_RTC_Init+0x190>)
 8005148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800514a:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	4928      	ldr	r1, [pc, #160]	; (80051f4 <HAL_RTC_Init+0x190>)
 8005154:	4313      	orrs	r3, r2
 8005156:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005160:	d003      	beq.n	800516a <HAL_RTC_Init+0x106>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	e00e      	b.n	8005188 <HAL_RTC_Init+0x124>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800516a:	2001      	movs	r0, #1
 800516c:	f7ff fe74 	bl	8004e58 <HAL_RCCEx_GetPeriphCLKFreq>
 8005170:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d104      	bne.n	8005182 <HAL_RTC_Init+0x11e>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2204      	movs	r2, #4
 800517c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e030      	b.n	80051e4 <HAL_RTC_Init+0x180>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	3b01      	subs	r3, #1
 8005186:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f023 010f 	bic.w	r1, r3, #15
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	0c1a      	lsrs	r2, r3, #16
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	430a      	orrs	r2, r1
 800519c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	0c1b      	lsrs	r3, r3, #16
 80051a6:	041b      	lsls	r3, r3, #16
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	b291      	uxth	r1, r2
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	6812      	ldr	r2, [r2, #0]
 80051b0:	430b      	orrs	r3, r1
 80051b2:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 fc57 	bl	8005a68 <RTC_ExitInitMode>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d004      	beq.n	80051ca <HAL_RTC_Init+0x166>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2204      	movs	r2, #4
 80051c4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e00c      	b.n	80051e4 <HAL_RTC_Init+0x180>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2201      	movs	r2, #1
 80051da:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80051e2:	2300      	movs	r3, #0
  }
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3710      	adds	r7, #16
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	40002800 	.word	0x40002800
 80051f0:	080108d0 	.word	0x080108d0
 80051f4:	40006c00 	.word	0x40006c00

080051f8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80051f8:	b590      	push	{r4, r7, lr}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8005204:	2300      	movs	r3, #0
 8005206:	617b      	str	r3, [r7, #20]
 8005208:	2300      	movs	r3, #0
 800520a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d002      	beq.n	8005218 <HAL_RTC_SetTime+0x20>
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e0cd      	b.n	80053b8 <HAL_RTC_SetTime+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d007      	beq.n	8005232 <HAL_RTC_SetTime+0x3a>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d004      	beq.n	8005232 <HAL_RTC_SetTime+0x3a>
 8005228:	f240 21ca 	movw	r1, #714	; 0x2ca
 800522c:	4864      	ldr	r0, [pc, #400]	; (80053c0 <HAL_RTC_SetTime+0x1c8>)
 800522e:	f7fd f8bf 	bl	80023b0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	7c1b      	ldrb	r3, [r3, #16]
 8005236:	2b01      	cmp	r3, #1
 8005238:	d101      	bne.n	800523e <HAL_RTC_SetTime+0x46>
 800523a:	2302      	movs	r3, #2
 800523c:	e0bc      	b.n	80053b8 <HAL_RTC_SetTime+0x1c0>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2201      	movs	r2, #1
 8005242:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2202      	movs	r2, #2
 8005248:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d12e      	bne.n	80052ae <HAL_RTC_SetTime+0xb6>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	2b17      	cmp	r3, #23
 8005256:	d904      	bls.n	8005262 <HAL_RTC_SetTime+0x6a>
 8005258:	f240 21d3 	movw	r1, #723	; 0x2d3
 800525c:	4858      	ldr	r0, [pc, #352]	; (80053c0 <HAL_RTC_SetTime+0x1c8>)
 800525e:	f7fd f8a7 	bl	80023b0 <assert_failed>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	785b      	ldrb	r3, [r3, #1]
 8005266:	2b3b      	cmp	r3, #59	; 0x3b
 8005268:	d904      	bls.n	8005274 <HAL_RTC_SetTime+0x7c>
 800526a:	f44f 7135 	mov.w	r1, #724	; 0x2d4
 800526e:	4854      	ldr	r0, [pc, #336]	; (80053c0 <HAL_RTC_SetTime+0x1c8>)
 8005270:	f7fd f89e 	bl	80023b0 <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	789b      	ldrb	r3, [r3, #2]
 8005278:	2b3b      	cmp	r3, #59	; 0x3b
 800527a:	d904      	bls.n	8005286 <HAL_RTC_SetTime+0x8e>
 800527c:	f240 21d5 	movw	r1, #725	; 0x2d5
 8005280:	484f      	ldr	r0, [pc, #316]	; (80053c0 <HAL_RTC_SetTime+0x1c8>)
 8005282:	f7fd f895 	bl	80023b0 <assert_failed>

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	461a      	mov	r2, r3
 800528c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005290:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	785b      	ldrb	r3, [r3, #1]
 8005298:	4619      	mov	r1, r3
 800529a:	460b      	mov	r3, r1
 800529c:	011b      	lsls	r3, r3, #4
 800529e:	1a5b      	subs	r3, r3, r1
 80052a0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80052a2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80052a8:	4413      	add	r3, r2
 80052aa:	617b      	str	r3, [r7, #20]
 80052ac:	e045      	b.n	800533a <HAL_RTC_SetTime+0x142>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 fc1d 	bl	8005af2 <RTC_Bcd2ToByte>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b17      	cmp	r3, #23
 80052bc:	d904      	bls.n	80052c8 <HAL_RTC_SetTime+0xd0>
 80052be:	f240 21dd 	movw	r1, #733	; 0x2dd
 80052c2:	483f      	ldr	r0, [pc, #252]	; (80053c0 <HAL_RTC_SetTime+0x1c8>)
 80052c4:	f7fd f874 	bl	80023b0 <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	785b      	ldrb	r3, [r3, #1]
 80052cc:	4618      	mov	r0, r3
 80052ce:	f000 fc10 	bl	8005af2 <RTC_Bcd2ToByte>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b3b      	cmp	r3, #59	; 0x3b
 80052d6:	d904      	bls.n	80052e2 <HAL_RTC_SetTime+0xea>
 80052d8:	f240 21de 	movw	r1, #734	; 0x2de
 80052dc:	4838      	ldr	r0, [pc, #224]	; (80053c0 <HAL_RTC_SetTime+0x1c8>)
 80052de:	f7fd f867 	bl	80023b0 <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	789b      	ldrb	r3, [r3, #2]
 80052e6:	4618      	mov	r0, r3
 80052e8:	f000 fc03 	bl	8005af2 <RTC_Bcd2ToByte>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b3b      	cmp	r3, #59	; 0x3b
 80052f0:	d904      	bls.n	80052fc <HAL_RTC_SetTime+0x104>
 80052f2:	f240 21df 	movw	r1, #735	; 0x2df
 80052f6:	4832      	ldr	r0, [pc, #200]	; (80053c0 <HAL_RTC_SetTime+0x1c8>)
 80052f8:	f7fd f85a 	bl	80023b0 <assert_failed>

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	4618      	mov	r0, r3
 8005302:	f000 fbf6 	bl	8005af2 <RTC_Bcd2ToByte>
 8005306:	4603      	mov	r3, r0
 8005308:	461a      	mov	r2, r3
 800530a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800530e:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	785b      	ldrb	r3, [r3, #1]
 8005316:	4618      	mov	r0, r3
 8005318:	f000 fbeb 	bl	8005af2 <RTC_Bcd2ToByte>
 800531c:	4603      	mov	r3, r0
 800531e:	461a      	mov	r2, r3
 8005320:	4613      	mov	r3, r2
 8005322:	011b      	lsls	r3, r3, #4
 8005324:	1a9b      	subs	r3, r3, r2
 8005326:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005328:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	789b      	ldrb	r3, [r3, #2]
 800532e:	4618      	mov	r0, r3
 8005330:	f000 fbdf 	bl	8005af2 <RTC_Bcd2ToByte>
 8005334:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005336:	4423      	add	r3, r4
 8005338:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800533a:	6979      	ldr	r1, [r7, #20]
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f000 fb04 	bl	800594a <RTC_WriteTimeCounter>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d007      	beq.n	8005358 <HAL_RTC_SetTime+0x160>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2204      	movs	r2, #4
 800534c:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e02f      	b.n	80053b8 <HAL_RTC_SetTime+0x1c0>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 0205 	bic.w	r2, r2, #5
 8005366:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005368:	68f8      	ldr	r0, [r7, #12]
 800536a:	f000 fb15 	bl	8005998 <RTC_ReadAlarmCounter>
 800536e:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005376:	d018      	beq.n	80053aa <HAL_RTC_SetTime+0x1b2>
    {
      if (counter_alarm < counter_time)
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	429a      	cmp	r2, r3
 800537e:	d214      	bcs.n	80053aa <HAL_RTC_SetTime+0x1b2>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005386:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800538a:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800538c:	6939      	ldr	r1, [r7, #16]
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f000 fb1b 	bl	80059ca <RTC_WriteAlarmCounter>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d007      	beq.n	80053aa <HAL_RTC_SetTime+0x1b2>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2204      	movs	r2, #4
 800539e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e006      	b.n	80053b8 <HAL_RTC_SetTime+0x1c0>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2201      	movs	r2, #1
 80053ae:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80053b6:	2300      	movs	r3, #0
  }
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	371c      	adds	r7, #28
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd90      	pop	{r4, r7, pc}
 80053c0:	080108d0 	.word	0x080108d0

080053c4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b088      	sub	sp, #32
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 80053d0:	2300      	movs	r3, #0
 80053d2:	61bb      	str	r3, [r7, #24]
 80053d4:	2300      	movs	r3, #0
 80053d6:	61fb      	str	r3, [r7, #28]
 80053d8:	2300      	movs	r3, #0
 80053da:	617b      	str	r3, [r7, #20]
 80053dc:	2300      	movs	r3, #0
 80053de:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d002      	beq.n	80053ec <HAL_RTC_GetTime+0x28>
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d101      	bne.n	80053f0 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	e0c0      	b.n	8005572 <HAL_RTC_GetTime+0x1ae>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d007      	beq.n	8005406 <HAL_RTC_GetTime+0x42>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d004      	beq.n	8005406 <HAL_RTC_GetTime+0x42>
 80053fc:	f240 312d 	movw	r1, #813	; 0x32d
 8005400:	485e      	ldr	r0, [pc, #376]	; (800557c <HAL_RTC_GetTime+0x1b8>)
 8005402:	f7fc ffd5 	bl	80023b0 <assert_failed>

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f003 0304 	and.w	r3, r3, #4
 8005410:	2b00      	cmp	r3, #0
 8005412:	d001      	beq.n	8005418 <HAL_RTC_GetTime+0x54>
  {
    return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e0ac      	b.n	8005572 <HAL_RTC_GetTime+0x1ae>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 fa66 	bl	80058ea <RTC_ReadTimeCounter>
 800541e:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	4a57      	ldr	r2, [pc, #348]	; (8005580 <HAL_RTC_GetTime+0x1bc>)
 8005424:	fba2 2303 	umull	r2, r3, r2, r3
 8005428:	0adb      	lsrs	r3, r3, #11
 800542a:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	4b54      	ldr	r3, [pc, #336]	; (8005580 <HAL_RTC_GetTime+0x1bc>)
 8005430:	fba3 1302 	umull	r1, r3, r3, r2
 8005434:	0adb      	lsrs	r3, r3, #11
 8005436:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800543a:	fb01 f303 	mul.w	r3, r1, r3
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	4a50      	ldr	r2, [pc, #320]	; (8005584 <HAL_RTC_GetTime+0x1c0>)
 8005442:	fba2 2303 	umull	r2, r3, r2, r3
 8005446:	095b      	lsrs	r3, r3, #5
 8005448:	b2da      	uxtb	r2, r3
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	4a4b      	ldr	r2, [pc, #300]	; (8005580 <HAL_RTC_GetTime+0x1bc>)
 8005452:	fba2 1203 	umull	r1, r2, r2, r3
 8005456:	0ad2      	lsrs	r2, r2, #11
 8005458:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800545c:	fb01 f202 	mul.w	r2, r1, r2
 8005460:	1a9a      	subs	r2, r3, r2
 8005462:	4b48      	ldr	r3, [pc, #288]	; (8005584 <HAL_RTC_GetTime+0x1c0>)
 8005464:	fba3 1302 	umull	r1, r3, r3, r2
 8005468:	0959      	lsrs	r1, r3, #5
 800546a:	460b      	mov	r3, r1
 800546c:	011b      	lsls	r3, r3, #4
 800546e:	1a5b      	subs	r3, r3, r1
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	1ad1      	subs	r1, r2, r3
 8005474:	b2ca      	uxtb	r2, r1
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	2b17      	cmp	r3, #23
 800547e:	d955      	bls.n	800552c <HAL_RTC_GetTime+0x168>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	4a41      	ldr	r2, [pc, #260]	; (8005588 <HAL_RTC_GetTime+0x1c4>)
 8005484:	fba2 2303 	umull	r2, r3, r2, r3
 8005488:	091b      	lsrs	r3, r3, #4
 800548a:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800548c:	6939      	ldr	r1, [r7, #16]
 800548e:	4b3e      	ldr	r3, [pc, #248]	; (8005588 <HAL_RTC_GetTime+0x1c4>)
 8005490:	fba3 2301 	umull	r2, r3, r3, r1
 8005494:	091a      	lsrs	r2, r3, #4
 8005496:	4613      	mov	r3, r2
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	4413      	add	r3, r2
 800549c:	00db      	lsls	r3, r3, #3
 800549e:	1aca      	subs	r2, r1, r3
 80054a0:	b2d2      	uxtb	r2, r2
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 fa76 	bl	8005998 <RTC_ReadAlarmCounter>
 80054ac:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b4:	d008      	beq.n	80054c8 <HAL_RTC_GetTime+0x104>
 80054b6:	69fa      	ldr	r2, [r7, #28]
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d904      	bls.n	80054c8 <HAL_RTC_GetTime+0x104>
    {
      counter_alarm -= counter_time;
 80054be:	69fa      	ldr	r2, [r7, #28]
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	61fb      	str	r3, [r7, #28]
 80054c6:	e002      	b.n	80054ce <HAL_RTC_GetTime+0x10a>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80054c8:	f04f 33ff 	mov.w	r3, #4294967295
 80054cc:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	4a2e      	ldr	r2, [pc, #184]	; (800558c <HAL_RTC_GetTime+0x1c8>)
 80054d2:	fb02 f303 	mul.w	r3, r2, r3
 80054d6:	69ba      	ldr	r2, [r7, #24]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80054dc:	69b9      	ldr	r1, [r7, #24]
 80054de:	68f8      	ldr	r0, [r7, #12]
 80054e0:	f000 fa33 	bl	800594a <RTC_WriteTimeCounter>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d001      	beq.n	80054ee <HAL_RTC_GetTime+0x12a>
    {
      return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e041      	b.n	8005572 <HAL_RTC_GetTime+0x1ae>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054f4:	d00c      	beq.n	8005510 <HAL_RTC_GetTime+0x14c>
    {
      counter_alarm += counter_time;
 80054f6:	69fa      	ldr	r2, [r7, #28]
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	4413      	add	r3, r2
 80054fc:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80054fe:	69f9      	ldr	r1, [r7, #28]
 8005500:	68f8      	ldr	r0, [r7, #12]
 8005502:	f000 fa62 	bl	80059ca <RTC_WriteAlarmCounter>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00a      	beq.n	8005522 <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e030      	b.n	8005572 <HAL_RTC_GetTime+0x1ae>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005510:	69f9      	ldr	r1, [r7, #28]
 8005512:	68f8      	ldr	r0, [r7, #12]
 8005514:	f000 fa59 	bl	80059ca <RTC_WriteAlarmCounter>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e027      	b.n	8005572 <HAL_RTC_GetTime+0x1ae>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8005522:	6979      	ldr	r1, [r7, #20]
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f000 fb01 	bl	8005b2c <RTC_DateUpdate>
 800552a:	e003      	b.n	8005534 <HAL_RTC_GetTime+0x170>
  }
  else
  {
    sTime->Hours = hours;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	b2da      	uxtb	r2, r3
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d01a      	beq.n	8005570 <HAL_RTC_GetTime+0x1ac>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	4618      	mov	r0, r3
 8005540:	f000 faba 	bl	8005ab8 <RTC_ByteToBcd2>
 8005544:	4603      	mov	r3, r0
 8005546:	461a      	mov	r2, r3
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	785b      	ldrb	r3, [r3, #1]
 8005550:	4618      	mov	r0, r3
 8005552:	f000 fab1 	bl	8005ab8 <RTC_ByteToBcd2>
 8005556:	4603      	mov	r3, r0
 8005558:	461a      	mov	r2, r3
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	789b      	ldrb	r3, [r3, #2]
 8005562:	4618      	mov	r0, r3
 8005564:	f000 faa8 	bl	8005ab8 <RTC_ByteToBcd2>
 8005568:	4603      	mov	r3, r0
 800556a:	461a      	mov	r2, r3
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3720      	adds	r7, #32
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	080108d0 	.word	0x080108d0
 8005580:	91a2b3c5 	.word	0x91a2b3c5
 8005584:	88888889 	.word	0x88888889
 8005588:	aaaaaaab 	.word	0xaaaaaaab
 800558c:	00015180 	.word	0x00015180

08005590 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b088      	sub	sp, #32
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 800559c:	2300      	movs	r3, #0
 800559e:	61fb      	str	r3, [r7, #28]
 80055a0:	2300      	movs	r3, #0
 80055a2:	61bb      	str	r3, [r7, #24]
 80055a4:	2300      	movs	r3, #0
 80055a6:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d002      	beq.n	80055b4 <HAL_RTC_SetDate+0x24>
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d101      	bne.n	80055b8 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e0fc      	b.n	80057b2 <HAL_RTC_SetDate+0x222>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d007      	beq.n	80055ce <HAL_RTC_SetDate+0x3e>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d004      	beq.n	80055ce <HAL_RTC_SetDate+0x3e>
 80055c4:	f44f 7167 	mov.w	r1, #924	; 0x39c
 80055c8:	487c      	ldr	r0, [pc, #496]	; (80057bc <HAL_RTC_SetDate+0x22c>)
 80055ca:	f7fc fef1 	bl	80023b0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	7c1b      	ldrb	r3, [r3, #16]
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d101      	bne.n	80055da <HAL_RTC_SetDate+0x4a>
 80055d6:	2302      	movs	r3, #2
 80055d8:	e0eb      	b.n	80057b2 <HAL_RTC_SetDate+0x222>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2201      	movs	r2, #1
 80055de:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2202      	movs	r2, #2
 80055e4:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d12f      	bne.n	800564c <HAL_RTC_SetDate+0xbc>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	78db      	ldrb	r3, [r3, #3]
 80055f0:	2b63      	cmp	r3, #99	; 0x63
 80055f2:	d904      	bls.n	80055fe <HAL_RTC_SetDate+0x6e>
 80055f4:	f240 31a5 	movw	r1, #933	; 0x3a5
 80055f8:	4870      	ldr	r0, [pc, #448]	; (80057bc <HAL_RTC_SetDate+0x22c>)
 80055fa:	f7fc fed9 	bl	80023b0 <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	785b      	ldrb	r3, [r3, #1]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d003      	beq.n	800560e <HAL_RTC_SetDate+0x7e>
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	785b      	ldrb	r3, [r3, #1]
 800560a:	2b0c      	cmp	r3, #12
 800560c:	d904      	bls.n	8005618 <HAL_RTC_SetDate+0x88>
 800560e:	f240 31a6 	movw	r1, #934	; 0x3a6
 8005612:	486a      	ldr	r0, [pc, #424]	; (80057bc <HAL_RTC_SetDate+0x22c>)
 8005614:	f7fc fecc 	bl	80023b0 <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	789b      	ldrb	r3, [r3, #2]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d003      	beq.n	8005628 <HAL_RTC_SetDate+0x98>
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	789b      	ldrb	r3, [r3, #2]
 8005624:	2b1f      	cmp	r3, #31
 8005626:	d904      	bls.n	8005632 <HAL_RTC_SetDate+0xa2>
 8005628:	f240 31a7 	movw	r1, #935	; 0x3a7
 800562c:	4863      	ldr	r0, [pc, #396]	; (80057bc <HAL_RTC_SetDate+0x22c>)
 800562e:	f7fc febf 	bl	80023b0 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	78da      	ldrb	r2, [r3, #3]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	785a      	ldrb	r2, [r3, #1]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	789a      	ldrb	r2, [r3, #2]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	739a      	strb	r2, [r3, #14]
 800564a:	e051      	b.n	80056f0 <HAL_RTC_SetDate+0x160>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	78db      	ldrb	r3, [r3, #3]
 8005650:	4618      	mov	r0, r3
 8005652:	f000 fa4e 	bl	8005af2 <RTC_Bcd2ToByte>
 8005656:	4603      	mov	r3, r0
 8005658:	2b63      	cmp	r3, #99	; 0x63
 800565a:	d904      	bls.n	8005666 <HAL_RTC_SetDate+0xd6>
 800565c:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 8005660:	4856      	ldr	r0, [pc, #344]	; (80057bc <HAL_RTC_SetDate+0x22c>)
 8005662:	f7fc fea5 	bl	80023b0 <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	785b      	ldrb	r3, [r3, #1]
 800566a:	4618      	mov	r0, r3
 800566c:	f000 fa41 	bl	8005af2 <RTC_Bcd2ToByte>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d007      	beq.n	8005686 <HAL_RTC_SetDate+0xf6>
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	785b      	ldrb	r3, [r3, #1]
 800567a:	4618      	mov	r0, r3
 800567c:	f000 fa39 	bl	8005af2 <RTC_Bcd2ToByte>
 8005680:	4603      	mov	r3, r0
 8005682:	2b0c      	cmp	r3, #12
 8005684:	d904      	bls.n	8005690 <HAL_RTC_SetDate+0x100>
 8005686:	f240 31b1 	movw	r1, #945	; 0x3b1
 800568a:	484c      	ldr	r0, [pc, #304]	; (80057bc <HAL_RTC_SetDate+0x22c>)
 800568c:	f7fc fe90 	bl	80023b0 <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	789b      	ldrb	r3, [r3, #2]
 8005694:	4618      	mov	r0, r3
 8005696:	f000 fa2c 	bl	8005af2 <RTC_Bcd2ToByte>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d007      	beq.n	80056b0 <HAL_RTC_SetDate+0x120>
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	789b      	ldrb	r3, [r3, #2]
 80056a4:	4618      	mov	r0, r3
 80056a6:	f000 fa24 	bl	8005af2 <RTC_Bcd2ToByte>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b1f      	cmp	r3, #31
 80056ae:	d904      	bls.n	80056ba <HAL_RTC_SetDate+0x12a>
 80056b0:	f240 31b2 	movw	r1, #946	; 0x3b2
 80056b4:	4841      	ldr	r0, [pc, #260]	; (80057bc <HAL_RTC_SetDate+0x22c>)
 80056b6:	f7fc fe7b 	bl	80023b0 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	78db      	ldrb	r3, [r3, #3]
 80056be:	4618      	mov	r0, r3
 80056c0:	f000 fa17 	bl	8005af2 <RTC_Bcd2ToByte>
 80056c4:	4603      	mov	r3, r0
 80056c6:	461a      	mov	r2, r3
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	785b      	ldrb	r3, [r3, #1]
 80056d0:	4618      	mov	r0, r3
 80056d2:	f000 fa0e 	bl	8005af2 <RTC_Bcd2ToByte>
 80056d6:	4603      	mov	r3, r0
 80056d8:	461a      	mov	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	789b      	ldrb	r3, [r3, #2]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f000 fa05 	bl	8005af2 <RTC_Bcd2ToByte>
 80056e8:	4603      	mov	r3, r0
 80056ea:	461a      	mov	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	7bdb      	ldrb	r3, [r3, #15]
 80056f4:	4618      	mov	r0, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	7b59      	ldrb	r1, [r3, #13]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	7b9b      	ldrb	r3, [r3, #14]
 80056fe:	461a      	mov	r2, r3
 8005700:	f000 faf0 	bl	8005ce4 <RTC_WeekDayNum>
 8005704:	4603      	mov	r3, r0
 8005706:	461a      	mov	r2, r3
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	7b1a      	ldrb	r2, [r3, #12]
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005714:	68f8      	ldr	r0, [r7, #12]
 8005716:	f000 f8e8 	bl	80058ea <RTC_ReadTimeCounter>
 800571a:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	4a28      	ldr	r2, [pc, #160]	; (80057c0 <HAL_RTC_SetDate+0x230>)
 8005720:	fba2 2303 	umull	r2, r3, r2, r3
 8005724:	0adb      	lsrs	r3, r3, #11
 8005726:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	2b18      	cmp	r3, #24
 800572c:	d93a      	bls.n	80057a4 <HAL_RTC_SetDate+0x214>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	4a24      	ldr	r2, [pc, #144]	; (80057c4 <HAL_RTC_SetDate+0x234>)
 8005732:	fba2 2303 	umull	r2, r3, r2, r3
 8005736:	091b      	lsrs	r3, r3, #4
 8005738:	4a23      	ldr	r2, [pc, #140]	; (80057c8 <HAL_RTC_SetDate+0x238>)
 800573a:	fb02 f303 	mul.w	r3, r2, r3
 800573e:	69fa      	ldr	r2, [r7, #28]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005744:	69f9      	ldr	r1, [r7, #28]
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 f8ff 	bl	800594a <RTC_WriteTimeCounter>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d007      	beq.n	8005762 <HAL_RTC_SetDate+0x1d2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2204      	movs	r2, #4
 8005756:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e027      	b.n	80057b2 <HAL_RTC_SetDate+0x222>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f000 f918 	bl	8005998 <RTC_ReadAlarmCounter>
 8005768:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005770:	d018      	beq.n	80057a4 <HAL_RTC_SetDate+0x214>
    {
      if (counter_alarm < counter_time)
 8005772:	69ba      	ldr	r2, [r7, #24]
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	429a      	cmp	r2, r3
 8005778:	d214      	bcs.n	80057a4 <HAL_RTC_SetDate+0x214>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005780:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005784:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005786:	69b9      	ldr	r1, [r7, #24]
 8005788:	68f8      	ldr	r0, [r7, #12]
 800578a:	f000 f91e 	bl	80059ca <RTC_WriteAlarmCounter>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d007      	beq.n	80057a4 <HAL_RTC_SetDate+0x214>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2204      	movs	r2, #4
 8005798:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e006      	b.n	80057b2 <HAL_RTC_SetDate+0x222>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2201      	movs	r2, #1
 80057a8:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3720      	adds	r7, #32
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	080108d0 	.word	0x080108d0
 80057c0:	91a2b3c5 	.word	0x91a2b3c5
 80057c4:	aaaaaaab 	.word	0xaaaaaaab
 80057c8:	00015180 	.word	0x00015180

080057cc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b086      	sub	sp, #24
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 80057d8:	f107 0314 	add.w	r3, r7, #20
 80057dc:	2100      	movs	r1, #0
 80057de:	460a      	mov	r2, r1
 80057e0:	801a      	strh	r2, [r3, #0]
 80057e2:	460a      	mov	r2, r1
 80057e4:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d002      	beq.n	80057f2 <HAL_RTC_GetDate+0x26>
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e045      	b.n	8005882 <HAL_RTC_GetDate+0xb6>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d007      	beq.n	800580c <HAL_RTC_GetDate+0x40>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d004      	beq.n	800580c <HAL_RTC_GetDate+0x40>
 8005802:	f240 410e 	movw	r1, #1038	; 0x40e
 8005806:	4821      	ldr	r0, [pc, #132]	; (800588c <HAL_RTC_GetDate+0xc0>)
 8005808:	f7fc fdd2 	bl	80023b0 <assert_failed>

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800580c:	f107 0314 	add.w	r3, r7, #20
 8005810:	2200      	movs	r2, #0
 8005812:	4619      	mov	r1, r3
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f7ff fdd5 	bl	80053c4 <HAL_RTC_GetTime>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d001      	beq.n	8005824 <HAL_RTC_GetDate+0x58>
  {
    return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e02e      	b.n	8005882 <HAL_RTC_GetDate+0xb6>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	7b1a      	ldrb	r2, [r3, #12]
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	7bda      	ldrb	r2, [r3, #15]
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	7b5a      	ldrb	r2, [r3, #13]
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	7b9a      	ldrb	r2, [r3, #14]
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d01a      	beq.n	8005880 <HAL_RTC_GetDate+0xb4>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	78db      	ldrb	r3, [r3, #3]
 800584e:	4618      	mov	r0, r3
 8005850:	f000 f932 	bl	8005ab8 <RTC_ByteToBcd2>
 8005854:	4603      	mov	r3, r0
 8005856:	461a      	mov	r2, r3
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	785b      	ldrb	r3, [r3, #1]
 8005860:	4618      	mov	r0, r3
 8005862:	f000 f929 	bl	8005ab8 <RTC_ByteToBcd2>
 8005866:	4603      	mov	r3, r0
 8005868:	461a      	mov	r2, r3
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	789b      	ldrb	r3, [r3, #2]
 8005872:	4618      	mov	r0, r3
 8005874:	f000 f920 	bl	8005ab8 <RTC_ByteToBcd2>
 8005878:	4603      	mov	r3, r0
 800587a:	461a      	mov	r2, r3
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3718      	adds	r7, #24
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	080108d0 	.word	0x080108d0

08005890 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005898:	2300      	movs	r3, #0
 800589a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d101      	bne.n	80058a6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e01d      	b.n	80058e2 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f022 0208 	bic.w	r2, r2, #8
 80058b4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80058b6:	f7fd fa4b 	bl	8002d50 <HAL_GetTick>
 80058ba:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80058bc:	e009      	b.n	80058d2 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80058be:	f7fd fa47 	bl	8002d50 <HAL_GetTick>
 80058c2:	4602      	mov	r2, r0
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058cc:	d901      	bls.n	80058d2 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e007      	b.n	80058e2 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f003 0308 	and.w	r3, r3, #8
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0ee      	beq.n	80058be <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80058ea:	b480      	push	{r7}
 80058ec:	b087      	sub	sp, #28
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	827b      	strh	r3, [r7, #18]
 80058f6:	2300      	movs	r3, #0
 80058f8:	823b      	strh	r3, [r7, #16]
 80058fa:	2300      	movs	r3, #0
 80058fc:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80058fe:	2300      	movs	r3, #0
 8005900:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	69db      	ldr	r3, [r3, #28]
 8005910:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800591a:	8a7a      	ldrh	r2, [r7, #18]
 800591c:	8a3b      	ldrh	r3, [r7, #16]
 800591e:	429a      	cmp	r2, r3
 8005920:	d008      	beq.n	8005934 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8005922:	8a3b      	ldrh	r3, [r7, #16]
 8005924:	041a      	lsls	r2, r3, #16
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	69db      	ldr	r3, [r3, #28]
 800592c:	b29b      	uxth	r3, r3
 800592e:	4313      	orrs	r3, r2
 8005930:	617b      	str	r3, [r7, #20]
 8005932:	e004      	b.n	800593e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8005934:	8a7b      	ldrh	r3, [r7, #18]
 8005936:	041a      	lsls	r2, r3, #16
 8005938:	89fb      	ldrh	r3, [r7, #14]
 800593a:	4313      	orrs	r3, r2
 800593c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800593e:	697b      	ldr	r3, [r7, #20]
}
 8005940:	4618      	mov	r0, r3
 8005942:	371c      	adds	r7, #28
 8005944:	46bd      	mov	sp, r7
 8005946:	bc80      	pop	{r7}
 8005948:	4770      	bx	lr

0800594a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800594a:	b580      	push	{r7, lr}
 800594c:	b084      	sub	sp, #16
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
 8005952:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005954:	2300      	movs	r3, #0
 8005956:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f000 f85d 	bl	8005a18 <RTC_EnterInitMode>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	73fb      	strb	r3, [r7, #15]
 8005968:	e011      	b.n	800598e <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	683a      	ldr	r2, [r7, #0]
 8005970:	0c12      	lsrs	r2, r2, #16
 8005972:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	683a      	ldr	r2, [r7, #0]
 800597a:	b292      	uxth	r2, r2
 800597c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f872 	bl	8005a68 <RTC_ExitInitMode>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800598e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005990:	4618      	mov	r0, r3
 8005992:	3710      	adds	r7, #16
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}

08005998 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8005998:	b480      	push	{r7}
 800599a:	b085      	sub	sp, #20
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80059a0:	2300      	movs	r3, #0
 80059a2:	81fb      	strh	r3, [r7, #14]
 80059a4:	2300      	movs	r3, #0
 80059a6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6a1b      	ldr	r3, [r3, #32]
 80059ae:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80059b8:	89fb      	ldrh	r3, [r7, #14]
 80059ba:	041a      	lsls	r2, r3, #16
 80059bc:	89bb      	ldrh	r3, [r7, #12]
 80059be:	4313      	orrs	r3, r2
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3714      	adds	r7, #20
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bc80      	pop	{r7}
 80059c8:	4770      	bx	lr

080059ca <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b084      	sub	sp, #16
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
 80059d2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059d4:	2300      	movs	r3, #0
 80059d6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f000 f81d 	bl	8005a18 <RTC_EnterInitMode>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d002      	beq.n	80059ea <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	73fb      	strb	r3, [r7, #15]
 80059e8:	e011      	b.n	8005a0e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	683a      	ldr	r2, [r7, #0]
 80059f0:	0c12      	lsrs	r2, r2, #16
 80059f2:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	683a      	ldr	r2, [r7, #0]
 80059fa:	b292      	uxth	r2, r2
 80059fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 f832 	bl	8005a68 <RTC_ExitInitMode>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8005a24:	f7fd f994 	bl	8002d50 <HAL_GetTick>
 8005a28:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005a2a:	e009      	b.n	8005a40 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005a2c:	f7fd f990 	bl	8002d50 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a3a:	d901      	bls.n	8005a40 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e00f      	b.n	8005a60 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	f003 0320 	and.w	r3, r3, #32
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d0ee      	beq.n	8005a2c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685a      	ldr	r2, [r3, #4]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f042 0210 	orr.w	r2, r2, #16
 8005a5c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a70:	2300      	movs	r3, #0
 8005a72:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	685a      	ldr	r2, [r3, #4]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 0210 	bic.w	r2, r2, #16
 8005a82:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005a84:	f7fd f964 	bl	8002d50 <HAL_GetTick>
 8005a88:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005a8a:	e009      	b.n	8005aa0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005a8c:	f7fd f960 	bl	8002d50 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a9a:	d901      	bls.n	8005aa0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e007      	b.n	8005ab0 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f003 0320 	and.w	r3, r3, #32
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d0ee      	beq.n	8005a8c <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b085      	sub	sp, #20
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	4603      	mov	r3, r0
 8005ac0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8005ac6:	e005      	b.n	8005ad4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	3301      	adds	r3, #1
 8005acc:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005ace:	79fb      	ldrb	r3, [r7, #7]
 8005ad0:	3b0a      	subs	r3, #10
 8005ad2:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005ad4:	79fb      	ldrb	r3, [r7, #7]
 8005ad6:	2b09      	cmp	r3, #9
 8005ad8:	d8f6      	bhi.n	8005ac8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	011b      	lsls	r3, r3, #4
 8005ae0:	b2da      	uxtb	r2, r3
 8005ae2:	79fb      	ldrb	r3, [r7, #7]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	b2db      	uxtb	r3, r3
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3714      	adds	r7, #20
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bc80      	pop	{r7}
 8005af0:	4770      	bx	lr

08005af2 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005af2:	b480      	push	{r7}
 8005af4:	b085      	sub	sp, #20
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	4603      	mov	r3, r0
 8005afa:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005b00:	79fb      	ldrb	r3, [r7, #7]
 8005b02:	091b      	lsrs	r3, r3, #4
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	461a      	mov	r2, r3
 8005b08:	4613      	mov	r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	4413      	add	r3, r2
 8005b0e:	005b      	lsls	r3, r3, #1
 8005b10:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005b12:	79fb      	ldrb	r3, [r7, #7]
 8005b14:	f003 030f 	and.w	r3, r3, #15
 8005b18:	b2da      	uxtb	r2, r3
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	4413      	add	r3, r2
 8005b20:	b2db      	uxtb	r3, r3
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3714      	adds	r7, #20
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bc80      	pop	{r7}
 8005b2a:	4770      	bx	lr

08005b2c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8005b36:	2300      	movs	r3, #0
 8005b38:	617b      	str	r3, [r7, #20]
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	613b      	str	r3, [r7, #16]
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8005b42:	2300      	movs	r3, #0
 8005b44:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	7bdb      	ldrb	r3, [r3, #15]
 8005b4a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	7b5b      	ldrb	r3, [r3, #13]
 8005b50:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	7b9b      	ldrb	r3, [r3, #14]
 8005b56:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8005b58:	2300      	movs	r3, #0
 8005b5a:	60bb      	str	r3, [r7, #8]
 8005b5c:	e06f      	b.n	8005c3e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d011      	beq.n	8005b88 <RTC_DateUpdate+0x5c>
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	2b03      	cmp	r3, #3
 8005b68:	d00e      	beq.n	8005b88 <RTC_DateUpdate+0x5c>
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	2b05      	cmp	r3, #5
 8005b6e:	d00b      	beq.n	8005b88 <RTC_DateUpdate+0x5c>
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	2b07      	cmp	r3, #7
 8005b74:	d008      	beq.n	8005b88 <RTC_DateUpdate+0x5c>
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	2b08      	cmp	r3, #8
 8005b7a:	d005      	beq.n	8005b88 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	2b0a      	cmp	r3, #10
 8005b80:	d002      	beq.n	8005b88 <RTC_DateUpdate+0x5c>
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	2b0c      	cmp	r3, #12
 8005b86:	d117      	bne.n	8005bb8 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2b1e      	cmp	r3, #30
 8005b8c:	d803      	bhi.n	8005b96 <RTC_DateUpdate+0x6a>
      {
        day++;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	3301      	adds	r3, #1
 8005b92:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8005b94:	e050      	b.n	8005c38 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	2b0c      	cmp	r3, #12
 8005b9a:	d005      	beq.n	8005ba8 <RTC_DateUpdate+0x7c>
        {
          month++;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8005ba6:	e047      	b.n	8005c38 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005bac:	2301      	movs	r3, #1
 8005bae:	60fb      	str	r3, [r7, #12]
          year++;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8005bb6:	e03f      	b.n	8005c38 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	2b04      	cmp	r3, #4
 8005bbc:	d008      	beq.n	8005bd0 <RTC_DateUpdate+0xa4>
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	2b06      	cmp	r3, #6
 8005bc2:	d005      	beq.n	8005bd0 <RTC_DateUpdate+0xa4>
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	2b09      	cmp	r3, #9
 8005bc8:	d002      	beq.n	8005bd0 <RTC_DateUpdate+0xa4>
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	2b0b      	cmp	r3, #11
 8005bce:	d10c      	bne.n	8005bea <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2b1d      	cmp	r3, #29
 8005bd4:	d803      	bhi.n	8005bde <RTC_DateUpdate+0xb2>
      {
        day++;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8005bdc:	e02c      	b.n	8005c38 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	3301      	adds	r3, #1
 8005be2:	613b      	str	r3, [r7, #16]
        day = 1U;
 8005be4:	2301      	movs	r3, #1
 8005be6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8005be8:	e026      	b.n	8005c38 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d123      	bne.n	8005c38 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2b1b      	cmp	r3, #27
 8005bf4:	d803      	bhi.n	8005bfe <RTC_DateUpdate+0xd2>
      {
        day++;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	60fb      	str	r3, [r7, #12]
 8005bfc:	e01c      	b.n	8005c38 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2b1c      	cmp	r3, #28
 8005c02:	d111      	bne.n	8005c28 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f000 f839 	bl	8005c80 <RTC_IsLeapYear>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d003      	beq.n	8005c1c <RTC_DateUpdate+0xf0>
        {
          day++;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	3301      	adds	r3, #1
 8005c18:	60fb      	str	r3, [r7, #12]
 8005c1a:	e00d      	b.n	8005c38 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	3301      	adds	r3, #1
 8005c20:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005c22:	2301      	movs	r3, #1
 8005c24:	60fb      	str	r3, [r7, #12]
 8005c26:	e007      	b.n	8005c38 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2b1d      	cmp	r3, #29
 8005c2c:	d104      	bne.n	8005c38 <RTC_DateUpdate+0x10c>
      {
        month++;
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	3301      	adds	r3, #1
 8005c32:	613b      	str	r3, [r7, #16]
        day = 1U;
 8005c34:	2301      	movs	r3, #1
 8005c36:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	60bb      	str	r3, [r7, #8]
 8005c3e:	68ba      	ldr	r2, [r7, #8]
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d38b      	bcc.n	8005b5e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	b2da      	uxtb	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	b2da      	uxtb	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	b2da      	uxtb	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	b2d2      	uxtb	r2, r2
 8005c66:	4619      	mov	r1, r3
 8005c68:	6978      	ldr	r0, [r7, #20]
 8005c6a:	f000 f83b 	bl	8005ce4 <RTC_WeekDayNum>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	461a      	mov	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	731a      	strb	r2, [r3, #12]
}
 8005c76:	bf00      	nop
 8005c78:	3718      	adds	r7, #24
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
	...

08005c80 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	4603      	mov	r3, r0
 8005c88:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8005c8a:	88fb      	ldrh	r3, [r7, #6]
 8005c8c:	f003 0303 	and.w	r3, r3, #3
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8005c96:	2300      	movs	r3, #0
 8005c98:	e01d      	b.n	8005cd6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8005c9a:	88fb      	ldrh	r3, [r7, #6]
 8005c9c:	4a10      	ldr	r2, [pc, #64]	; (8005ce0 <RTC_IsLeapYear+0x60>)
 8005c9e:	fba2 1203 	umull	r1, r2, r2, r3
 8005ca2:	0952      	lsrs	r2, r2, #5
 8005ca4:	2164      	movs	r1, #100	; 0x64
 8005ca6:	fb01 f202 	mul.w	r2, r1, r2
 8005caa:	1a9b      	subs	r3, r3, r2
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d001      	beq.n	8005cb6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e00f      	b.n	8005cd6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8005cb6:	88fb      	ldrh	r3, [r7, #6]
 8005cb8:	4a09      	ldr	r2, [pc, #36]	; (8005ce0 <RTC_IsLeapYear+0x60>)
 8005cba:	fba2 1203 	umull	r1, r2, r2, r3
 8005cbe:	09d2      	lsrs	r2, r2, #7
 8005cc0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005cc4:	fb01 f202 	mul.w	r2, r1, r2
 8005cc8:	1a9b      	subs	r3, r3, r2
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d101      	bne.n	8005cd4 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e000      	b.n	8005cd6 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8005cd4:	2300      	movs	r3, #0
  }
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	370c      	adds	r7, #12
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bc80      	pop	{r7}
 8005cde:	4770      	bx	lr
 8005ce0:	51eb851f 	.word	0x51eb851f

08005ce4 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	460b      	mov	r3, r1
 8005cee:	70fb      	strb	r3, [r7, #3]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	60bb      	str	r3, [r7, #8]
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8005d02:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8005d04:	78fb      	ldrb	r3, [r7, #3]
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d82d      	bhi.n	8005d66 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8005d0a:	78fa      	ldrb	r2, [r7, #3]
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	005b      	lsls	r3, r3, #1
 8005d10:	4413      	add	r3, r2
 8005d12:	00db      	lsls	r3, r3, #3
 8005d14:	1a9b      	subs	r3, r3, r2
 8005d16:	4a2c      	ldr	r2, [pc, #176]	; (8005dc8 <RTC_WeekDayNum+0xe4>)
 8005d18:	fba2 2303 	umull	r2, r3, r2, r3
 8005d1c:	085a      	lsrs	r2, r3, #1
 8005d1e:	78bb      	ldrb	r3, [r7, #2]
 8005d20:	441a      	add	r2, r3
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	441a      	add	r2, r3
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	3b01      	subs	r3, #1
 8005d2a:	089b      	lsrs	r3, r3, #2
 8005d2c:	441a      	add	r2, r3
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	3b01      	subs	r3, #1
 8005d32:	4926      	ldr	r1, [pc, #152]	; (8005dcc <RTC_WeekDayNum+0xe8>)
 8005d34:	fba1 1303 	umull	r1, r3, r1, r3
 8005d38:	095b      	lsrs	r3, r3, #5
 8005d3a:	1ad2      	subs	r2, r2, r3
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	4922      	ldr	r1, [pc, #136]	; (8005dcc <RTC_WeekDayNum+0xe8>)
 8005d42:	fba1 1303 	umull	r1, r3, r1, r3
 8005d46:	09db      	lsrs	r3, r3, #7
 8005d48:	4413      	add	r3, r2
 8005d4a:	1d1a      	adds	r2, r3, #4
 8005d4c:	4b20      	ldr	r3, [pc, #128]	; (8005dd0 <RTC_WeekDayNum+0xec>)
 8005d4e:	fba3 1302 	umull	r1, r3, r3, r2
 8005d52:	1ad1      	subs	r1, r2, r3
 8005d54:	0849      	lsrs	r1, r1, #1
 8005d56:	440b      	add	r3, r1
 8005d58:	0899      	lsrs	r1, r3, #2
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	00db      	lsls	r3, r3, #3
 8005d5e:	1a5b      	subs	r3, r3, r1
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	e029      	b.n	8005dba <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8005d66:	78fa      	ldrb	r2, [r7, #3]
 8005d68:	4613      	mov	r3, r2
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	4413      	add	r3, r2
 8005d6e:	00db      	lsls	r3, r3, #3
 8005d70:	1a9b      	subs	r3, r3, r2
 8005d72:	4a15      	ldr	r2, [pc, #84]	; (8005dc8 <RTC_WeekDayNum+0xe4>)
 8005d74:	fba2 2303 	umull	r2, r3, r2, r3
 8005d78:	085a      	lsrs	r2, r3, #1
 8005d7a:	78bb      	ldrb	r3, [r7, #2]
 8005d7c:	441a      	add	r2, r3
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	441a      	add	r2, r3
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	089b      	lsrs	r3, r3, #2
 8005d86:	441a      	add	r2, r3
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	4910      	ldr	r1, [pc, #64]	; (8005dcc <RTC_WeekDayNum+0xe8>)
 8005d8c:	fba1 1303 	umull	r1, r3, r1, r3
 8005d90:	095b      	lsrs	r3, r3, #5
 8005d92:	1ad2      	subs	r2, r2, r3
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	490d      	ldr	r1, [pc, #52]	; (8005dcc <RTC_WeekDayNum+0xe8>)
 8005d98:	fba1 1303 	umull	r1, r3, r1, r3
 8005d9c:	09db      	lsrs	r3, r3, #7
 8005d9e:	4413      	add	r3, r2
 8005da0:	1c9a      	adds	r2, r3, #2
 8005da2:	4b0b      	ldr	r3, [pc, #44]	; (8005dd0 <RTC_WeekDayNum+0xec>)
 8005da4:	fba3 1302 	umull	r1, r3, r3, r2
 8005da8:	1ad1      	subs	r1, r2, r3
 8005daa:	0849      	lsrs	r1, r1, #1
 8005dac:	440b      	add	r3, r1
 8005dae:	0899      	lsrs	r1, r3, #2
 8005db0:	460b      	mov	r3, r1
 8005db2:	00db      	lsls	r3, r3, #3
 8005db4:	1a5b      	subs	r3, r3, r1
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	b2db      	uxtb	r3, r3
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bc80      	pop	{r7}
 8005dc6:	4770      	bx	lr
 8005dc8:	38e38e39 	.word	0x38e38e39
 8005dcc:	51eb851f 	.word	0x51eb851f
 8005dd0:	24924925 	.word	0x24924925

08005dd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e0b2      	b.n	8005f4c <HAL_TIM_Base_Init+0x178>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a5a      	ldr	r2, [pc, #360]	; (8005f54 <HAL_TIM_Base_Init+0x180>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d027      	beq.n	8005e40 <HAL_TIM_Base_Init+0x6c>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a58      	ldr	r2, [pc, #352]	; (8005f58 <HAL_TIM_Base_Init+0x184>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d022      	beq.n	8005e40 <HAL_TIM_Base_Init+0x6c>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e02:	d01d      	beq.n	8005e40 <HAL_TIM_Base_Init+0x6c>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a54      	ldr	r2, [pc, #336]	; (8005f5c <HAL_TIM_Base_Init+0x188>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d018      	beq.n	8005e40 <HAL_TIM_Base_Init+0x6c>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a53      	ldr	r2, [pc, #332]	; (8005f60 <HAL_TIM_Base_Init+0x18c>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d013      	beq.n	8005e40 <HAL_TIM_Base_Init+0x6c>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a51      	ldr	r2, [pc, #324]	; (8005f64 <HAL_TIM_Base_Init+0x190>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d00e      	beq.n	8005e40 <HAL_TIM_Base_Init+0x6c>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a50      	ldr	r2, [pc, #320]	; (8005f68 <HAL_TIM_Base_Init+0x194>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d009      	beq.n	8005e40 <HAL_TIM_Base_Init+0x6c>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a4e      	ldr	r2, [pc, #312]	; (8005f6c <HAL_TIM_Base_Init+0x198>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d004      	beq.n	8005e40 <HAL_TIM_Base_Init+0x6c>
 8005e36:	f240 1113 	movw	r1, #275	; 0x113
 8005e3a:	484d      	ldr	r0, [pc, #308]	; (8005f70 <HAL_TIM_Base_Init+0x19c>)
 8005e3c:	f7fc fab8 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d014      	beq.n	8005e72 <HAL_TIM_Base_Init+0x9e>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	2b10      	cmp	r3, #16
 8005e4e:	d010      	beq.n	8005e72 <HAL_TIM_Base_Init+0x9e>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	2b20      	cmp	r3, #32
 8005e56:	d00c      	beq.n	8005e72 <HAL_TIM_Base_Init+0x9e>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	2b40      	cmp	r3, #64	; 0x40
 8005e5e:	d008      	beq.n	8005e72 <HAL_TIM_Base_Init+0x9e>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	2b60      	cmp	r3, #96	; 0x60
 8005e66:	d004      	beq.n	8005e72 <HAL_TIM_Base_Init+0x9e>
 8005e68:	f44f 718a 	mov.w	r1, #276	; 0x114
 8005e6c:	4840      	ldr	r0, [pc, #256]	; (8005f70 <HAL_TIM_Base_Init+0x19c>)
 8005e6e:	f7fc fa9f 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00e      	beq.n	8005e98 <HAL_TIM_Base_Init+0xc4>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e82:	d009      	beq.n	8005e98 <HAL_TIM_Base_Init+0xc4>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e8c:	d004      	beq.n	8005e98 <HAL_TIM_Base_Init+0xc4>
 8005e8e:	f240 1115 	movw	r1, #277	; 0x115
 8005e92:	4837      	ldr	r0, [pc, #220]	; (8005f70 <HAL_TIM_Base_Init+0x19c>)
 8005e94:	f7fc fa8c 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d008      	beq.n	8005eb2 <HAL_TIM_Base_Init+0xde>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	699b      	ldr	r3, [r3, #24]
 8005ea4:	2b80      	cmp	r3, #128	; 0x80
 8005ea6:	d004      	beq.n	8005eb2 <HAL_TIM_Base_Init+0xde>
 8005ea8:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005eac:	4830      	ldr	r0, [pc, #192]	; (8005f70 <HAL_TIM_Base_Init+0x19c>)
 8005eae:	f7fc fa7f 	bl	80023b0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d111      	bne.n	8005ee2 <HAL_TIM_Base_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f001 ffc0 	bl	8007e4c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d102      	bne.n	8005eda <HAL_TIM_Base_Init+0x106>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a27      	ldr	r2, [pc, #156]	; (8005f74 <HAL_TIM_Base_Init+0x1a0>)
 8005ed8:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2202      	movs	r2, #2
 8005ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	4610      	mov	r0, r2
 8005ef6:	f001 fbff 	bl	80076f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2201      	movs	r2, #1
 8005efe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2201      	movs	r2, #1
 8005f36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3708      	adds	r7, #8
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	40012c00 	.word	0x40012c00
 8005f58:	40013400 	.word	0x40013400
 8005f5c:	40000400 	.word	0x40000400
 8005f60:	40000800 	.word	0x40000800
 8005f64:	40000c00 	.word	0x40000c00
 8005f68:	40001000 	.word	0x40001000
 8005f6c:	40001400 	.word	0x40001400
 8005f70:	08010908 	.word	0x08010908
 8005f74:	080024f9 	.word	0x080024f9

08005f78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a39      	ldr	r2, [pc, #228]	; (800606c <HAL_TIM_Base_Start+0xf4>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d027      	beq.n	8005fda <HAL_TIM_Base_Start+0x62>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a38      	ldr	r2, [pc, #224]	; (8006070 <HAL_TIM_Base_Start+0xf8>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d022      	beq.n	8005fda <HAL_TIM_Base_Start+0x62>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f9c:	d01d      	beq.n	8005fda <HAL_TIM_Base_Start+0x62>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a34      	ldr	r2, [pc, #208]	; (8006074 <HAL_TIM_Base_Start+0xfc>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d018      	beq.n	8005fda <HAL_TIM_Base_Start+0x62>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a32      	ldr	r2, [pc, #200]	; (8006078 <HAL_TIM_Base_Start+0x100>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d013      	beq.n	8005fda <HAL_TIM_Base_Start+0x62>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a31      	ldr	r2, [pc, #196]	; (800607c <HAL_TIM_Base_Start+0x104>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d00e      	beq.n	8005fda <HAL_TIM_Base_Start+0x62>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a2f      	ldr	r2, [pc, #188]	; (8006080 <HAL_TIM_Base_Start+0x108>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d009      	beq.n	8005fda <HAL_TIM_Base_Start+0x62>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a2e      	ldr	r2, [pc, #184]	; (8006084 <HAL_TIM_Base_Start+0x10c>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d004      	beq.n	8005fda <HAL_TIM_Base_Start+0x62>
 8005fd0:	f44f 71ca 	mov.w	r1, #404	; 0x194
 8005fd4:	482c      	ldr	r0, [pc, #176]	; (8006088 <HAL_TIM_Base_Start+0x110>)
 8005fd6:	f7fc f9eb 	bl	80023b0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d001      	beq.n	8005fea <HAL_TIM_Base_Start+0x72>
  {
    return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e03c      	b.n	8006064 <HAL_TIM_Base_Start+0xec>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2202      	movs	r2, #2
 8005fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a1d      	ldr	r2, [pc, #116]	; (800606c <HAL_TIM_Base_Start+0xf4>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d018      	beq.n	800602e <HAL_TIM_Base_Start+0xb6>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a1b      	ldr	r2, [pc, #108]	; (8006070 <HAL_TIM_Base_Start+0xf8>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d013      	beq.n	800602e <HAL_TIM_Base_Start+0xb6>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800600e:	d00e      	beq.n	800602e <HAL_TIM_Base_Start+0xb6>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a17      	ldr	r2, [pc, #92]	; (8006074 <HAL_TIM_Base_Start+0xfc>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d009      	beq.n	800602e <HAL_TIM_Base_Start+0xb6>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a16      	ldr	r2, [pc, #88]	; (8006078 <HAL_TIM_Base_Start+0x100>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d004      	beq.n	800602e <HAL_TIM_Base_Start+0xb6>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a14      	ldr	r2, [pc, #80]	; (800607c <HAL_TIM_Base_Start+0x104>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d111      	bne.n	8006052 <HAL_TIM_Base_Start+0xda>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f003 0307 	and.w	r3, r3, #7
 8006038:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2b06      	cmp	r3, #6
 800603e:	d010      	beq.n	8006062 <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f042 0201 	orr.w	r2, r2, #1
 800604e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006050:	e007      	b.n	8006062 <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f042 0201 	orr.w	r2, r2, #1
 8006060:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3710      	adds	r7, #16
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}
 800606c:	40012c00 	.word	0x40012c00
 8006070:	40013400 	.word	0x40013400
 8006074:	40000400 	.word	0x40000400
 8006078:	40000800 	.word	0x40000800
 800607c:	40000c00 	.word	0x40000c00
 8006080:	40001000 	.word	0x40001000
 8006084:	40001400 	.word	0x40001400
 8006088:	08010908 	.word	0x08010908

0800608c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a3d      	ldr	r2, [pc, #244]	; (8006190 <HAL_TIM_Base_Start_IT+0x104>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d027      	beq.n	80060ee <HAL_TIM_Base_Start_IT+0x62>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a3c      	ldr	r2, [pc, #240]	; (8006194 <HAL_TIM_Base_Start_IT+0x108>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d022      	beq.n	80060ee <HAL_TIM_Base_Start_IT+0x62>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060b0:	d01d      	beq.n	80060ee <HAL_TIM_Base_Start_IT+0x62>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a38      	ldr	r2, [pc, #224]	; (8006198 <HAL_TIM_Base_Start_IT+0x10c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d018      	beq.n	80060ee <HAL_TIM_Base_Start_IT+0x62>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a36      	ldr	r2, [pc, #216]	; (800619c <HAL_TIM_Base_Start_IT+0x110>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d013      	beq.n	80060ee <HAL_TIM_Base_Start_IT+0x62>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a35      	ldr	r2, [pc, #212]	; (80061a0 <HAL_TIM_Base_Start_IT+0x114>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d00e      	beq.n	80060ee <HAL_TIM_Base_Start_IT+0x62>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a33      	ldr	r2, [pc, #204]	; (80061a4 <HAL_TIM_Base_Start_IT+0x118>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d009      	beq.n	80060ee <HAL_TIM_Base_Start_IT+0x62>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a32      	ldr	r2, [pc, #200]	; (80061a8 <HAL_TIM_Base_Start_IT+0x11c>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d004      	beq.n	80060ee <HAL_TIM_Base_Start_IT+0x62>
 80060e4:	f240 11cf 	movw	r1, #463	; 0x1cf
 80060e8:	4830      	ldr	r0, [pc, #192]	; (80061ac <HAL_TIM_Base_Start_IT+0x120>)
 80060ea:	f7fc f961 	bl	80023b0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d001      	beq.n	80060fe <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e044      	b.n	8006188 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2202      	movs	r2, #2
 8006102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68da      	ldr	r2, [r3, #12]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f042 0201 	orr.w	r2, r2, #1
 8006114:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a1d      	ldr	r2, [pc, #116]	; (8006190 <HAL_TIM_Base_Start_IT+0x104>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d018      	beq.n	8006152 <HAL_TIM_Base_Start_IT+0xc6>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a1b      	ldr	r2, [pc, #108]	; (8006194 <HAL_TIM_Base_Start_IT+0x108>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d013      	beq.n	8006152 <HAL_TIM_Base_Start_IT+0xc6>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006132:	d00e      	beq.n	8006152 <HAL_TIM_Base_Start_IT+0xc6>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a17      	ldr	r2, [pc, #92]	; (8006198 <HAL_TIM_Base_Start_IT+0x10c>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d009      	beq.n	8006152 <HAL_TIM_Base_Start_IT+0xc6>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a16      	ldr	r2, [pc, #88]	; (800619c <HAL_TIM_Base_Start_IT+0x110>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d004      	beq.n	8006152 <HAL_TIM_Base_Start_IT+0xc6>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a14      	ldr	r2, [pc, #80]	; (80061a0 <HAL_TIM_Base_Start_IT+0x114>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d111      	bne.n	8006176 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f003 0307 	and.w	r3, r3, #7
 800615c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2b06      	cmp	r3, #6
 8006162:	d010      	beq.n	8006186 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f042 0201 	orr.w	r2, r2, #1
 8006172:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006174:	e007      	b.n	8006186 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f042 0201 	orr.w	r2, r2, #1
 8006184:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	40012c00 	.word	0x40012c00
 8006194:	40013400 	.word	0x40013400
 8006198:	40000400 	.word	0x40000400
 800619c:	40000800 	.word	0x40000800
 80061a0:	40000c00 	.word	0x40000c00
 80061a4:	40001000 	.word	0x40001000
 80061a8:	40001400 	.word	0x40001400
 80061ac:	08010908 	.word	0x08010908

080061b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b082      	sub	sp, #8
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d101      	bne.n	80061c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e0b2      	b.n	8006328 <HAL_TIM_PWM_Init+0x178>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a5a      	ldr	r2, [pc, #360]	; (8006330 <HAL_TIM_PWM_Init+0x180>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d027      	beq.n	800621c <HAL_TIM_PWM_Init+0x6c>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a58      	ldr	r2, [pc, #352]	; (8006334 <HAL_TIM_PWM_Init+0x184>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d022      	beq.n	800621c <HAL_TIM_PWM_Init+0x6c>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061de:	d01d      	beq.n	800621c <HAL_TIM_PWM_Init+0x6c>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a54      	ldr	r2, [pc, #336]	; (8006338 <HAL_TIM_PWM_Init+0x188>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d018      	beq.n	800621c <HAL_TIM_PWM_Init+0x6c>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a53      	ldr	r2, [pc, #332]	; (800633c <HAL_TIM_PWM_Init+0x18c>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d013      	beq.n	800621c <HAL_TIM_PWM_Init+0x6c>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a51      	ldr	r2, [pc, #324]	; (8006340 <HAL_TIM_PWM_Init+0x190>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d00e      	beq.n	800621c <HAL_TIM_PWM_Init+0x6c>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a50      	ldr	r2, [pc, #320]	; (8006344 <HAL_TIM_PWM_Init+0x194>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d009      	beq.n	800621c <HAL_TIM_PWM_Init+0x6c>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a4e      	ldr	r2, [pc, #312]	; (8006348 <HAL_TIM_PWM_Init+0x198>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d004      	beq.n	800621c <HAL_TIM_PWM_Init+0x6c>
 8006212:	f240 5113 	movw	r1, #1299	; 0x513
 8006216:	484d      	ldr	r0, [pc, #308]	; (800634c <HAL_TIM_PWM_Init+0x19c>)
 8006218:	f7fc f8ca 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d014      	beq.n	800624e <HAL_TIM_PWM_Init+0x9e>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	2b10      	cmp	r3, #16
 800622a:	d010      	beq.n	800624e <HAL_TIM_PWM_Init+0x9e>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	2b20      	cmp	r3, #32
 8006232:	d00c      	beq.n	800624e <HAL_TIM_PWM_Init+0x9e>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	2b40      	cmp	r3, #64	; 0x40
 800623a:	d008      	beq.n	800624e <HAL_TIM_PWM_Init+0x9e>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	2b60      	cmp	r3, #96	; 0x60
 8006242:	d004      	beq.n	800624e <HAL_TIM_PWM_Init+0x9e>
 8006244:	f240 5114 	movw	r1, #1300	; 0x514
 8006248:	4840      	ldr	r0, [pc, #256]	; (800634c <HAL_TIM_PWM_Init+0x19c>)
 800624a:	f7fc f8b1 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	691b      	ldr	r3, [r3, #16]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00e      	beq.n	8006274 <HAL_TIM_PWM_Init+0xc4>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	691b      	ldr	r3, [r3, #16]
 800625a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800625e:	d009      	beq.n	8006274 <HAL_TIM_PWM_Init+0xc4>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006268:	d004      	beq.n	8006274 <HAL_TIM_PWM_Init+0xc4>
 800626a:	f240 5115 	movw	r1, #1301	; 0x515
 800626e:	4837      	ldr	r0, [pc, #220]	; (800634c <HAL_TIM_PWM_Init+0x19c>)
 8006270:	f7fc f89e 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d008      	beq.n	800628e <HAL_TIM_PWM_Init+0xde>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	2b80      	cmp	r3, #128	; 0x80
 8006282:	d004      	beq.n	800628e <HAL_TIM_PWM_Init+0xde>
 8006284:	f240 5116 	movw	r1, #1302	; 0x516
 8006288:	4830      	ldr	r0, [pc, #192]	; (800634c <HAL_TIM_PWM_Init+0x19c>)
 800628a:	f7fc f891 	bl	80023b0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b00      	cmp	r3, #0
 8006298:	d111      	bne.n	80062be <HAL_TIM_PWM_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f001 fdd2 	bl	8007e4c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d102      	bne.n	80062b6 <HAL_TIM_PWM_Init+0x106>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a27      	ldr	r2, [pc, #156]	; (8006350 <HAL_TIM_PWM_Init+0x1a0>)
 80062b4:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2202      	movs	r2, #2
 80062c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	3304      	adds	r3, #4
 80062ce:	4619      	mov	r1, r3
 80062d0:	4610      	mov	r0, r2
 80062d2:	f001 fa11 	bl	80076f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2201      	movs	r2, #1
 80062fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2201      	movs	r2, #1
 8006312:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	3708      	adds	r7, #8
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	40012c00 	.word	0x40012c00
 8006334:	40013400 	.word	0x40013400
 8006338:	40000400 	.word	0x40000400
 800633c:	40000800 	.word	0x40000800
 8006340:	40000c00 	.word	0x40000c00
 8006344:	40001000 	.word	0x40001000
 8006348:	40001400 	.word	0x40001400
 800634c:	08010908 	.word	0x08010908
 8006350:	08006355 	.word	0x08006355

08006354 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	bc80      	pop	{r7}
 8006364:	4770      	bx	lr
	...

08006368 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a8a      	ldr	r2, [pc, #552]	; (80065a0 <HAL_TIM_PWM_Start+0x238>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d10b      	bne.n	8006394 <HAL_TIM_PWM_Start+0x2c>
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d062      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	2b04      	cmp	r3, #4
 8006386:	d05f      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	2b08      	cmp	r3, #8
 800638c:	d05c      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b0c      	cmp	r3, #12
 8006392:	d059      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a82      	ldr	r2, [pc, #520]	; (80065a4 <HAL_TIM_PWM_Start+0x23c>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d10b      	bne.n	80063b6 <HAL_TIM_PWM_Start+0x4e>
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d051      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	2b04      	cmp	r3, #4
 80063a8:	d04e      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	2b08      	cmp	r3, #8
 80063ae:	d04b      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	2b0c      	cmp	r3, #12
 80063b4:	d048      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063be:	d10b      	bne.n	80063d8 <HAL_TIM_PWM_Start+0x70>
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d040      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	2b04      	cmp	r3, #4
 80063ca:	d03d      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	2b08      	cmp	r3, #8
 80063d0:	d03a      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	2b0c      	cmp	r3, #12
 80063d6:	d037      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a72      	ldr	r2, [pc, #456]	; (80065a8 <HAL_TIM_PWM_Start+0x240>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d10b      	bne.n	80063fa <HAL_TIM_PWM_Start+0x92>
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d02f      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	d02c      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	2b08      	cmp	r3, #8
 80063f2:	d029      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	2b0c      	cmp	r3, #12
 80063f8:	d026      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a6b      	ldr	r2, [pc, #428]	; (80065ac <HAL_TIM_PWM_Start+0x244>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d10b      	bne.n	800641c <HAL_TIM_PWM_Start+0xb4>
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d01e      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b04      	cmp	r3, #4
 800640e:	d01b      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	2b08      	cmp	r3, #8
 8006414:	d018      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	2b0c      	cmp	r3, #12
 800641a:	d015      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a63      	ldr	r2, [pc, #396]	; (80065b0 <HAL_TIM_PWM_Start+0x248>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d10b      	bne.n	800643e <HAL_TIM_PWM_Start+0xd6>
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d00d      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	2b04      	cmp	r3, #4
 8006430:	d00a      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b08      	cmp	r3, #8
 8006436:	d007      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	2b0c      	cmp	r3, #12
 800643c:	d004      	beq.n	8006448 <HAL_TIM_PWM_Start+0xe0>
 800643e:	f240 5199 	movw	r1, #1433	; 0x599
 8006442:	485c      	ldr	r0, [pc, #368]	; (80065b4 <HAL_TIM_PWM_Start+0x24c>)
 8006444:	f7fb ffb4 	bl	80023b0 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d109      	bne.n	8006462 <HAL_TIM_PWM_Start+0xfa>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b01      	cmp	r3, #1
 8006458:	bf14      	ite	ne
 800645a:	2301      	movne	r3, #1
 800645c:	2300      	moveq	r3, #0
 800645e:	b2db      	uxtb	r3, r3
 8006460:	e022      	b.n	80064a8 <HAL_TIM_PWM_Start+0x140>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b04      	cmp	r3, #4
 8006466:	d109      	bne.n	800647c <HAL_TIM_PWM_Start+0x114>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b01      	cmp	r3, #1
 8006472:	bf14      	ite	ne
 8006474:	2301      	movne	r3, #1
 8006476:	2300      	moveq	r3, #0
 8006478:	b2db      	uxtb	r3, r3
 800647a:	e015      	b.n	80064a8 <HAL_TIM_PWM_Start+0x140>
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	2b08      	cmp	r3, #8
 8006480:	d109      	bne.n	8006496 <HAL_TIM_PWM_Start+0x12e>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006488:	b2db      	uxtb	r3, r3
 800648a:	2b01      	cmp	r3, #1
 800648c:	bf14      	ite	ne
 800648e:	2301      	movne	r3, #1
 8006490:	2300      	moveq	r3, #0
 8006492:	b2db      	uxtb	r3, r3
 8006494:	e008      	b.n	80064a8 <HAL_TIM_PWM_Start+0x140>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800649c:	b2db      	uxtb	r3, r3
 800649e:	2b01      	cmp	r3, #1
 80064a0:	bf14      	ite	ne
 80064a2:	2301      	movne	r3, #1
 80064a4:	2300      	moveq	r3, #0
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d001      	beq.n	80064b0 <HAL_TIM_PWM_Start+0x148>
  {
    return HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	e072      	b.n	8006596 <HAL_TIM_PWM_Start+0x22e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d104      	bne.n	80064c0 <HAL_TIM_PWM_Start+0x158>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2202      	movs	r2, #2
 80064ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064be:	e013      	b.n	80064e8 <HAL_TIM_PWM_Start+0x180>
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	2b04      	cmp	r3, #4
 80064c4:	d104      	bne.n	80064d0 <HAL_TIM_PWM_Start+0x168>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2202      	movs	r2, #2
 80064ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064ce:	e00b      	b.n	80064e8 <HAL_TIM_PWM_Start+0x180>
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	2b08      	cmp	r3, #8
 80064d4:	d104      	bne.n	80064e0 <HAL_TIM_PWM_Start+0x178>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2202      	movs	r2, #2
 80064da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064de:	e003      	b.n	80064e8 <HAL_TIM_PWM_Start+0x180>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2202      	movs	r2, #2
 80064e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2201      	movs	r2, #1
 80064ee:	6839      	ldr	r1, [r7, #0]
 80064f0:	4618      	mov	r0, r3
 80064f2:	f001 fc4b 	bl	8007d8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a29      	ldr	r2, [pc, #164]	; (80065a0 <HAL_TIM_PWM_Start+0x238>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d004      	beq.n	800650a <HAL_TIM_PWM_Start+0x1a2>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a27      	ldr	r2, [pc, #156]	; (80065a4 <HAL_TIM_PWM_Start+0x23c>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d101      	bne.n	800650e <HAL_TIM_PWM_Start+0x1a6>
 800650a:	2301      	movs	r3, #1
 800650c:	e000      	b.n	8006510 <HAL_TIM_PWM_Start+0x1a8>
 800650e:	2300      	movs	r3, #0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d007      	beq.n	8006524 <HAL_TIM_PWM_Start+0x1bc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006522:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a1d      	ldr	r2, [pc, #116]	; (80065a0 <HAL_TIM_PWM_Start+0x238>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d018      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1f8>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a1c      	ldr	r2, [pc, #112]	; (80065a4 <HAL_TIM_PWM_Start+0x23c>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d013      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1f8>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006540:	d00e      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1f8>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a18      	ldr	r2, [pc, #96]	; (80065a8 <HAL_TIM_PWM_Start+0x240>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d009      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1f8>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a16      	ldr	r2, [pc, #88]	; (80065ac <HAL_TIM_PWM_Start+0x244>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d004      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1f8>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a15      	ldr	r2, [pc, #84]	; (80065b0 <HAL_TIM_PWM_Start+0x248>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d111      	bne.n	8006584 <HAL_TIM_PWM_Start+0x21c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f003 0307 	and.w	r3, r3, #7
 800656a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2b06      	cmp	r3, #6
 8006570:	d010      	beq.n	8006594 <HAL_TIM_PWM_Start+0x22c>
    {
      __HAL_TIM_ENABLE(htim);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f042 0201 	orr.w	r2, r2, #1
 8006580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006582:	e007      	b.n	8006594 <HAL_TIM_PWM_Start+0x22c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f042 0201 	orr.w	r2, r2, #1
 8006592:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	40012c00 	.word	0x40012c00
 80065a4:	40013400 	.word	0x40013400
 80065a8:	40000400 	.word	0x40000400
 80065ac:	40000800 	.word	0x40000800
 80065b0:	40000c00 	.word	0x40000c00
 80065b4:	08010908 	.word	0x08010908

080065b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e192      	b.n	80068f2 <HAL_TIM_Encoder_Init+0x33a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a7d      	ldr	r2, [pc, #500]	; (80067c8 <HAL_TIM_Encoder_Init+0x210>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d01d      	beq.n	8006612 <HAL_TIM_Encoder_Init+0x5a>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a7c      	ldr	r2, [pc, #496]	; (80067cc <HAL_TIM_Encoder_Init+0x214>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d018      	beq.n	8006612 <HAL_TIM_Encoder_Init+0x5a>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065e8:	d013      	beq.n	8006612 <HAL_TIM_Encoder_Init+0x5a>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a78      	ldr	r2, [pc, #480]	; (80067d0 <HAL_TIM_Encoder_Init+0x218>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d00e      	beq.n	8006612 <HAL_TIM_Encoder_Init+0x5a>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a76      	ldr	r2, [pc, #472]	; (80067d4 <HAL_TIM_Encoder_Init+0x21c>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d009      	beq.n	8006612 <HAL_TIM_Encoder_Init+0x5a>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a75      	ldr	r2, [pc, #468]	; (80067d8 <HAL_TIM_Encoder_Init+0x220>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d004      	beq.n	8006612 <HAL_TIM_Encoder_Init+0x5a>
 8006608:	f640 318e 	movw	r1, #2958	; 0xb8e
 800660c:	4873      	ldr	r0, [pc, #460]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 800660e:	f7fb fecf 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d014      	beq.n	8006644 <HAL_TIM_Encoder_Init+0x8c>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	2b10      	cmp	r3, #16
 8006620:	d010      	beq.n	8006644 <HAL_TIM_Encoder_Init+0x8c>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	2b20      	cmp	r3, #32
 8006628:	d00c      	beq.n	8006644 <HAL_TIM_Encoder_Init+0x8c>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	2b40      	cmp	r3, #64	; 0x40
 8006630:	d008      	beq.n	8006644 <HAL_TIM_Encoder_Init+0x8c>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	2b60      	cmp	r3, #96	; 0x60
 8006638:	d004      	beq.n	8006644 <HAL_TIM_Encoder_Init+0x8c>
 800663a:	f640 318f 	movw	r1, #2959	; 0xb8f
 800663e:	4867      	ldr	r0, [pc, #412]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 8006640:	f7fb feb6 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00e      	beq.n	800666a <HAL_TIM_Encoder_Init+0xb2>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006654:	d009      	beq.n	800666a <HAL_TIM_Encoder_Init+0xb2>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800665e:	d004      	beq.n	800666a <HAL_TIM_Encoder_Init+0xb2>
 8006660:	f44f 6139 	mov.w	r1, #2960	; 0xb90
 8006664:	485d      	ldr	r0, [pc, #372]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 8006666:	f7fb fea3 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d008      	beq.n	8006684 <HAL_TIM_Encoder_Init+0xcc>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	699b      	ldr	r3, [r3, #24]
 8006676:	2b80      	cmp	r3, #128	; 0x80
 8006678:	d004      	beq.n	8006684 <HAL_TIM_Encoder_Init+0xcc>
 800667a:	f640 3191 	movw	r1, #2961	; 0xb91
 800667e:	4857      	ldr	r0, [pc, #348]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 8006680:	f7fb fe96 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2b01      	cmp	r3, #1
 800668a:	d00c      	beq.n	80066a6 <HAL_TIM_Encoder_Init+0xee>
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2b02      	cmp	r3, #2
 8006692:	d008      	beq.n	80066a6 <HAL_TIM_Encoder_Init+0xee>
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2b03      	cmp	r3, #3
 800669a:	d004      	beq.n	80066a6 <HAL_TIM_Encoder_Init+0xee>
 800669c:	f640 3192 	movw	r1, #2962	; 0xb92
 80066a0:	484e      	ldr	r0, [pc, #312]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 80066a2:	f7fb fe85 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d00c      	beq.n	80066c8 <HAL_TIM_Encoder_Init+0x110>
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d008      	beq.n	80066c8 <HAL_TIM_Encoder_Init+0x110>
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	2b03      	cmp	r3, #3
 80066bc:	d004      	beq.n	80066c8 <HAL_TIM_Encoder_Init+0x110>
 80066be:	f640 3193 	movw	r1, #2963	; 0xb93
 80066c2:	4846      	ldr	r0, [pc, #280]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 80066c4:	f7fb fe74 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	699b      	ldr	r3, [r3, #24]
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d00c      	beq.n	80066ea <HAL_TIM_Encoder_Init+0x132>
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d008      	beq.n	80066ea <HAL_TIM_Encoder_Init+0x132>
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	2b03      	cmp	r3, #3
 80066de:	d004      	beq.n	80066ea <HAL_TIM_Encoder_Init+0x132>
 80066e0:	f640 3194 	movw	r1, #2964	; 0xb94
 80066e4:	483d      	ldr	r0, [pc, #244]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 80066e6:	f7fb fe63 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d008      	beq.n	8006704 <HAL_TIM_Encoder_Init+0x14c>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d004      	beq.n	8006704 <HAL_TIM_Encoder_Init+0x14c>
 80066fa:	f640 3195 	movw	r1, #2965	; 0xb95
 80066fe:	4837      	ldr	r0, [pc, #220]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 8006700:	f7fb fe56 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	695b      	ldr	r3, [r3, #20]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d008      	beq.n	800671e <HAL_TIM_Encoder_Init+0x166>
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	695b      	ldr	r3, [r3, #20]
 8006710:	2b02      	cmp	r3, #2
 8006712:	d004      	beq.n	800671e <HAL_TIM_Encoder_Init+0x166>
 8006714:	f640 3196 	movw	r1, #2966	; 0xb96
 8006718:	4830      	ldr	r0, [pc, #192]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 800671a:	f7fb fe49 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d010      	beq.n	8006748 <HAL_TIM_Encoder_Init+0x190>
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	68db      	ldr	r3, [r3, #12]
 800672a:	2b04      	cmp	r3, #4
 800672c:	d00c      	beq.n	8006748 <HAL_TIM_Encoder_Init+0x190>
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	68db      	ldr	r3, [r3, #12]
 8006732:	2b08      	cmp	r3, #8
 8006734:	d008      	beq.n	8006748 <HAL_TIM_Encoder_Init+0x190>
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	2b0c      	cmp	r3, #12
 800673c:	d004      	beq.n	8006748 <HAL_TIM_Encoder_Init+0x190>
 800673e:	f640 3197 	movw	r1, #2967	; 0xb97
 8006742:	4826      	ldr	r0, [pc, #152]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 8006744:	f7fb fe34 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	69db      	ldr	r3, [r3, #28]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d010      	beq.n	8006772 <HAL_TIM_Encoder_Init+0x1ba>
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	69db      	ldr	r3, [r3, #28]
 8006754:	2b04      	cmp	r3, #4
 8006756:	d00c      	beq.n	8006772 <HAL_TIM_Encoder_Init+0x1ba>
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	69db      	ldr	r3, [r3, #28]
 800675c:	2b08      	cmp	r3, #8
 800675e:	d008      	beq.n	8006772 <HAL_TIM_Encoder_Init+0x1ba>
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	69db      	ldr	r3, [r3, #28]
 8006764:	2b0c      	cmp	r3, #12
 8006766:	d004      	beq.n	8006772 <HAL_TIM_Encoder_Init+0x1ba>
 8006768:	f640 3198 	movw	r1, #2968	; 0xb98
 800676c:	481b      	ldr	r0, [pc, #108]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 800676e:	f7fb fe1f 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	2b0f      	cmp	r3, #15
 8006778:	d904      	bls.n	8006784 <HAL_TIM_Encoder_Init+0x1cc>
 800677a:	f640 3199 	movw	r1, #2969	; 0xb99
 800677e:	4817      	ldr	r0, [pc, #92]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 8006780:	f7fb fe16 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	6a1b      	ldr	r3, [r3, #32]
 8006788:	2b0f      	cmp	r3, #15
 800678a:	d904      	bls.n	8006796 <HAL_TIM_Encoder_Init+0x1de>
 800678c:	f640 319a 	movw	r1, #2970	; 0xb9a
 8006790:	4812      	ldr	r0, [pc, #72]	; (80067dc <HAL_TIM_Encoder_Init+0x224>)
 8006792:	f7fb fe0d 	bl	80023b0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800679c:	b2db      	uxtb	r3, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d120      	bne.n	80067e4 <HAL_TIM_Encoder_Init+0x22c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f001 fb4e 	bl	8007e4c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d102      	bne.n	80067be <HAL_TIM_Encoder_Init+0x206>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a09      	ldr	r2, [pc, #36]	; (80067e0 <HAL_TIM_Encoder_Init+0x228>)
 80067bc:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	4798      	blx	r3
 80067c6:	e00d      	b.n	80067e4 <HAL_TIM_Encoder_Init+0x22c>
 80067c8:	40012c00 	.word	0x40012c00
 80067cc:	40013400 	.word	0x40013400
 80067d0:	40000400 	.word	0x40000400
 80067d4:	40000800 	.word	0x40000800
 80067d8:	40000c00 	.word	0x40000c00
 80067dc:	08010908 	.word	0x08010908
 80067e0:	080025bd 	.word	0x080025bd
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2202      	movs	r2, #2
 80067e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	6812      	ldr	r2, [r2, #0]
 80067f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067fa:	f023 0307 	bic.w	r3, r3, #7
 80067fe:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	3304      	adds	r3, #4
 8006808:	4619      	mov	r1, r3
 800680a:	4610      	mov	r0, r2
 800680c:	f000 ff74 	bl	80076f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	6a1b      	ldr	r3, [r3, #32]
 8006826:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	697a      	ldr	r2, [r7, #20]
 800682e:	4313      	orrs	r3, r2
 8006830:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006838:	f023 0303 	bic.w	r3, r3, #3
 800683c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	689a      	ldr	r2, [r3, #8]
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	699b      	ldr	r3, [r3, #24]
 8006846:	021b      	lsls	r3, r3, #8
 8006848:	4313      	orrs	r3, r2
 800684a:	693a      	ldr	r2, [r7, #16]
 800684c:	4313      	orrs	r3, r2
 800684e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006856:	f023 030c 	bic.w	r3, r3, #12
 800685a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006862:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006866:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	68da      	ldr	r2, [r3, #12]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	021b      	lsls	r3, r3, #8
 8006872:	4313      	orrs	r3, r2
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	4313      	orrs	r3, r2
 8006878:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	011a      	lsls	r2, r3, #4
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	6a1b      	ldr	r3, [r3, #32]
 8006884:	031b      	lsls	r3, r3, #12
 8006886:	4313      	orrs	r3, r2
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006894:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	011b      	lsls	r3, r3, #4
 80068a0:	4313      	orrs	r3, r2
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3718      	adds	r7, #24
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop

080068fc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800690c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006914:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800691c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006924:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a5d      	ldr	r2, [pc, #372]	; (8006aa0 <HAL_TIM_Encoder_Start_IT+0x1a4>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d01d      	beq.n	800696c <HAL_TIM_Encoder_Start_IT+0x70>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a5b      	ldr	r2, [pc, #364]	; (8006aa4 <HAL_TIM_Encoder_Start_IT+0x1a8>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d018      	beq.n	800696c <HAL_TIM_Encoder_Start_IT+0x70>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006942:	d013      	beq.n	800696c <HAL_TIM_Encoder_Start_IT+0x70>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a57      	ldr	r2, [pc, #348]	; (8006aa8 <HAL_TIM_Encoder_Start_IT+0x1ac>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d00e      	beq.n	800696c <HAL_TIM_Encoder_Start_IT+0x70>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a56      	ldr	r2, [pc, #344]	; (8006aac <HAL_TIM_Encoder_Start_IT+0x1b0>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d009      	beq.n	800696c <HAL_TIM_Encoder_Start_IT+0x70>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a54      	ldr	r2, [pc, #336]	; (8006ab0 <HAL_TIM_Encoder_Start_IT+0x1b4>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d004      	beq.n	800696c <HAL_TIM_Encoder_Start_IT+0x70>
 8006962:	f640 41e4 	movw	r1, #3300	; 0xce4
 8006966:	4853      	ldr	r0, [pc, #332]	; (8006ab4 <HAL_TIM_Encoder_Start_IT+0x1b8>)
 8006968:	f7fb fd22 	bl	80023b0 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d110      	bne.n	8006994 <HAL_TIM_Encoder_Start_IT+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006972:	7bfb      	ldrb	r3, [r7, #15]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d102      	bne.n	800697e <HAL_TIM_Encoder_Start_IT+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006978:	7b7b      	ldrb	r3, [r7, #13]
 800697a:	2b01      	cmp	r3, #1
 800697c:	d001      	beq.n	8006982 <HAL_TIM_Encoder_Start_IT+0x86>
    {
      return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e089      	b.n	8006a96 <HAL_TIM_Encoder_Start_IT+0x19a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2202      	movs	r2, #2
 8006986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2202      	movs	r2, #2
 800698e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006992:	e031      	b.n	80069f8 <HAL_TIM_Encoder_Start_IT+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2b04      	cmp	r3, #4
 8006998:	d110      	bne.n	80069bc <HAL_TIM_Encoder_Start_IT+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800699a:	7bbb      	ldrb	r3, [r7, #14]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d102      	bne.n	80069a6 <HAL_TIM_Encoder_Start_IT+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80069a0:	7b3b      	ldrb	r3, [r7, #12]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d001      	beq.n	80069aa <HAL_TIM_Encoder_Start_IT+0xae>
    {
      return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e075      	b.n	8006a96 <HAL_TIM_Encoder_Start_IT+0x19a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2202      	movs	r2, #2
 80069ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2202      	movs	r2, #2
 80069b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80069ba:	e01d      	b.n	80069f8 <HAL_TIM_Encoder_Start_IT+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80069bc:	7bfb      	ldrb	r3, [r7, #15]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d108      	bne.n	80069d4 <HAL_TIM_Encoder_Start_IT+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80069c2:	7bbb      	ldrb	r3, [r7, #14]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d105      	bne.n	80069d4 <HAL_TIM_Encoder_Start_IT+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80069c8:	7b7b      	ldrb	r3, [r7, #13]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d102      	bne.n	80069d4 <HAL_TIM_Encoder_Start_IT+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80069ce:	7b3b      	ldrb	r3, [r7, #12]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d001      	beq.n	80069d8 <HAL_TIM_Encoder_Start_IT+0xdc>
    {
      return HAL_ERROR;
 80069d4:	2301      	movs	r3, #1
 80069d6:	e05e      	b.n	8006a96 <HAL_TIM_Encoder_Start_IT+0x19a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2202      	movs	r2, #2
 80069dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2202      	movs	r2, #2
 80069e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2202      	movs	r2, #2
 80069ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2202      	movs	r2, #2
 80069f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d003      	beq.n	8006a06 <HAL_TIM_Encoder_Start_IT+0x10a>
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	2b04      	cmp	r3, #4
 8006a02:	d010      	beq.n	8006a26 <HAL_TIM_Encoder_Start_IT+0x12a>
 8006a04:	e01f      	b.n	8006a46 <HAL_TIM_Encoder_Start_IT+0x14a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	2100      	movs	r1, #0
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f001 f9bc 	bl	8007d8c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68da      	ldr	r2, [r3, #12]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f042 0202 	orr.w	r2, r2, #2
 8006a22:	60da      	str	r2, [r3, #12]
      break;
 8006a24:	e02e      	b.n	8006a84 <HAL_TIM_Encoder_Start_IT+0x188>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	2104      	movs	r1, #4
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f001 f9ac 	bl	8007d8c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68da      	ldr	r2, [r3, #12]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f042 0204 	orr.w	r2, r2, #4
 8006a42:	60da      	str	r2, [r3, #12]
      break;
 8006a44:	e01e      	b.n	8006a84 <HAL_TIM_Encoder_Start_IT+0x188>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	2100      	movs	r1, #0
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f001 f99c 	bl	8007d8c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	2104      	movs	r1, #4
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f001 f995 	bl	8007d8c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68da      	ldr	r2, [r3, #12]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f042 0202 	orr.w	r2, r2, #2
 8006a70:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68da      	ldr	r2, [r3, #12]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f042 0204 	orr.w	r2, r2, #4
 8006a80:	60da      	str	r2, [r3, #12]
      break;
 8006a82:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f042 0201 	orr.w	r2, r2, #1
 8006a92:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	40012c00 	.word	0x40012c00
 8006aa4:	40013400 	.word	0x40013400
 8006aa8:	40000400 	.word	0x40000400
 8006aac:	40000800 	.word	0x40000800
 8006ab0:	40000c00 	.word	0x40000c00
 8006ab4:	08010908 	.word	0x08010908

08006ab8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	f003 0302 	and.w	r3, r3, #2
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d128      	bne.n	8006b20 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	f003 0302 	and.w	r3, r3, #2
 8006ad8:	2b02      	cmp	r3, #2
 8006ada:	d121      	bne.n	8006b20 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f06f 0202 	mvn.w	r2, #2
 8006ae4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	f003 0303 	and.w	r3, r3, #3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d005      	beq.n	8006b06 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	4798      	blx	r3
 8006b04:	e009      	b.n	8006b1a <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	f003 0304 	and.w	r3, r3, #4
 8006b2a:	2b04      	cmp	r3, #4
 8006b2c:	d128      	bne.n	8006b80 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	f003 0304 	and.w	r3, r3, #4
 8006b38:	2b04      	cmp	r3, #4
 8006b3a:	d121      	bne.n	8006b80 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f06f 0204 	mvn.w	r2, #4
 8006b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2202      	movs	r2, #2
 8006b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d005      	beq.n	8006b66 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	4798      	blx	r3
 8006b64:	e009      	b.n	8006b7a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	691b      	ldr	r3, [r3, #16]
 8006b86:	f003 0308 	and.w	r3, r3, #8
 8006b8a:	2b08      	cmp	r3, #8
 8006b8c:	d128      	bne.n	8006be0 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	f003 0308 	and.w	r3, r3, #8
 8006b98:	2b08      	cmp	r3, #8
 8006b9a:	d121      	bne.n	8006be0 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f06f 0208 	mvn.w	r2, #8
 8006ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2204      	movs	r2, #4
 8006baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	69db      	ldr	r3, [r3, #28]
 8006bb2:	f003 0303 	and.w	r3, r3, #3
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d005      	beq.n	8006bc6 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	4798      	blx	r3
 8006bc4:	e009      	b.n	8006bda <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	f003 0310 	and.w	r3, r3, #16
 8006bea:	2b10      	cmp	r3, #16
 8006bec:	d128      	bne.n	8006c40 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	f003 0310 	and.w	r3, r3, #16
 8006bf8:	2b10      	cmp	r3, #16
 8006bfa:	d121      	bne.n	8006c40 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f06f 0210 	mvn.w	r2, #16
 8006c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2208      	movs	r2, #8
 8006c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d005      	beq.n	8006c26 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	4798      	blx	r3
 8006c24:	e009      	b.n	8006c3a <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d110      	bne.n	8006c70 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	f003 0301 	and.w	r3, r3, #1
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d109      	bne.n	8006c70 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f06f 0201 	mvn.w	r2, #1
 8006c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	691b      	ldr	r3, [r3, #16]
 8006c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c7a:	2b80      	cmp	r3, #128	; 0x80
 8006c7c:	d110      	bne.n	8006ca0 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c88:	2b80      	cmp	r3, #128	; 0x80
 8006c8a:	d109      	bne.n	8006ca0 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006caa:	2b40      	cmp	r3, #64	; 0x40
 8006cac:	d110      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb8:	2b40      	cmp	r3, #64	; 0x40
 8006cba:	d109      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	f003 0320 	and.w	r3, r3, #32
 8006cda:	2b20      	cmp	r3, #32
 8006cdc:	d110      	bne.n	8006d00 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	f003 0320 	and.w	r3, r3, #32
 8006ce8:	2b20      	cmp	r3, #32
 8006cea:	d109      	bne.n	8006d00 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f06f 0220 	mvn.w	r2, #32
 8006cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d00:	bf00      	nop
 8006d02:	3708      	adds	r7, #8
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d010      	beq.n	8006d3c <HAL_TIM_PWM_ConfigChannel+0x34>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b04      	cmp	r3, #4
 8006d1e:	d00d      	beq.n	8006d3c <HAL_TIM_PWM_ConfigChannel+0x34>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2b08      	cmp	r3, #8
 8006d24:	d00a      	beq.n	8006d3c <HAL_TIM_PWM_ConfigChannel+0x34>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b0c      	cmp	r3, #12
 8006d2a:	d007      	beq.n	8006d3c <HAL_TIM_PWM_ConfigChannel+0x34>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2b3c      	cmp	r3, #60	; 0x3c
 8006d30:	d004      	beq.n	8006d3c <HAL_TIM_PWM_ConfigChannel+0x34>
 8006d32:	f241 0127 	movw	r1, #4135	; 0x1027
 8006d36:	4890      	ldr	r0, [pc, #576]	; (8006f78 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006d38:	f7fb fb3a 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2b60      	cmp	r3, #96	; 0x60
 8006d42:	d008      	beq.n	8006d56 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2b70      	cmp	r3, #112	; 0x70
 8006d4a:	d004      	beq.n	8006d56 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8006d4c:	f241 0128 	movw	r1, #4136	; 0x1028
 8006d50:	4889      	ldr	r0, [pc, #548]	; (8006f78 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006d52:	f7fb fb2d 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d008      	beq.n	8006d70 <HAL_TIM_PWM_ConfigChannel+0x68>
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	d004      	beq.n	8006d70 <HAL_TIM_PWM_ConfigChannel+0x68>
 8006d66:	f241 0129 	movw	r1, #4137	; 0x1029
 8006d6a:	4883      	ldr	r0, [pc, #524]	; (8006f78 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006d6c:	f7fb fb20 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d008      	beq.n	8006d8a <HAL_TIM_PWM_ConfigChannel+0x82>
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	691b      	ldr	r3, [r3, #16]
 8006d7c:	2b04      	cmp	r3, #4
 8006d7e:	d004      	beq.n	8006d8a <HAL_TIM_PWM_ConfigChannel+0x82>
 8006d80:	f241 012a 	movw	r1, #4138	; 0x102a
 8006d84:	487c      	ldr	r0, [pc, #496]	; (8006f78 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006d86:	f7fb fb13 	bl	80023b0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d101      	bne.n	8006d98 <HAL_TIM_PWM_ConfigChannel+0x90>
 8006d94:	2302      	movs	r3, #2
 8006d96:	e145      	b.n	8007024 <HAL_TIM_PWM_ConfigChannel+0x31c>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2b0c      	cmp	r3, #12
 8006da4:	f200 8138 	bhi.w	8007018 <HAL_TIM_PWM_ConfigChannel+0x310>
 8006da8:	a201      	add	r2, pc, #4	; (adr r2, 8006db0 <HAL_TIM_PWM_ConfigChannel+0xa8>)
 8006daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dae:	bf00      	nop
 8006db0:	08006de5 	.word	0x08006de5
 8006db4:	08007019 	.word	0x08007019
 8006db8:	08007019 	.word	0x08007019
 8006dbc:	08007019 	.word	0x08007019
 8006dc0:	08006e6b 	.word	0x08006e6b
 8006dc4:	08007019 	.word	0x08007019
 8006dc8:	08007019 	.word	0x08007019
 8006dcc:	08007019 	.word	0x08007019
 8006dd0:	08006ef3 	.word	0x08006ef3
 8006dd4:	08007019 	.word	0x08007019
 8006dd8:	08007019 	.word	0x08007019
 8006ddc:	08007019 	.word	0x08007019
 8006de0:	08006f91 	.word	0x08006f91
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a64      	ldr	r2, [pc, #400]	; (8006f7c <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d01d      	beq.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x122>
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a63      	ldr	r2, [pc, #396]	; (8006f80 <HAL_TIM_PWM_ConfigChannel+0x278>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d018      	beq.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x122>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e00:	d013      	beq.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x122>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a5f      	ldr	r2, [pc, #380]	; (8006f84 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d00e      	beq.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x122>
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a5d      	ldr	r2, [pc, #372]	; (8006f88 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d009      	beq.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x122>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a5c      	ldr	r2, [pc, #368]	; (8006f8c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d004      	beq.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x122>
 8006e20:	f241 0134 	movw	r1, #4148	; 0x1034
 8006e24:	4854      	ldr	r0, [pc, #336]	; (8006f78 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006e26:	f7fb fac3 	bl	80023b0 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	68b9      	ldr	r1, [r7, #8]
 8006e30:	4618      	mov	r0, r3
 8006e32:	f000 fcdb 	bl	80077ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	699a      	ldr	r2, [r3, #24]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f042 0208 	orr.w	r2, r2, #8
 8006e44:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699a      	ldr	r2, [r3, #24]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f022 0204 	bic.w	r2, r2, #4
 8006e54:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	6999      	ldr	r1, [r3, #24]
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	691a      	ldr	r2, [r3, #16]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	430a      	orrs	r2, r1
 8006e66:	619a      	str	r2, [r3, #24]
      break;
 8006e68:	e0d7      	b.n	800701a <HAL_TIM_PWM_ConfigChannel+0x312>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a43      	ldr	r2, [pc, #268]	; (8006f7c <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d01d      	beq.n	8006eb0 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a41      	ldr	r2, [pc, #260]	; (8006f80 <HAL_TIM_PWM_ConfigChannel+0x278>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d018      	beq.n	8006eb0 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e86:	d013      	beq.n	8006eb0 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a3d      	ldr	r2, [pc, #244]	; (8006f84 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d00e      	beq.n	8006eb0 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a3c      	ldr	r2, [pc, #240]	; (8006f88 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d009      	beq.n	8006eb0 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a3a      	ldr	r2, [pc, #232]	; (8006f8c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d004      	beq.n	8006eb0 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 8006ea6:	f241 0145 	movw	r1, #4165	; 0x1045
 8006eaa:	4833      	ldr	r0, [pc, #204]	; (8006f78 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006eac:	f7fb fa80 	bl	80023b0 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	68b9      	ldr	r1, [r7, #8]
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f000 fd32 	bl	8007920 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	699a      	ldr	r2, [r3, #24]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006eca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	699a      	ldr	r2, [r3, #24]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6999      	ldr	r1, [r3, #24]
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	021a      	lsls	r2, r3, #8
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	430a      	orrs	r2, r1
 8006eee:	619a      	str	r2, [r3, #24]
      break;
 8006ef0:	e093      	b.n	800701a <HAL_TIM_PWM_ConfigChannel+0x312>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a21      	ldr	r2, [pc, #132]	; (8006f7c <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d01d      	beq.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a1f      	ldr	r2, [pc, #124]	; (8006f80 <HAL_TIM_PWM_ConfigChannel+0x278>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d018      	beq.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f0e:	d013      	beq.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a1b      	ldr	r2, [pc, #108]	; (8006f84 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d00e      	beq.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a1a      	ldr	r2, [pc, #104]	; (8006f88 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d009      	beq.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a18      	ldr	r2, [pc, #96]	; (8006f8c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d004      	beq.n	8006f38 <HAL_TIM_PWM_ConfigChannel+0x230>
 8006f2e:	f241 0156 	movw	r1, #4182	; 0x1056
 8006f32:	4811      	ldr	r0, [pc, #68]	; (8006f78 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8006f34:	f7fb fa3c 	bl	80023b0 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68b9      	ldr	r1, [r7, #8]
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f000 fd8c 	bl	8007a5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	69da      	ldr	r2, [r3, #28]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f042 0208 	orr.w	r2, r2, #8
 8006f52:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	69da      	ldr	r2, [r3, #28]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f022 0204 	bic.w	r2, r2, #4
 8006f62:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	69d9      	ldr	r1, [r3, #28]
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	691a      	ldr	r2, [r3, #16]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	61da      	str	r2, [r3, #28]
      break;
 8006f76:	e050      	b.n	800701a <HAL_TIM_PWM_ConfigChannel+0x312>
 8006f78:	08010908 	.word	0x08010908
 8006f7c:	40012c00 	.word	0x40012c00
 8006f80:	40013400 	.word	0x40013400
 8006f84:	40000400 	.word	0x40000400
 8006f88:	40000800 	.word	0x40000800
 8006f8c:	40000c00 	.word	0x40000c00
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a25      	ldr	r2, [pc, #148]	; (800702c <HAL_TIM_PWM_ConfigChannel+0x324>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d01d      	beq.n	8006fd6 <HAL_TIM_PWM_ConfigChannel+0x2ce>
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a24      	ldr	r2, [pc, #144]	; (8007030 <HAL_TIM_PWM_ConfigChannel+0x328>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d018      	beq.n	8006fd6 <HAL_TIM_PWM_ConfigChannel+0x2ce>
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fac:	d013      	beq.n	8006fd6 <HAL_TIM_PWM_ConfigChannel+0x2ce>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a20      	ldr	r2, [pc, #128]	; (8007034 <HAL_TIM_PWM_ConfigChannel+0x32c>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d00e      	beq.n	8006fd6 <HAL_TIM_PWM_ConfigChannel+0x2ce>
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a1e      	ldr	r2, [pc, #120]	; (8007038 <HAL_TIM_PWM_ConfigChannel+0x330>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d009      	beq.n	8006fd6 <HAL_TIM_PWM_ConfigChannel+0x2ce>
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a1d      	ldr	r2, [pc, #116]	; (800703c <HAL_TIM_PWM_ConfigChannel+0x334>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d004      	beq.n	8006fd6 <HAL_TIM_PWM_ConfigChannel+0x2ce>
 8006fcc:	f241 0167 	movw	r1, #4199	; 0x1067
 8006fd0:	481b      	ldr	r0, [pc, #108]	; (8007040 <HAL_TIM_PWM_ConfigChannel+0x338>)
 8006fd2:	f7fb f9ed 	bl	80023b0 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68b9      	ldr	r1, [r7, #8]
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f000 fddb 	bl	8007b98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	69da      	ldr	r2, [r3, #28]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ff0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	69da      	ldr	r2, [r3, #28]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007000:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	69d9      	ldr	r1, [r3, #28]
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	021a      	lsls	r2, r3, #8
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	430a      	orrs	r2, r1
 8007014:	61da      	str	r2, [r3, #28]
      break;
 8007016:	e000      	b.n	800701a <HAL_TIM_PWM_ConfigChannel+0x312>
    }

    default:
      break;
 8007018:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	3710      	adds	r7, #16
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	40012c00 	.word	0x40012c00
 8007030:	40013400 	.word	0x40013400
 8007034:	40000400 	.word	0x40000400
 8007038:	40000800 	.word	0x40000800
 800703c:	40000c00 	.word	0x40000c00
 8007040:	08010908 	.word	0x08010908

08007044 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007054:	2b01      	cmp	r3, #1
 8007056:	d101      	bne.n	800705c <HAL_TIM_ConfigClockSource+0x18>
 8007058:	2302      	movs	r3, #2
 800705a:	e2f5      	b.n	8007648 <HAL_TIM_ConfigClockSource+0x604>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2202      	movs	r2, #2
 8007068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007074:	d029      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800707e:	d024      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d020      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	2b10      	cmp	r3, #16
 800708e:	d01c      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2b20      	cmp	r3, #32
 8007096:	d018      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2b30      	cmp	r3, #48	; 0x30
 800709e:	d014      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b40      	cmp	r3, #64	; 0x40
 80070a6:	d010      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2b50      	cmp	r3, #80	; 0x50
 80070ae:	d00c      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b60      	cmp	r3, #96	; 0x60
 80070b6:	d008      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2b70      	cmp	r3, #112	; 0x70
 80070be:	d004      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x86>
 80070c0:	f241 4132 	movw	r1, #5170	; 0x1432
 80070c4:	487c      	ldr	r0, [pc, #496]	; (80072b8 <HAL_TIM_ConfigClockSource+0x274>)
 80070c6:	f7fb f973 	bl	80023b0 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80070d8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80070e0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070f2:	f000 80f1 	beq.w	80072d8 <HAL_TIM_ConfigClockSource+0x294>
 80070f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070fa:	f200 8299 	bhi.w	8007630 <HAL_TIM_ConfigClockSource+0x5ec>
 80070fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007102:	d02d      	beq.n	8007160 <HAL_TIM_ConfigClockSource+0x11c>
 8007104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007108:	f200 8292 	bhi.w	8007630 <HAL_TIM_ConfigClockSource+0x5ec>
 800710c:	2b70      	cmp	r3, #112	; 0x70
 800710e:	d05d      	beq.n	80071cc <HAL_TIM_ConfigClockSource+0x188>
 8007110:	2b70      	cmp	r3, #112	; 0x70
 8007112:	f200 828d 	bhi.w	8007630 <HAL_TIM_ConfigClockSource+0x5ec>
 8007116:	2b60      	cmp	r3, #96	; 0x60
 8007118:	f000 81a5 	beq.w	8007466 <HAL_TIM_ConfigClockSource+0x422>
 800711c:	2b60      	cmp	r3, #96	; 0x60
 800711e:	f200 8287 	bhi.w	8007630 <HAL_TIM_ConfigClockSource+0x5ec>
 8007122:	2b50      	cmp	r3, #80	; 0x50
 8007124:	f000 8149 	beq.w	80073ba <HAL_TIM_ConfigClockSource+0x376>
 8007128:	2b50      	cmp	r3, #80	; 0x50
 800712a:	f200 8281 	bhi.w	8007630 <HAL_TIM_ConfigClockSource+0x5ec>
 800712e:	2b40      	cmp	r3, #64	; 0x40
 8007130:	f000 81fc 	beq.w	800752c <HAL_TIM_ConfigClockSource+0x4e8>
 8007134:	2b40      	cmp	r3, #64	; 0x40
 8007136:	f200 827b 	bhi.w	8007630 <HAL_TIM_ConfigClockSource+0x5ec>
 800713a:	2b30      	cmp	r3, #48	; 0x30
 800713c:	f000 824c 	beq.w	80075d8 <HAL_TIM_ConfigClockSource+0x594>
 8007140:	2b30      	cmp	r3, #48	; 0x30
 8007142:	f200 8275 	bhi.w	8007630 <HAL_TIM_ConfigClockSource+0x5ec>
 8007146:	2b20      	cmp	r3, #32
 8007148:	f000 8246 	beq.w	80075d8 <HAL_TIM_ConfigClockSource+0x594>
 800714c:	2b20      	cmp	r3, #32
 800714e:	f200 826f 	bhi.w	8007630 <HAL_TIM_ConfigClockSource+0x5ec>
 8007152:	2b00      	cmp	r3, #0
 8007154:	f000 8240 	beq.w	80075d8 <HAL_TIM_ConfigClockSource+0x594>
 8007158:	2b10      	cmp	r3, #16
 800715a:	f000 823d 	beq.w	80075d8 <HAL_TIM_ConfigClockSource+0x594>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800715e:	e267      	b.n	8007630 <HAL_TIM_ConfigClockSource+0x5ec>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a55      	ldr	r2, [pc, #340]	; (80072bc <HAL_TIM_ConfigClockSource+0x278>)
 8007166:	4293      	cmp	r3, r2
 8007168:	f000 8264 	beq.w	8007634 <HAL_TIM_ConfigClockSource+0x5f0>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a53      	ldr	r2, [pc, #332]	; (80072c0 <HAL_TIM_ConfigClockSource+0x27c>)
 8007172:	4293      	cmp	r3, r2
 8007174:	f000 825e 	beq.w	8007634 <HAL_TIM_ConfigClockSource+0x5f0>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007180:	f000 8258 	beq.w	8007634 <HAL_TIM_ConfigClockSource+0x5f0>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a4e      	ldr	r2, [pc, #312]	; (80072c4 <HAL_TIM_ConfigClockSource+0x280>)
 800718a:	4293      	cmp	r3, r2
 800718c:	f000 8252 	beq.w	8007634 <HAL_TIM_ConfigClockSource+0x5f0>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a4c      	ldr	r2, [pc, #304]	; (80072c8 <HAL_TIM_ConfigClockSource+0x284>)
 8007196:	4293      	cmp	r3, r2
 8007198:	f000 824c 	beq.w	8007634 <HAL_TIM_ConfigClockSource+0x5f0>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a4a      	ldr	r2, [pc, #296]	; (80072cc <HAL_TIM_ConfigClockSource+0x288>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	f000 8246 	beq.w	8007634 <HAL_TIM_ConfigClockSource+0x5f0>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a48      	ldr	r2, [pc, #288]	; (80072d0 <HAL_TIM_ConfigClockSource+0x28c>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	f000 8240 	beq.w	8007634 <HAL_TIM_ConfigClockSource+0x5f0>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a46      	ldr	r2, [pc, #280]	; (80072d4 <HAL_TIM_ConfigClockSource+0x290>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	f000 823a 	beq.w	8007634 <HAL_TIM_ConfigClockSource+0x5f0>
 80071c0:	f241 413e 	movw	r1, #5182	; 0x143e
 80071c4:	483c      	ldr	r0, [pc, #240]	; (80072b8 <HAL_TIM_ConfigClockSource+0x274>)
 80071c6:	f7fb f8f3 	bl	80023b0 <assert_failed>
      break;
 80071ca:	e233      	b.n	8007634 <HAL_TIM_ConfigClockSource+0x5f0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a3a      	ldr	r2, [pc, #232]	; (80072bc <HAL_TIM_ConfigClockSource+0x278>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d01d      	beq.n	8007212 <HAL_TIM_ConfigClockSource+0x1ce>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a39      	ldr	r2, [pc, #228]	; (80072c0 <HAL_TIM_ConfigClockSource+0x27c>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d018      	beq.n	8007212 <HAL_TIM_ConfigClockSource+0x1ce>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071e8:	d013      	beq.n	8007212 <HAL_TIM_ConfigClockSource+0x1ce>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a35      	ldr	r2, [pc, #212]	; (80072c4 <HAL_TIM_ConfigClockSource+0x280>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d00e      	beq.n	8007212 <HAL_TIM_ConfigClockSource+0x1ce>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a33      	ldr	r2, [pc, #204]	; (80072c8 <HAL_TIM_ConfigClockSource+0x284>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d009      	beq.n	8007212 <HAL_TIM_ConfigClockSource+0x1ce>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a32      	ldr	r2, [pc, #200]	; (80072cc <HAL_TIM_ConfigClockSource+0x288>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d004      	beq.n	8007212 <HAL_TIM_ConfigClockSource+0x1ce>
 8007208:	f241 4145 	movw	r1, #5189	; 0x1445
 800720c:	482a      	ldr	r0, [pc, #168]	; (80072b8 <HAL_TIM_ConfigClockSource+0x274>)
 800720e:	f7fb f8cf 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d013      	beq.n	8007242 <HAL_TIM_ConfigClockSource+0x1fe>
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007222:	d00e      	beq.n	8007242 <HAL_TIM_ConfigClockSource+0x1fe>
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800722c:	d009      	beq.n	8007242 <HAL_TIM_ConfigClockSource+0x1fe>
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007236:	d004      	beq.n	8007242 <HAL_TIM_ConfigClockSource+0x1fe>
 8007238:	f241 4148 	movw	r1, #5192	; 0x1448
 800723c:	481e      	ldr	r0, [pc, #120]	; (80072b8 <HAL_TIM_ConfigClockSource+0x274>)
 800723e:	f7fb f8b7 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800724a:	d014      	beq.n	8007276 <HAL_TIM_ConfigClockSource+0x232>
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d010      	beq.n	8007276 <HAL_TIM_ConfigClockSource+0x232>
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00c      	beq.n	8007276 <HAL_TIM_ConfigClockSource+0x232>
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	2b02      	cmp	r3, #2
 8007262:	d008      	beq.n	8007276 <HAL_TIM_ConfigClockSource+0x232>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	2b0a      	cmp	r3, #10
 800726a:	d004      	beq.n	8007276 <HAL_TIM_ConfigClockSource+0x232>
 800726c:	f241 4149 	movw	r1, #5193	; 0x1449
 8007270:	4811      	ldr	r0, [pc, #68]	; (80072b8 <HAL_TIM_ConfigClockSource+0x274>)
 8007272:	f7fb f89d 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	2b0f      	cmp	r3, #15
 800727c:	d904      	bls.n	8007288 <HAL_TIM_ConfigClockSource+0x244>
 800727e:	f241 414a 	movw	r1, #5194	; 0x144a
 8007282:	480d      	ldr	r0, [pc, #52]	; (80072b8 <HAL_TIM_ConfigClockSource+0x274>)
 8007284:	f7fb f894 	bl	80023b0 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6818      	ldr	r0, [r3, #0]
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	6899      	ldr	r1, [r3, #8]
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	685a      	ldr	r2, [r3, #4]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	f000 fd59 	bl	8007d4e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80072aa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	609a      	str	r2, [r3, #8]
      break;
 80072b4:	e1bf      	b.n	8007636 <HAL_TIM_ConfigClockSource+0x5f2>
 80072b6:	bf00      	nop
 80072b8:	08010908 	.word	0x08010908
 80072bc:	40012c00 	.word	0x40012c00
 80072c0:	40013400 	.word	0x40013400
 80072c4:	40000400 	.word	0x40000400
 80072c8:	40000800 	.word	0x40000800
 80072cc:	40000c00 	.word	0x40000c00
 80072d0:	40001000 	.word	0x40001000
 80072d4:	40001400 	.word	0x40001400
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a8d      	ldr	r2, [pc, #564]	; (8007514 <HAL_TIM_ConfigClockSource+0x4d0>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d01d      	beq.n	800731e <HAL_TIM_ConfigClockSource+0x2da>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a8c      	ldr	r2, [pc, #560]	; (8007518 <HAL_TIM_ConfigClockSource+0x4d4>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d018      	beq.n	800731e <HAL_TIM_ConfigClockSource+0x2da>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072f4:	d013      	beq.n	800731e <HAL_TIM_ConfigClockSource+0x2da>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a88      	ldr	r2, [pc, #544]	; (800751c <HAL_TIM_ConfigClockSource+0x4d8>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d00e      	beq.n	800731e <HAL_TIM_ConfigClockSource+0x2da>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a86      	ldr	r2, [pc, #536]	; (8007520 <HAL_TIM_ConfigClockSource+0x4dc>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d009      	beq.n	800731e <HAL_TIM_ConfigClockSource+0x2da>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a85      	ldr	r2, [pc, #532]	; (8007524 <HAL_TIM_ConfigClockSource+0x4e0>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d004      	beq.n	800731e <HAL_TIM_ConfigClockSource+0x2da>
 8007314:	f241 415d 	movw	r1, #5213	; 0x145d
 8007318:	4883      	ldr	r0, [pc, #524]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 800731a:	f7fb f849 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d013      	beq.n	800734e <HAL_TIM_ConfigClockSource+0x30a>
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800732e:	d00e      	beq.n	800734e <HAL_TIM_ConfigClockSource+0x30a>
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007338:	d009      	beq.n	800734e <HAL_TIM_ConfigClockSource+0x30a>
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007342:	d004      	beq.n	800734e <HAL_TIM_ConfigClockSource+0x30a>
 8007344:	f44f 51a3 	mov.w	r1, #5216	; 0x1460
 8007348:	4877      	ldr	r0, [pc, #476]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 800734a:	f7fb f831 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007356:	d014      	beq.n	8007382 <HAL_TIM_ConfigClockSource+0x33e>
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d010      	beq.n	8007382 <HAL_TIM_ConfigClockSource+0x33e>
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d00c      	beq.n	8007382 <HAL_TIM_ConfigClockSource+0x33e>
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	2b02      	cmp	r3, #2
 800736e:	d008      	beq.n	8007382 <HAL_TIM_ConfigClockSource+0x33e>
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	2b0a      	cmp	r3, #10
 8007376:	d004      	beq.n	8007382 <HAL_TIM_ConfigClockSource+0x33e>
 8007378:	f241 4161 	movw	r1, #5217	; 0x1461
 800737c:	486a      	ldr	r0, [pc, #424]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 800737e:	f7fb f817 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	2b0f      	cmp	r3, #15
 8007388:	d904      	bls.n	8007394 <HAL_TIM_ConfigClockSource+0x350>
 800738a:	f241 4162 	movw	r1, #5218	; 0x1462
 800738e:	4866      	ldr	r0, [pc, #408]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 8007390:	f7fb f80e 	bl	80023b0 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6818      	ldr	r0, [r3, #0]
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	6899      	ldr	r1, [r3, #8]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	685a      	ldr	r2, [r3, #4]
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f000 fcd3 	bl	8007d4e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	689a      	ldr	r2, [r3, #8]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073b6:	609a      	str	r2, [r3, #8]
      break;
 80073b8:	e13d      	b.n	8007636 <HAL_TIM_ConfigClockSource+0x5f2>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a55      	ldr	r2, [pc, #340]	; (8007514 <HAL_TIM_ConfigClockSource+0x4d0>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d01d      	beq.n	8007400 <HAL_TIM_ConfigClockSource+0x3bc>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a53      	ldr	r2, [pc, #332]	; (8007518 <HAL_TIM_ConfigClockSource+0x4d4>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d018      	beq.n	8007400 <HAL_TIM_ConfigClockSource+0x3bc>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073d6:	d013      	beq.n	8007400 <HAL_TIM_ConfigClockSource+0x3bc>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a4f      	ldr	r2, [pc, #316]	; (800751c <HAL_TIM_ConfigClockSource+0x4d8>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d00e      	beq.n	8007400 <HAL_TIM_ConfigClockSource+0x3bc>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a4e      	ldr	r2, [pc, #312]	; (8007520 <HAL_TIM_ConfigClockSource+0x4dc>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d009      	beq.n	8007400 <HAL_TIM_ConfigClockSource+0x3bc>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a4c      	ldr	r2, [pc, #304]	; (8007524 <HAL_TIM_ConfigClockSource+0x4e0>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d004      	beq.n	8007400 <HAL_TIM_ConfigClockSource+0x3bc>
 80073f6:	f241 4171 	movw	r1, #5233	; 0x1471
 80073fa:	484b      	ldr	r0, [pc, #300]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 80073fc:	f7fa ffd8 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007408:	d014      	beq.n	8007434 <HAL_TIM_ConfigClockSource+0x3f0>
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d010      	beq.n	8007434 <HAL_TIM_ConfigClockSource+0x3f0>
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d00c      	beq.n	8007434 <HAL_TIM_ConfigClockSource+0x3f0>
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	2b02      	cmp	r3, #2
 8007420:	d008      	beq.n	8007434 <HAL_TIM_ConfigClockSource+0x3f0>
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	2b0a      	cmp	r3, #10
 8007428:	d004      	beq.n	8007434 <HAL_TIM_ConfigClockSource+0x3f0>
 800742a:	f241 4174 	movw	r1, #5236	; 0x1474
 800742e:	483e      	ldr	r0, [pc, #248]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 8007430:	f7fa ffbe 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	2b0f      	cmp	r3, #15
 800743a:	d904      	bls.n	8007446 <HAL_TIM_ConfigClockSource+0x402>
 800743c:	f241 4175 	movw	r1, #5237	; 0x1475
 8007440:	4839      	ldr	r0, [pc, #228]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 8007442:	f7fa ffb5 	bl	80023b0 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6818      	ldr	r0, [r3, #0]
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	6859      	ldr	r1, [r3, #4]
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	461a      	mov	r2, r3
 8007454:	f000 fc04 	bl	8007c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2150      	movs	r1, #80	; 0x50
 800745e:	4618      	mov	r0, r3
 8007460:	f000 fc5b 	bl	8007d1a <TIM_ITRx_SetConfig>
      break;
 8007464:	e0e7      	b.n	8007636 <HAL_TIM_ConfigClockSource+0x5f2>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a2a      	ldr	r2, [pc, #168]	; (8007514 <HAL_TIM_ConfigClockSource+0x4d0>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d01d      	beq.n	80074ac <HAL_TIM_ConfigClockSource+0x468>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a28      	ldr	r2, [pc, #160]	; (8007518 <HAL_TIM_ConfigClockSource+0x4d4>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d018      	beq.n	80074ac <HAL_TIM_ConfigClockSource+0x468>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007482:	d013      	beq.n	80074ac <HAL_TIM_ConfigClockSource+0x468>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a24      	ldr	r2, [pc, #144]	; (800751c <HAL_TIM_ConfigClockSource+0x4d8>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d00e      	beq.n	80074ac <HAL_TIM_ConfigClockSource+0x468>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a23      	ldr	r2, [pc, #140]	; (8007520 <HAL_TIM_ConfigClockSource+0x4dc>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d009      	beq.n	80074ac <HAL_TIM_ConfigClockSource+0x468>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a21      	ldr	r2, [pc, #132]	; (8007524 <HAL_TIM_ConfigClockSource+0x4e0>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d004      	beq.n	80074ac <HAL_TIM_ConfigClockSource+0x468>
 80074a2:	f241 4181 	movw	r1, #5249	; 0x1481
 80074a6:	4820      	ldr	r0, [pc, #128]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 80074a8:	f7fa ff82 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074b4:	d014      	beq.n	80074e0 <HAL_TIM_ConfigClockSource+0x49c>
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d010      	beq.n	80074e0 <HAL_TIM_ConfigClockSource+0x49c>
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00c      	beq.n	80074e0 <HAL_TIM_ConfigClockSource+0x49c>
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d008      	beq.n	80074e0 <HAL_TIM_ConfigClockSource+0x49c>
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	2b0a      	cmp	r3, #10
 80074d4:	d004      	beq.n	80074e0 <HAL_TIM_ConfigClockSource+0x49c>
 80074d6:	f241 4184 	movw	r1, #5252	; 0x1484
 80074da:	4813      	ldr	r0, [pc, #76]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 80074dc:	f7fa ff68 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	2b0f      	cmp	r3, #15
 80074e6:	d904      	bls.n	80074f2 <HAL_TIM_ConfigClockSource+0x4ae>
 80074e8:	f241 4185 	movw	r1, #5253	; 0x1485
 80074ec:	480e      	ldr	r0, [pc, #56]	; (8007528 <HAL_TIM_ConfigClockSource+0x4e4>)
 80074ee:	f7fa ff5f 	bl	80023b0 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6818      	ldr	r0, [r3, #0]
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	6859      	ldr	r1, [r3, #4]
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	461a      	mov	r2, r3
 8007500:	f000 fbdc 	bl	8007cbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2160      	movs	r1, #96	; 0x60
 800750a:	4618      	mov	r0, r3
 800750c:	f000 fc05 	bl	8007d1a <TIM_ITRx_SetConfig>
      break;
 8007510:	e091      	b.n	8007636 <HAL_TIM_ConfigClockSource+0x5f2>
 8007512:	bf00      	nop
 8007514:	40012c00 	.word	0x40012c00
 8007518:	40013400 	.word	0x40013400
 800751c:	40000400 	.word	0x40000400
 8007520:	40000800 	.word	0x40000800
 8007524:	40000c00 	.word	0x40000c00
 8007528:	08010908 	.word	0x08010908
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a47      	ldr	r2, [pc, #284]	; (8007650 <HAL_TIM_ConfigClockSource+0x60c>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d01d      	beq.n	8007572 <HAL_TIM_ConfigClockSource+0x52e>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a46      	ldr	r2, [pc, #280]	; (8007654 <HAL_TIM_ConfigClockSource+0x610>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d018      	beq.n	8007572 <HAL_TIM_ConfigClockSource+0x52e>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007548:	d013      	beq.n	8007572 <HAL_TIM_ConfigClockSource+0x52e>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a42      	ldr	r2, [pc, #264]	; (8007658 <HAL_TIM_ConfigClockSource+0x614>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d00e      	beq.n	8007572 <HAL_TIM_ConfigClockSource+0x52e>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a40      	ldr	r2, [pc, #256]	; (800765c <HAL_TIM_ConfigClockSource+0x618>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d009      	beq.n	8007572 <HAL_TIM_ConfigClockSource+0x52e>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a3f      	ldr	r2, [pc, #252]	; (8007660 <HAL_TIM_ConfigClockSource+0x61c>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d004      	beq.n	8007572 <HAL_TIM_ConfigClockSource+0x52e>
 8007568:	f241 4191 	movw	r1, #5265	; 0x1491
 800756c:	483d      	ldr	r0, [pc, #244]	; (8007664 <HAL_TIM_ConfigClockSource+0x620>)
 800756e:	f7fa ff1f 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800757a:	d014      	beq.n	80075a6 <HAL_TIM_ConfigClockSource+0x562>
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d010      	beq.n	80075a6 <HAL_TIM_ConfigClockSource+0x562>
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00c      	beq.n	80075a6 <HAL_TIM_ConfigClockSource+0x562>
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	2b02      	cmp	r3, #2
 8007592:	d008      	beq.n	80075a6 <HAL_TIM_ConfigClockSource+0x562>
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	2b0a      	cmp	r3, #10
 800759a:	d004      	beq.n	80075a6 <HAL_TIM_ConfigClockSource+0x562>
 800759c:	f241 4194 	movw	r1, #5268	; 0x1494
 80075a0:	4830      	ldr	r0, [pc, #192]	; (8007664 <HAL_TIM_ConfigClockSource+0x620>)
 80075a2:	f7fa ff05 	bl	80023b0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	2b0f      	cmp	r3, #15
 80075ac:	d904      	bls.n	80075b8 <HAL_TIM_ConfigClockSource+0x574>
 80075ae:	f241 4195 	movw	r1, #5269	; 0x1495
 80075b2:	482c      	ldr	r0, [pc, #176]	; (8007664 <HAL_TIM_ConfigClockSource+0x620>)
 80075b4:	f7fa fefc 	bl	80023b0 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6818      	ldr	r0, [r3, #0]
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	6859      	ldr	r1, [r3, #4]
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	461a      	mov	r2, r3
 80075c6:	f000 fb4b 	bl	8007c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2140      	movs	r1, #64	; 0x40
 80075d0:	4618      	mov	r0, r3
 80075d2:	f000 fba2 	bl	8007d1a <TIM_ITRx_SetConfig>
      break;
 80075d6:	e02e      	b.n	8007636 <HAL_TIM_ConfigClockSource+0x5f2>
        assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a1c      	ldr	r2, [pc, #112]	; (8007650 <HAL_TIM_ConfigClockSource+0x60c>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d01d      	beq.n	800761e <HAL_TIM_ConfigClockSource+0x5da>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a1b      	ldr	r2, [pc, #108]	; (8007654 <HAL_TIM_ConfigClockSource+0x610>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d018      	beq.n	800761e <HAL_TIM_ConfigClockSource+0x5da>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075f4:	d013      	beq.n	800761e <HAL_TIM_ConfigClockSource+0x5da>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a17      	ldr	r2, [pc, #92]	; (8007658 <HAL_TIM_ConfigClockSource+0x614>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d00e      	beq.n	800761e <HAL_TIM_ConfigClockSource+0x5da>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a15      	ldr	r2, [pc, #84]	; (800765c <HAL_TIM_ConfigClockSource+0x618>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d009      	beq.n	800761e <HAL_TIM_ConfigClockSource+0x5da>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a14      	ldr	r2, [pc, #80]	; (8007660 <HAL_TIM_ConfigClockSource+0x61c>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d004      	beq.n	800761e <HAL_TIM_ConfigClockSource+0x5da>
 8007614:	f241 41a4 	movw	r1, #5284	; 0x14a4
 8007618:	4812      	ldr	r0, [pc, #72]	; (8007664 <HAL_TIM_ConfigClockSource+0x620>)
 800761a:	f7fa fec9 	bl	80023b0 <assert_failed>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4619      	mov	r1, r3
 8007628:	4610      	mov	r0, r2
 800762a:	f000 fb76 	bl	8007d1a <TIM_ITRx_SetConfig>
        break;
 800762e:	e002      	b.n	8007636 <HAL_TIM_ConfigClockSource+0x5f2>
      break;
 8007630:	bf00      	nop
 8007632:	e000      	b.n	8007636 <HAL_TIM_ConfigClockSource+0x5f2>
      break;
 8007634:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}
 8007650:	40012c00 	.word	0x40012c00
 8007654:	40013400 	.word	0x40013400
 8007658:	40000400 	.word	0x40000400
 800765c:	40000800 	.word	0x40000800
 8007660:	40000c00 	.word	0x40000c00
 8007664:	08010908 	.word	0x08010908

08007668 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	bc80      	pop	{r7}
 8007678:	4770      	bx	lr

0800767a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800767a:	b480      	push	{r7}
 800767c:	b083      	sub	sp, #12
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007682:	bf00      	nop
 8007684:	370c      	adds	r7, #12
 8007686:	46bd      	mov	sp, r7
 8007688:	bc80      	pop	{r7}
 800768a:	4770      	bx	lr

0800768c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007694:	bf00      	nop
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	bc80      	pop	{r7}
 800769c:	4770      	bx	lr

0800769e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800769e:	b480      	push	{r7}
 80076a0:	b083      	sub	sp, #12
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076a6:	bf00      	nop
 80076a8:	370c      	adds	r7, #12
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bc80      	pop	{r7}
 80076ae:	4770      	bx	lr

080076b0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80076b8:	bf00      	nop
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	bc80      	pop	{r7}
 80076c0:	4770      	bx	lr

080076c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076c2:	b480      	push	{r7}
 80076c4:	b083      	sub	sp, #12
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076ca:	bf00      	nop
 80076cc:	370c      	adds	r7, #12
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bc80      	pop	{r7}
 80076d2:	4770      	bx	lr

080076d4 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bc80      	pop	{r7}
 80076e4:	4770      	bx	lr

080076e6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80076e6:	b480      	push	{r7}
 80076e8:	b083      	sub	sp, #12
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80076ee:	bf00      	nop
 80076f0:	370c      	adds	r7, #12
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bc80      	pop	{r7}
 80076f6:	4770      	bx	lr

080076f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a33      	ldr	r2, [pc, #204]	; (80077d8 <TIM_Base_SetConfig+0xe0>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d013      	beq.n	8007738 <TIM_Base_SetConfig+0x40>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	4a32      	ldr	r2, [pc, #200]	; (80077dc <TIM_Base_SetConfig+0xe4>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d00f      	beq.n	8007738 <TIM_Base_SetConfig+0x40>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800771e:	d00b      	beq.n	8007738 <TIM_Base_SetConfig+0x40>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a2f      	ldr	r2, [pc, #188]	; (80077e0 <TIM_Base_SetConfig+0xe8>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d007      	beq.n	8007738 <TIM_Base_SetConfig+0x40>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a2e      	ldr	r2, [pc, #184]	; (80077e4 <TIM_Base_SetConfig+0xec>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d003      	beq.n	8007738 <TIM_Base_SetConfig+0x40>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a2d      	ldr	r2, [pc, #180]	; (80077e8 <TIM_Base_SetConfig+0xf0>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d108      	bne.n	800774a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800773e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	4313      	orrs	r3, r2
 8007748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a22      	ldr	r2, [pc, #136]	; (80077d8 <TIM_Base_SetConfig+0xe0>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d013      	beq.n	800777a <TIM_Base_SetConfig+0x82>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a21      	ldr	r2, [pc, #132]	; (80077dc <TIM_Base_SetConfig+0xe4>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d00f      	beq.n	800777a <TIM_Base_SetConfig+0x82>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007760:	d00b      	beq.n	800777a <TIM_Base_SetConfig+0x82>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a1e      	ldr	r2, [pc, #120]	; (80077e0 <TIM_Base_SetConfig+0xe8>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d007      	beq.n	800777a <TIM_Base_SetConfig+0x82>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a1d      	ldr	r2, [pc, #116]	; (80077e4 <TIM_Base_SetConfig+0xec>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d003      	beq.n	800777a <TIM_Base_SetConfig+0x82>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a1c      	ldr	r2, [pc, #112]	; (80077e8 <TIM_Base_SetConfig+0xf0>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d108      	bne.n	800778c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	68db      	ldr	r3, [r3, #12]
 8007786:	68fa      	ldr	r2, [r7, #12]
 8007788:	4313      	orrs	r3, r2
 800778a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	695b      	ldr	r3, [r3, #20]
 8007796:	4313      	orrs	r3, r2
 8007798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	689a      	ldr	r2, [r3, #8]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	4a09      	ldr	r2, [pc, #36]	; (80077d8 <TIM_Base_SetConfig+0xe0>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d003      	beq.n	80077c0 <TIM_Base_SetConfig+0xc8>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	4a08      	ldr	r2, [pc, #32]	; (80077dc <TIM_Base_SetConfig+0xe4>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d103      	bne.n	80077c8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	691a      	ldr	r2, [r3, #16]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	615a      	str	r2, [r3, #20]
}
 80077ce:	bf00      	nop
 80077d0:	3714      	adds	r7, #20
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bc80      	pop	{r7}
 80077d6:	4770      	bx	lr
 80077d8:	40012c00 	.word	0x40012c00
 80077dc:	40013400 	.word	0x40013400
 80077e0:	40000400 	.word	0x40000400
 80077e4:	40000800 	.word	0x40000800
 80077e8:	40000c00 	.word	0x40000c00

080077ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b086      	sub	sp, #24
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a1b      	ldr	r3, [r3, #32]
 80077fa:	f023 0201 	bic.w	r2, r3, #1
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	699b      	ldr	r3, [r3, #24]
 8007812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800781a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f023 0303 	bic.w	r3, r3, #3
 8007822:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	4313      	orrs	r3, r2
 800782c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f023 0302 	bic.w	r3, r3, #2
 8007834:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	697a      	ldr	r2, [r7, #20]
 800783c:	4313      	orrs	r3, r2
 800783e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	4a34      	ldr	r2, [pc, #208]	; (8007914 <TIM_OC1_SetConfig+0x128>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d003      	beq.n	8007850 <TIM_OC1_SetConfig+0x64>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a33      	ldr	r2, [pc, #204]	; (8007918 <TIM_OC1_SetConfig+0x12c>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d119      	bne.n	8007884 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d008      	beq.n	800786a <TIM_OC1_SetConfig+0x7e>
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	2b08      	cmp	r3, #8
 800785e:	d004      	beq.n	800786a <TIM_OC1_SetConfig+0x7e>
 8007860:	f641 2141 	movw	r1, #6721	; 0x1a41
 8007864:	482d      	ldr	r0, [pc, #180]	; (800791c <TIM_OC1_SetConfig+0x130>)
 8007866:	f7fa fda3 	bl	80023b0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	f023 0308 	bic.w	r3, r3, #8
 8007870:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	4313      	orrs	r3, r2
 800787a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	f023 0304 	bic.w	r3, r3, #4
 8007882:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a23      	ldr	r2, [pc, #140]	; (8007914 <TIM_OC1_SetConfig+0x128>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d003      	beq.n	8007894 <TIM_OC1_SetConfig+0xa8>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a22      	ldr	r2, [pc, #136]	; (8007918 <TIM_OC1_SetConfig+0x12c>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d12d      	bne.n	80078f0 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	699b      	ldr	r3, [r3, #24]
 8007898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800789c:	d008      	beq.n	80078b0 <TIM_OC1_SetConfig+0xc4>
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	699b      	ldr	r3, [r3, #24]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d004      	beq.n	80078b0 <TIM_OC1_SetConfig+0xc4>
 80078a6:	f641 214e 	movw	r1, #6734	; 0x1a4e
 80078aa:	481c      	ldr	r0, [pc, #112]	; (800791c <TIM_OC1_SetConfig+0x130>)
 80078ac:	f7fa fd80 	bl	80023b0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	695b      	ldr	r3, [r3, #20]
 80078b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078b8:	d008      	beq.n	80078cc <TIM_OC1_SetConfig+0xe0>
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	695b      	ldr	r3, [r3, #20]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d004      	beq.n	80078cc <TIM_OC1_SetConfig+0xe0>
 80078c2:	f641 214f 	movw	r1, #6735	; 0x1a4f
 80078c6:	4815      	ldr	r0, [pc, #84]	; (800791c <TIM_OC1_SetConfig+0x130>)
 80078c8:	f7fa fd72 	bl	80023b0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	695b      	ldr	r3, [r3, #20]
 80078e0:	693a      	ldr	r2, [r7, #16]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	699b      	ldr	r3, [r3, #24]
 80078ea:	693a      	ldr	r2, [r7, #16]
 80078ec:	4313      	orrs	r3, r2
 80078ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	68fa      	ldr	r2, [r7, #12]
 80078fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	697a      	ldr	r2, [r7, #20]
 8007908:	621a      	str	r2, [r3, #32]
}
 800790a:	bf00      	nop
 800790c:	3718      	adds	r7, #24
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	40012c00 	.word	0x40012c00
 8007918:	40013400 	.word	0x40013400
 800791c:	08010908 	.word	0x08010908

08007920 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b086      	sub	sp, #24
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a1b      	ldr	r3, [r3, #32]
 800792e:	f023 0210 	bic.w	r2, r3, #16
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	699b      	ldr	r3, [r3, #24]
 8007946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800794e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007956:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	021b      	lsls	r3, r3, #8
 800795e:	68fa      	ldr	r2, [r7, #12]
 8007960:	4313      	orrs	r3, r2
 8007962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	f023 0320 	bic.w	r3, r3, #32
 800796a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	011b      	lsls	r3, r3, #4
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	4313      	orrs	r3, r2
 8007976:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a35      	ldr	r2, [pc, #212]	; (8007a50 <TIM_OC2_SetConfig+0x130>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d003      	beq.n	8007988 <TIM_OC2_SetConfig+0x68>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a34      	ldr	r2, [pc, #208]	; (8007a54 <TIM_OC2_SetConfig+0x134>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d11a      	bne.n	80079be <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d008      	beq.n	80079a2 <TIM_OC2_SetConfig+0x82>
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	2b08      	cmp	r3, #8
 8007996:	d004      	beq.n	80079a2 <TIM_OC2_SetConfig+0x82>
 8007998:	f641 218c 	movw	r1, #6796	; 0x1a8c
 800799c:	482e      	ldr	r0, [pc, #184]	; (8007a58 <TIM_OC2_SetConfig+0x138>)
 800799e:	f7fa fd07 	bl	80023b0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	68db      	ldr	r3, [r3, #12]
 80079ae:	011b      	lsls	r3, r3, #4
 80079b0:	697a      	ldr	r2, [r7, #20]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079bc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a23      	ldr	r2, [pc, #140]	; (8007a50 <TIM_OC2_SetConfig+0x130>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d003      	beq.n	80079ce <TIM_OC2_SetConfig+0xae>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a22      	ldr	r2, [pc, #136]	; (8007a54 <TIM_OC2_SetConfig+0x134>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d12f      	bne.n	8007a2e <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	699b      	ldr	r3, [r3, #24]
 80079d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079d6:	d008      	beq.n	80079ea <TIM_OC2_SetConfig+0xca>
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	699b      	ldr	r3, [r3, #24]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d004      	beq.n	80079ea <TIM_OC2_SetConfig+0xca>
 80079e0:	f641 219a 	movw	r1, #6810	; 0x1a9a
 80079e4:	481c      	ldr	r0, [pc, #112]	; (8007a58 <TIM_OC2_SetConfig+0x138>)
 80079e6:	f7fa fce3 	bl	80023b0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079f2:	d008      	beq.n	8007a06 <TIM_OC2_SetConfig+0xe6>
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	695b      	ldr	r3, [r3, #20]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d004      	beq.n	8007a06 <TIM_OC2_SetConfig+0xe6>
 80079fc:	f641 219b 	movw	r1, #6811	; 0x1a9b
 8007a00:	4815      	ldr	r0, [pc, #84]	; (8007a58 <TIM_OC2_SetConfig+0x138>)
 8007a02:	f7fa fcd5 	bl	80023b0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	693a      	ldr	r2, [r7, #16]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	699b      	ldr	r3, [r3, #24]
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	693a      	ldr	r2, [r7, #16]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	68fa      	ldr	r2, [r7, #12]
 8007a38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	685a      	ldr	r2, [r3, #4]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	621a      	str	r2, [r3, #32]
}
 8007a48:	bf00      	nop
 8007a4a:	3718      	adds	r7, #24
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}
 8007a50:	40012c00 	.word	0x40012c00
 8007a54:	40013400 	.word	0x40013400
 8007a58:	08010908 	.word	0x08010908

08007a5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b086      	sub	sp, #24
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a1b      	ldr	r3, [r3, #32]
 8007a76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	69db      	ldr	r3, [r3, #28]
 8007a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f023 0303 	bic.w	r3, r3, #3
 8007a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	021b      	lsls	r3, r3, #8
 8007aac:	697a      	ldr	r2, [r7, #20]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a35      	ldr	r2, [pc, #212]	; (8007b8c <TIM_OC3_SetConfig+0x130>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d003      	beq.n	8007ac2 <TIM_OC3_SetConfig+0x66>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a34      	ldr	r2, [pc, #208]	; (8007b90 <TIM_OC3_SetConfig+0x134>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d11a      	bne.n	8007af8 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d008      	beq.n	8007adc <TIM_OC3_SetConfig+0x80>
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	2b08      	cmp	r3, #8
 8007ad0:	d004      	beq.n	8007adc <TIM_OC3_SetConfig+0x80>
 8007ad2:	f641 21d7 	movw	r1, #6871	; 0x1ad7
 8007ad6:	482f      	ldr	r0, [pc, #188]	; (8007b94 <TIM_OC3_SetConfig+0x138>)
 8007ad8:	f7fa fc6a 	bl	80023b0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ae2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	021b      	lsls	r3, r3, #8
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007af6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4a24      	ldr	r2, [pc, #144]	; (8007b8c <TIM_OC3_SetConfig+0x130>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d003      	beq.n	8007b08 <TIM_OC3_SetConfig+0xac>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a23      	ldr	r2, [pc, #140]	; (8007b90 <TIM_OC3_SetConfig+0x134>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d12f      	bne.n	8007b68 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	699b      	ldr	r3, [r3, #24]
 8007b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b10:	d008      	beq.n	8007b24 <TIM_OC3_SetConfig+0xc8>
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d004      	beq.n	8007b24 <TIM_OC3_SetConfig+0xc8>
 8007b1a:	f641 21e4 	movw	r1, #6884	; 0x1ae4
 8007b1e:	481d      	ldr	r0, [pc, #116]	; (8007b94 <TIM_OC3_SetConfig+0x138>)
 8007b20:	f7fa fc46 	bl	80023b0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	695b      	ldr	r3, [r3, #20]
 8007b28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b2c:	d008      	beq.n	8007b40 <TIM_OC3_SetConfig+0xe4>
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	695b      	ldr	r3, [r3, #20]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d004      	beq.n	8007b40 <TIM_OC3_SetConfig+0xe4>
 8007b36:	f641 21e5 	movw	r1, #6885	; 0x1ae5
 8007b3a:	4816      	ldr	r0, [pc, #88]	; (8007b94 <TIM_OC3_SetConfig+0x138>)
 8007b3c:	f7fa fc38 	bl	80023b0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	695b      	ldr	r3, [r3, #20]
 8007b54:	011b      	lsls	r3, r3, #4
 8007b56:	693a      	ldr	r2, [r7, #16]
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	699b      	ldr	r3, [r3, #24]
 8007b60:	011b      	lsls	r3, r3, #4
 8007b62:	693a      	ldr	r2, [r7, #16]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	693a      	ldr	r2, [r7, #16]
 8007b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	685a      	ldr	r2, [r3, #4]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	697a      	ldr	r2, [r7, #20]
 8007b80:	621a      	str	r2, [r3, #32]
}
 8007b82:	bf00      	nop
 8007b84:	3718      	adds	r7, #24
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	bf00      	nop
 8007b8c:	40012c00 	.word	0x40012c00
 8007b90:	40013400 	.word	0x40013400
 8007b94:	08010908 	.word	0x08010908

08007b98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b086      	sub	sp, #24
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a1b      	ldr	r3, [r3, #32]
 8007ba6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6a1b      	ldr	r3, [r3, #32]
 8007bb2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	69db      	ldr	r3, [r3, #28]
 8007bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	021b      	lsls	r3, r3, #8
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007be2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	031b      	lsls	r3, r3, #12
 8007bea:	693a      	ldr	r2, [r7, #16]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a18      	ldr	r2, [pc, #96]	; (8007c54 <TIM_OC4_SetConfig+0xbc>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d003      	beq.n	8007c00 <TIM_OC4_SetConfig+0x68>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a17      	ldr	r2, [pc, #92]	; (8007c58 <TIM_OC4_SetConfig+0xc0>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d117      	bne.n	8007c30 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	695b      	ldr	r3, [r3, #20]
 8007c04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c08:	d008      	beq.n	8007c1c <TIM_OC4_SetConfig+0x84>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d004      	beq.n	8007c1c <TIM_OC4_SetConfig+0x84>
 8007c12:	f641 3123 	movw	r1, #6947	; 0x1b23
 8007c16:	4811      	ldr	r0, [pc, #68]	; (8007c5c <TIM_OC4_SetConfig+0xc4>)
 8007c18:	f7fa fbca 	bl	80023b0 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	695b      	ldr	r3, [r3, #20]
 8007c28:	019b      	lsls	r3, r3, #6
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	685a      	ldr	r2, [r3, #4]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	693a      	ldr	r2, [r7, #16]
 8007c48:	621a      	str	r2, [r3, #32]
}
 8007c4a:	bf00      	nop
 8007c4c:	3718      	adds	r7, #24
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	40012c00 	.word	0x40012c00
 8007c58:	40013400 	.word	0x40013400
 8007c5c:	08010908 	.word	0x08010908

08007c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	6a1b      	ldr	r3, [r3, #32]
 8007c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	6a1b      	ldr	r3, [r3, #32]
 8007c76:	f023 0201 	bic.w	r2, r3, #1
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	699b      	ldr	r3, [r3, #24]
 8007c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	011b      	lsls	r3, r3, #4
 8007c90:	693a      	ldr	r2, [r7, #16]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	f023 030a 	bic.w	r3, r3, #10
 8007c9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	697a      	ldr	r2, [r7, #20]
 8007cb0:	621a      	str	r2, [r3, #32]
}
 8007cb2:	bf00      	nop
 8007cb4:	371c      	adds	r7, #28
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bc80      	pop	{r7}
 8007cba:	4770      	bx	lr

08007cbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b087      	sub	sp, #28
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	60f8      	str	r0, [r7, #12]
 8007cc4:	60b9      	str	r1, [r7, #8]
 8007cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	6a1b      	ldr	r3, [r3, #32]
 8007ccc:	f023 0210 	bic.w	r2, r3, #16
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	699b      	ldr	r3, [r3, #24]
 8007cd8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ce6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	031b      	lsls	r3, r3, #12
 8007cec:	697a      	ldr	r2, [r7, #20]
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007cf8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	011b      	lsls	r3, r3, #4
 8007cfe:	693a      	ldr	r2, [r7, #16]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	697a      	ldr	r2, [r7, #20]
 8007d08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	621a      	str	r2, [r3, #32]
}
 8007d10:	bf00      	nop
 8007d12:	371c      	adds	r7, #28
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bc80      	pop	{r7}
 8007d18:	4770      	bx	lr

08007d1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d1a:	b480      	push	{r7}
 8007d1c:	b085      	sub	sp, #20
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
 8007d22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d32:	683a      	ldr	r2, [r7, #0]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	4313      	orrs	r3, r2
 8007d38:	f043 0307 	orr.w	r3, r3, #7
 8007d3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	609a      	str	r2, [r3, #8]
}
 8007d44:	bf00      	nop
 8007d46:	3714      	adds	r7, #20
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bc80      	pop	{r7}
 8007d4c:	4770      	bx	lr

08007d4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d4e:	b480      	push	{r7}
 8007d50:	b087      	sub	sp, #28
 8007d52:	af00      	add	r7, sp, #0
 8007d54:	60f8      	str	r0, [r7, #12]
 8007d56:	60b9      	str	r1, [r7, #8]
 8007d58:	607a      	str	r2, [r7, #4]
 8007d5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	021a      	lsls	r2, r3, #8
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	431a      	orrs	r2, r3
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	4313      	orrs	r3, r2
 8007d76:	697a      	ldr	r2, [r7, #20]
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	697a      	ldr	r2, [r7, #20]
 8007d80:	609a      	str	r2, [r3, #8]
}
 8007d82:	bf00      	nop
 8007d84:	371c      	adds	r7, #28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bc80      	pop	{r7}
 8007d8a:	4770      	bx	lr

08007d8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b086      	sub	sp, #24
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	60b9      	str	r1, [r7, #8]
 8007d96:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	4a26      	ldr	r2, [pc, #152]	; (8007e34 <TIM_CCxChannelCmd+0xa8>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d018      	beq.n	8007dd2 <TIM_CCxChannelCmd+0x46>
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	4a25      	ldr	r2, [pc, #148]	; (8007e38 <TIM_CCxChannelCmd+0xac>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d014      	beq.n	8007dd2 <TIM_CCxChannelCmd+0x46>
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dae:	d010      	beq.n	8007dd2 <TIM_CCxChannelCmd+0x46>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	4a22      	ldr	r2, [pc, #136]	; (8007e3c <TIM_CCxChannelCmd+0xb0>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d00c      	beq.n	8007dd2 <TIM_CCxChannelCmd+0x46>
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	4a21      	ldr	r2, [pc, #132]	; (8007e40 <TIM_CCxChannelCmd+0xb4>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d008      	beq.n	8007dd2 <TIM_CCxChannelCmd+0x46>
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	4a20      	ldr	r2, [pc, #128]	; (8007e44 <TIM_CCxChannelCmd+0xb8>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d004      	beq.n	8007dd2 <TIM_CCxChannelCmd+0x46>
 8007dc8:	f641 5109 	movw	r1, #7433	; 0x1d09
 8007dcc:	481e      	ldr	r0, [pc, #120]	; (8007e48 <TIM_CCxChannelCmd+0xbc>)
 8007dce:	f7fa faef 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d010      	beq.n	8007dfa <TIM_CCxChannelCmd+0x6e>
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	2b04      	cmp	r3, #4
 8007ddc:	d00d      	beq.n	8007dfa <TIM_CCxChannelCmd+0x6e>
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	2b08      	cmp	r3, #8
 8007de2:	d00a      	beq.n	8007dfa <TIM_CCxChannelCmd+0x6e>
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	2b0c      	cmp	r3, #12
 8007de8:	d007      	beq.n	8007dfa <TIM_CCxChannelCmd+0x6e>
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	2b3c      	cmp	r3, #60	; 0x3c
 8007dee:	d004      	beq.n	8007dfa <TIM_CCxChannelCmd+0x6e>
 8007df0:	f641 510a 	movw	r1, #7434	; 0x1d0a
 8007df4:	4814      	ldr	r0, [pc, #80]	; (8007e48 <TIM_CCxChannelCmd+0xbc>)
 8007df6:	f7fa fadb 	bl	80023b0 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	f003 031f 	and.w	r3, r3, #31
 8007e00:	2201      	movs	r2, #1
 8007e02:	fa02 f303 	lsl.w	r3, r2, r3
 8007e06:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6a1a      	ldr	r2, [r3, #32]
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	43db      	mvns	r3, r3
 8007e10:	401a      	ands	r2, r3
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6a1a      	ldr	r2, [r3, #32]
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	f003 031f 	and.w	r3, r3, #31
 8007e20:	6879      	ldr	r1, [r7, #4]
 8007e22:	fa01 f303 	lsl.w	r3, r1, r3
 8007e26:	431a      	orrs	r2, r3
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	621a      	str	r2, [r3, #32]
}
 8007e2c:	bf00      	nop
 8007e2e:	3718      	adds	r7, #24
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	40012c00 	.word	0x40012c00
 8007e38:	40013400 	.word	0x40013400
 8007e3c:	40000400 	.word	0x40000400
 8007e40:	40000800 	.word	0x40000800
 8007e44:	40000c00 	.word	0x40000c00
 8007e48:	08010908 	.word	0x08010908

08007e4c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4a1c      	ldr	r2, [pc, #112]	; (8007ec8 <TIM_ResetCallback+0x7c>)
 8007e58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	4a1b      	ldr	r2, [pc, #108]	; (8007ecc <TIM_ResetCallback+0x80>)
 8007e60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	4a1a      	ldr	r2, [pc, #104]	; (8007ed0 <TIM_ResetCallback+0x84>)
 8007e68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a19      	ldr	r2, [pc, #100]	; (8007ed4 <TIM_ResetCallback+0x88>)
 8007e70:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a18      	ldr	r2, [pc, #96]	; (8007ed8 <TIM_ResetCallback+0x8c>)
 8007e78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4a17      	ldr	r2, [pc, #92]	; (8007edc <TIM_ResetCallback+0x90>)
 8007e80:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a16      	ldr	r2, [pc, #88]	; (8007ee0 <TIM_ResetCallback+0x94>)
 8007e88:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a15      	ldr	r2, [pc, #84]	; (8007ee4 <TIM_ResetCallback+0x98>)
 8007e90:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a14      	ldr	r2, [pc, #80]	; (8007ee8 <TIM_ResetCallback+0x9c>)
 8007e98:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	4a13      	ldr	r2, [pc, #76]	; (8007eec <TIM_ResetCallback+0xa0>)
 8007ea0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	4a12      	ldr	r2, [pc, #72]	; (8007ef0 <TIM_ResetCallback+0xa4>)
 8007ea8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	4a11      	ldr	r2, [pc, #68]	; (8007ef4 <TIM_ResetCallback+0xa8>)
 8007eb0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	4a10      	ldr	r2, [pc, #64]	; (8007ef8 <TIM_ResetCallback+0xac>)
 8007eb8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8007ebc:	bf00      	nop
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bc80      	pop	{r7}
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	0800232d 	.word	0x0800232d
 8007ecc:	08007669 	.word	0x08007669
 8007ed0:	080076c3 	.word	0x080076c3
 8007ed4:	080076d5 	.word	0x080076d5
 8007ed8:	080022e5 	.word	0x080022e5
 8007edc:	0800768d 	.word	0x0800768d
 8007ee0:	0800767b 	.word	0x0800767b
 8007ee4:	0800769f 	.word	0x0800769f
 8007ee8:	080076b1 	.word	0x080076b1
 8007eec:	080076e7 	.word	0x080076e7
 8007ef0:	08008235 	.word	0x08008235
 8007ef4:	08008247 	.word	0x08008247
 8007ef8:	08008259 	.word	0x08008259

08007efc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a5c      	ldr	r2, [pc, #368]	; (800807c <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d027      	beq.n	8007f60 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a5a      	ldr	r2, [pc, #360]	; (8008080 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d022      	beq.n	8007f60 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f22:	d01d      	beq.n	8007f60 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a56      	ldr	r2, [pc, #344]	; (8008084 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d018      	beq.n	8007f60 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a55      	ldr	r2, [pc, #340]	; (8008088 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d013      	beq.n	8007f60 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a53      	ldr	r2, [pc, #332]	; (800808c <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d00e      	beq.n	8007f60 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a52      	ldr	r2, [pc, #328]	; (8008090 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d009      	beq.n	8007f60 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a50      	ldr	r2, [pc, #320]	; (8008094 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d004      	beq.n	8007f60 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007f56:	f240 7186 	movw	r1, #1926	; 0x786
 8007f5a:	484f      	ldr	r0, [pc, #316]	; (8008098 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8007f5c:	f7fa fa28 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d020      	beq.n	8007faa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2b10      	cmp	r3, #16
 8007f6e:	d01c      	beq.n	8007faa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2b20      	cmp	r3, #32
 8007f76:	d018      	beq.n	8007faa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2b30      	cmp	r3, #48	; 0x30
 8007f7e:	d014      	beq.n	8007faa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	2b40      	cmp	r3, #64	; 0x40
 8007f86:	d010      	beq.n	8007faa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	2b50      	cmp	r3, #80	; 0x50
 8007f8e:	d00c      	beq.n	8007faa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	2b60      	cmp	r3, #96	; 0x60
 8007f96:	d008      	beq.n	8007faa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b70      	cmp	r3, #112	; 0x70
 8007f9e:	d004      	beq.n	8007faa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007fa0:	f240 7187 	movw	r1, #1927	; 0x787
 8007fa4:	483c      	ldr	r0, [pc, #240]	; (8008098 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8007fa6:	f7fa fa03 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	2b80      	cmp	r3, #128	; 0x80
 8007fb0:	d008      	beq.n	8007fc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d004      	beq.n	8007fc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007fba:	f44f 61f1 	mov.w	r1, #1928	; 0x788
 8007fbe:	4836      	ldr	r0, [pc, #216]	; (8008098 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8007fc0:	f7fa f9f6 	bl	80023b0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d101      	bne.n	8007fd2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007fce:	2302      	movs	r3, #2
 8007fd0:	e050      	b.n	8008074 <HAL_TIMEx_MasterConfigSynchronization+0x178>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2202      	movs	r2, #2
 8007fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ff8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	68fa      	ldr	r2, [r7, #12]
 8008000:	4313      	orrs	r3, r2
 8008002:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	68fa      	ldr	r2, [r7, #12]
 800800a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a1a      	ldr	r2, [pc, #104]	; (800807c <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d018      	beq.n	8008048 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a19      	ldr	r2, [pc, #100]	; (8008080 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d013      	beq.n	8008048 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008028:	d00e      	beq.n	8008048 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a15      	ldr	r2, [pc, #84]	; (8008084 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d009      	beq.n	8008048 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a13      	ldr	r2, [pc, #76]	; (8008088 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d004      	beq.n	8008048 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a12      	ldr	r2, [pc, #72]	; (800808c <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d10c      	bne.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0x166>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800804e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	68ba      	ldr	r2, [r7, #8]
 8008056:	4313      	orrs	r3, r2
 8008058:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68ba      	ldr	r2, [r7, #8]
 8008060:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2201      	movs	r2, #1
 8008066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2200      	movs	r2, #0
 800806e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008072:	2300      	movs	r3, #0
}
 8008074:	4618      	mov	r0, r3
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}
 800807c:	40012c00 	.word	0x40012c00
 8008080:	40013400 	.word	0x40013400
 8008084:	40000400 	.word	0x40000400
 8008088:	40000800 	.word	0x40000800
 800808c:	40000c00 	.word	0x40000c00
 8008090:	40001000 	.word	0x40001000
 8008094:	40001400 	.word	0x40001400
 8008098:	08010940 	.word	0x08010940

0800809c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80080a6:	2300      	movs	r3, #0
 80080a8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a5e      	ldr	r2, [pc, #376]	; (8008228 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d009      	beq.n	80080c8 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a5c      	ldr	r2, [pc, #368]	; (800822c <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d004      	beq.n	80080c8 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 80080be:	f240 71c3 	movw	r1, #1987	; 0x7c3
 80080c2:	485b      	ldr	r0, [pc, #364]	; (8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80080c4:	f7fa f974 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080d0:	d008      	beq.n	80080e4 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d004      	beq.n	80080e4 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80080da:	f240 71c4 	movw	r1, #1988	; 0x7c4
 80080de:	4854      	ldr	r0, [pc, #336]	; (8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80080e0:	f7fa f966 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080ec:	d008      	beq.n	8008100 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d004      	beq.n	8008100 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80080f6:	f240 71c5 	movw	r1, #1989	; 0x7c5
 80080fa:	484d      	ldr	r0, [pc, #308]	; (8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80080fc:	f7fa f958 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	689b      	ldr	r3, [r3, #8]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d013      	beq.n	8008130 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008110:	d00e      	beq.n	8008130 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800811a:	d009      	beq.n	8008130 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008124:	d004      	beq.n	8008130 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8008126:	f240 71c6 	movw	r1, #1990	; 0x7c6
 800812a:	4841      	ldr	r0, [pc, #260]	; (8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800812c:	f7fa f940 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	2bff      	cmp	r3, #255	; 0xff
 8008136:	d904      	bls.n	8008142 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8008138:	f240 71c7 	movw	r1, #1991	; 0x7c7
 800813c:	483c      	ldr	r0, [pc, #240]	; (8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800813e:	f7fa f937 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800814a:	d008      	beq.n	800815e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	691b      	ldr	r3, [r3, #16]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d004      	beq.n	800815e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8008154:	f44f 61f9 	mov.w	r1, #1992	; 0x7c8
 8008158:	4835      	ldr	r0, [pc, #212]	; (8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800815a:	f7fa f929 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d009      	beq.n	800817a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	695b      	ldr	r3, [r3, #20]
 800816a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800816e:	d004      	beq.n	800817a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8008170:	f240 71c9 	movw	r1, #1993	; 0x7c9
 8008174:	482e      	ldr	r0, [pc, #184]	; (8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8008176:	f7fa f91b 	bl	80023b0 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008182:	d008      	beq.n	8008196 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	69db      	ldr	r3, [r3, #28]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d004      	beq.n	8008196 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800818c:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8008190:	4827      	ldr	r0, [pc, #156]	; (8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8008192:	f7fa f90d 	bl	80023b0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800819c:	2b01      	cmp	r3, #1
 800819e:	d101      	bne.n	80081a4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 80081a0:	2302      	movs	r3, #2
 80081a2:	e03d      	b.n	8008220 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	4313      	orrs	r3, r2
 80081b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	4313      	orrs	r3, r2
 80081c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	4313      	orrs	r3, r2
 80081d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4313      	orrs	r3, r2
 80081e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	691b      	ldr	r3, [r3, #16]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	695b      	ldr	r3, [r3, #20]
 80081fc:	4313      	orrs	r3, r2
 80081fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	69db      	ldr	r3, [r3, #28]
 800820a:	4313      	orrs	r3, r2
 800820c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800821e:	2300      	movs	r3, #0
}
 8008220:	4618      	mov	r0, r3
 8008222:	3710      	adds	r7, #16
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}
 8008228:	40012c00 	.word	0x40012c00
 800822c:	40013400 	.word	0x40013400
 8008230:	08010940 	.word	0x08010940

08008234 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800823c:	bf00      	nop
 800823e:	370c      	adds	r7, #12
 8008240:	46bd      	mov	sp, r7
 8008242:	bc80      	pop	{r7}
 8008244:	4770      	bx	lr

08008246 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008246:	b480      	push	{r7}
 8008248:	b083      	sub	sp, #12
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800824e:	bf00      	nop
 8008250:	370c      	adds	r7, #12
 8008252:	46bd      	mov	sp, r7
 8008254:	bc80      	pop	{r7}
 8008256:	4770      	bx	lr

08008258 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008258:	b480      	push	{r7}
 800825a:	b083      	sub	sp, #12
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008260:	bf00      	nop
 8008262:	370c      	adds	r7, #12
 8008264:	46bd      	mov	sp, r7
 8008266:	bc80      	pop	{r7}
 8008268:	4770      	bx	lr
	...

0800826c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d101      	bne.n	800827e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e0a7      	b.n	80083ce <HAL_UART_Init+0x162>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	699b      	ldr	r3, [r3, #24]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d02c      	beq.n	80082e0 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a53      	ldr	r2, [pc, #332]	; (80083d8 <HAL_UART_Init+0x16c>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d00e      	beq.n	80082ae <HAL_UART_Init+0x42>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a51      	ldr	r2, [pc, #324]	; (80083dc <HAL_UART_Init+0x170>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d009      	beq.n	80082ae <HAL_UART_Init+0x42>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a50      	ldr	r2, [pc, #320]	; (80083e0 <HAL_UART_Init+0x174>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d004      	beq.n	80082ae <HAL_UART_Init+0x42>
 80082a4:	f44f 71b6 	mov.w	r1, #364	; 0x16c
 80082a8:	484e      	ldr	r0, [pc, #312]	; (80083e4 <HAL_UART_Init+0x178>)
 80082aa:	f7fa f881 	bl	80023b0 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	699b      	ldr	r3, [r3, #24]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d032      	beq.n	800831c <HAL_UART_Init+0xb0>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	699b      	ldr	r3, [r3, #24]
 80082ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082be:	d02d      	beq.n	800831c <HAL_UART_Init+0xb0>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	699b      	ldr	r3, [r3, #24]
 80082c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082c8:	d028      	beq.n	800831c <HAL_UART_Init+0xb0>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80082d2:	d023      	beq.n	800831c <HAL_UART_Init+0xb0>
 80082d4:	f240 116d 	movw	r1, #365	; 0x16d
 80082d8:	4842      	ldr	r0, [pc, #264]	; (80083e4 <HAL_UART_Init+0x178>)
 80082da:	f7fa f869 	bl	80023b0 <assert_failed>
 80082de:	e01d      	b.n	800831c <HAL_UART_Init+0xb0>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a3c      	ldr	r2, [pc, #240]	; (80083d8 <HAL_UART_Init+0x16c>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d018      	beq.n	800831c <HAL_UART_Init+0xb0>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a3b      	ldr	r2, [pc, #236]	; (80083dc <HAL_UART_Init+0x170>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d013      	beq.n	800831c <HAL_UART_Init+0xb0>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a39      	ldr	r2, [pc, #228]	; (80083e0 <HAL_UART_Init+0x174>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d00e      	beq.n	800831c <HAL_UART_Init+0xb0>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a39      	ldr	r2, [pc, #228]	; (80083e8 <HAL_UART_Init+0x17c>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d009      	beq.n	800831c <HAL_UART_Init+0xb0>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a37      	ldr	r2, [pc, #220]	; (80083ec <HAL_UART_Init+0x180>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d004      	beq.n	800831c <HAL_UART_Init+0xb0>
 8008312:	f240 1171 	movw	r1, #369	; 0x171
 8008316:	4833      	ldr	r0, [pc, #204]	; (80083e4 <HAL_UART_Init+0x178>)
 8008318:	f7fa f84a 	bl	80023b0 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d009      	beq.n	8008338 <HAL_UART_Init+0xcc>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800832c:	d004      	beq.n	8008338 <HAL_UART_Init+0xcc>
 800832e:	f240 1173 	movw	r1, #371	; 0x173
 8008332:	482c      	ldr	r0, [pc, #176]	; (80083e4 <HAL_UART_Init+0x178>)
 8008334:	f7fa f83c 	bl	80023b0 <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800833e:	b2db      	uxtb	r3, r3
 8008340:	2b00      	cmp	r3, #0
 8008342:	d111      	bne.n	8008368 <HAL_UART_Init+0xfc>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 fb05 	bl	800895c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008356:	2b00      	cmp	r3, #0
 8008358:	d102      	bne.n	8008360 <HAL_UART_Init+0xf4>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	4a24      	ldr	r2, [pc, #144]	; (80083f0 <HAL_UART_Init+0x184>)
 800835e:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2224      	movs	r2, #36	; 0x24
 800836c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	68da      	ldr	r2, [r3, #12]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800837e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 fcf9 	bl	8008d78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	691a      	ldr	r2, [r3, #16]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008394:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	695a      	ldr	r2, [r3, #20]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80083a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	68da      	ldr	r2, [r3, #12]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80083b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2220      	movs	r2, #32
 80083c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2220      	movs	r2, #32
 80083c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3708      	adds	r7, #8
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}
 80083d6:	bf00      	nop
 80083d8:	40013800 	.word	0x40013800
 80083dc:	40004400 	.word	0x40004400
 80083e0:	40004800 	.word	0x40004800
 80083e4:	0801097c 	.word	0x0801097c
 80083e8:	40004c00 	.word	0x40004c00
 80083ec:	40005000 	.word	0x40005000
 80083f0:	08002845 	.word	0x08002845

080083f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b08a      	sub	sp, #40	; 0x28
 80083f8:	af02      	add	r7, sp, #8
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	60b9      	str	r1, [r7, #8]
 80083fe:	603b      	str	r3, [r7, #0]
 8008400:	4613      	mov	r3, r2
 8008402:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008404:	2300      	movs	r3, #0
 8008406:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b20      	cmp	r3, #32
 8008412:	d17c      	bne.n	800850e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d002      	beq.n	8008420 <HAL_UART_Transmit+0x2c>
 800841a:	88fb      	ldrh	r3, [r7, #6]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d101      	bne.n	8008424 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	e075      	b.n	8008510 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800842a:	2b01      	cmp	r3, #1
 800842c:	d101      	bne.n	8008432 <HAL_UART_Transmit+0x3e>
 800842e:	2302      	movs	r3, #2
 8008430:	e06e      	b.n	8008510 <HAL_UART_Transmit+0x11c>
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2201      	movs	r2, #1
 8008436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2200      	movs	r2, #0
 800843e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2221      	movs	r2, #33	; 0x21
 8008444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008448:	f7fa fc82 	bl	8002d50 <HAL_GetTick>
 800844c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	88fa      	ldrh	r2, [r7, #6]
 8008452:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	88fa      	ldrh	r2, [r7, #6]
 8008458:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008462:	d108      	bne.n	8008476 <HAL_UART_Transmit+0x82>
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	691b      	ldr	r3, [r3, #16]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d104      	bne.n	8008476 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800846c:	2300      	movs	r3, #0
 800846e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	61bb      	str	r3, [r7, #24]
 8008474:	e003      	b.n	800847e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800847a:	2300      	movs	r3, #0
 800847c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2200      	movs	r2, #0
 8008482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008486:	e02a      	b.n	80084de <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	9300      	str	r3, [sp, #0]
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	2200      	movs	r2, #0
 8008490:	2180      	movs	r1, #128	; 0x80
 8008492:	68f8      	ldr	r0, [r7, #12]
 8008494:	f000 fa98 	bl	80089c8 <UART_WaitOnFlagUntilTimeout>
 8008498:	4603      	mov	r3, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d001      	beq.n	80084a2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e036      	b.n	8008510 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80084a2:	69fb      	ldr	r3, [r7, #28]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d10b      	bne.n	80084c0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80084a8:	69bb      	ldr	r3, [r7, #24]
 80084aa:	881b      	ldrh	r3, [r3, #0]
 80084ac:	461a      	mov	r2, r3
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084b6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80084b8:	69bb      	ldr	r3, [r7, #24]
 80084ba:	3302      	adds	r3, #2
 80084bc:	61bb      	str	r3, [r7, #24]
 80084be:	e007      	b.n	80084d0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	781a      	ldrb	r2, [r3, #0]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80084ca:	69fb      	ldr	r3, [r7, #28]
 80084cc:	3301      	adds	r3, #1
 80084ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	3b01      	subs	r3, #1
 80084d8:	b29a      	uxth	r2, r3
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d1cf      	bne.n	8008488 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	9300      	str	r3, [sp, #0]
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	2200      	movs	r2, #0
 80084f0:	2140      	movs	r1, #64	; 0x40
 80084f2:	68f8      	ldr	r0, [r7, #12]
 80084f4:	f000 fa68 	bl	80089c8 <UART_WaitOnFlagUntilTimeout>
 80084f8:	4603      	mov	r3, r0
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d001      	beq.n	8008502 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80084fe:	2303      	movs	r3, #3
 8008500:	e006      	b.n	8008510 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2220      	movs	r2, #32
 8008506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800850a:	2300      	movs	r3, #0
 800850c:	e000      	b.n	8008510 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800850e:	2302      	movs	r3, #2
  }
}
 8008510:	4618      	mov	r0, r3
 8008512:	3720      	adds	r7, #32
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	4613      	mov	r3, r2
 8008524:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800852c:	b2db      	uxtb	r3, r3
 800852e:	2b20      	cmp	r3, #32
 8008530:	d11d      	bne.n	800856e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d002      	beq.n	800853e <HAL_UART_Receive_IT+0x26>
 8008538:	88fb      	ldrh	r3, [r7, #6]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d101      	bne.n	8008542 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800853e:	2301      	movs	r3, #1
 8008540:	e016      	b.n	8008570 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008548:	2b01      	cmp	r3, #1
 800854a:	d101      	bne.n	8008550 <HAL_UART_Receive_IT+0x38>
 800854c:	2302      	movs	r3, #2
 800854e:	e00f      	b.n	8008570 <HAL_UART_Receive_IT+0x58>
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2201      	movs	r2, #1
 8008554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2200      	movs	r2, #0
 800855c:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800855e:	88fb      	ldrh	r3, [r7, #6]
 8008560:	461a      	mov	r2, r3
 8008562:	68b9      	ldr	r1, [r7, #8]
 8008564:	68f8      	ldr	r0, [r7, #12]
 8008566:	f000 fa79 	bl	8008a5c <UART_Start_Receive_IT>
 800856a:	4603      	mov	r3, r0
 800856c:	e000      	b.n	8008570 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800856e:	2302      	movs	r3, #2
  }
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b08a      	sub	sp, #40	; 0x28
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	68db      	ldr	r3, [r3, #12]
 800858e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8008598:	2300      	movs	r3, #0
 800859a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800859c:	2300      	movs	r3, #0
 800859e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80085a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085a2:	f003 030f 	and.w	r3, r3, #15
 80085a6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d10d      	bne.n	80085ca <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80085ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b0:	f003 0320 	and.w	r3, r3, #32
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d008      	beq.n	80085ca <HAL_UART_IRQHandler+0x52>
 80085b8:	6a3b      	ldr	r3, [r7, #32]
 80085ba:	f003 0320 	and.w	r3, r3, #32
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d003      	beq.n	80085ca <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 fb2c 	bl	8008c20 <UART_Receive_IT>
      return;
 80085c8:	e180      	b.n	80088cc <HAL_UART_IRQHandler+0x354>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80085ca:	69bb      	ldr	r3, [r7, #24]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	f000 80b4 	beq.w	800873a <HAL_UART_IRQHandler+0x1c2>
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	f003 0301 	and.w	r3, r3, #1
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d105      	bne.n	80085e8 <HAL_UART_IRQHandler+0x70>
 80085dc:	6a3b      	ldr	r3, [r7, #32]
 80085de:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f000 80a9 	beq.w	800873a <HAL_UART_IRQHandler+0x1c2>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80085e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ea:	f003 0301 	and.w	r3, r3, #1
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00a      	beq.n	8008608 <HAL_UART_IRQHandler+0x90>
 80085f2:	6a3b      	ldr	r3, [r7, #32]
 80085f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d005      	beq.n	8008608 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008600:	f043 0201 	orr.w	r2, r3, #1
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860a:	f003 0304 	and.w	r3, r3, #4
 800860e:	2b00      	cmp	r3, #0
 8008610:	d00a      	beq.n	8008628 <HAL_UART_IRQHandler+0xb0>
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	f003 0301 	and.w	r3, r3, #1
 8008618:	2b00      	cmp	r3, #0
 800861a:	d005      	beq.n	8008628 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008620:	f043 0202 	orr.w	r2, r3, #2
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800862a:	f003 0302 	and.w	r3, r3, #2
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00a      	beq.n	8008648 <HAL_UART_IRQHandler+0xd0>
 8008632:	69fb      	ldr	r3, [r7, #28]
 8008634:	f003 0301 	and.w	r3, r3, #1
 8008638:	2b00      	cmp	r3, #0
 800863a:	d005      	beq.n	8008648 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008640:	f043 0204 	orr.w	r2, r3, #4
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864a:	f003 0308 	and.w	r3, r3, #8
 800864e:	2b00      	cmp	r3, #0
 8008650:	d00f      	beq.n	8008672 <HAL_UART_IRQHandler+0xfa>
 8008652:	6a3b      	ldr	r3, [r7, #32]
 8008654:	f003 0320 	and.w	r3, r3, #32
 8008658:	2b00      	cmp	r3, #0
 800865a:	d104      	bne.n	8008666 <HAL_UART_IRQHandler+0xee>
 800865c:	69fb      	ldr	r3, [r7, #28]
 800865e:	f003 0301 	and.w	r3, r3, #1
 8008662:	2b00      	cmp	r3, #0
 8008664:	d005      	beq.n	8008672 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800866a:	f043 0208 	orr.w	r2, r3, #8
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008676:	2b00      	cmp	r3, #0
 8008678:	f000 8123 	beq.w	80088c2 <HAL_UART_IRQHandler+0x34a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800867c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800867e:	f003 0320 	and.w	r3, r3, #32
 8008682:	2b00      	cmp	r3, #0
 8008684:	d007      	beq.n	8008696 <HAL_UART_IRQHandler+0x11e>
 8008686:	6a3b      	ldr	r3, [r7, #32]
 8008688:	f003 0320 	and.w	r3, r3, #32
 800868c:	2b00      	cmp	r3, #0
 800868e:	d002      	beq.n	8008696 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 fac5 	bl	8008c20 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	695b      	ldr	r3, [r3, #20]
 800869c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	bf14      	ite	ne
 80086a4:	2301      	movne	r3, #1
 80086a6:	2300      	moveq	r3, #0
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b0:	f003 0308 	and.w	r3, r3, #8
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d102      	bne.n	80086be <HAL_UART_IRQHandler+0x146>
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d033      	beq.n	8008726 <HAL_UART_IRQHandler+0x1ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fa05 	bl	8008ace <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	695b      	ldr	r3, [r3, #20]
 80086ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d024      	beq.n	800871c <HAL_UART_IRQHandler+0x1a4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	695a      	ldr	r2, [r3, #20]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086e0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d013      	beq.n	8008712 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ee:	4a79      	ldr	r2, [pc, #484]	; (80088d4 <HAL_UART_IRQHandler+0x35c>)
 80086f0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7fb f8c0 	bl	800387c <HAL_DMA_Abort_IT>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d019      	beq.n	8008736 <HAL_UART_IRQHandler+0x1be>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800870c:	4610      	mov	r0, r2
 800870e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008710:	e011      	b.n	8008736 <HAL_UART_IRQHandler+0x1be>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800871a:	e00c      	b.n	8008736 <HAL_UART_IRQHandler+0x1be>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008724:	e007      	b.n	8008736 <HAL_UART_IRQHandler+0x1be>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008734:	e0c5      	b.n	80088c2 <HAL_UART_IRQHandler+0x34a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008736:	bf00      	nop
    return;
 8008738:	e0c3      	b.n	80088c2 <HAL_UART_IRQHandler+0x34a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800873e:	2b01      	cmp	r3, #1
 8008740:	f040 80a3 	bne.w	800888a <HAL_UART_IRQHandler+0x312>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8008744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008746:	f003 0310 	and.w	r3, r3, #16
 800874a:	2b00      	cmp	r3, #0
 800874c:	f000 809d 	beq.w	800888a <HAL_UART_IRQHandler+0x312>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8008750:	6a3b      	ldr	r3, [r7, #32]
 8008752:	f003 0310 	and.w	r3, r3, #16
 8008756:	2b00      	cmp	r3, #0
 8008758:	f000 8097 	beq.w	800888a <HAL_UART_IRQHandler+0x312>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800875c:	2300      	movs	r3, #0
 800875e:	60fb      	str	r3, [r7, #12]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	60fb      	str	r3, [r7, #12]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	60fb      	str	r3, [r7, #12]
 8008770:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	695b      	ldr	r3, [r3, #20]
 8008778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800877c:	2b00      	cmp	r3, #0
 800877e:	d04f      	beq.n	8008820 <HAL_UART_IRQHandler+0x2a8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800878a:	8a3b      	ldrh	r3, [r7, #16]
 800878c:	2b00      	cmp	r3, #0
 800878e:	f000 809a 	beq.w	80088c6 <HAL_UART_IRQHandler+0x34e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008796:	8a3a      	ldrh	r2, [r7, #16]
 8008798:	429a      	cmp	r2, r3
 800879a:	f080 8094 	bcs.w	80088c6 <HAL_UART_IRQHandler+0x34e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	8a3a      	ldrh	r2, [r7, #16]
 80087a2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087a8:	699b      	ldr	r3, [r3, #24]
 80087aa:	2b20      	cmp	r3, #32
 80087ac:	d02b      	beq.n	8008806 <HAL_UART_IRQHandler+0x28e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	68da      	ldr	r2, [r3, #12]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087bc:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	695a      	ldr	r2, [r3, #20]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f022 0201 	bic.w	r2, r2, #1
 80087cc:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	695a      	ldr	r2, [r3, #20]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087dc:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2220      	movs	r2, #32
 80087e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	68da      	ldr	r2, [r3, #12]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f022 0210 	bic.w	r2, r2, #16
 80087fa:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008800:	4618      	mov	r0, r3
 8008802:	f7fb f801 	bl	8003808 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8008812:	b292      	uxth	r2, r2
 8008814:	1a8a      	subs	r2, r1, r2
 8008816:	b292      	uxth	r2, r2
 8008818:	4611      	mov	r1, r2
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 800881e:	e052      	b.n	80088c6 <HAL_UART_IRQHandler+0x34e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008828:	b29b      	uxth	r3, r3
 800882a:	1ad3      	subs	r3, r2, r3
 800882c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008832:	b29b      	uxth	r3, r3
 8008834:	2b00      	cmp	r3, #0
 8008836:	d048      	beq.n	80088ca <HAL_UART_IRQHandler+0x352>
          &&(nb_rx_data > 0U) )
 8008838:	8a7b      	ldrh	r3, [r7, #18]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d045      	beq.n	80088ca <HAL_UART_IRQHandler+0x352>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68da      	ldr	r2, [r3, #12]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800884c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	695a      	ldr	r2, [r3, #20]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f022 0201 	bic.w	r2, r2, #1
 800885c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2220      	movs	r2, #32
 8008862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	68da      	ldr	r2, [r3, #12]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f022 0210 	bic.w	r2, r2, #16
 800887a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008880:	8a7a      	ldrh	r2, [r7, #18]
 8008882:	4611      	mov	r1, r2
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 8008888:	e01f      	b.n	80088ca <HAL_UART_IRQHandler+0x352>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800888a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800888c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008890:	2b00      	cmp	r3, #0
 8008892:	d008      	beq.n	80088a6 <HAL_UART_IRQHandler+0x32e>
 8008894:	6a3b      	ldr	r3, [r7, #32]
 8008896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800889a:	2b00      	cmp	r3, #0
 800889c:	d003      	beq.n	80088a6 <HAL_UART_IRQHandler+0x32e>
  {
    UART_Transmit_IT(huart);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 f956 	bl	8008b50 <UART_Transmit_IT>
    return;
 80088a4:	e012      	b.n	80088cc <HAL_UART_IRQHandler+0x354>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80088a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d00d      	beq.n	80088cc <HAL_UART_IRQHandler+0x354>
 80088b0:	6a3b      	ldr	r3, [r7, #32]
 80088b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d008      	beq.n	80088cc <HAL_UART_IRQHandler+0x354>
  {
    UART_EndTransmit_IT(huart);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f000 f997 	bl	8008bee <UART_EndTransmit_IT>
    return;
 80088c0:	e004      	b.n	80088cc <HAL_UART_IRQHandler+0x354>
    return;
 80088c2:	bf00      	nop
 80088c4:	e002      	b.n	80088cc <HAL_UART_IRQHandler+0x354>
      return;
 80088c6:	bf00      	nop
 80088c8:	e000      	b.n	80088cc <HAL_UART_IRQHandler+0x354>
      return;
 80088ca:	bf00      	nop
  }
}
 80088cc:	3728      	adds	r7, #40	; 0x28
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	08008b27 	.word	0x08008b27

080088d8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80088e0:	bf00      	nop
 80088e2:	370c      	adds	r7, #12
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bc80      	pop	{r7}
 80088e8:	4770      	bx	lr

080088ea <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80088ea:	b480      	push	{r7}
 80088ec:	b083      	sub	sp, #12
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80088f2:	bf00      	nop
 80088f4:	370c      	adds	r7, #12
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bc80      	pop	{r7}
 80088fa:	4770      	bx	lr

080088fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008904:	bf00      	nop
 8008906:	370c      	adds	r7, #12
 8008908:	46bd      	mov	sp, r7
 800890a:	bc80      	pop	{r7}
 800890c:	4770      	bx	lr

0800890e <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800890e:	b480      	push	{r7}
 8008910:	b083      	sub	sp, #12
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008916:	bf00      	nop
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	bc80      	pop	{r7}
 800891e:	4770      	bx	lr

08008920 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008928:	bf00      	nop
 800892a:	370c      	adds	r7, #12
 800892c:	46bd      	mov	sp, r7
 800892e:	bc80      	pop	{r7}
 8008930:	4770      	bx	lr

08008932 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008932:	b480      	push	{r7}
 8008934:	b083      	sub	sp, #12
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800893a:	bf00      	nop
 800893c:	370c      	adds	r7, #12
 800893e:	46bd      	mov	sp, r7
 8008940:	bc80      	pop	{r7}
 8008942:	4770      	bx	lr

08008944 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	460b      	mov	r3, r1
 800894e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008950:	bf00      	nop
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	bc80      	pop	{r7}
 8008958:	4770      	bx	lr
	...

0800895c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a0f      	ldr	r2, [pc, #60]	; (80089a4 <UART_InitCallbacksToDefault+0x48>)
 8008968:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	4a0e      	ldr	r2, [pc, #56]	; (80089a8 <UART_InitCallbacksToDefault+0x4c>)
 800896e:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	4a0e      	ldr	r2, [pc, #56]	; (80089ac <UART_InitCallbacksToDefault+0x50>)
 8008974:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	4a0d      	ldr	r2, [pc, #52]	; (80089b0 <UART_InitCallbacksToDefault+0x54>)
 800897a:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a0d      	ldr	r2, [pc, #52]	; (80089b4 <UART_InitCallbacksToDefault+0x58>)
 8008980:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	4a0c      	ldr	r2, [pc, #48]	; (80089b8 <UART_InitCallbacksToDefault+0x5c>)
 8008986:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	4a0c      	ldr	r2, [pc, #48]	; (80089bc <UART_InitCallbacksToDefault+0x60>)
 800898c:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4a0b      	ldr	r2, [pc, #44]	; (80089c0 <UART_InitCallbacksToDefault+0x64>)
 8008992:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a0b      	ldr	r2, [pc, #44]	; (80089c4 <UART_InitCallbacksToDefault+0x68>)
 8008998:	669a      	str	r2, [r3, #104]	; 0x68

}
 800899a:	bf00      	nop
 800899c:	370c      	adds	r7, #12
 800899e:	46bd      	mov	sp, r7
 80089a0:	bc80      	pop	{r7}
 80089a2:	4770      	bx	lr
 80089a4:	080088d9 	.word	0x080088d9
 80089a8:	08002351 	.word	0x08002351
 80089ac:	080088eb 	.word	0x080088eb
 80089b0:	08002365 	.word	0x08002365
 80089b4:	080088fd 	.word	0x080088fd
 80089b8:	0800890f 	.word	0x0800890f
 80089bc:	08008921 	.word	0x08008921
 80089c0:	08008933 	.word	0x08008933
 80089c4:	08008945 	.word	0x08008945

080089c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b084      	sub	sp, #16
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	60f8      	str	r0, [r7, #12]
 80089d0:	60b9      	str	r1, [r7, #8]
 80089d2:	603b      	str	r3, [r7, #0]
 80089d4:	4613      	mov	r3, r2
 80089d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089d8:	e02c      	b.n	8008a34 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089e0:	d028      	beq.n	8008a34 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80089e2:	69bb      	ldr	r3, [r7, #24]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d007      	beq.n	80089f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80089e8:	f7fa f9b2 	bl	8002d50 <HAL_GetTick>
 80089ec:	4602      	mov	r2, r0
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	1ad3      	subs	r3, r2, r3
 80089f2:	69ba      	ldr	r2, [r7, #24]
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d21d      	bcs.n	8008a34 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	68da      	ldr	r2, [r3, #12]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008a06:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	695a      	ldr	r2, [r3, #20]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f022 0201 	bic.w	r2, r2, #1
 8008a16:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2220      	movs	r2, #32
 8008a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2220      	movs	r2, #32
 8008a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008a30:	2303      	movs	r3, #3
 8008a32:	e00f      	b.n	8008a54 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	68ba      	ldr	r2, [r7, #8]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	bf0c      	ite	eq
 8008a44:	2301      	moveq	r3, #1
 8008a46:	2300      	movne	r3, #0
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	79fb      	ldrb	r3, [r7, #7]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d0c3      	beq.n	80089da <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3710      	adds	r7, #16
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	60f8      	str	r0, [r7, #12]
 8008a64:	60b9      	str	r1, [r7, #8]
 8008a66:	4613      	mov	r3, r2
 8008a68:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	88fa      	ldrh	r2, [r7, #6]
 8008a74:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	88fa      	ldrh	r2, [r7, #6]
 8008a7a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2222      	movs	r2, #34	; 0x22
 8008a86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	68da      	ldr	r2, [r3, #12]
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008aa0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	695a      	ldr	r2, [r3, #20]
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f042 0201 	orr.w	r2, r2, #1
 8008ab0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68da      	ldr	r2, [r3, #12]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f042 0220 	orr.w	r2, r2, #32
 8008ac0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3714      	adds	r7, #20
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bc80      	pop	{r7}
 8008acc:	4770      	bx	lr

08008ace <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ace:	b480      	push	{r7}
 8008ad0:	b083      	sub	sp, #12
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68da      	ldr	r2, [r3, #12]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008ae4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	695a      	ldr	r2, [r3, #20]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f022 0201 	bic.w	r2, r2, #1
 8008af4:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d107      	bne.n	8008b0e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	68da      	ldr	r2, [r3, #12]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f022 0210 	bic.w	r2, r2, #16
 8008b0c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2220      	movs	r2, #32
 8008b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008b1c:	bf00      	nop
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bc80      	pop	{r7}
 8008b24:	4770      	bx	lr

08008b26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b26:	b580      	push	{r7, lr}
 8008b28:	b084      	sub	sp, #16
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2200      	movs	r2, #0
 8008b38:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b44:	68f8      	ldr	r0, [r7, #12]
 8008b46:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b48:	bf00      	nop
 8008b4a:	3710      	adds	r7, #16
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b085      	sub	sp, #20
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b5e:	b2db      	uxtb	r3, r3
 8008b60:	2b21      	cmp	r3, #33	; 0x21
 8008b62:	d13e      	bne.n	8008be2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b6c:	d114      	bne.n	8008b98 <UART_Transmit_IT+0x48>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d110      	bne.n	8008b98 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	881b      	ldrh	r3, [r3, #0]
 8008b80:	461a      	mov	r2, r3
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b8a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6a1b      	ldr	r3, [r3, #32]
 8008b90:	1c9a      	adds	r2, r3, #2
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	621a      	str	r2, [r3, #32]
 8008b96:	e008      	b.n	8008baa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6a1b      	ldr	r3, [r3, #32]
 8008b9c:	1c59      	adds	r1, r3, #1
 8008b9e:	687a      	ldr	r2, [r7, #4]
 8008ba0:	6211      	str	r1, [r2, #32]
 8008ba2:	781a      	ldrb	r2, [r3, #0]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008bae:	b29b      	uxth	r3, r3
 8008bb0:	3b01      	subs	r3, #1
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d10f      	bne.n	8008bde <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68da      	ldr	r2, [r3, #12]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008bcc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	68da      	ldr	r2, [r3, #12]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bdc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008bde:	2300      	movs	r3, #0
 8008be0:	e000      	b.n	8008be4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008be2:	2302      	movs	r3, #2
  }
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3714      	adds	r7, #20
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bc80      	pop	{r7}
 8008bec:	4770      	bx	lr

08008bee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008bee:	b580      	push	{r7, lr}
 8008bf0:	b082      	sub	sp, #8
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68da      	ldr	r2, [r3, #12]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2220      	movs	r2, #32
 8008c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008c16:	2300      	movs	r3, #0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3708      	adds	r7, #8
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b086      	sub	sp, #24
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	2b22      	cmp	r3, #34	; 0x22
 8008c32:	f040 809b 	bne.w	8008d6c <UART_Receive_IT+0x14c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c3e:	d117      	bne.n	8008c70 <UART_Receive_IT+0x50>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	691b      	ldr	r3, [r3, #16]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d113      	bne.n	8008c70 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c50:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c5e:	b29a      	uxth	r2, r3
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c68:	1c9a      	adds	r2, r3, #2
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	629a      	str	r2, [r3, #40]	; 0x28
 8008c6e:	e026      	b.n	8008cbe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c74:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8008c76:	2300      	movs	r3, #0
 8008c78:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	689b      	ldr	r3, [r3, #8]
 8008c7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c82:	d007      	beq.n	8008c94 <UART_Receive_IT+0x74>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d10a      	bne.n	8008ca2 <UART_Receive_IT+0x82>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	691b      	ldr	r3, [r3, #16]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d106      	bne.n	8008ca2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	b2da      	uxtb	r2, r3
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	701a      	strb	r2, [r3, #0]
 8008ca0:	e008      	b.n	8008cb4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cae:	b2da      	uxtb	r2, r3
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cb8:	1c5a      	adds	r2, r3, #1
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	3b01      	subs	r3, #1
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	4619      	mov	r1, r3
 8008ccc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d14a      	bne.n	8008d68 <UART_Receive_IT+0x148>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	68da      	ldr	r2, [r3, #12]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f022 0220 	bic.w	r2, r2, #32
 8008ce0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	68da      	ldr	r2, [r3, #12]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008cf0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	695a      	ldr	r2, [r3, #20]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f022 0201 	bic.w	r2, r2, #1
 8008d00:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2220      	movs	r2, #32
 8008d06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d124      	bne.n	8008d5c <UART_Receive_IT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2200      	movs	r2, #0
 8008d16:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	68da      	ldr	r2, [r3, #12]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f022 0210 	bic.w	r2, r2, #16
 8008d26:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f003 0310 	and.w	r3, r3, #16
 8008d32:	2b10      	cmp	r3, #16
 8008d34:	d10a      	bne.n	8008d4c <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d36:	2300      	movs	r3, #0
 8008d38:	60fb      	str	r3, [r7, #12]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	60fb      	str	r3, [r7, #12]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	60fb      	str	r3, [r7, #12]
 8008d4a:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008d50:	687a      	ldr	r2, [r7, #4]
 8008d52:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8008d54:	4611      	mov	r1, r2
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	4798      	blx	r3
 8008d5a:	e003      	b.n	8008d64 <UART_Receive_IT+0x144>
      else
      {
       /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	4798      	blx	r3
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008d64:	2300      	movs	r3, #0
 8008d66:	e002      	b.n	8008d6e <UART_Receive_IT+0x14e>
    }
    return HAL_OK;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	e000      	b.n	8008d6e <UART_Receive_IT+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8008d6c:	2302      	movs	r3, #2
  }
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3718      	adds	r7, #24
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
	...

08008d78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	4a5f      	ldr	r2, [pc, #380]	; (8008f04 <UART_SetConfig+0x18c>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d904      	bls.n	8008d94 <UART_SetConfig+0x1c>
 8008d8a:	f640 6153 	movw	r1, #3667	; 0xe53
 8008d8e:	485e      	ldr	r0, [pc, #376]	; (8008f08 <UART_SetConfig+0x190>)
 8008d90:	f7f9 fb0e 	bl	80023b0 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d009      	beq.n	8008db0 <UART_SetConfig+0x38>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008da4:	d004      	beq.n	8008db0 <UART_SetConfig+0x38>
 8008da6:	f640 6154 	movw	r1, #3668	; 0xe54
 8008daa:	4857      	ldr	r0, [pc, #348]	; (8008f08 <UART_SetConfig+0x190>)
 8008dac:	f7f9 fb00 	bl	80023b0 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	691b      	ldr	r3, [r3, #16]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d00e      	beq.n	8008dd6 <UART_SetConfig+0x5e>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	691b      	ldr	r3, [r3, #16]
 8008dbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dc0:	d009      	beq.n	8008dd6 <UART_SetConfig+0x5e>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	691b      	ldr	r3, [r3, #16]
 8008dc6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008dca:	d004      	beq.n	8008dd6 <UART_SetConfig+0x5e>
 8008dcc:	f640 6155 	movw	r1, #3669	; 0xe55
 8008dd0:	484d      	ldr	r0, [pc, #308]	; (8008f08 <UART_SetConfig+0x190>)
 8008dd2:	f7f9 faed 	bl	80023b0 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	695a      	ldr	r2, [r3, #20]
 8008dda:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8008dde:	4013      	ands	r3, r2
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d103      	bne.n	8008dec <UART_SetConfig+0x74>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	695b      	ldr	r3, [r3, #20]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d104      	bne.n	8008df6 <UART_SetConfig+0x7e>
 8008dec:	f640 6156 	movw	r1, #3670	; 0xe56
 8008df0:	4845      	ldr	r0, [pc, #276]	; (8008f08 <UART_SetConfig+0x190>)
 8008df2:	f7f9 fadd 	bl	80023b0 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	691b      	ldr	r3, [r3, #16]
 8008dfc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	68da      	ldr	r2, [r3, #12]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	430a      	orrs	r2, r1
 8008e0a:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	689a      	ldr	r2, [r3, #8]
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	691b      	ldr	r3, [r3, #16]
 8008e14:	431a      	orrs	r2, r3
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	695b      	ldr	r3, [r3, #20]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	68db      	ldr	r3, [r3, #12]
 8008e24:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008e28:	f023 030c 	bic.w	r3, r3, #12
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	6812      	ldr	r2, [r2, #0]
 8008e30:	68b9      	ldr	r1, [r7, #8]
 8008e32:	430b      	orrs	r3, r1
 8008e34:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	695b      	ldr	r3, [r3, #20]
 8008e3c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	699a      	ldr	r2, [r3, #24]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	430a      	orrs	r2, r1
 8008e4a:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a2e      	ldr	r2, [pc, #184]	; (8008f0c <UART_SetConfig+0x194>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d103      	bne.n	8008e5e <UART_SetConfig+0xe6>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008e56:	f7fb feb7 	bl	8004bc8 <HAL_RCC_GetPCLK2Freq>
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	e002      	b.n	8008e64 <UART_SetConfig+0xec>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008e5e:	f7fb fe9f 	bl	8004ba0 <HAL_RCC_GetPCLK1Freq>
 8008e62:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e64:	68fa      	ldr	r2, [r7, #12]
 8008e66:	4613      	mov	r3, r2
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	4413      	add	r3, r2
 8008e6c:	009a      	lsls	r2, r3, #2
 8008e6e:	441a      	add	r2, r3
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e7a:	4a25      	ldr	r2, [pc, #148]	; (8008f10 <UART_SetConfig+0x198>)
 8008e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8008e80:	095b      	lsrs	r3, r3, #5
 8008e82:	0119      	lsls	r1, r3, #4
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	4613      	mov	r3, r2
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	4413      	add	r3, r2
 8008e8c:	009a      	lsls	r2, r3, #2
 8008e8e:	441a      	add	r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	fbb2 f2f3 	udiv	r2, r2, r3
 8008e9a:	4b1d      	ldr	r3, [pc, #116]	; (8008f10 <UART_SetConfig+0x198>)
 8008e9c:	fba3 0302 	umull	r0, r3, r3, r2
 8008ea0:	095b      	lsrs	r3, r3, #5
 8008ea2:	2064      	movs	r0, #100	; 0x64
 8008ea4:	fb00 f303 	mul.w	r3, r0, r3
 8008ea8:	1ad3      	subs	r3, r2, r3
 8008eaa:	011b      	lsls	r3, r3, #4
 8008eac:	3332      	adds	r3, #50	; 0x32
 8008eae:	4a18      	ldr	r2, [pc, #96]	; (8008f10 <UART_SetConfig+0x198>)
 8008eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8008eb4:	095b      	lsrs	r3, r3, #5
 8008eb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008eba:	4419      	add	r1, r3
 8008ebc:	68fa      	ldr	r2, [r7, #12]
 8008ebe:	4613      	mov	r3, r2
 8008ec0:	009b      	lsls	r3, r3, #2
 8008ec2:	4413      	add	r3, r2
 8008ec4:	009a      	lsls	r2, r3, #2
 8008ec6:	441a      	add	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	fbb2 f2f3 	udiv	r2, r2, r3
 8008ed2:	4b0f      	ldr	r3, [pc, #60]	; (8008f10 <UART_SetConfig+0x198>)
 8008ed4:	fba3 0302 	umull	r0, r3, r3, r2
 8008ed8:	095b      	lsrs	r3, r3, #5
 8008eda:	2064      	movs	r0, #100	; 0x64
 8008edc:	fb00 f303 	mul.w	r3, r0, r3
 8008ee0:	1ad3      	subs	r3, r2, r3
 8008ee2:	011b      	lsls	r3, r3, #4
 8008ee4:	3332      	adds	r3, #50	; 0x32
 8008ee6:	4a0a      	ldr	r2, [pc, #40]	; (8008f10 <UART_SetConfig+0x198>)
 8008ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8008eec:	095b      	lsrs	r3, r3, #5
 8008eee:	f003 020f 	and.w	r2, r3, #15
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	440a      	add	r2, r1
 8008ef8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008efa:	bf00      	nop
 8008efc:	3710      	adds	r7, #16
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
 8008f02:	bf00      	nop
 8008f04:	0044aa20 	.word	0x0044aa20
 8008f08:	0801097c 	.word	0x0801097c
 8008f0c:	40013800 	.word	0x40013800
 8008f10:	51eb851f 	.word	0x51eb851f

08008f14 <BAT_init>:
#include "log.h"

static ADC_HandleTypeDef *g_BAT_adcHandle;

void BAT_init(ADC_HandleTypeDef *p_adcHandle)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b082      	sub	sp, #8
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing battery check");
 8008f1c:	4905      	ldr	r1, [pc, #20]	; (8008f34 <BAT_init+0x20>)
 8008f1e:	2001      	movs	r0, #1
 8008f20:	f001 ffa0 	bl	800ae64 <LOG_log>

  g_BAT_adcHandle = p_adcHandle;
 8008f24:	4a04      	ldr	r2, [pc, #16]	; (8008f38 <BAT_init+0x24>)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6013      	str	r3, [r2, #0]

  return;
 8008f2a:	bf00      	nop
}
 8008f2c:	3708      	adds	r7, #8
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
 8008f32:	bf00      	nop
 8008f34:	080109b8 	.word	0x080109b8
 8008f38:	20000234 	.word	0x20000234

08008f3c <BAT_update>:

void BAT_update(uint32_t *p_voltageInMv)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b084      	sub	sp, #16
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  uint32_t l_adcRawData;
  float    l_voltageInV;

  l_adcRawData = HAL_ADC_GetValue(g_BAT_adcHandle);
 8008f44:	4b18      	ldr	r3, [pc, #96]	; (8008fa8 <BAT_update+0x6c>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f7fa f8d1 	bl	80030f0 <HAL_ADC_GetValue>
 8008f4e:	60f8      	str	r0, [r7, #12]

  /* Apply conversion based on STM32 reference voltage & resolution */
  l_voltageInV  = (l_adcRawData * 3.30f ) / 4096.0f;
 8008f50:	68f8      	ldr	r0, [r7, #12]
 8008f52:	f7f7 ff2b 	bl	8000dac <__aeabi_ui2f>
 8008f56:	4603      	mov	r3, r0
 8008f58:	4914      	ldr	r1, [pc, #80]	; (8008fac <BAT_update+0x70>)
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f7f7 ff7e 	bl	8000e5c <__aeabi_fmul>
 8008f60:	4603      	mov	r3, r0
 8008f62:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7f8 f82c 	bl	8000fc4 <__aeabi_fdiv>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	60bb      	str	r3, [r7, #8]

  /* Consider voltage divider used between the battery & the ADC input */
  l_voltageInV *= 11.0f;
 8008f70:	490f      	ldr	r1, [pc, #60]	; (8008fb0 <BAT_update+0x74>)
 8008f72:	68b8      	ldr	r0, [r7, #8]
 8008f74:	f7f7 ff72 	bl	8000e5c <__aeabi_fmul>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	60bb      	str	r3, [r7, #8]

  *p_voltageInMv = (uint32_t)(l_voltageInV * 1000.0f);
 8008f7c:	490d      	ldr	r1, [pc, #52]	; (8008fb4 <BAT_update+0x78>)
 8008f7e:	68b8      	ldr	r0, [r7, #8]
 8008f80:	f7f7 ff6c 	bl	8000e5c <__aeabi_fmul>
 8008f84:	4603      	mov	r3, r0
 8008f86:	4618      	mov	r0, r3
 8008f88:	f7f8 f8de 	bl	8001148 <__aeabi_f2uiz>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	601a      	str	r2, [r3, #0]

  LOG_debug("Battery level: %u mV", *p_voltageInMv);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	461a      	mov	r2, r3
 8008f98:	4907      	ldr	r1, [pc, #28]	; (8008fb8 <BAT_update+0x7c>)
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	f001 ff62 	bl	800ae64 <LOG_log>

  return;
 8008fa0:	bf00      	nop
}
 8008fa2:	3710      	adds	r7, #16
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	20000234 	.word	0x20000234
 8008fac:	40533333 	.word	0x40533333
 8008fb0:	41300000 	.word	0x41300000
 8008fb4:	447a0000 	.word	0x447a0000
 8008fb8:	080109d4 	.word	0x080109d4

08008fbc <BLU_sendCommand>:
static void         BLU_sendCommand(uint8_t  p_command);
static void         BLU_readData   (uint8_t *p_buffer );
static T_BLU_BUTTON BLU_getButton  (uint8_t *p_buffer );

static void BLU_sendCommand(uint8_t p_command)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	71fb      	strb	r3, [r7, #7]
  volatile uint16_t l_bitValue;

  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	81fb      	strh	r3, [r7, #14]
 8008fca:	e030      	b.n	800902e <BLU_sendCommand+0x72>
  {
    if ((l_bitValue & p_command) != 0)
 8008fcc:	89fb      	ldrh	r3, [r7, #14]
 8008fce:	b29b      	uxth	r3, r3
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	79fb      	ldrb	r3, [r7, #7]
 8008fd4:	4013      	ands	r3, r2
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d006      	beq.n	8008fe8 <BLU_sendCommand+0x2c>
    {
      SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 8008fda:	4b1a      	ldr	r3, [pc, #104]	; (8009044 <BLU_sendCommand+0x88>)
 8008fdc:	68db      	ldr	r3, [r3, #12]
 8008fde:	4a19      	ldr	r2, [pc, #100]	; (8009044 <BLU_sendCommand+0x88>)
 8008fe0:	f043 0302 	orr.w	r3, r3, #2
 8008fe4:	60d3      	str	r3, [r2, #12]
 8008fe6:	e005      	b.n	8008ff4 <BLU_sendCommand+0x38>
    }
    else
    {
      CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 8008fe8:	4b16      	ldr	r3, [pc, #88]	; (8009044 <BLU_sendCommand+0x88>)
 8008fea:	68db      	ldr	r3, [r3, #12]
 8008fec:	4a15      	ldr	r2, [pc, #84]	; (8009044 <BLU_sendCommand+0x88>)
 8008fee:	f023 0302 	bic.w	r3, r3, #2
 8008ff2:	60d3      	str	r3, [r2, #12]
    }

    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8008ff4:	4b14      	ldr	r3, [pc, #80]	; (8009048 <BLU_sendCommand+0x8c>)
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	4a13      	ldr	r2, [pc, #76]	; (8009048 <BLU_sendCommand+0x8c>)
 8008ffa:	f043 0310 	orr.w	r3, r3, #16
 8008ffe:	60d3      	str	r3, [r2, #12]
    UTI_delayUs(5);
 8009000:	2005      	movs	r0, #5
 8009002:	f002 fca7 	bl	800b954 <UTI_delayUs>
    CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 8009006:	4b10      	ldr	r3, [pc, #64]	; (8009048 <BLU_sendCommand+0x8c>)
 8009008:	68db      	ldr	r3, [r3, #12]
 800900a:	4a0f      	ldr	r2, [pc, #60]	; (8009048 <BLU_sendCommand+0x8c>)
 800900c:	f023 0310 	bic.w	r3, r3, #16
 8009010:	60d3      	str	r3, [r2, #12]
    UTI_delayUs(5);
 8009012:	2005      	movs	r0, #5
 8009014:	f002 fc9e 	bl	800b954 <UTI_delayUs>
    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8009018:	4b0b      	ldr	r3, [pc, #44]	; (8009048 <BLU_sendCommand+0x8c>)
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	4a0a      	ldr	r2, [pc, #40]	; (8009048 <BLU_sendCommand+0x8c>)
 800901e:	f043 0310 	orr.w	r3, r3, #16
 8009022:	60d3      	str	r3, [r2, #12]
  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 8009024:	89fb      	ldrh	r3, [r7, #14]
 8009026:	b29b      	uxth	r3, r3
 8009028:	005b      	lsls	r3, r3, #1
 800902a:	b29b      	uxth	r3, r3
 800902c:	81fb      	strh	r3, [r7, #14]
 800902e:	89fb      	ldrh	r3, [r7, #14]
 8009030:	b29b      	uxth	r3, r3
 8009032:	2bff      	cmp	r3, #255	; 0xff
 8009034:	d9ca      	bls.n	8008fcc <BLU_sendCommand+0x10>
  }
  UTI_delayUs(16);
 8009036:	2010      	movs	r0, #16
 8009038:	f002 fc8c 	bl	800b954 <UTI_delayUs>

  return;
 800903c:	bf00      	nop
}
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	40011000 	.word	0x40011000
 8009048:	40010800 	.word	0x40010800

0800904c <BLU_readData>:

static void BLU_readData(uint8_t *p_buffer)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b084      	sub	sp, #16
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  volatile uint8_t  l_index;
  volatile uint16_t l_bitValue;

  /* Reset buffer */
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8009054:	2300      	movs	r3, #0
 8009056:	73fb      	strb	r3, [r7, #15]
 8009058:	e00b      	b.n	8009072 <BLU_readData+0x26>
  {
    p_buffer[l_index] = 0x00;
 800905a:	7bfb      	ldrb	r3, [r7, #15]
 800905c:	b2db      	uxtb	r3, r3
 800905e:	461a      	mov	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	4413      	add	r3, r2
 8009064:	2200      	movs	r2, #0
 8009066:	701a      	strb	r2, [r3, #0]
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8009068:	7bfb      	ldrb	r3, [r7, #15]
 800906a:	b2db      	uxtb	r3, r3
 800906c:	3301      	adds	r3, #1
 800906e:	b2db      	uxtb	r3, r3
 8009070:	73fb      	strb	r3, [r7, #15]
 8009072:	7bfb      	ldrb	r3, [r7, #15]
 8009074:	b2db      	uxtb	r3, r3
 8009076:	2b06      	cmp	r3, #6
 8009078:	d9ef      	bls.n	800905a <BLU_readData+0xe>
  }

  CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 800907a:	4b2e      	ldr	r3, [pc, #184]	; (8009134 <BLU_readData+0xe8>)
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	4a2d      	ldr	r2, [pc, #180]	; (8009134 <BLU_readData+0xe8>)
 8009080:	f023 0308 	bic.w	r3, r3, #8
 8009084:	60d3      	str	r3, [r2, #12]

  BLU_sendCommand(0x01);
 8009086:	2001      	movs	r0, #1
 8009088:	f7ff ff98 	bl	8008fbc <BLU_sendCommand>
  BLU_sendCommand(0x42);
 800908c:	2042      	movs	r0, #66	; 0x42
 800908e:	f7ff ff95 	bl	8008fbc <BLU_sendCommand>

  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8009092:	2300      	movs	r3, #0
 8009094:	73fb      	strb	r3, [r7, #15]
 8009096:	e03f      	b.n	8009118 <BLU_readData+0xcc>
  {
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 8009098:	2301      	movs	r3, #1
 800909a:	81bb      	strh	r3, [r7, #12]
 800909c:	e030      	b.n	8009100 <BLU_readData+0xb4>
    {
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 800909e:	4b26      	ldr	r3, [pc, #152]	; (8009138 <BLU_readData+0xec>)
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	4a25      	ldr	r2, [pc, #148]	; (8009138 <BLU_readData+0xec>)
 80090a4:	f043 0310 	orr.w	r3, r3, #16
 80090a8:	60d3      	str	r3, [r2, #12]
      UTI_delayUs(5);
 80090aa:	2005      	movs	r0, #5
 80090ac:	f002 fc52 	bl	800b954 <UTI_delayUs>
      CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 80090b0:	4b21      	ldr	r3, [pc, #132]	; (8009138 <BLU_readData+0xec>)
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	4a20      	ldr	r2, [pc, #128]	; (8009138 <BLU_readData+0xec>)
 80090b6:	f023 0310 	bic.w	r3, r3, #16
 80090ba:	60d3      	str	r3, [r2, #12]
      UTI_delayUs(5);
 80090bc:	2005      	movs	r0, #5
 80090be:	f002 fc49 	bl	800b954 <UTI_delayUs>
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 80090c2:	4b1d      	ldr	r3, [pc, #116]	; (8009138 <BLU_readData+0xec>)
 80090c4:	68db      	ldr	r3, [r3, #12]
 80090c6:	4a1c      	ldr	r2, [pc, #112]	; (8009138 <BLU_readData+0xec>)
 80090c8:	f043 0310 	orr.w	r3, r3, #16
 80090cc:	60d3      	str	r3, [r2, #12]

      if (READ_BIT(GPIOC->IDR, BLUETOOTH_SPI_DAT_Pin) != GPIO_PIN_RESET)
 80090ce:	4b19      	ldr	r3, [pc, #100]	; (8009134 <BLU_readData+0xe8>)
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	f003 0304 	and.w	r3, r3, #4
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00d      	beq.n	80090f6 <BLU_readData+0xaa>
      {
        p_buffer[l_index] |= l_bitValue;
 80090da:	89bb      	ldrh	r3, [r7, #12]
 80090dc:	b29a      	uxth	r2, r3
 80090de:	7bfb      	ldrb	r3, [r7, #15]
 80090e0:	b2d8      	uxtb	r0, r3
 80090e2:	4601      	mov	r1, r0
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	440b      	add	r3, r1
 80090e8:	7819      	ldrb	r1, [r3, #0]
 80090ea:	b2d2      	uxtb	r2, r2
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4403      	add	r3, r0
 80090f0:	430a      	orrs	r2, r1
 80090f2:	b2d2      	uxtb	r2, r2
 80090f4:	701a      	strb	r2, [r3, #0]
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 80090f6:	89bb      	ldrh	r3, [r7, #12]
 80090f8:	b29b      	uxth	r3, r3
 80090fa:	005b      	lsls	r3, r3, #1
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	81bb      	strh	r3, [r7, #12]
 8009100:	89bb      	ldrh	r3, [r7, #12]
 8009102:	b29b      	uxth	r3, r3
 8009104:	2bff      	cmp	r3, #255	; 0xff
 8009106:	d9ca      	bls.n	800909e <BLU_readData+0x52>
      else
      {
        ; /* Nothing to do */
      }
    }
      UTI_delayUs(16);
 8009108:	2010      	movs	r0, #16
 800910a:	f002 fc23 	bl	800b954 <UTI_delayUs>
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 800910e:	7bfb      	ldrb	r3, [r7, #15]
 8009110:	b2db      	uxtb	r3, r3
 8009112:	3301      	adds	r3, #1
 8009114:	b2db      	uxtb	r3, r3
 8009116:	73fb      	strb	r3, [r7, #15]
 8009118:	7bfb      	ldrb	r3, [r7, #15]
 800911a:	b2db      	uxtb	r3, r3
 800911c:	2b06      	cmp	r3, #6
 800911e:	d9bb      	bls.n	8009098 <BLU_readData+0x4c>
  }

  SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 8009120:	4b04      	ldr	r3, [pc, #16]	; (8009134 <BLU_readData+0xe8>)
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	4a03      	ldr	r2, [pc, #12]	; (8009134 <BLU_readData+0xe8>)
 8009126:	f043 0308 	orr.w	r3, r3, #8
 800912a:	60d3      	str	r3, [r2, #12]

  return;
 800912c:	bf00      	nop
}
 800912e:	3710      	adds	r7, #16
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}
 8009134:	40011000 	.word	0x40011000
 8009138:	40010800 	.word	0x40010800

0800913c <BLU_getButton>:

static T_BLU_BUTTON BLU_getButton(uint8_t *p_buffer)
{
 800913c:	b480      	push	{r7}
 800913e:	b085      	sub	sp, #20
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  uint16_t l_buttonRawValue;
  uint8_t  l_index;

  l_buttonRawValue = (p_buffer[BLU_BUTTON_HIGH_OFFSET] << 8) | p_buffer[BLU_BUTTON_LOW_OFFSET];
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	3302      	adds	r3, #2
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	021b      	lsls	r3, r3, #8
 800914c:	b21a      	sxth	r2, r3
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	3301      	adds	r3, #1
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	b21b      	sxth	r3, r3
 8009156:	4313      	orrs	r3, r2
 8009158:	b21b      	sxth	r3, r3
 800915a:	81bb      	strh	r3, [r7, #12]

  /* Ignore BLU_BUTTON_NONE value as it is not directly coded in raw data */
  for (l_index = BLU_BUTTON_SELECT; l_index < BLU_BUTTON_COUNT_VALUE; l_index++)
 800915c:	2301      	movs	r3, #1
 800915e:	73fb      	strb	r3, [r7, #15]
 8009160:	e00d      	b.n	800917e <BLU_getButton+0x42>
  {
    /* Stop decoding button data on 1st match (do not deal with multiple presses case) */
    if ((l_buttonRawValue & (1 << (l_index - 1))) == 0)
 8009162:	89ba      	ldrh	r2, [r7, #12]
 8009164:	7bfb      	ldrb	r3, [r7, #15]
 8009166:	3b01      	subs	r3, #1
 8009168:	fa42 f303 	asr.w	r3, r2, r3
 800916c:	f003 0301 	and.w	r3, r3, #1
 8009170:	2b00      	cmp	r3, #0
 8009172:	d101      	bne.n	8009178 <BLU_getButton+0x3c>
    {
      return l_index;
 8009174:	7bfb      	ldrb	r3, [r7, #15]
 8009176:	e006      	b.n	8009186 <BLU_getButton+0x4a>
  for (l_index = BLU_BUTTON_SELECT; l_index < BLU_BUTTON_COUNT_VALUE; l_index++)
 8009178:	7bfb      	ldrb	r3, [r7, #15]
 800917a:	3301      	adds	r3, #1
 800917c:	73fb      	strb	r3, [r7, #15]
 800917e:	7bfb      	ldrb	r3, [r7, #15]
 8009180:	2b10      	cmp	r3, #16
 8009182:	d9ee      	bls.n	8009162 <BLU_getButton+0x26>
    {
      ; /* Nothing to do */
    }
  }

  return BLU_BUTTON_NONE;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	3714      	adds	r7, #20
 800918a:	46bd      	mov	sp, r7
 800918c:	bc80      	pop	{r7}
 800918e:	4770      	bx	lr

08009190 <BLU_init>:

void BLU_init(void)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	af00      	add	r7, sp, #0
  LOG_info("Initializing bluetooth control");
 8009194:	4904      	ldr	r1, [pc, #16]	; (80091a8 <BLU_init+0x18>)
 8009196:	2001      	movs	r0, #1
 8009198:	f001 fe64 	bl	800ae64 <LOG_log>

  BLU_initData(&g_BLU_lastData);
 800919c:	4803      	ldr	r0, [pc, #12]	; (80091ac <BLU_init+0x1c>)
 800919e:	f000 f807 	bl	80091b0 <BLU_initData>

  return;
 80091a2:	bf00      	nop
}
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	080109ec 	.word	0x080109ec
 80091ac:	20000238 	.word	0x20000238

080091b0 <BLU_initData>:

void BLU_initData(T_BLU_Data *p_data)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b083      	sub	sp, #12
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  p_data->leftX  = BLU_DATA_DEFAUT_DIRECTION;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2280      	movs	r2, #128	; 0x80
 80091bc:	601a      	str	r2, [r3, #0]
  p_data->leftY  = BLU_DATA_DEFAUT_DIRECTION;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2280      	movs	r2, #128	; 0x80
 80091c2:	605a      	str	r2, [r3, #4]
  p_data->rightX = BLU_DATA_DEFAUT_DIRECTION;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2280      	movs	r2, #128	; 0x80
 80091c8:	609a      	str	r2, [r3, #8]
  p_data->rightY = BLU_DATA_DEFAUT_DIRECTION;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2280      	movs	r2, #128	; 0x80
 80091ce:	60da      	str	r2, [r3, #12]
  p_data->button = BLU_BUTTON_NONE;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	741a      	strb	r2, [r3, #16]

  return;
 80091d6:	bf00      	nop
}
 80091d8:	370c      	adds	r7, #12
 80091da:	46bd      	mov	sp, r7
 80091dc:	bc80      	pop	{r7}
 80091de:	4770      	bx	lr

080091e0 <BLU_receiveData>:

void BLU_receiveData(T_BLU_Data *p_data)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b08c      	sub	sp, #48	; 0x30
 80091e4:	af02      	add	r7, sp, #8
 80091e6:	6078      	str	r0, [r7, #4]
  uint8_t    l_buffer[BLU_DATA_BUFFER_LENGTH];
  T_BLU_Data l_readData;

  /* Read raw data */
  BLU_readData(l_buffer);
 80091e8:	f107 0320 	add.w	r3, r7, #32
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7ff ff2d 	bl	800904c <BLU_readData>

  /* Start and decode raw data */
  l_readData.leftX  = l_buffer[BLU_LEFT_X_OFFSET ];
 80091f2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80091f6:	60fb      	str	r3, [r7, #12]
  l_readData.leftY  = l_buffer[BLU_LEFT_Y_OFFSET ];
 80091f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80091fc:	613b      	str	r3, [r7, #16]
  l_readData.rightX = l_buffer[BLU_RIGHT_X_OFFSET];
 80091fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009202:	617b      	str	r3, [r7, #20]
  l_readData.rightY = l_buffer[BLU_RIGHT_Y_OFFSET];
 8009204:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009208:	61bb      	str	r3, [r7, #24]
  l_readData.button = BLU_getButton(l_buffer);
 800920a:	f107 0320 	add.w	r3, r7, #32
 800920e:	4618      	mov	r0, r3
 8009210:	f7ff ff94 	bl	800913c <BLU_getButton>
 8009214:	4603      	mov	r3, r0
 8009216:	773b      	strb	r3, [r7, #28]

  /* Deal with startup condition, while read data is not valid yet */
  if  ((l_readData.leftX == 255 && l_readData.leftY == 255 && l_readData.rightX == 255 && l_readData.rightY ==255)
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2bff      	cmp	r3, #255	; 0xff
 800921c:	d108      	bne.n	8009230 <BLU_receiveData+0x50>
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	2bff      	cmp	r3, #255	; 0xff
 8009222:	d105      	bne.n	8009230 <BLU_receiveData+0x50>
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	2bff      	cmp	r3, #255	; 0xff
 8009228:	d102      	bne.n	8009230 <BLU_receiveData+0x50>
 800922a:	69bb      	ldr	r3, [r7, #24]
 800922c:	2bff      	cmp	r3, #255	; 0xff
 800922e:	d00b      	beq.n	8009248 <BLU_receiveData+0x68>
    || (l_readData.leftX ==   0 && l_readData.leftY ==   0 && l_readData.rightX ==   0 && l_readData.rightY ==  0))
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d10e      	bne.n	8009254 <BLU_receiveData+0x74>
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d10b      	bne.n	8009254 <BLU_receiveData+0x74>
 800923c:	697b      	ldr	r3, [r7, #20]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d108      	bne.n	8009254 <BLU_receiveData+0x74>
 8009242:	69bb      	ldr	r3, [r7, #24]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d105      	bne.n	8009254 <BLU_receiveData+0x74>
  {
    BLU_initData(&l_readData);
 8009248:	f107 030c 	add.w	r3, r7, #12
 800924c:	4618      	mov	r0, r3
 800924e:	f7ff ffaf 	bl	80091b0 <BLU_initData>
 8009252:	e053      	b.n	80092fc <BLU_receiveData+0x11c>
  }
  /* Use a confirmation mechanism, on 2 cycles, as glitches are observed */
  else if ((l_readData.leftX  == g_BLU_lastData.leftX) &&
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	4b33      	ldr	r3, [pc, #204]	; (8009324 <BLU_receiveData+0x144>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	429a      	cmp	r2, r3
 800925c:	d14e      	bne.n	80092fc <BLU_receiveData+0x11c>
           (l_readData.leftY  == g_BLU_lastData.leftY) &&
 800925e:	693a      	ldr	r2, [r7, #16]
 8009260:	4b30      	ldr	r3, [pc, #192]	; (8009324 <BLU_receiveData+0x144>)
 8009262:	685b      	ldr	r3, [r3, #4]
  else if ((l_readData.leftX  == g_BLU_lastData.leftX) &&
 8009264:	429a      	cmp	r2, r3
 8009266:	d149      	bne.n	80092fc <BLU_receiveData+0x11c>
           (l_readData.rightX == g_BLU_lastData.rightX) &&
 8009268:	697a      	ldr	r2, [r7, #20]
 800926a:	4b2e      	ldr	r3, [pc, #184]	; (8009324 <BLU_receiveData+0x144>)
 800926c:	689b      	ldr	r3, [r3, #8]
           (l_readData.leftY  == g_BLU_lastData.leftY) &&
 800926e:	429a      	cmp	r2, r3
 8009270:	d144      	bne.n	80092fc <BLU_receiveData+0x11c>
           (l_readData.rightY == g_BLU_lastData.rightY) &&
 8009272:	69ba      	ldr	r2, [r7, #24]
 8009274:	4b2b      	ldr	r3, [pc, #172]	; (8009324 <BLU_receiveData+0x144>)
 8009276:	68db      	ldr	r3, [r3, #12]
           (l_readData.rightX == g_BLU_lastData.rightX) &&
 8009278:	429a      	cmp	r2, r3
 800927a:	d13f      	bne.n	80092fc <BLU_receiveData+0x11c>
           (l_readData.button == g_BLU_lastData.button))
 800927c:	7f3a      	ldrb	r2, [r7, #28]
 800927e:	4b29      	ldr	r3, [pc, #164]	; (8009324 <BLU_receiveData+0x144>)
 8009280:	7c1b      	ldrb	r3, [r3, #16]
           (l_readData.rightY == g_BLU_lastData.rightY) &&
 8009282:	429a      	cmp	r2, r3
 8009284:	d13a      	bne.n	80092fc <BLU_receiveData+0x11c>
  {
    /* Normalize directions data in range [-MAX..MAX] */
    p_data->leftX  = UTI_normalizeIntValue(l_readData.leftX , 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, false);
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	2300      	movs	r3, #0
 800928a:	9301      	str	r3, [sp, #4]
 800928c:	2328      	movs	r3, #40	; 0x28
 800928e:	9300      	str	r3, [sp, #0]
 8009290:	f06f 0327 	mvn.w	r3, #39	; 0x27
 8009294:	22ff      	movs	r2, #255	; 0xff
 8009296:	2100      	movs	r1, #0
 8009298:	f002 fbe1 	bl	800ba5e <UTI_normalizeIntValue>
 800929c:	4602      	mov	r2, r0
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	601a      	str	r2, [r3, #0]
    p_data->leftY  = UTI_normalizeIntValue(l_readData.leftY , 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, true );
 80092a2:	6938      	ldr	r0, [r7, #16]
 80092a4:	2301      	movs	r3, #1
 80092a6:	9301      	str	r3, [sp, #4]
 80092a8:	2328      	movs	r3, #40	; 0x28
 80092aa:	9300      	str	r3, [sp, #0]
 80092ac:	f06f 0327 	mvn.w	r3, #39	; 0x27
 80092b0:	22ff      	movs	r2, #255	; 0xff
 80092b2:	2100      	movs	r1, #0
 80092b4:	f002 fbd3 	bl	800ba5e <UTI_normalizeIntValue>
 80092b8:	4602      	mov	r2, r0
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	605a      	str	r2, [r3, #4]
    p_data->rightX = UTI_normalizeIntValue(l_readData.rightX, 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, false);
 80092be:	6978      	ldr	r0, [r7, #20]
 80092c0:	2300      	movs	r3, #0
 80092c2:	9301      	str	r3, [sp, #4]
 80092c4:	2328      	movs	r3, #40	; 0x28
 80092c6:	9300      	str	r3, [sp, #0]
 80092c8:	f06f 0327 	mvn.w	r3, #39	; 0x27
 80092cc:	22ff      	movs	r2, #255	; 0xff
 80092ce:	2100      	movs	r1, #0
 80092d0:	f002 fbc5 	bl	800ba5e <UTI_normalizeIntValue>
 80092d4:	4602      	mov	r2, r0
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	609a      	str	r2, [r3, #8]
    p_data->rightY = UTI_normalizeIntValue(l_readData.rightY, 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, true );
 80092da:	69b8      	ldr	r0, [r7, #24]
 80092dc:	2301      	movs	r3, #1
 80092de:	9301      	str	r3, [sp, #4]
 80092e0:	2328      	movs	r3, #40	; 0x28
 80092e2:	9300      	str	r3, [sp, #0]
 80092e4:	f06f 0327 	mvn.w	r3, #39	; 0x27
 80092e8:	22ff      	movs	r2, #255	; 0xff
 80092ea:	2100      	movs	r1, #0
 80092ec:	f002 fbb7 	bl	800ba5e <UTI_normalizeIntValue>
 80092f0:	4602      	mov	r2, r0
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	60da      	str	r2, [r3, #12]
    p_data->button = l_readData.button;
 80092f6:	7f3a      	ldrb	r2, [r7, #28]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	741a      	strb	r2, [r3, #16]
  {
    ; /* Nothing to do */
  }

  /* Saved received data for later use in confirmation mechanism */
  g_BLU_lastData.leftX  = l_readData.leftX;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	4a09      	ldr	r2, [pc, #36]	; (8009324 <BLU_receiveData+0x144>)
 8009300:	6013      	str	r3, [r2, #0]
  g_BLU_lastData.leftY  = l_readData.leftY;
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	4a07      	ldr	r2, [pc, #28]	; (8009324 <BLU_receiveData+0x144>)
 8009306:	6053      	str	r3, [r2, #4]
  g_BLU_lastData.rightX = l_readData.rightX;
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	4a06      	ldr	r2, [pc, #24]	; (8009324 <BLU_receiveData+0x144>)
 800930c:	6093      	str	r3, [r2, #8]
  g_BLU_lastData.rightY = l_readData.rightY;
 800930e:	69bb      	ldr	r3, [r7, #24]
 8009310:	4a04      	ldr	r2, [pc, #16]	; (8009324 <BLU_receiveData+0x144>)
 8009312:	60d3      	str	r3, [r2, #12]
  g_BLU_lastData.button = l_readData.button;
 8009314:	7f3a      	ldrb	r2, [r7, #28]
 8009316:	4b03      	ldr	r3, [pc, #12]	; (8009324 <BLU_receiveData+0x144>)
 8009318:	741a      	strb	r2, [r3, #16]

  return;
 800931a:	bf00      	nop
}
 800931c:	3728      	adds	r7, #40	; 0x28
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}
 8009322:	bf00      	nop
 8009324:	20000238 	.word	0x20000238

08009328 <CBU_init>:
#include "circular_buffer.h"

#include "log.h"

void CBU_init(T_CBU_Context *p_buffer)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b084      	sub	sp, #16
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  uint32_t l_index;

  LOG_debug("Initializing circular buffer");
 8009330:	490e      	ldr	r1, [pc, #56]	; (800936c <CBU_init+0x44>)
 8009332:	2000      	movs	r0, #0
 8009334:	f001 fd96 	bl	800ae64 <LOG_log>

  for (l_index = 0; l_index < CST_CIRCULAR_BUFFER_MAX_ELEMENTS; l_index++)
 8009338:	2300      	movs	r3, #0
 800933a:	60fb      	str	r3, [r7, #12]
 800933c:	e008      	b.n	8009350 <CBU_init+0x28>
  {
    p_buffer->elements[l_index] = 0.0f;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	68fa      	ldr	r2, [r7, #12]
 8009342:	f04f 0100 	mov.w	r1, #0
 8009346:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (l_index = 0; l_index < CST_CIRCULAR_BUFFER_MAX_ELEMENTS; l_index++)
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	3301      	adds	r3, #1
 800934e:	60fb      	str	r3, [r7, #12]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2b09      	cmp	r3, #9
 8009354:	d9f3      	bls.n	800933e <CBU_init+0x16>
  }

  p_buffer->count = 0;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2200      	movs	r2, #0
 800935a:	62da      	str	r2, [r3, #44]	; 0x2c
  p_buffer->index = 0;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	629a      	str	r2, [r3, #40]	; 0x28

  return;
 8009362:	bf00      	nop
}
 8009364:	3710      	adds	r7, #16
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	08010a0c 	.word	0x08010a0c

08009370 <CBU_push>:

void CBU_push(T_CBU_Context *p_buffer, float p_element)
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
 8009378:	6039      	str	r1, [r7, #0]
  if (p_buffer->index == CST_CIRCULAR_BUFFER_MAX_ELEMENTS - 1)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800937e:	2b09      	cmp	r3, #9
 8009380:	d103      	bne.n	800938a <CBU_push+0x1a>
  {
    p_buffer->index = 0;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	629a      	str	r2, [r3, #40]	; 0x28
 8009388:	e004      	b.n	8009394 <CBU_push+0x24>
  }
  else
  {
    p_buffer->index++;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800938e:	1c5a      	adds	r2, r3, #1
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	629a      	str	r2, [r3, #40]	; 0x28
  }

  p_buffer->elements[p_buffer->index] = p_element;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6839      	ldr	r1, [r7, #0]
 800939c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  if (p_buffer->count < CST_CIRCULAR_BUFFER_MAX_ELEMENTS)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093a4:	2b09      	cmp	r3, #9
 80093a6:	d805      	bhi.n	80093b4 <CBU_push+0x44>
  {
    p_buffer->count++;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093ac:	1c5a      	adds	r2, r3, #1
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	62da      	str	r2, [r3, #44]	; 0x2c
  else
  {
    ; /* Nothing to do */
  }

  return;
 80093b2:	bf00      	nop
 80093b4:	bf00      	nop
}
 80093b6:	370c      	adds	r7, #12
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bc80      	pop	{r7}
 80093bc:	4770      	bx	lr

080093be <CBU_getAverage>:
{
  return p_buffer->count;
}

float CBU_getAverage(T_CBU_Context *p_buffer)
{
 80093be:	b580      	push	{r7, lr}
 80093c0:	b086      	sub	sp, #24
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]
  uint32_t l_index;
  uint32_t l_count;
  float    l_average;

  l_index   = p_buffer->index;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093ca:	617b      	str	r3, [r7, #20]
  l_count   = 0;
 80093cc:	2300      	movs	r3, #0
 80093ce:	613b      	str	r3, [r7, #16]
  l_average = 0.0f;
 80093d0:	f04f 0300 	mov.w	r3, #0
 80093d4:	60fb      	str	r3, [r7, #12]

  while (l_count < p_buffer->count)
 80093d6:	e015      	b.n	8009404 <CBU_getAverage+0x46>
  {
    l_average += p_buffer->elements[l_index];
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093e0:	4619      	mov	r1, r3
 80093e2:	68f8      	ldr	r0, [r7, #12]
 80093e4:	f7f7 fc32 	bl	8000c4c <__addsf3>
 80093e8:	4603      	mov	r3, r0
 80093ea:	60fb      	str	r3, [r7, #12]

    if (l_index == CST_CIRCULAR_BUFFER_MAX_ELEMENTS - 1)
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	2b09      	cmp	r3, #9
 80093f0:	d102      	bne.n	80093f8 <CBU_getAverage+0x3a>
    {
      l_index = 0;
 80093f2:	2300      	movs	r3, #0
 80093f4:	617b      	str	r3, [r7, #20]
 80093f6:	e002      	b.n	80093fe <CBU_getAverage+0x40>
    }
    else
    {
      l_index++;
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	3301      	adds	r3, #1
 80093fc:	617b      	str	r3, [r7, #20]
    }

    l_count++;
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	3301      	adds	r3, #1
 8009402:	613b      	str	r3, [r7, #16]
  while (l_count < p_buffer->count)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009408:	693a      	ldr	r2, [r7, #16]
 800940a:	429a      	cmp	r2, r3
 800940c:	d3e4      	bcc.n	80093d8 <CBU_getAverage+0x1a>
  }

  l_average /= (float)p_buffer->count;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009412:	4618      	mov	r0, r3
 8009414:	f7f7 fcca 	bl	8000dac <__aeabi_ui2f>
 8009418:	4603      	mov	r3, r0
 800941a:	4619      	mov	r1, r3
 800941c:	68f8      	ldr	r0, [r7, #12]
 800941e:	f7f7 fdd1 	bl	8000fc4 <__aeabi_fdiv>
 8009422:	4603      	mov	r3, r0
 8009424:	60fb      	str	r3, [r7, #12]

  return l_average;
 8009426:	68fb      	ldr	r3, [r7, #12]
}
 8009428:	4618      	mov	r0, r3
 800942a:	3718      	adds	r7, #24
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}

08009430 <CON_init>:
static T_SFO_data          g_CON_data;
static uint32_t            g_CON_dataSize;
static bool                g_CON_isDataComplete;

void CON_init(UART_HandleTypeDef *p_uartHandle)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b082      	sub	sp, #8
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing console");
 8009438:	490d      	ldr	r1, [pc, #52]	; (8009470 <CON_init+0x40>)
 800943a:	2001      	movs	r0, #1
 800943c:	f001 fd12 	bl	800ae64 <LOG_log>

  g_CON_uartHandle     = p_uartHandle;
 8009440:	4a0c      	ldr	r2, [pc, #48]	; (8009474 <CON_init+0x44>)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6013      	str	r3, [r2, #0]
  g_CON_dataSize       = 0;
 8009446:	4b0c      	ldr	r3, [pc, #48]	; (8009478 <CON_init+0x48>)
 8009448:	2200      	movs	r2, #0
 800944a:	601a      	str	r2, [r3, #0]
  g_CON_isDataComplete = false;
 800944c:	4b0b      	ldr	r3, [pc, #44]	; (800947c <CON_init+0x4c>)
 800944e:	2200      	movs	r2, #0
 8009450:	701a      	strb	r2, [r3, #0]

  SFO_initData(&g_CON_data);
 8009452:	480b      	ldr	r0, [pc, #44]	; (8009480 <CON_init+0x50>)
 8009454:	f002 f95c 	bl	800b710 <SFO_initData>

  HAL_UART_Receive_IT(g_CON_uartHandle, &g_CON_datum, 1);
 8009458:	4b06      	ldr	r3, [pc, #24]	; (8009474 <CON_init+0x44>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	2201      	movs	r2, #1
 800945e:	4909      	ldr	r1, [pc, #36]	; (8009484 <CON_init+0x54>)
 8009460:	4618      	mov	r0, r3
 8009462:	f7ff f859 	bl	8008518 <HAL_UART_Receive_IT>

  return;
 8009466:	bf00      	nop
}
 8009468:	3708      	adds	r7, #8
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	08010a70 	.word	0x08010a70
 8009474:	2000024c 	.word	0x2000024c
 8009478:	20000264 	.word	0x20000264
 800947c:	20000268 	.word	0x20000268
 8009480:	20000254 	.word	0x20000254
 8009484:	20000250 	.word	0x20000250

08009488 <CON_receiveData>:

void CON_receiveData(void)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	af00      	add	r7, sp, #0
  /* If previous command was not processed yet, drop datum, */
  /* which will lead to an error, showing a design issue... */
  if (g_CON_isDataComplete == true)
 800948c:	4b0f      	ldr	r3, [pc, #60]	; (80094cc <CON_receiveData+0x44>)
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d112      	bne.n	80094ba <CON_receiveData+0x32>
  {
    ; /* Nothing to do */
  }
  else
  {
    if (g_CON_datum == '\r')
 8009494:	4b0e      	ldr	r3, [pc, #56]	; (80094d0 <CON_receiveData+0x48>)
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	2b0d      	cmp	r3, #13
 800949a:	d103      	bne.n	80094a4 <CON_receiveData+0x1c>
    {
      g_CON_isDataComplete = true;
 800949c:	4b0b      	ldr	r3, [pc, #44]	; (80094cc <CON_receiveData+0x44>)
 800949e:	2201      	movs	r2, #1
 80094a0:	701a      	strb	r2, [r3, #0]
 80094a2:	e00a      	b.n	80094ba <CON_receiveData+0x32>
    }
    else
    {
      g_CON_data[g_CON_dataSize] = g_CON_datum;
 80094a4:	4b0b      	ldr	r3, [pc, #44]	; (80094d4 <CON_receiveData+0x4c>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4a09      	ldr	r2, [pc, #36]	; (80094d0 <CON_receiveData+0x48>)
 80094aa:	7811      	ldrb	r1, [r2, #0]
 80094ac:	4a0a      	ldr	r2, [pc, #40]	; (80094d8 <CON_receiveData+0x50>)
 80094ae:	54d1      	strb	r1, [r2, r3]
      g_CON_dataSize++;
 80094b0:	4b08      	ldr	r3, [pc, #32]	; (80094d4 <CON_receiveData+0x4c>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	3301      	adds	r3, #1
 80094b6:	4a07      	ldr	r2, [pc, #28]	; (80094d4 <CON_receiveData+0x4c>)
 80094b8:	6013      	str	r3, [r2, #0]
    }
  }

  HAL_UART_Receive_IT(g_CON_uartHandle, &g_CON_datum, 1);
 80094ba:	4b08      	ldr	r3, [pc, #32]	; (80094dc <CON_receiveData+0x54>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	2201      	movs	r2, #1
 80094c0:	4903      	ldr	r1, [pc, #12]	; (80094d0 <CON_receiveData+0x48>)
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7ff f828 	bl	8008518 <HAL_UART_Receive_IT>

  return;
 80094c8:	bf00      	nop
}
 80094ca:	bd80      	pop	{r7, pc}
 80094cc:	20000268 	.word	0x20000268
 80094d0:	20000250 	.word	0x20000250
 80094d4:	20000264 	.word	0x20000264
 80094d8:	20000254 	.word	0x20000254
 80094dc:	2000024c 	.word	0x2000024c

080094e0 <CON_updateFifo>:

void CON_updateFifo(T_SFO_Context *p_fifo)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b082      	sub	sp, #8
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  if (g_CON_isDataComplete == false)
 80094e8:	4b0c      	ldr	r3, [pc, #48]	; (800951c <CON_updateFifo+0x3c>)
 80094ea:	781b      	ldrb	r3, [r3, #0]
 80094ec:	f083 0301 	eor.w	r3, r3, #1
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d10d      	bne.n	8009512 <CON_updateFifo+0x32>
  {
    ; /* Nothing to do */
  }
  else
  {
    SFO_push    (p_fifo, &g_CON_data);
 80094f6:	490a      	ldr	r1, [pc, #40]	; (8009520 <CON_updateFifo+0x40>)
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f002 f92f 	bl	800b75c <SFO_push>
    SFO_initData(&g_CON_data);
 80094fe:	4808      	ldr	r0, [pc, #32]	; (8009520 <CON_updateFifo+0x40>)
 8009500:	f002 f906 	bl	800b710 <SFO_initData>

    g_CON_dataSize       = 0;
 8009504:	4b07      	ldr	r3, [pc, #28]	; (8009524 <CON_updateFifo+0x44>)
 8009506:	2200      	movs	r2, #0
 8009508:	601a      	str	r2, [r3, #0]
    g_CON_isDataComplete = false;
 800950a:	4b04      	ldr	r3, [pc, #16]	; (800951c <CON_updateFifo+0x3c>)
 800950c:	2200      	movs	r2, #0
 800950e:	701a      	strb	r2, [r3, #0]
  }

  return;
 8009510:	bf00      	nop
 8009512:	bf00      	nop
}
 8009514:	3708      	adds	r7, #8
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop
 800951c:	20000268 	.word	0x20000268
 8009520:	20000254 	.word	0x20000254
 8009524:	20000264 	.word	0x20000264

08009528 <CON_sendString>:

void CON_sendString(char *p_string, uint32_t p_length)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b082      	sub	sp, #8
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	6039      	str	r1, [r7, #0]
  /* As this method is using for logging/debug, we will not deal with failure cases */
  (void)HAL_UART_Transmit(g_CON_uartHandle,
 8009532:	4b06      	ldr	r3, [pc, #24]	; (800954c <CON_sendString+0x24>)
 8009534:	6818      	ldr	r0, [r3, #0]
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	b29a      	uxth	r2, r3
 800953a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800953e:	6879      	ldr	r1, [r7, #4]
 8009540:	f7fe ff58 	bl	80083f4 <HAL_UART_Transmit>
               (uint8_t *)p_string,
                          p_length,
                          CST_UART_TRANSMIT_TIMEOUT_IN_MS);

  return;
 8009544:	bf00      	nop
}
 8009546:	3708      	adds	r7, #8
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}
 800954c:	2000024c 	.word	0x2000024c

08009550 <DRV_init>:
void DRV_init(TIM_HandleTypeDef *p_pwmTimerHandle,
              TIM_HandleTypeDef *p_rearLeftEncoderTimerHandle,
              TIM_HandleTypeDef *p_rearRightEncoderTimerHandle,
              TIM_HandleTypeDef *p_frontRightEncoderTimerHandle,
              TIM_HandleTypeDef *p_frontLeftEncoderTimerHandle)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b08a      	sub	sp, #40	; 0x28
 8009554:	af06      	add	r7, sp, #24
 8009556:	60f8      	str	r0, [r7, #12]
 8009558:	60b9      	str	r1, [r7, #8]
 800955a:	607a      	str	r2, [r7, #4]
 800955c:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing Drive module");
 800955e:	496b      	ldr	r1, [pc, #428]	; (800970c <DRV_init+0x1bc>)
 8009560:	2001      	movs	r0, #1
 8009562:	f001 fc7f 	bl	800ae64 <LOG_log>

  /* Setup PIDs with a target speed to 0 */
  PID_init(&g_DRV_pidFrontRight,
 8009566:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 800956a:	9304      	str	r3, [sp, #16]
 800956c:	4b68      	ldr	r3, [pc, #416]	; (8009710 <DRV_init+0x1c0>)
 800956e:	9303      	str	r3, [sp, #12]
 8009570:	f04f 0300 	mov.w	r3, #0
 8009574:	9302      	str	r3, [sp, #8]
 8009576:	f04f 0300 	mov.w	r3, #0
 800957a:	9301      	str	r3, [sp, #4]
 800957c:	f04f 0300 	mov.w	r3, #0
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8009586:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800958a:	4962      	ldr	r1, [pc, #392]	; (8009714 <DRV_init+0x1c4>)
 800958c:	4862      	ldr	r0, [pc, #392]	; (8009718 <DRV_init+0x1c8>)
 800958e:	f001 fe7d 	bl	800b28c <PID_init>
            0,
            STP_DRIVE_MIN_SPEED,
            STP_DRIVE_MAX_SPEED,
            STP_DRIVE_PID_ANTI_WIND_UP_FACTOR);

  PID_init(&g_DRV_pidFrontLeft,
 8009592:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8009596:	9304      	str	r3, [sp, #16]
 8009598:	4b5d      	ldr	r3, [pc, #372]	; (8009710 <DRV_init+0x1c0>)
 800959a:	9303      	str	r3, [sp, #12]
 800959c:	f04f 0300 	mov.w	r3, #0
 80095a0:	9302      	str	r3, [sp, #8]
 80095a2:	f04f 0300 	mov.w	r3, #0
 80095a6:	9301      	str	r3, [sp, #4]
 80095a8:	f04f 0300 	mov.w	r3, #0
 80095ac:	9300      	str	r3, [sp, #0]
 80095ae:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80095b2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80095b6:	4959      	ldr	r1, [pc, #356]	; (800971c <DRV_init+0x1cc>)
 80095b8:	4859      	ldr	r0, [pc, #356]	; (8009720 <DRV_init+0x1d0>)
 80095ba:	f001 fe67 	bl	800b28c <PID_init>
            0,
            STP_DRIVE_MIN_SPEED,
            STP_DRIVE_MAX_SPEED,
            STP_DRIVE_PID_ANTI_WIND_UP_FACTOR);

  PID_init(&g_DRV_pidRearLeft,
 80095be:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 80095c2:	9304      	str	r3, [sp, #16]
 80095c4:	4b52      	ldr	r3, [pc, #328]	; (8009710 <DRV_init+0x1c0>)
 80095c6:	9303      	str	r3, [sp, #12]
 80095c8:	f04f 0300 	mov.w	r3, #0
 80095cc:	9302      	str	r3, [sp, #8]
 80095ce:	f04f 0300 	mov.w	r3, #0
 80095d2:	9301      	str	r3, [sp, #4]
 80095d4:	f04f 0300 	mov.w	r3, #0
 80095d8:	9300      	str	r3, [sp, #0]
 80095da:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80095de:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80095e2:	4950      	ldr	r1, [pc, #320]	; (8009724 <DRV_init+0x1d4>)
 80095e4:	4850      	ldr	r0, [pc, #320]	; (8009728 <DRV_init+0x1d8>)
 80095e6:	f001 fe51 	bl	800b28c <PID_init>
            0,
            STP_DRIVE_MIN_SPEED,
            STP_DRIVE_MAX_SPEED,
            STP_DRIVE_PID_ANTI_WIND_UP_FACTOR);

  PID_init(&g_DRV_pidRearRight,
 80095ea:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 80095ee:	9304      	str	r3, [sp, #16]
 80095f0:	4b47      	ldr	r3, [pc, #284]	; (8009710 <DRV_init+0x1c0>)
 80095f2:	9303      	str	r3, [sp, #12]
 80095f4:	f04f 0300 	mov.w	r3, #0
 80095f8:	9302      	str	r3, [sp, #8]
 80095fa:	f04f 0300 	mov.w	r3, #0
 80095fe:	9301      	str	r3, [sp, #4]
 8009600:	f04f 0300 	mov.w	r3, #0
 8009604:	9300      	str	r3, [sp, #0]
 8009606:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800960a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800960e:	4947      	ldr	r1, [pc, #284]	; (800972c <DRV_init+0x1dc>)
 8009610:	4847      	ldr	r0, [pc, #284]	; (8009730 <DRV_init+0x1e0>)
 8009612:	f001 fe3b 	bl	800b28c <PID_init>
            STP_DRIVE_MIN_SPEED,
            STP_DRIVE_MAX_SPEED,
            STP_DRIVE_PID_ANTI_WIND_UP_FACTOR);

  /* Setup motors (with a 0 speed & stopped direction, at this point) */
  MTR_init(&g_DRV_motorFrontRight,
 8009616:	230c      	movs	r3, #12
 8009618:	9303      	str	r3, [sp, #12]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	9302      	str	r3, [sp, #8]
 800961e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009622:	9301      	str	r3, [sp, #4]
 8009624:	4b43      	ldr	r3, [pc, #268]	; (8009734 <DRV_init+0x1e4>)
 8009626:	9300      	str	r3, [sp, #0]
 8009628:	2304      	movs	r3, #4
 800962a:	4a43      	ldr	r2, [pc, #268]	; (8009738 <DRV_init+0x1e8>)
 800962c:	4939      	ldr	r1, [pc, #228]	; (8009714 <DRV_init+0x1c4>)
 800962e:	4843      	ldr	r0, [pc, #268]	; (800973c <DRV_init+0x1ec>)
 8009630:	f001 fd3a 	bl	800b0a8 <MTR_init>
            MOTOR_FRONT_RIGHT_OUT_2_GPIO_Port,
            MOTOR_FRONT_RIGHT_OUT_2_Pin,
            p_pwmTimerHandle,
            TIM_CHANNEL_4);

  MTR_init(&g_DRV_motorFrontLeft,
 8009634:	2308      	movs	r3, #8
 8009636:	9303      	str	r3, [sp, #12]
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	9302      	str	r3, [sp, #8]
 800963c:	2310      	movs	r3, #16
 800963e:	9301      	str	r3, [sp, #4]
 8009640:	4b3f      	ldr	r3, [pc, #252]	; (8009740 <DRV_init+0x1f0>)
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	2320      	movs	r3, #32
 8009646:	4a3e      	ldr	r2, [pc, #248]	; (8009740 <DRV_init+0x1f0>)
 8009648:	4934      	ldr	r1, [pc, #208]	; (800971c <DRV_init+0x1cc>)
 800964a:	483e      	ldr	r0, [pc, #248]	; (8009744 <DRV_init+0x1f4>)
 800964c:	f001 fd2c 	bl	800b0a8 <MTR_init>
            MOTOR_FRONT_LEFT_OUT_2_GPIO_Port,
            MOTOR_FRONT_LEFT_OUT_2_Pin,
            p_pwmTimerHandle,
            TIM_CHANNEL_3);

  MTR_init(&g_DRV_motorRearLeft,
 8009650:	2304      	movs	r3, #4
 8009652:	9303      	str	r3, [sp, #12]
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	9302      	str	r3, [sp, #8]
 8009658:	2320      	movs	r3, #32
 800965a:	9301      	str	r3, [sp, #4]
 800965c:	4b35      	ldr	r3, [pc, #212]	; (8009734 <DRV_init+0x1e4>)
 800965e:	9300      	str	r3, [sp, #0]
 8009660:	2310      	movs	r3, #16
 8009662:	4a34      	ldr	r2, [pc, #208]	; (8009734 <DRV_init+0x1e4>)
 8009664:	492f      	ldr	r1, [pc, #188]	; (8009724 <DRV_init+0x1d4>)
 8009666:	4838      	ldr	r0, [pc, #224]	; (8009748 <DRV_init+0x1f8>)
 8009668:	f001 fd1e 	bl	800b0a8 <MTR_init>
            MOTOR_REAR_LEFT_OUT_2_GPIO_Port,
            MOTOR_REAR_LEFT_OUT_2_Pin,
            p_pwmTimerHandle,
            TIM_CHANNEL_2);

  MTR_init(&g_DRV_motorRearRight,
 800966c:	2300      	movs	r3, #0
 800966e:	9303      	str	r3, [sp, #12]
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	9302      	str	r3, [sp, #8]
 8009674:	2302      	movs	r3, #2
 8009676:	9301      	str	r3, [sp, #4]
 8009678:	4b31      	ldr	r3, [pc, #196]	; (8009740 <DRV_init+0x1f0>)
 800967a:	9300      	str	r3, [sp, #0]
 800967c:	2301      	movs	r3, #1
 800967e:	4a30      	ldr	r2, [pc, #192]	; (8009740 <DRV_init+0x1f0>)
 8009680:	492a      	ldr	r1, [pc, #168]	; (800972c <DRV_init+0x1dc>)
 8009682:	4832      	ldr	r0, [pc, #200]	; (800974c <DRV_init+0x1fc>)
 8009684:	f001 fd10 	bl	800b0a8 <MTR_init>
            MOTOR_REAR_RIGHT_OUT_2_Pin,
            p_pwmTimerHandle,
            TIM_CHANNEL_1);

  /* Setup encoders */
  ENC_init(&g_DRV_encoderFrontRight, CST_FRONT_RIGHT_MOTOR_NAME, true , p_frontRightEncoderTimerHandle);
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	2201      	movs	r2, #1
 800968c:	4921      	ldr	r1, [pc, #132]	; (8009714 <DRV_init+0x1c4>)
 800968e:	4830      	ldr	r0, [pc, #192]	; (8009750 <DRV_init+0x200>)
 8009690:	f001 fa6a 	bl	800ab68 <ENC_init>
  ENC_init(&g_DRV_encoderFrontLeft , CST_FRONT_LEFT_MOTOR_NAME , false, p_frontLeftEncoderTimerHandle );
 8009694:	69bb      	ldr	r3, [r7, #24]
 8009696:	2200      	movs	r2, #0
 8009698:	4920      	ldr	r1, [pc, #128]	; (800971c <DRV_init+0x1cc>)
 800969a:	482e      	ldr	r0, [pc, #184]	; (8009754 <DRV_init+0x204>)
 800969c:	f001 fa64 	bl	800ab68 <ENC_init>
  ENC_init(&g_DRV_encoderRearLeft  , CST_REAR_LEFT_MOTOR_NAME  , false, p_rearLeftEncoderTimerHandle  );
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	2200      	movs	r2, #0
 80096a4:	491f      	ldr	r1, [pc, #124]	; (8009724 <DRV_init+0x1d4>)
 80096a6:	482c      	ldr	r0, [pc, #176]	; (8009758 <DRV_init+0x208>)
 80096a8:	f001 fa5e 	bl	800ab68 <ENC_init>
  ENC_init(&g_DRV_encoderRearRight , CST_REAR_RIGHT_MOTOR_NAME , true , p_rearRightEncoderTimerHandle );
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	491e      	ldr	r1, [pc, #120]	; (800972c <DRV_init+0x1dc>)
 80096b2:	482a      	ldr	r0, [pc, #168]	; (800975c <DRV_init+0x20c>)
 80096b4:	f001 fa58 	bl	800ab68 <ENC_init>

  /* Setup speed buffers */
  CBU_init(&g_DRV_speedBufferFrontRight);
 80096b8:	4829      	ldr	r0, [pc, #164]	; (8009760 <DRV_init+0x210>)
 80096ba:	f7ff fe35 	bl	8009328 <CBU_init>
  CBU_init(&g_DRV_speedBufferFrontLeft );
 80096be:	4829      	ldr	r0, [pc, #164]	; (8009764 <DRV_init+0x214>)
 80096c0:	f7ff fe32 	bl	8009328 <CBU_init>
  CBU_init(&g_DRV_speedBufferRearLeft  );
 80096c4:	4828      	ldr	r0, [pc, #160]	; (8009768 <DRV_init+0x218>)
 80096c6:	f7ff fe2f 	bl	8009328 <CBU_init>
  CBU_init(&g_DRV_speedBufferRearRight );
 80096ca:	4828      	ldr	r0, [pc, #160]	; (800976c <DRV_init+0x21c>)
 80096cc:	f7ff fe2c 	bl	8009328 <CBU_init>

  /* Setup average speeds */
  g_DRV_averageSpeedFrontRight = 0;
 80096d0:	4b27      	ldr	r3, [pc, #156]	; (8009770 <DRV_init+0x220>)
 80096d2:	f04f 0200 	mov.w	r2, #0
 80096d6:	601a      	str	r2, [r3, #0]
  g_DRV_averageSpeedFrontLeft  = 0;
 80096d8:	4b26      	ldr	r3, [pc, #152]	; (8009774 <DRV_init+0x224>)
 80096da:	f04f 0200 	mov.w	r2, #0
 80096de:	601a      	str	r2, [r3, #0]
  g_DRV_averageSpeedRearLeft   = 0;
 80096e0:	4b25      	ldr	r3, [pc, #148]	; (8009778 <DRV_init+0x228>)
 80096e2:	f04f 0200 	mov.w	r2, #0
 80096e6:	601a      	str	r2, [r3, #0]
  g_DRV_averageSpeedRearRight  = 0;
 80096e8:	4b24      	ldr	r3, [pc, #144]	; (800977c <DRV_init+0x22c>)
 80096ea:	f04f 0200 	mov.w	r2, #0
 80096ee:	601a      	str	r2, [r3, #0]

  /* Activate motors or not by default (de-activating them is used for debug) */
  g_DRV_areMotorsOn = STP_DEFAULT_MOTORS_MODE;
 80096f0:	4b23      	ldr	r3, [pc, #140]	; (8009780 <DRV_init+0x230>)
 80096f2:	2200      	movs	r2, #0
 80096f4:	701a      	strb	r2, [r3, #0]

  /* Start with default drive mode (different in debug and in release) */
  g_DRV_mode = STP_DEFAULT_DRIVE_MODE;
 80096f6:	4b23      	ldr	r3, [pc, #140]	; (8009784 <DRV_init+0x234>)
 80096f8:	2200      	movs	r2, #0
 80096fa:	701a      	strb	r2, [r3, #0]

  DRV_logInfo(false);
 80096fc:	2000      	movs	r0, #0
 80096fe:	f000 fddd 	bl	800a2bc <DRV_logInfo>

  return;
 8009702:	bf00      	nop
}
 8009704:	3710      	adds	r7, #16
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	08010a88 	.word	0x08010a88
 8009710:	42200000 	.word	0x42200000
 8009714:	08010aa4 	.word	0x08010aa4
 8009718:	2000026c 	.word	0x2000026c
 800971c:	08010ab0 	.word	0x08010ab0
 8009720:	200002a0 	.word	0x200002a0
 8009724:	08010abc 	.word	0x08010abc
 8009728:	200002d4 	.word	0x200002d4
 800972c:	08010ac8 	.word	0x08010ac8
 8009730:	20000308 	.word	0x20000308
 8009734:	40011000 	.word	0x40011000
 8009738:	40011400 	.word	0x40011400
 800973c:	2000033c 	.word	0x2000033c
 8009740:	40010c00 	.word	0x40010c00
 8009744:	20000360 	.word	0x20000360
 8009748:	20000384 	.word	0x20000384
 800974c:	200003a8 	.word	0x200003a8
 8009750:	200003cc 	.word	0x200003cc
 8009754:	200003d8 	.word	0x200003d8
 8009758:	200003e4 	.word	0x200003e4
 800975c:	200003f0 	.word	0x200003f0
 8009760:	200003fc 	.word	0x200003fc
 8009764:	2000042c 	.word	0x2000042c
 8009768:	2000045c 	.word	0x2000045c
 800976c:	2000048c 	.word	0x2000048c
 8009770:	200004bc 	.word	0x200004bc
 8009774:	200004c0 	.word	0x200004c0
 8009778:	200004c4 	.word	0x200004c4
 800977c:	200004c8 	.word	0x200004c8
 8009780:	20000269 	.word	0x20000269
 8009784:	2000026a 	.word	0x2000026a

08009788 <DRV_updateEncoder>:

void DRV_updateEncoder(TIM_HandleTypeDef *p_encoderTimerHandle)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  int16_t l_count;

  l_count = __HAL_TIM_GET_COUNTER(p_encoderTimerHandle);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009796:	81fb      	strh	r3, [r7, #14]

  /* Check the handle of the triggering timer and update encoder accordingly */
  if (p_encoderTimerHandle == g_DRV_encoderRearLeft.timerHandle)
 8009798:	4b19      	ldr	r3, [pc, #100]	; (8009800 <DRV_updateEncoder+0x78>)
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	687a      	ldr	r2, [r7, #4]
 800979e:	429a      	cmp	r2, r3
 80097a0:	d106      	bne.n	80097b0 <DRV_updateEncoder+0x28>
  {
    ENC_update(&g_DRV_encoderRearLeft, l_count);
 80097a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80097a6:	4619      	mov	r1, r3
 80097a8:	4815      	ldr	r0, [pc, #84]	; (8009800 <DRV_updateEncoder+0x78>)
 80097aa:	f001 fa0e 	bl	800abca <ENC_update>
  else
  {
    ; /* Nothing to do */
  }

  return;
 80097ae:	e023      	b.n	80097f8 <DRV_updateEncoder+0x70>
  else if (p_encoderTimerHandle == g_DRV_encoderRearRight.timerHandle)
 80097b0:	4b14      	ldr	r3, [pc, #80]	; (8009804 <DRV_updateEncoder+0x7c>)
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d106      	bne.n	80097c8 <DRV_updateEncoder+0x40>
    ENC_update(&g_DRV_encoderRearRight, l_count);
 80097ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80097be:	4619      	mov	r1, r3
 80097c0:	4810      	ldr	r0, [pc, #64]	; (8009804 <DRV_updateEncoder+0x7c>)
 80097c2:	f001 fa02 	bl	800abca <ENC_update>
  return;
 80097c6:	e017      	b.n	80097f8 <DRV_updateEncoder+0x70>
  else if (p_encoderTimerHandle == g_DRV_encoderFrontRight.timerHandle)
 80097c8:	4b0f      	ldr	r3, [pc, #60]	; (8009808 <DRV_updateEncoder+0x80>)
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d106      	bne.n	80097e0 <DRV_updateEncoder+0x58>
    ENC_update(&g_DRV_encoderFrontRight, l_count);
 80097d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80097d6:	4619      	mov	r1, r3
 80097d8:	480b      	ldr	r0, [pc, #44]	; (8009808 <DRV_updateEncoder+0x80>)
 80097da:	f001 f9f6 	bl	800abca <ENC_update>
  return;
 80097de:	e00b      	b.n	80097f8 <DRV_updateEncoder+0x70>
  else if (p_encoderTimerHandle == g_DRV_encoderFrontLeft.timerHandle)
 80097e0:	4b0a      	ldr	r3, [pc, #40]	; (800980c <DRV_updateEncoder+0x84>)
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d106      	bne.n	80097f8 <DRV_updateEncoder+0x70>
    ENC_update(&g_DRV_encoderFrontLeft, l_count);
 80097ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80097ee:	4619      	mov	r1, r3
 80097f0:	4806      	ldr	r0, [pc, #24]	; (800980c <DRV_updateEncoder+0x84>)
 80097f2:	f001 f9ea 	bl	800abca <ENC_update>
  return;
 80097f6:	bf00      	nop
 80097f8:	bf00      	nop
}
 80097fa:	3710      	adds	r7, #16
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}
 8009800:	200003e4 	.word	0x200003e4
 8009804:	200003f0 	.word	0x200003f0
 8009808:	200003cc 	.word	0x200003cc
 800980c:	200003d8 	.word	0x200003d8

08009810 <DRV_updateFromBluetooth>:

void DRV_updateFromBluetooth(T_BLU_Data *p_bluetoothData)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b084      	sub	sp, #16
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  uint32_t l_speed;

  /* Check possible requested mode change */
  switch (p_bluetoothData->button)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	7c1b      	ldrb	r3, [r3, #16]
 800981c:	3b01      	subs	r3, #1
 800981e:	2b0f      	cmp	r3, #15
 8009820:	d861      	bhi.n	80098e6 <DRV_updateFromBluetooth+0xd6>
 8009822:	a201      	add	r2, pc, #4	; (adr r2, 8009828 <DRV_updateFromBluetooth+0x18>)
 8009824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009828:	080098b1 	.word	0x080098b1
 800982c:	080098e7 	.word	0x080098e7
 8009830:	080098e7 	.word	0x080098e7
 8009834:	080098c9 	.word	0x080098c9
 8009838:	080098e7 	.word	0x080098e7
 800983c:	080098e7 	.word	0x080098e7
 8009840:	080098e7 	.word	0x080098e7
 8009844:	080098e7 	.word	0x080098e7
 8009848:	080098e7 	.word	0x080098e7
 800984c:	080098e7 	.word	0x080098e7
 8009850:	080098e7 	.word	0x080098e7
 8009854:	080098e7 	.word	0x080098e7
 8009858:	080098e7 	.word	0x080098e7
 800985c:	08009899 	.word	0x08009899
 8009860:	08009881 	.word	0x08009881
 8009864:	08009869 	.word	0x08009869
  {
    case BLU_BUTTON_PINK_SQUARE:
      if (g_DRV_mode != DRV_MODE_MANUAL_FIXED_SPEED)
 8009868:	4b82      	ldr	r3, [pc, #520]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d03c      	beq.n	80098ea <DRV_updateFromBluetooth+0xda>
      {
        LOG_info("Drive mode now DRV_MODE_MANUAL_FIXED_SPEED");
 8009870:	4981      	ldr	r1, [pc, #516]	; (8009a78 <DRV_updateFromBluetooth+0x268>)
 8009872:	2001      	movs	r0, #1
 8009874:	f001 faf6 	bl	800ae64 <LOG_log>
        g_DRV_mode = DRV_MODE_MANUAL_FIXED_SPEED;
 8009878:	4b7e      	ldr	r3, [pc, #504]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 800987a:	2200      	movs	r2, #0
 800987c:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 800987e:	e034      	b.n	80098ea <DRV_updateFromBluetooth+0xda>

    case BLU_BUTTON_BLUE_CROSS:
      if (g_DRV_mode != DRV_MODE_MANUAL_VARIABLE_SPEED)
 8009880:	4b7c      	ldr	r3, [pc, #496]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 8009882:	781b      	ldrb	r3, [r3, #0]
 8009884:	2b01      	cmp	r3, #1
 8009886:	d032      	beq.n	80098ee <DRV_updateFromBluetooth+0xde>
      {
        LOG_info("Drive mode now DRV_MODE_MANUAL_VARIABLE_SPEED");
 8009888:	497c      	ldr	r1, [pc, #496]	; (8009a7c <DRV_updateFromBluetooth+0x26c>)
 800988a:	2001      	movs	r0, #1
 800988c:	f001 faea 	bl	800ae64 <LOG_log>
        g_DRV_mode = DRV_MODE_MANUAL_VARIABLE_SPEED;
 8009890:	4b78      	ldr	r3, [pc, #480]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 8009892:	2201      	movs	r2, #1
 8009894:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8009896:	e02a      	b.n	80098ee <DRV_updateFromBluetooth+0xde>

    case BLU_BUTTON_RED_CIRCLE:
      if (g_DRV_mode != DRV_MODE_MASTER_BOARD_CONTROL)
 8009898:	4b76      	ldr	r3, [pc, #472]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	2b02      	cmp	r3, #2
 800989e:	d028      	beq.n	80098f2 <DRV_updateFromBluetooth+0xe2>
      {
        LOG_info("Drive mode now DRV_MODE_MASTER_BOARD_CONTROL");
 80098a0:	4977      	ldr	r1, [pc, #476]	; (8009a80 <DRV_updateFromBluetooth+0x270>)
 80098a2:	2001      	movs	r0, #1
 80098a4:	f001 fade 	bl	800ae64 <LOG_log>
        g_DRV_mode = DRV_MODE_MASTER_BOARD_CONTROL;
 80098a8:	4b72      	ldr	r3, [pc, #456]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 80098aa:	2202      	movs	r2, #2
 80098ac:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 80098ae:	e020      	b.n	80098f2 <DRV_updateFromBluetooth+0xe2>

    case BLU_BUTTON_SELECT:
      if (g_DRV_areMotorsOn == true)
 80098b0:	4b74      	ldr	r3, [pc, #464]	; (8009a84 <DRV_updateFromBluetooth+0x274>)
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d01e      	beq.n	80098f6 <DRV_updateFromBluetooth+0xe6>
      {
        LOG_info("Drive turning motor OFF");
 80098b8:	4973      	ldr	r1, [pc, #460]	; (8009a88 <DRV_updateFromBluetooth+0x278>)
 80098ba:	2001      	movs	r0, #1
 80098bc:	f001 fad2 	bl	800ae64 <LOG_log>
        g_DRV_areMotorsOn = false;
 80098c0:	4b70      	ldr	r3, [pc, #448]	; (8009a84 <DRV_updateFromBluetooth+0x274>)
 80098c2:	2200      	movs	r2, #0
 80098c4:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 80098c6:	e016      	b.n	80098f6 <DRV_updateFromBluetooth+0xe6>

    case BLU_BUTTON_START:
      if (g_DRV_areMotorsOn == false)
 80098c8:	4b6e      	ldr	r3, [pc, #440]	; (8009a84 <DRV_updateFromBluetooth+0x274>)
 80098ca:	781b      	ldrb	r3, [r3, #0]
 80098cc:	f083 0301 	eor.w	r3, r3, #1
 80098d0:	b2db      	uxtb	r3, r3
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d011      	beq.n	80098fa <DRV_updateFromBluetooth+0xea>
      {
        LOG_info("Drive turning motors ON");
 80098d6:	496d      	ldr	r1, [pc, #436]	; (8009a8c <DRV_updateFromBluetooth+0x27c>)
 80098d8:	2001      	movs	r0, #1
 80098da:	f001 fac3 	bl	800ae64 <LOG_log>
        g_DRV_areMotorsOn = true;
 80098de:	4b69      	ldr	r3, [pc, #420]	; (8009a84 <DRV_updateFromBluetooth+0x274>)
 80098e0:	2201      	movs	r2, #1
 80098e2:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 80098e4:	e009      	b.n	80098fa <DRV_updateFromBluetooth+0xea>

    case BLU_BUTTON_NONE:
    default:
      ; /* Nothing to do */
      break;
 80098e6:	bf00      	nop
 80098e8:	e008      	b.n	80098fc <DRV_updateFromBluetooth+0xec>
      break;
 80098ea:	bf00      	nop
 80098ec:	e006      	b.n	80098fc <DRV_updateFromBluetooth+0xec>
      break;
 80098ee:	bf00      	nop
 80098f0:	e004      	b.n	80098fc <DRV_updateFromBluetooth+0xec>
      break;
 80098f2:	bf00      	nop
 80098f4:	e002      	b.n	80098fc <DRV_updateFromBluetooth+0xec>
      break;
 80098f6:	bf00      	nop
 80098f8:	e000      	b.n	80098fc <DRV_updateFromBluetooth+0xec>
      break;
 80098fa:	bf00      	nop
  }

  /* Master board control mode is an automated mode, so that we will */
  /* ignore any direction/button press received via bluetooth.       */
  if (g_DRV_mode == DRV_MODE_MASTER_BOARD_CONTROL)
 80098fc:	4b5d      	ldr	r3, [pc, #372]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 80098fe:	781b      	ldrb	r3, [r3, #0]
 8009900:	2b02      	cmp	r3, #2
 8009902:	f000 80b3 	beq.w	8009a6c <DRV_updateFromBluetooth+0x25c>
    ; /* Nothing to do */
  }
  /* Manual mode, applying directions received by bluetooth */
  else
  {
    if (p_bluetoothData->leftY > STP_JOYSTICKS_THRESHOLD)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	2b0a      	cmp	r3, #10
 800990c:	dd0c      	ble.n	8009928 <DRV_updateFromBluetooth+0x118>
    {
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftY;
 800990e:	4b59      	ldr	r3, [pc, #356]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 8009910:	781b      	ldrb	r3, [r3, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d002      	beq.n	800991c <DRV_updateFromBluetooth+0x10c>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	e000      	b.n	800991e <DRV_updateFromBluetooth+0x10e>
 800991c:	2314      	movs	r3, #20
 800991e:	60fb      	str	r3, [r7, #12]

      DRV_moveForward(l_speed);
 8009920:	68f8      	ldr	r0, [r7, #12]
 8009922:	f000 ff05 	bl	800a730 <DRV_moveForward>
      /* Most of the time, we will get here */
      DRV_stop();
    }
  }

  return;
 8009926:	e0a1      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->rightY > STP_JOYSTICKS_THRESHOLD)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	68db      	ldr	r3, [r3, #12]
 800992c:	2b0a      	cmp	r3, #10
 800992e:	dd0c      	ble.n	800994a <DRV_updateFromBluetooth+0x13a>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightY;
 8009930:	4b50      	ldr	r3, [pc, #320]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 8009932:	781b      	ldrb	r3, [r3, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d002      	beq.n	800993e <DRV_updateFromBluetooth+0x12e>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	68db      	ldr	r3, [r3, #12]
 800993c:	e000      	b.n	8009940 <DRV_updateFromBluetooth+0x130>
 800993e:	2314      	movs	r3, #20
 8009940:	60fb      	str	r3, [r7, #12]
      DRV_moveForward(l_speed);
 8009942:	68f8      	ldr	r0, [r7, #12]
 8009944:	f000 fef4 	bl	800a730 <DRV_moveForward>
  return;
 8009948:	e090      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->leftY < -STP_JOYSTICKS_THRESHOLD)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	f113 0f0a 	cmn.w	r3, #10
 8009952:	da0d      	bge.n	8009970 <DRV_updateFromBluetooth+0x160>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftY;
 8009954:	4b47      	ldr	r3, [pc, #284]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d003      	beq.n	8009964 <DRV_updateFromBluetooth+0x154>
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	425b      	negs	r3, r3
 8009962:	e000      	b.n	8009966 <DRV_updateFromBluetooth+0x156>
 8009964:	2314      	movs	r3, #20
 8009966:	60fb      	str	r3, [r7, #12]
      DRV_moveBackward(l_speed);
 8009968:	68f8      	ldr	r0, [r7, #12]
 800996a:	f000 ff17 	bl	800a79c <DRV_moveBackward>
  return;
 800996e:	e07d      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->rightY < -STP_JOYSTICKS_THRESHOLD)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	f113 0f0a 	cmn.w	r3, #10
 8009978:	da0d      	bge.n	8009996 <DRV_updateFromBluetooth+0x186>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightY;
 800997a:	4b3e      	ldr	r3, [pc, #248]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 800997c:	781b      	ldrb	r3, [r3, #0]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d003      	beq.n	800998a <DRV_updateFromBluetooth+0x17a>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	68db      	ldr	r3, [r3, #12]
 8009986:	425b      	negs	r3, r3
 8009988:	e000      	b.n	800998c <DRV_updateFromBluetooth+0x17c>
 800998a:	2314      	movs	r3, #20
 800998c:	60fb      	str	r3, [r7, #12]
      DRV_moveBackward(l_speed);
 800998e:	68f8      	ldr	r0, [r7, #12]
 8009990:	f000 ff04 	bl	800a79c <DRV_moveBackward>
  return;
 8009994:	e06a      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->leftX < -STP_JOYSTICKS_THRESHOLD)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f113 0f0a 	cmn.w	r3, #10
 800999e:	da0d      	bge.n	80099bc <DRV_updateFromBluetooth+0x1ac>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftX;
 80099a0:	4b34      	ldr	r3, [pc, #208]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 80099a2:	781b      	ldrb	r3, [r3, #0]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d003      	beq.n	80099b0 <DRV_updateFromBluetooth+0x1a0>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	425b      	negs	r3, r3
 80099ae:	e000      	b.n	80099b2 <DRV_updateFromBluetooth+0x1a2>
 80099b0:	2314      	movs	r3, #20
 80099b2:	60fb      	str	r3, [r7, #12]
      DRV_turnLeft(l_speed);
 80099b4:	68f8      	ldr	r0, [r7, #12]
 80099b6:	f000 ffff 	bl	800a9b8 <DRV_turnLeft>
  return;
 80099ba:	e057      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->leftX > STP_JOYSTICKS_THRESHOLD)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	2b0a      	cmp	r3, #10
 80099c2:	dd0c      	ble.n	80099de <DRV_updateFromBluetooth+0x1ce>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftX;
 80099c4:	4b2b      	ldr	r3, [pc, #172]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d002      	beq.n	80099d2 <DRV_updateFromBluetooth+0x1c2>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	e000      	b.n	80099d4 <DRV_updateFromBluetooth+0x1c4>
 80099d2:	2314      	movs	r3, #20
 80099d4:	60fb      	str	r3, [r7, #12]
      DRV_turnRight(l_speed);
 80099d6:	68f8      	ldr	r0, [r7, #12]
 80099d8:	f001 f824 	bl	800aa24 <DRV_turnRight>
  return;
 80099dc:	e046      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->rightX < -STP_JOYSTICKS_THRESHOLD)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	689b      	ldr	r3, [r3, #8]
 80099e2:	f113 0f0a 	cmn.w	r3, #10
 80099e6:	da0d      	bge.n	8009a04 <DRV_updateFromBluetooth+0x1f4>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightX;
 80099e8:	4b22      	ldr	r3, [pc, #136]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 80099ea:	781b      	ldrb	r3, [r3, #0]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d003      	beq.n	80099f8 <DRV_updateFromBluetooth+0x1e8>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	425b      	negs	r3, r3
 80099f6:	e000      	b.n	80099fa <DRV_updateFromBluetooth+0x1ea>
 80099f8:	2314      	movs	r3, #20
 80099fa:	60fb      	str	r3, [r7, #12]
      DRV_translateLeft(l_speed);
 80099fc:	68f8      	ldr	r0, [r7, #12]
 80099fe:	f001 f847 	bl	800aa90 <DRV_translateLeft>
  return;
 8009a02:	e033      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->rightX > STP_JOYSTICKS_THRESHOLD)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	2b0a      	cmp	r3, #10
 8009a0a:	dd0c      	ble.n	8009a26 <DRV_updateFromBluetooth+0x216>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightX;
 8009a0c:	4b19      	ldr	r3, [pc, #100]	; (8009a74 <DRV_updateFromBluetooth+0x264>)
 8009a0e:	781b      	ldrb	r3, [r3, #0]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d002      	beq.n	8009a1a <DRV_updateFromBluetooth+0x20a>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	689b      	ldr	r3, [r3, #8]
 8009a18:	e000      	b.n	8009a1c <DRV_updateFromBluetooth+0x20c>
 8009a1a:	2314      	movs	r3, #20
 8009a1c:	60fb      	str	r3, [r7, #12]
      DRV_translateRight(l_speed);
 8009a1e:	68f8      	ldr	r0, [r7, #12]
 8009a20:	f001 f86c 	bl	800aafc <DRV_translateRight>
  return;
 8009a24:	e022      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->button == BLU_BUTTON_L1)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	7c1b      	ldrb	r3, [r3, #16]
 8009a2a:	2b0b      	cmp	r3, #11
 8009a2c:	d103      	bne.n	8009a36 <DRV_updateFromBluetooth+0x226>
      DRV_moveForwardLeft(STP_BUTTONS_FIXED_SPEED);
 8009a2e:	2028      	movs	r0, #40	; 0x28
 8009a30:	f000 ff20 	bl	800a874 <DRV_moveForwardLeft>
  return;
 8009a34:	e01a      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->button == BLU_BUTTON_L2)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	7c1b      	ldrb	r3, [r3, #16]
 8009a3a:	2b09      	cmp	r3, #9
 8009a3c:	d103      	bne.n	8009a46 <DRV_updateFromBluetooth+0x236>
      DRV_moveBackwardRight(STP_BUTTONS_FIXED_SPEED);
 8009a3e:	2028      	movs	r0, #40	; 0x28
 8009a40:	f000 ff4e 	bl	800a8e0 <DRV_moveBackwardRight>
  return;
 8009a44:	e012      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->button == BLU_BUTTON_R1)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	7c1b      	ldrb	r3, [r3, #16]
 8009a4a:	2b0c      	cmp	r3, #12
 8009a4c:	d103      	bne.n	8009a56 <DRV_updateFromBluetooth+0x246>
      DRV_moveForwardRight(STP_BUTTONS_FIXED_SPEED);
 8009a4e:	2028      	movs	r0, #40	; 0x28
 8009a50:	f000 feda 	bl	800a808 <DRV_moveForwardRight>
  return;
 8009a54:	e00a      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
    else if (p_bluetoothData->button == BLU_BUTTON_R2)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	7c1b      	ldrb	r3, [r3, #16]
 8009a5a:	2b0a      	cmp	r3, #10
 8009a5c:	d103      	bne.n	8009a66 <DRV_updateFromBluetooth+0x256>
      DRV_moveBackwardLeft(STP_BUTTONS_FIXED_SPEED);
 8009a5e:	2028      	movs	r0, #40	; 0x28
 8009a60:	f000 ff74 	bl	800a94c <DRV_moveBackwardLeft>
  return;
 8009a64:	e002      	b.n	8009a6c <DRV_updateFromBluetooth+0x25c>
      DRV_stop();
 8009a66:	f000 fe45 	bl	800a6f4 <DRV_stop>
  return;
 8009a6a:	bf00      	nop
 8009a6c:	bf00      	nop
}
 8009a6e:	3710      	adds	r7, #16
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	2000026a 	.word	0x2000026a
 8009a78:	08010ad4 	.word	0x08010ad4
 8009a7c:	08010b00 	.word	0x08010b00
 8009a80:	08010b30 	.word	0x08010b30
 8009a84:	20000269 	.word	0x20000269
 8009a88:	08010b60 	.word	0x08010b60
 8009a8c:	08010b78 	.word	0x08010b78

08009a90 <DRV_updateFromCommands>:

void DRV_updateFromCommands(T_SFO_Context *p_commandsFifo, uint32_t p_deltaTimeInMs, bool p_logInfo)
{
 8009a90:	b590      	push	{r4, r7, lr}
 8009a92:	b093      	sub	sp, #76	; 0x4c
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	71fb      	strb	r3, [r7, #7]
  T_SFO_data l_command;
  uint32_t   l_speed;
  float      l_value;

  /* Ignore master board data only whenever a manual mode is selected */
  if (g_DRV_mode != DRV_MODE_MASTER_BOARD_CONTROL)
 8009a9e:	4ba3      	ldr	r3, [pc, #652]	; (8009d2c <DRV_updateFromCommands+0x29c>)
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	2b02      	cmp	r3, #2
 8009aa4:	f040 8395 	bne.w	800a1d2 <DRV_updateFromCommands+0x742>
  }
  else
  {
    /* Deal with only one command per cycle. If a FIFO overflow occurs, */
    /* FIFO string will report an error, showing us a design issue...   */
    if (SFO_getCount(p_commandsFifo) != 0)
 8009aa8:	68f8      	ldr	r0, [r7, #12]
 8009aaa:	f001 fed5 	bl	800b858 <SFO_getCount>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	f000 82b4 	beq.w	800a01e <DRV_updateFromCommands+0x58e>
    {
      SFO_logInfo(p_commandsFifo);
 8009ab6:	68f8      	ldr	r0, [r7, #12]
 8009ab8:	f001 feda 	bl	800b870 <SFO_logInfo>
      SFO_pop    (p_commandsFifo         , &l_command);
 8009abc:	f107 0314 	add.w	r3, r7, #20
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	68f8      	ldr	r0, [r7, #12]
 8009ac4:	f001 fe88 	bl	800b7d8 <SFO_pop>
      LOG_info   ("Drive got command: %s",  l_command);
 8009ac8:	f107 0314 	add.w	r3, r7, #20
 8009acc:	461a      	mov	r2, r3
 8009ace:	4998      	ldr	r1, [pc, #608]	; (8009d30 <DRV_updateFromCommands+0x2a0>)
 8009ad0:	2001      	movs	r0, #1
 8009ad2:	f001 f9c7 	bl	800ae64 <LOG_log>

      /* Stop */
      if ((l_command[0] == 'S') && (l_command[1] == 'T'))
 8009ad6:	7d3b      	ldrb	r3, [r7, #20]
 8009ad8:	2b53      	cmp	r3, #83	; 0x53
 8009ada:	d119      	bne.n	8009b10 <DRV_updateFromCommands+0x80>
 8009adc:	7d7b      	ldrb	r3, [r7, #21]
 8009ade:	2b54      	cmp	r3, #84	; 0x54
 8009ae0:	d116      	bne.n	8009b10 <DRV_updateFromCommands+0x80>
      {
        DRV_setDirectionsStop();
 8009ae2:	f000 fd03 	bl	800a4ec <DRV_setDirectionsStop>

        PID_setTargetValue(&g_DRV_pidFrontRight, 0);
 8009ae6:	f04f 0100 	mov.w	r1, #0
 8009aea:	4892      	ldr	r0, [pc, #584]	; (8009d34 <DRV_updateFromCommands+0x2a4>)
 8009aec:	f001 fc78 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft , 0);
 8009af0:	f04f 0100 	mov.w	r1, #0
 8009af4:	4890      	ldr	r0, [pc, #576]	; (8009d38 <DRV_updateFromCommands+0x2a8>)
 8009af6:	f001 fc73 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight , 0);
 8009afa:	f04f 0100 	mov.w	r1, #0
 8009afe:	488f      	ldr	r0, [pc, #572]	; (8009d3c <DRV_updateFromCommands+0x2ac>)
 8009b00:	f001 fc6e 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  , 0);
 8009b04:	f04f 0100 	mov.w	r1, #0
 8009b08:	488d      	ldr	r0, [pc, #564]	; (8009d40 <DRV_updateFromCommands+0x2b0>)
 8009b0a:	f001 fc69 	bl	800b3e0 <PID_setTargetValue>
 8009b0e:	e286      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      /* Forward Straight */
      else if ((l_command[0] == 'F') && (l_command[1] == 'S'))
 8009b10:	7d3b      	ldrb	r3, [r7, #20]
 8009b12:	2b46      	cmp	r3, #70	; 0x46
 8009b14:	d132      	bne.n	8009b7c <DRV_updateFromCommands+0xec>
 8009b16:	7d7b      	ldrb	r3, [r7, #21]
 8009b18:	2b53      	cmp	r3, #83	; 0x53
 8009b1a:	d12f      	bne.n	8009b7c <DRV_updateFromCommands+0xec>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009b1c:	f107 0210 	add.w	r2, r7, #16
 8009b20:	f107 0314 	add.w	r3, r7, #20
 8009b24:	3302      	adds	r3, #2
 8009b26:	4611      	mov	r1, r2
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f000 fcb7 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsForward();
 8009b2e:	f000 fcf9 	bl	800a524 <DRV_setDirectionsForward>

        PID_setTargetValue(&g_DRV_pidFrontRight, l_speed);
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	4618      	mov	r0, r3
 8009b36:	f7f7 f939 	bl	8000dac <__aeabi_ui2f>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	487d      	ldr	r0, [pc, #500]	; (8009d34 <DRV_updateFromCommands+0x2a4>)
 8009b40:	f001 fc4e 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft , l_speed);
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7f7 f930 	bl	8000dac <__aeabi_ui2f>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	4619      	mov	r1, r3
 8009b50:	4879      	ldr	r0, [pc, #484]	; (8009d38 <DRV_updateFromCommands+0x2a8>)
 8009b52:	f001 fc45 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight , l_speed);
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f7f7 f927 	bl	8000dac <__aeabi_ui2f>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	4619      	mov	r1, r3
 8009b62:	4876      	ldr	r0, [pc, #472]	; (8009d3c <DRV_updateFromCommands+0x2ac>)
 8009b64:	f001 fc3c 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  , l_speed);
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f7f7 f91e 	bl	8000dac <__aeabi_ui2f>
 8009b70:	4603      	mov	r3, r0
 8009b72:	4619      	mov	r1, r3
 8009b74:	4872      	ldr	r0, [pc, #456]	; (8009d40 <DRV_updateFromCommands+0x2b0>)
 8009b76:	f001 fc33 	bl	800b3e0 <PID_setTargetValue>
 8009b7a:	e250      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      /* Move Backward */
      else if ((l_command[0] == 'B') && (l_command[1] == 'S'))
 8009b7c:	7d3b      	ldrb	r3, [r7, #20]
 8009b7e:	2b42      	cmp	r3, #66	; 0x42
 8009b80:	d132      	bne.n	8009be8 <DRV_updateFromCommands+0x158>
 8009b82:	7d7b      	ldrb	r3, [r7, #21]
 8009b84:	2b53      	cmp	r3, #83	; 0x53
 8009b86:	d12f      	bne.n	8009be8 <DRV_updateFromCommands+0x158>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009b88:	f107 0210 	add.w	r2, r7, #16
 8009b8c:	f107 0314 	add.w	r3, r7, #20
 8009b90:	3302      	adds	r3, #2
 8009b92:	4611      	mov	r1, r2
 8009b94:	4618      	mov	r0, r3
 8009b96:	f000 fc81 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsBackward();
 8009b9a:	f000 fcdf 	bl	800a55c <DRV_setDirectionsBackward>

        PID_setTargetValue(&g_DRV_pidFrontRight, l_speed);
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f7f7 f903 	bl	8000dac <__aeabi_ui2f>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	4619      	mov	r1, r3
 8009baa:	4862      	ldr	r0, [pc, #392]	; (8009d34 <DRV_updateFromCommands+0x2a4>)
 8009bac:	f001 fc18 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft , l_speed);
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	f7f7 f8fa 	bl	8000dac <__aeabi_ui2f>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	4619      	mov	r1, r3
 8009bbc:	485e      	ldr	r0, [pc, #376]	; (8009d38 <DRV_updateFromCommands+0x2a8>)
 8009bbe:	f001 fc0f 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight , l_speed);
 8009bc2:	693b      	ldr	r3, [r7, #16]
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f7f7 f8f1 	bl	8000dac <__aeabi_ui2f>
 8009bca:	4603      	mov	r3, r0
 8009bcc:	4619      	mov	r1, r3
 8009bce:	485b      	ldr	r0, [pc, #364]	; (8009d3c <DRV_updateFromCommands+0x2ac>)
 8009bd0:	f001 fc06 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  , l_speed);
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7f7 f8e8 	bl	8000dac <__aeabi_ui2f>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	4619      	mov	r1, r3
 8009be0:	4857      	ldr	r0, [pc, #348]	; (8009d40 <DRV_updateFromCommands+0x2b0>)
 8009be2:	f001 fbfd 	bl	800b3e0 <PID_setTargetValue>
 8009be6:	e21a      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      /* TuRn (i.e. Rotate) Left */
      else if ((l_command[0] == 'R') && (l_command[1] == 'L'))
 8009be8:	7d3b      	ldrb	r3, [r7, #20]
 8009bea:	2b52      	cmp	r3, #82	; 0x52
 8009bec:	d132      	bne.n	8009c54 <DRV_updateFromCommands+0x1c4>
 8009bee:	7d7b      	ldrb	r3, [r7, #21]
 8009bf0:	2b4c      	cmp	r3, #76	; 0x4c
 8009bf2:	d12f      	bne.n	8009c54 <DRV_updateFromCommands+0x1c4>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009bf4:	f107 0210 	add.w	r2, r7, #16
 8009bf8:	f107 0314 	add.w	r3, r7, #20
 8009bfc:	3302      	adds	r3, #2
 8009bfe:	4611      	mov	r1, r2
 8009c00:	4618      	mov	r0, r3
 8009c02:	f000 fc4b 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsTurnLeft();
 8009c06:	f000 fd05 	bl	800a614 <DRV_setDirectionsTurnLeft>

        PID_setTargetValue(&g_DRV_pidFrontRight, l_speed);
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f7f7 f8cd 	bl	8000dac <__aeabi_ui2f>
 8009c12:	4603      	mov	r3, r0
 8009c14:	4619      	mov	r1, r3
 8009c16:	4847      	ldr	r0, [pc, #284]	; (8009d34 <DRV_updateFromCommands+0x2a4>)
 8009c18:	f001 fbe2 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft , l_speed);
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7f7 f8c4 	bl	8000dac <__aeabi_ui2f>
 8009c24:	4603      	mov	r3, r0
 8009c26:	4619      	mov	r1, r3
 8009c28:	4843      	ldr	r0, [pc, #268]	; (8009d38 <DRV_updateFromCommands+0x2a8>)
 8009c2a:	f001 fbd9 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight , l_speed);
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	4618      	mov	r0, r3
 8009c32:	f7f7 f8bb 	bl	8000dac <__aeabi_ui2f>
 8009c36:	4603      	mov	r3, r0
 8009c38:	4619      	mov	r1, r3
 8009c3a:	4840      	ldr	r0, [pc, #256]	; (8009d3c <DRV_updateFromCommands+0x2ac>)
 8009c3c:	f001 fbd0 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  , l_speed);
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	4618      	mov	r0, r3
 8009c44:	f7f7 f8b2 	bl	8000dac <__aeabi_ui2f>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	483c      	ldr	r0, [pc, #240]	; (8009d40 <DRV_updateFromCommands+0x2b0>)
 8009c4e:	f001 fbc7 	bl	800b3e0 <PID_setTargetValue>
 8009c52:	e1e4      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      /* TuRn (i.e. Rotate) Right */
      else if ((l_command[0] == 'R') && (l_command[1] == 'R'))
 8009c54:	7d3b      	ldrb	r3, [r7, #20]
 8009c56:	2b52      	cmp	r3, #82	; 0x52
 8009c58:	d132      	bne.n	8009cc0 <DRV_updateFromCommands+0x230>
 8009c5a:	7d7b      	ldrb	r3, [r7, #21]
 8009c5c:	2b52      	cmp	r3, #82	; 0x52
 8009c5e:	d12f      	bne.n	8009cc0 <DRV_updateFromCommands+0x230>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009c60:	f107 0210 	add.w	r2, r7, #16
 8009c64:	f107 0314 	add.w	r3, r7, #20
 8009c68:	3302      	adds	r3, #2
 8009c6a:	4611      	mov	r1, r2
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f000 fc15 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsTurnRight();
 8009c72:	f000 fceb 	bl	800a64c <DRV_setDirectionsTurnRight>

        PID_setTargetValue(&g_DRV_pidFrontRight, l_speed);
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7f7 f897 	bl	8000dac <__aeabi_ui2f>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	4619      	mov	r1, r3
 8009c82:	482c      	ldr	r0, [pc, #176]	; (8009d34 <DRV_updateFromCommands+0x2a4>)
 8009c84:	f001 fbac 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft , l_speed);
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f7f7 f88e 	bl	8000dac <__aeabi_ui2f>
 8009c90:	4603      	mov	r3, r0
 8009c92:	4619      	mov	r1, r3
 8009c94:	4828      	ldr	r0, [pc, #160]	; (8009d38 <DRV_updateFromCommands+0x2a8>)
 8009c96:	f001 fba3 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight , l_speed);
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f7f7 f885 	bl	8000dac <__aeabi_ui2f>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	4825      	ldr	r0, [pc, #148]	; (8009d3c <DRV_updateFromCommands+0x2ac>)
 8009ca8:	f001 fb9a 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  , l_speed);
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f7f7 f87c 	bl	8000dac <__aeabi_ui2f>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	4821      	ldr	r0, [pc, #132]	; (8009d40 <DRV_updateFromCommands+0x2b0>)
 8009cba:	f001 fb91 	bl	800b3e0 <PID_setTargetValue>
 8009cbe:	e1ae      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      /* Translate Left */
      else if ((l_command[0] == 'T') && (l_command[1] == 'L'))
 8009cc0:	7d3b      	ldrb	r3, [r7, #20]
 8009cc2:	2b54      	cmp	r3, #84	; 0x54
 8009cc4:	d13e      	bne.n	8009d44 <DRV_updateFromCommands+0x2b4>
 8009cc6:	7d7b      	ldrb	r3, [r7, #21]
 8009cc8:	2b4c      	cmp	r3, #76	; 0x4c
 8009cca:	d13b      	bne.n	8009d44 <DRV_updateFromCommands+0x2b4>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009ccc:	f107 0210 	add.w	r2, r7, #16
 8009cd0:	f107 0314 	add.w	r3, r7, #20
 8009cd4:	3302      	adds	r3, #2
 8009cd6:	4611      	mov	r1, r2
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f000 fbdf 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsTranslateLeft();
 8009cde:	f000 fcd1 	bl	800a684 <DRV_setDirectionsTranslateLeft>

        PID_setTargetValue(&g_DRV_pidFrontRight, l_speed);
 8009ce2:	693b      	ldr	r3, [r7, #16]
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f7f7 f861 	bl	8000dac <__aeabi_ui2f>
 8009cea:	4603      	mov	r3, r0
 8009cec:	4619      	mov	r1, r3
 8009cee:	4811      	ldr	r0, [pc, #68]	; (8009d34 <DRV_updateFromCommands+0x2a4>)
 8009cf0:	f001 fb76 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft , l_speed);
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f7f7 f858 	bl	8000dac <__aeabi_ui2f>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	4619      	mov	r1, r3
 8009d00:	480d      	ldr	r0, [pc, #52]	; (8009d38 <DRV_updateFromCommands+0x2a8>)
 8009d02:	f001 fb6d 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight , l_speed);
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f7f7 f84f 	bl	8000dac <__aeabi_ui2f>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	4619      	mov	r1, r3
 8009d12:	480a      	ldr	r0, [pc, #40]	; (8009d3c <DRV_updateFromCommands+0x2ac>)
 8009d14:	f001 fb64 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  , l_speed);
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f7f7 f846 	bl	8000dac <__aeabi_ui2f>
 8009d20:	4603      	mov	r3, r0
 8009d22:	4619      	mov	r1, r3
 8009d24:	4806      	ldr	r0, [pc, #24]	; (8009d40 <DRV_updateFromCommands+0x2b0>)
 8009d26:	f001 fb5b 	bl	800b3e0 <PID_setTargetValue>
 8009d2a:	e178      	b.n	800a01e <DRV_updateFromCommands+0x58e>
 8009d2c:	2000026a 	.word	0x2000026a
 8009d30:	08010b90 	.word	0x08010b90
 8009d34:	2000026c 	.word	0x2000026c
 8009d38:	200002a0 	.word	0x200002a0
 8009d3c:	20000308 	.word	0x20000308
 8009d40:	200002d4 	.word	0x200002d4
      }
      /* Translate Right */
      else if ((l_command[0] == 'T') && (l_command[1] == 'R'))
 8009d44:	7d3b      	ldrb	r3, [r7, #20]
 8009d46:	2b54      	cmp	r3, #84	; 0x54
 8009d48:	d132      	bne.n	8009db0 <DRV_updateFromCommands+0x320>
 8009d4a:	7d7b      	ldrb	r3, [r7, #21]
 8009d4c:	2b52      	cmp	r3, #82	; 0x52
 8009d4e:	d12f      	bne.n	8009db0 <DRV_updateFromCommands+0x320>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009d50:	f107 0210 	add.w	r2, r7, #16
 8009d54:	f107 0314 	add.w	r3, r7, #20
 8009d58:	3302      	adds	r3, #2
 8009d5a:	4611      	mov	r1, r2
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f000 fb9d 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsTranslateRight();
 8009d62:	f000 fcab 	bl	800a6bc <DRV_setDirectionsTranslateRight>

        PID_setTargetValue(&g_DRV_pidFrontRight, l_speed);
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	4618      	mov	r0, r3
 8009d6a:	f7f7 f81f 	bl	8000dac <__aeabi_ui2f>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	4619      	mov	r1, r3
 8009d72:	48a3      	ldr	r0, [pc, #652]	; (800a000 <DRV_updateFromCommands+0x570>)
 8009d74:	f001 fb34 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft , l_speed);
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7f7 f816 	bl	8000dac <__aeabi_ui2f>
 8009d80:	4603      	mov	r3, r0
 8009d82:	4619      	mov	r1, r3
 8009d84:	489f      	ldr	r0, [pc, #636]	; (800a004 <DRV_updateFromCommands+0x574>)
 8009d86:	f001 fb2b 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight , l_speed);
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f7f7 f80d 	bl	8000dac <__aeabi_ui2f>
 8009d92:	4603      	mov	r3, r0
 8009d94:	4619      	mov	r1, r3
 8009d96:	489c      	ldr	r0, [pc, #624]	; (800a008 <DRV_updateFromCommands+0x578>)
 8009d98:	f001 fb22 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  , l_speed);
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f7f7 f804 	bl	8000dac <__aeabi_ui2f>
 8009da4:	4603      	mov	r3, r0
 8009da6:	4619      	mov	r1, r3
 8009da8:	4898      	ldr	r0, [pc, #608]	; (800a00c <DRV_updateFromCommands+0x57c>)
 8009daa:	f001 fb19 	bl	800b3e0 <PID_setTargetValue>
 8009dae:	e136      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      /* Forward Left */
      else if ((l_command[0] == 'F') && (l_command[1] == 'L'))
 8009db0:	7d3b      	ldrb	r3, [r7, #20]
 8009db2:	2b46      	cmp	r3, #70	; 0x46
 8009db4:	d12a      	bne.n	8009e0c <DRV_updateFromCommands+0x37c>
 8009db6:	7d7b      	ldrb	r3, [r7, #21]
 8009db8:	2b4c      	cmp	r3, #76	; 0x4c
 8009dba:	d127      	bne.n	8009e0c <DRV_updateFromCommands+0x37c>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009dbc:	f107 0210 	add.w	r2, r7, #16
 8009dc0:	f107 0314 	add.w	r3, r7, #20
 8009dc4:	3302      	adds	r3, #2
 8009dc6:	4611      	mov	r1, r2
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f000 fb67 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsForwardLeft();
 8009dce:	f000 fbf1 	bl	800a5b4 <DRV_setDirectionsForwardLeft>

        PID_setTargetValue(&g_DRV_pidFrontRight, l_speed);
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f7f6 ffe9 	bl	8000dac <__aeabi_ui2f>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	4619      	mov	r1, r3
 8009dde:	4888      	ldr	r0, [pc, #544]	; (800a000 <DRV_updateFromCommands+0x570>)
 8009de0:	f001 fafe 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft ,       0);
 8009de4:	f04f 0100 	mov.w	r1, #0
 8009de8:	4886      	ldr	r0, [pc, #536]	; (800a004 <DRV_updateFromCommands+0x574>)
 8009dea:	f001 faf9 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight ,       0);
 8009dee:	f04f 0100 	mov.w	r1, #0
 8009df2:	4885      	ldr	r0, [pc, #532]	; (800a008 <DRV_updateFromCommands+0x578>)
 8009df4:	f001 faf4 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  , l_speed);
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f7f6 ffd6 	bl	8000dac <__aeabi_ui2f>
 8009e00:	4603      	mov	r3, r0
 8009e02:	4619      	mov	r1, r3
 8009e04:	4881      	ldr	r0, [pc, #516]	; (800a00c <DRV_updateFromCommands+0x57c>)
 8009e06:	f001 faeb 	bl	800b3e0 <PID_setTargetValue>
 8009e0a:	e108      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      /* Forward Right */
      else if ((l_command[0] == 'F') && (l_command[1] == 'R'))
 8009e0c:	7d3b      	ldrb	r3, [r7, #20]
 8009e0e:	2b46      	cmp	r3, #70	; 0x46
 8009e10:	d12a      	bne.n	8009e68 <DRV_updateFromCommands+0x3d8>
 8009e12:	7d7b      	ldrb	r3, [r7, #21]
 8009e14:	2b52      	cmp	r3, #82	; 0x52
 8009e16:	d127      	bne.n	8009e68 <DRV_updateFromCommands+0x3d8>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009e18:	f107 0210 	add.w	r2, r7, #16
 8009e1c:	f107 0314 	add.w	r3, r7, #20
 8009e20:	3302      	adds	r3, #2
 8009e22:	4611      	mov	r1, r2
 8009e24:	4618      	mov	r0, r3
 8009e26:	f000 fb39 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsForwardRight();
 8009e2a:	f000 fbb3 	bl	800a594 <DRV_setDirectionsForwardRight>

        PID_setTargetValue(&g_DRV_pidFrontRight,       0);
 8009e2e:	f04f 0100 	mov.w	r1, #0
 8009e32:	4873      	ldr	r0, [pc, #460]	; (800a000 <DRV_updateFromCommands+0x570>)
 8009e34:	f001 fad4 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft , l_speed);
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f7f6 ffb6 	bl	8000dac <__aeabi_ui2f>
 8009e40:	4603      	mov	r3, r0
 8009e42:	4619      	mov	r1, r3
 8009e44:	486f      	ldr	r0, [pc, #444]	; (800a004 <DRV_updateFromCommands+0x574>)
 8009e46:	f001 facb 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight , l_speed);
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f7f6 ffad 	bl	8000dac <__aeabi_ui2f>
 8009e52:	4603      	mov	r3, r0
 8009e54:	4619      	mov	r1, r3
 8009e56:	486c      	ldr	r0, [pc, #432]	; (800a008 <DRV_updateFromCommands+0x578>)
 8009e58:	f001 fac2 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  ,       0);
 8009e5c:	f04f 0100 	mov.w	r1, #0
 8009e60:	486a      	ldr	r0, [pc, #424]	; (800a00c <DRV_updateFromCommands+0x57c>)
 8009e62:	f001 fabd 	bl	800b3e0 <PID_setTargetValue>
 8009e66:	e0da      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      /* Backward Left */
      else if ((l_command[0] == 'B') && (l_command[1] == 'L'))
 8009e68:	7d3b      	ldrb	r3, [r7, #20]
 8009e6a:	2b42      	cmp	r3, #66	; 0x42
 8009e6c:	d12a      	bne.n	8009ec4 <DRV_updateFromCommands+0x434>
 8009e6e:	7d7b      	ldrb	r3, [r7, #21]
 8009e70:	2b4c      	cmp	r3, #76	; 0x4c
 8009e72:	d127      	bne.n	8009ec4 <DRV_updateFromCommands+0x434>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009e74:	f107 0210 	add.w	r2, r7, #16
 8009e78:	f107 0314 	add.w	r3, r7, #20
 8009e7c:	3302      	adds	r3, #2
 8009e7e:	4611      	mov	r1, r2
 8009e80:	4618      	mov	r0, r3
 8009e82:	f000 fb0b 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsBackwardLeft();
 8009e86:	f000 fbb5 	bl	800a5f4 <DRV_setDirectionsBackwardLeft>

        PID_setTargetValue(&g_DRV_pidFrontRight,       0);
 8009e8a:	f04f 0100 	mov.w	r1, #0
 8009e8e:	485c      	ldr	r0, [pc, #368]	; (800a000 <DRV_updateFromCommands+0x570>)
 8009e90:	f001 faa6 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft , l_speed);
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	4618      	mov	r0, r3
 8009e98:	f7f6 ff88 	bl	8000dac <__aeabi_ui2f>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	4619      	mov	r1, r3
 8009ea0:	4858      	ldr	r0, [pc, #352]	; (800a004 <DRV_updateFromCommands+0x574>)
 8009ea2:	f001 fa9d 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight , l_speed);
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f7f6 ff7f 	bl	8000dac <__aeabi_ui2f>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	4855      	ldr	r0, [pc, #340]	; (800a008 <DRV_updateFromCommands+0x578>)
 8009eb4:	f001 fa94 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  ,       0);
 8009eb8:	f04f 0100 	mov.w	r1, #0
 8009ebc:	4853      	ldr	r0, [pc, #332]	; (800a00c <DRV_updateFromCommands+0x57c>)
 8009ebe:	f001 fa8f 	bl	800b3e0 <PID_setTargetValue>
 8009ec2:	e0ac      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      /* Forward Right */
      else if ((l_command[0] == 'B') && (l_command[1] == 'R'))
 8009ec4:	7d3b      	ldrb	r3, [r7, #20]
 8009ec6:	2b42      	cmp	r3, #66	; 0x42
 8009ec8:	d12a      	bne.n	8009f20 <DRV_updateFromCommands+0x490>
 8009eca:	7d7b      	ldrb	r3, [r7, #21]
 8009ecc:	2b52      	cmp	r3, #82	; 0x52
 8009ece:	d127      	bne.n	8009f20 <DRV_updateFromCommands+0x490>
      {
        DVR_getSpeedFromCommand(&l_command[2], &l_speed);
 8009ed0:	f107 0210 	add.w	r2, r7, #16
 8009ed4:	f107 0314 	add.w	r3, r7, #20
 8009ed8:	3302      	adds	r3, #2
 8009eda:	4611      	mov	r1, r2
 8009edc:	4618      	mov	r0, r3
 8009ede:	f000 fadd 	bl	800a49c <DVR_getSpeedFromCommand>

        DRV_setDirectionsBackwardRight();
 8009ee2:	f000 fb77 	bl	800a5d4 <DRV_setDirectionsBackwardRight>

        PID_setTargetValue(&g_DRV_pidFrontRight, l_speed);
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f7f6 ff5f 	bl	8000dac <__aeabi_ui2f>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	4843      	ldr	r0, [pc, #268]	; (800a000 <DRV_updateFromCommands+0x570>)
 8009ef4:	f001 fa74 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidFrontLeft ,       0);
 8009ef8:	f04f 0100 	mov.w	r1, #0
 8009efc:	4841      	ldr	r0, [pc, #260]	; (800a004 <DRV_updateFromCommands+0x574>)
 8009efe:	f001 fa6f 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearRight ,       0);
 8009f02:	f04f 0100 	mov.w	r1, #0
 8009f06:	4840      	ldr	r0, [pc, #256]	; (800a008 <DRV_updateFromCommands+0x578>)
 8009f08:	f001 fa6a 	bl	800b3e0 <PID_setTargetValue>
        PID_setTargetValue(&g_DRV_pidRearLeft  , l_speed);
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f7f6 ff4c 	bl	8000dac <__aeabi_ui2f>
 8009f14:	4603      	mov	r3, r0
 8009f16:	4619      	mov	r1, r3
 8009f18:	483c      	ldr	r0, [pc, #240]	; (800a00c <DRV_updateFromCommands+0x57c>)
 8009f1a:	f001 fa61 	bl	800b3e0 <PID_setTargetValue>
 8009f1e:	e07e      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      else if ((l_command[0] == 'K') && (l_command[1] == 'P'))
 8009f20:	7d3b      	ldrb	r3, [r7, #20]
 8009f22:	2b4b      	cmp	r3, #75	; 0x4b
 8009f24:	d121      	bne.n	8009f6a <DRV_updateFromCommands+0x4da>
 8009f26:	7d7b      	ldrb	r3, [r7, #21]
 8009f28:	2b50      	cmp	r3, #80	; 0x50
 8009f2a:	d11e      	bne.n	8009f6a <DRV_updateFromCommands+0x4da>
      {
        l_value = atof(&l_command[2]);
 8009f2c:	f107 0314 	add.w	r3, r7, #20
 8009f30:	3302      	adds	r3, #2
 8009f32:	4618      	mov	r0, r3
 8009f34:	f001 fde2 	bl	800bafc <atof>
 8009f38:	4602      	mov	r2, r0
 8009f3a:	460b      	mov	r3, r1
 8009f3c:	4610      	mov	r0, r2
 8009f3e:	4619      	mov	r1, r3
 8009f40:	f7f6 fe2e 	bl	8000ba0 <__aeabi_d2f>
 8009f44:	4603      	mov	r3, r0
 8009f46:	647b      	str	r3, [r7, #68]	; 0x44

        PID_setKp(&g_DRV_pidFrontRight, l_value);
 8009f48:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f4a:	482d      	ldr	r0, [pc, #180]	; (800a000 <DRV_updateFromCommands+0x570>)
 8009f4c:	f001 fa21 	bl	800b392 <PID_setKp>
        PID_setKp(&g_DRV_pidFrontLeft , l_value);
 8009f50:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f52:	482c      	ldr	r0, [pc, #176]	; (800a004 <DRV_updateFromCommands+0x574>)
 8009f54:	f001 fa1d 	bl	800b392 <PID_setKp>
        PID_setKp(&g_DRV_pidRearRight , l_value);
 8009f58:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f5a:	482b      	ldr	r0, [pc, #172]	; (800a008 <DRV_updateFromCommands+0x578>)
 8009f5c:	f001 fa19 	bl	800b392 <PID_setKp>
        PID_setKp(&g_DRV_pidRearLeft  , l_value);
 8009f60:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f62:	482a      	ldr	r0, [pc, #168]	; (800a00c <DRV_updateFromCommands+0x57c>)
 8009f64:	f001 fa15 	bl	800b392 <PID_setKp>
 8009f68:	e059      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      else if ((l_command[0] == 'K') && (l_command[1] == 'I'))
 8009f6a:	7d3b      	ldrb	r3, [r7, #20]
 8009f6c:	2b4b      	cmp	r3, #75	; 0x4b
 8009f6e:	d121      	bne.n	8009fb4 <DRV_updateFromCommands+0x524>
 8009f70:	7d7b      	ldrb	r3, [r7, #21]
 8009f72:	2b49      	cmp	r3, #73	; 0x49
 8009f74:	d11e      	bne.n	8009fb4 <DRV_updateFromCommands+0x524>
      {
        l_value = atof(&l_command[2]);
 8009f76:	f107 0314 	add.w	r3, r7, #20
 8009f7a:	3302      	adds	r3, #2
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f001 fdbd 	bl	800bafc <atof>
 8009f82:	4602      	mov	r2, r0
 8009f84:	460b      	mov	r3, r1
 8009f86:	4610      	mov	r0, r2
 8009f88:	4619      	mov	r1, r3
 8009f8a:	f7f6 fe09 	bl	8000ba0 <__aeabi_d2f>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	647b      	str	r3, [r7, #68]	; 0x44

        PID_setKi(&g_DRV_pidFrontRight, l_value);
 8009f92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f94:	481a      	ldr	r0, [pc, #104]	; (800a000 <DRV_updateFromCommands+0x570>)
 8009f96:	f001 fa09 	bl	800b3ac <PID_setKi>
        PID_setKi(&g_DRV_pidFrontLeft , l_value);
 8009f9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f9c:	4819      	ldr	r0, [pc, #100]	; (800a004 <DRV_updateFromCommands+0x574>)
 8009f9e:	f001 fa05 	bl	800b3ac <PID_setKi>
        PID_setKi(&g_DRV_pidRearRight , l_value);
 8009fa2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009fa4:	4818      	ldr	r0, [pc, #96]	; (800a008 <DRV_updateFromCommands+0x578>)
 8009fa6:	f001 fa01 	bl	800b3ac <PID_setKi>
        PID_setKi(&g_DRV_pidRearLeft  , l_value);
 8009faa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009fac:	4817      	ldr	r0, [pc, #92]	; (800a00c <DRV_updateFromCommands+0x57c>)
 8009fae:	f001 f9fd 	bl	800b3ac <PID_setKi>
 8009fb2:	e034      	b.n	800a01e <DRV_updateFromCommands+0x58e>
      }
      else if ((l_command[0] == 'K') && (l_command[1] == 'D'))
 8009fb4:	7d3b      	ldrb	r3, [r7, #20]
 8009fb6:	2b4b      	cmp	r3, #75	; 0x4b
 8009fb8:	d12a      	bne.n	800a010 <DRV_updateFromCommands+0x580>
 8009fba:	7d7b      	ldrb	r3, [r7, #21]
 8009fbc:	2b44      	cmp	r3, #68	; 0x44
 8009fbe:	d127      	bne.n	800a010 <DRV_updateFromCommands+0x580>
      {
        l_value = atof(&l_command[2]);
 8009fc0:	f107 0314 	add.w	r3, r7, #20
 8009fc4:	3302      	adds	r3, #2
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f001 fd98 	bl	800bafc <atof>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	460b      	mov	r3, r1
 8009fd0:	4610      	mov	r0, r2
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	f7f6 fde4 	bl	8000ba0 <__aeabi_d2f>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	647b      	str	r3, [r7, #68]	; 0x44

        PID_setKd(&g_DRV_pidFrontRight, l_value);
 8009fdc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009fde:	4808      	ldr	r0, [pc, #32]	; (800a000 <DRV_updateFromCommands+0x570>)
 8009fe0:	f001 f9f1 	bl	800b3c6 <PID_setKd>
        PID_setKd(&g_DRV_pidFrontLeft , l_value);
 8009fe4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009fe6:	4807      	ldr	r0, [pc, #28]	; (800a004 <DRV_updateFromCommands+0x574>)
 8009fe8:	f001 f9ed 	bl	800b3c6 <PID_setKd>
        PID_setKd(&g_DRV_pidRearRight , l_value);
 8009fec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009fee:	4806      	ldr	r0, [pc, #24]	; (800a008 <DRV_updateFromCommands+0x578>)
 8009ff0:	f001 f9e9 	bl	800b3c6 <PID_setKd>
        PID_setKd(&g_DRV_pidRearLeft  , l_value);
 8009ff4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009ff6:	4805      	ldr	r0, [pc, #20]	; (800a00c <DRV_updateFromCommands+0x57c>)
 8009ff8:	f001 f9e5 	bl	800b3c6 <PID_setKd>
 8009ffc:	e00f      	b.n	800a01e <DRV_updateFromCommands+0x58e>
 8009ffe:	bf00      	nop
 800a000:	2000026c 	.word	0x2000026c
 800a004:	200002a0 	.word	0x200002a0
 800a008:	20000308 	.word	0x20000308
 800a00c:	200002d4 	.word	0x200002d4
      }
      else
      {
        LOG_error("Drive got unsupported command: '%s'", l_command);
 800a010:	f107 0314 	add.w	r3, r7, #20
 800a014:	461a      	mov	r2, r3
 800a016:	4971      	ldr	r1, [pc, #452]	; (800a1dc <DRV_updateFromCommands+0x74c>)
 800a018:	2003      	movs	r0, #3
 800a01a:	f000 ff23 	bl	800ae64 <LOG_log>
      }
    }

    /* Get measurements */
    l_measuredSpeedFrontRight = fabs((float)ENC_getCount(&g_DRV_encoderFrontRight) / (float)p_deltaTimeInMs * STP_DRIVE_PID_ENCODER_TO_SPEED_FACTOR);
 800a01e:	4870      	ldr	r0, [pc, #448]	; (800a1e0 <DRV_updateFromCommands+0x750>)
 800a020:	f000 fdef 	bl	800ac02 <ENC_getCount>
 800a024:	4603      	mov	r3, r0
 800a026:	4618      	mov	r0, r3
 800a028:	f7f6 fec4 	bl	8000db4 <__aeabi_i2f>
 800a02c:	4604      	mov	r4, r0
 800a02e:	68b8      	ldr	r0, [r7, #8]
 800a030:	f7f6 febc 	bl	8000dac <__aeabi_ui2f>
 800a034:	4603      	mov	r3, r0
 800a036:	4619      	mov	r1, r3
 800a038:	4620      	mov	r0, r4
 800a03a:	f7f6 ffc3 	bl	8000fc4 <__aeabi_fdiv>
 800a03e:	4603      	mov	r3, r0
 800a040:	4968      	ldr	r1, [pc, #416]	; (800a1e4 <DRV_updateFromCommands+0x754>)
 800a042:	4618      	mov	r0, r3
 800a044:	f7f6 ff0a 	bl	8000e5c <__aeabi_fmul>
 800a048:	4603      	mov	r3, r0
 800a04a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a04e:	643b      	str	r3, [r7, #64]	; 0x40
    l_measuredSpeedFrontLeft  = fabs((float)ENC_getCount(&g_DRV_encoderFrontLeft ) / (float)p_deltaTimeInMs * STP_DRIVE_PID_ENCODER_TO_SPEED_FACTOR);
 800a050:	4865      	ldr	r0, [pc, #404]	; (800a1e8 <DRV_updateFromCommands+0x758>)
 800a052:	f000 fdd6 	bl	800ac02 <ENC_getCount>
 800a056:	4603      	mov	r3, r0
 800a058:	4618      	mov	r0, r3
 800a05a:	f7f6 feab 	bl	8000db4 <__aeabi_i2f>
 800a05e:	4604      	mov	r4, r0
 800a060:	68b8      	ldr	r0, [r7, #8]
 800a062:	f7f6 fea3 	bl	8000dac <__aeabi_ui2f>
 800a066:	4603      	mov	r3, r0
 800a068:	4619      	mov	r1, r3
 800a06a:	4620      	mov	r0, r4
 800a06c:	f7f6 ffaa 	bl	8000fc4 <__aeabi_fdiv>
 800a070:	4603      	mov	r3, r0
 800a072:	495c      	ldr	r1, [pc, #368]	; (800a1e4 <DRV_updateFromCommands+0x754>)
 800a074:	4618      	mov	r0, r3
 800a076:	f7f6 fef1 	bl	8000e5c <__aeabi_fmul>
 800a07a:	4603      	mov	r3, r0
 800a07c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a080:	63fb      	str	r3, [r7, #60]	; 0x3c
    l_measuredSpeedRearRight  = fabs((float)ENC_getCount(&g_DRV_encoderRearRight ) / (float)p_deltaTimeInMs * STP_DRIVE_PID_ENCODER_TO_SPEED_FACTOR);
 800a082:	485a      	ldr	r0, [pc, #360]	; (800a1ec <DRV_updateFromCommands+0x75c>)
 800a084:	f000 fdbd 	bl	800ac02 <ENC_getCount>
 800a088:	4603      	mov	r3, r0
 800a08a:	4618      	mov	r0, r3
 800a08c:	f7f6 fe92 	bl	8000db4 <__aeabi_i2f>
 800a090:	4604      	mov	r4, r0
 800a092:	68b8      	ldr	r0, [r7, #8]
 800a094:	f7f6 fe8a 	bl	8000dac <__aeabi_ui2f>
 800a098:	4603      	mov	r3, r0
 800a09a:	4619      	mov	r1, r3
 800a09c:	4620      	mov	r0, r4
 800a09e:	f7f6 ff91 	bl	8000fc4 <__aeabi_fdiv>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	494f      	ldr	r1, [pc, #316]	; (800a1e4 <DRV_updateFromCommands+0x754>)
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f7f6 fed8 	bl	8000e5c <__aeabi_fmul>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a0b2:	63bb      	str	r3, [r7, #56]	; 0x38
    l_measuredSpeedRearLeft   = fabs((float)ENC_getCount(&g_DRV_encoderRearLeft  ) / (float)p_deltaTimeInMs * STP_DRIVE_PID_ENCODER_TO_SPEED_FACTOR);
 800a0b4:	484e      	ldr	r0, [pc, #312]	; (800a1f0 <DRV_updateFromCommands+0x760>)
 800a0b6:	f000 fda4 	bl	800ac02 <ENC_getCount>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	4618      	mov	r0, r3
 800a0be:	f7f6 fe79 	bl	8000db4 <__aeabi_i2f>
 800a0c2:	4604      	mov	r4, r0
 800a0c4:	68b8      	ldr	r0, [r7, #8]
 800a0c6:	f7f6 fe71 	bl	8000dac <__aeabi_ui2f>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	f7f6 ff78 	bl	8000fc4 <__aeabi_fdiv>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	4943      	ldr	r1, [pc, #268]	; (800a1e4 <DRV_updateFromCommands+0x754>)
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f7f6 febf 	bl	8000e5c <__aeabi_fmul>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a0e4:	637b      	str	r3, [r7, #52]	; 0x34

    CBU_push(&g_DRV_speedBufferFrontRight, l_measuredSpeedFrontRight);
 800a0e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a0e8:	4842      	ldr	r0, [pc, #264]	; (800a1f4 <DRV_updateFromCommands+0x764>)
 800a0ea:	f7ff f941 	bl	8009370 <CBU_push>
    CBU_push(&g_DRV_speedBufferFrontLeft , l_measuredSpeedFrontLeft );
 800a0ee:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a0f0:	4841      	ldr	r0, [pc, #260]	; (800a1f8 <DRV_updateFromCommands+0x768>)
 800a0f2:	f7ff f93d 	bl	8009370 <CBU_push>
    CBU_push(&g_DRV_speedBufferRearRight , l_measuredSpeedRearRight );
 800a0f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a0f8:	4840      	ldr	r0, [pc, #256]	; (800a1fc <DRV_updateFromCommands+0x76c>)
 800a0fa:	f7ff f939 	bl	8009370 <CBU_push>
    CBU_push(&g_DRV_speedBufferRearLeft  , l_measuredSpeedRearLeft  );
 800a0fe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a100:	483f      	ldr	r0, [pc, #252]	; (800a200 <DRV_updateFromCommands+0x770>)
 800a102:	f7ff f935 	bl	8009370 <CBU_push>

    g_DRV_averageSpeedFrontRight = CBU_getAverage(&g_DRV_speedBufferFrontRight);
 800a106:	483b      	ldr	r0, [pc, #236]	; (800a1f4 <DRV_updateFromCommands+0x764>)
 800a108:	f7ff f959 	bl	80093be <CBU_getAverage>
 800a10c:	4603      	mov	r3, r0
 800a10e:	4a3d      	ldr	r2, [pc, #244]	; (800a204 <DRV_updateFromCommands+0x774>)
 800a110:	6013      	str	r3, [r2, #0]
    g_DRV_averageSpeedFrontLeft  = CBU_getAverage(&g_DRV_speedBufferFrontLeft );
 800a112:	4839      	ldr	r0, [pc, #228]	; (800a1f8 <DRV_updateFromCommands+0x768>)
 800a114:	f7ff f953 	bl	80093be <CBU_getAverage>
 800a118:	4603      	mov	r3, r0
 800a11a:	4a3b      	ldr	r2, [pc, #236]	; (800a208 <DRV_updateFromCommands+0x778>)
 800a11c:	6013      	str	r3, [r2, #0]
    g_DRV_averageSpeedRearRight  = CBU_getAverage(&g_DRV_speedBufferRearRight );
 800a11e:	4837      	ldr	r0, [pc, #220]	; (800a1fc <DRV_updateFromCommands+0x76c>)
 800a120:	f7ff f94d 	bl	80093be <CBU_getAverage>
 800a124:	4603      	mov	r3, r0
 800a126:	4a39      	ldr	r2, [pc, #228]	; (800a20c <DRV_updateFromCommands+0x77c>)
 800a128:	6013      	str	r3, [r2, #0]
    g_DRV_averageSpeedRearLeft   = CBU_getAverage(&g_DRV_speedBufferRearLeft  );
 800a12a:	4835      	ldr	r0, [pc, #212]	; (800a200 <DRV_updateFromCommands+0x770>)
 800a12c:	f7ff f947 	bl	80093be <CBU_getAverage>
 800a130:	4603      	mov	r3, r0
 800a132:	4a37      	ldr	r2, [pc, #220]	; (800a210 <DRV_updateFromCommands+0x780>)
 800a134:	6013      	str	r3, [r2, #0]

    if (p_logInfo == true)
 800a136:	79fb      	ldrb	r3, [r7, #7]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d002      	beq.n	800a142 <DRV_updateFromCommands+0x6b2>
    {
      DRV_logInfo(true);
 800a13c:	2001      	movs	r0, #1
 800a13e:	f000 f8bd 	bl	800a2bc <DRV_logInfo>
    {
      ; /* Nothing to do */
    }

    /* Update PIDs */
    l_pidSpeedFrontRight = PID_update(&g_DRV_pidFrontRight, g_DRV_averageSpeedFrontRight, p_deltaTimeInMs);
 800a142:	4b30      	ldr	r3, [pc, #192]	; (800a204 <DRV_updateFromCommands+0x774>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	68ba      	ldr	r2, [r7, #8]
 800a148:	4619      	mov	r1, r3
 800a14a:	4832      	ldr	r0, [pc, #200]	; (800a214 <DRV_updateFromCommands+0x784>)
 800a14c:	f001 f955 	bl	800b3fa <PID_update>
 800a150:	6338      	str	r0, [r7, #48]	; 0x30
    l_pidSpeedFrontLeft  = PID_update(&g_DRV_pidFrontLeft , g_DRV_averageSpeedFrontLeft , p_deltaTimeInMs);
 800a152:	4b2d      	ldr	r3, [pc, #180]	; (800a208 <DRV_updateFromCommands+0x778>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	68ba      	ldr	r2, [r7, #8]
 800a158:	4619      	mov	r1, r3
 800a15a:	482f      	ldr	r0, [pc, #188]	; (800a218 <DRV_updateFromCommands+0x788>)
 800a15c:	f001 f94d 	bl	800b3fa <PID_update>
 800a160:	62f8      	str	r0, [r7, #44]	; 0x2c
    l_pidSpeedRearRight  = PID_update(&g_DRV_pidRearRight , g_DRV_averageSpeedRearRight , p_deltaTimeInMs);
 800a162:	4b2a      	ldr	r3, [pc, #168]	; (800a20c <DRV_updateFromCommands+0x77c>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	68ba      	ldr	r2, [r7, #8]
 800a168:	4619      	mov	r1, r3
 800a16a:	482c      	ldr	r0, [pc, #176]	; (800a21c <DRV_updateFromCommands+0x78c>)
 800a16c:	f001 f945 	bl	800b3fa <PID_update>
 800a170:	62b8      	str	r0, [r7, #40]	; 0x28
    l_pidSpeedRearLeft   = PID_update(&g_DRV_pidRearLeft  , g_DRV_averageSpeedRearLeft  , p_deltaTimeInMs);
 800a172:	4b27      	ldr	r3, [pc, #156]	; (800a210 <DRV_updateFromCommands+0x780>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	68ba      	ldr	r2, [r7, #8]
 800a178:	4619      	mov	r1, r3
 800a17a:	4829      	ldr	r0, [pc, #164]	; (800a220 <DRV_updateFromCommands+0x790>)
 800a17c:	f001 f93d 	bl	800b3fa <PID_update>
 800a180:	6278      	str	r0, [r7, #36]	; 0x24

    if (g_DRV_areMotorsOn == false)
 800a182:	4b28      	ldr	r3, [pc, #160]	; (800a224 <DRV_updateFromCommands+0x794>)
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	f083 0301 	eor.w	r3, r3, #1
 800a18a:	b2db      	uxtb	r3, r3
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d120      	bne.n	800a1d2 <DRV_updateFromCommands+0x742>
      ; /* Nothing to do */
    }
    else
    {
      /* Update motors */
      MTR_setSpeed(&g_DRV_motorFrontRight, l_pidSpeedFrontRight);
 800a190:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a192:	f7f6 ffd9 	bl	8001148 <__aeabi_f2uiz>
 800a196:	4603      	mov	r3, r0
 800a198:	4619      	mov	r1, r3
 800a19a:	4823      	ldr	r0, [pc, #140]	; (800a228 <DRV_updateFromCommands+0x798>)
 800a19c:	f001 f82c 	bl	800b1f8 <MTR_setSpeed>
      MTR_setSpeed(&g_DRV_motorFrontLeft , l_pidSpeedFrontLeft );
 800a1a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a1a2:	f7f6 ffd1 	bl	8001148 <__aeabi_f2uiz>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	4619      	mov	r1, r3
 800a1aa:	4820      	ldr	r0, [pc, #128]	; (800a22c <DRV_updateFromCommands+0x79c>)
 800a1ac:	f001 f824 	bl	800b1f8 <MTR_setSpeed>
      MTR_setSpeed(&g_DRV_motorRearRight , l_pidSpeedRearRight );
 800a1b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1b2:	f7f6 ffc9 	bl	8001148 <__aeabi_f2uiz>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	481d      	ldr	r0, [pc, #116]	; (800a230 <DRV_updateFromCommands+0x7a0>)
 800a1bc:	f001 f81c 	bl	800b1f8 <MTR_setSpeed>
      MTR_setSpeed(&g_DRV_motorRearLeft  , l_pidSpeedRearLeft  );
 800a1c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a1c2:	f7f6 ffc1 	bl	8001148 <__aeabi_f2uiz>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	481a      	ldr	r0, [pc, #104]	; (800a234 <DRV_updateFromCommands+0x7a4>)
 800a1cc:	f001 f814 	bl	800b1f8 <MTR_setSpeed>
    }
  }

  return;
 800a1d0:	bf00      	nop
 800a1d2:	bf00      	nop
}
 800a1d4:	374c      	adds	r7, #76	; 0x4c
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd90      	pop	{r4, r7, pc}
 800a1da:	bf00      	nop
 800a1dc:	08010ba8 	.word	0x08010ba8
 800a1e0:	200003cc 	.word	0x200003cc
 800a1e4:	47927c00 	.word	0x47927c00
 800a1e8:	200003d8 	.word	0x200003d8
 800a1ec:	200003f0 	.word	0x200003f0
 800a1f0:	200003e4 	.word	0x200003e4
 800a1f4:	200003fc 	.word	0x200003fc
 800a1f8:	2000042c 	.word	0x2000042c
 800a1fc:	2000048c 	.word	0x2000048c
 800a200:	2000045c 	.word	0x2000045c
 800a204:	200004bc 	.word	0x200004bc
 800a208:	200004c0 	.word	0x200004c0
 800a20c:	200004c8 	.word	0x200004c8
 800a210:	200004c4 	.word	0x200004c4
 800a214:	2000026c 	.word	0x2000026c
 800a218:	200002a0 	.word	0x200002a0
 800a21c:	20000308 	.word	0x20000308
 800a220:	200002d4 	.word	0x200002d4
 800a224:	20000269 	.word	0x20000269
 800a228:	2000033c 	.word	0x2000033c
 800a22c:	20000360 	.word	0x20000360
 800a230:	200003a8 	.word	0x200003a8
 800a234:	20000384 	.word	0x20000384

0800a238 <DRV_reportVelocity>:

void DRV_reportVelocity(void)
{
 800a238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a23a:	b08b      	sub	sp, #44	; 0x2c
 800a23c:	af04      	add	r7, sp, #16
  char l_buffer[CST_MASTER_VELOCITY_STRING_LENGTH];

  (void)snprintf(l_buffer,
 800a23e:	4b15      	ldr	r3, [pc, #84]	; (800a294 <DRV_reportVelocity+0x5c>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4618      	mov	r0, r3
 800a244:	f7f6 ff5a 	bl	80010fc <__aeabi_f2iz>
 800a248:	4606      	mov	r6, r0
 800a24a:	4b13      	ldr	r3, [pc, #76]	; (800a298 <DRV_reportVelocity+0x60>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4618      	mov	r0, r3
 800a250:	f7f6 ff54 	bl	80010fc <__aeabi_f2iz>
 800a254:	4604      	mov	r4, r0
 800a256:	4b11      	ldr	r3, [pc, #68]	; (800a29c <DRV_reportVelocity+0x64>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	4618      	mov	r0, r3
 800a25c:	f7f6 ff4e 	bl	80010fc <__aeabi_f2iz>
 800a260:	4605      	mov	r5, r0
 800a262:	4b0f      	ldr	r3, [pc, #60]	; (800a2a0 <DRV_reportVelocity+0x68>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	4618      	mov	r0, r3
 800a268:	f7f6 ff48 	bl	80010fc <__aeabi_f2iz>
 800a26c:	4603      	mov	r3, r0
 800a26e:	4638      	mov	r0, r7
 800a270:	9302      	str	r3, [sp, #8]
 800a272:	9501      	str	r5, [sp, #4]
 800a274:	9400      	str	r4, [sp, #0]
 800a276:	4633      	mov	r3, r6
 800a278:	4a0a      	ldr	r2, [pc, #40]	; (800a2a4 <DRV_reportVelocity+0x6c>)
 800a27a:	2115      	movs	r1, #21
 800a27c:	f002 f9b6 	bl	800c5ec <sniprintf>
                 (int)g_DRV_averageSpeedFrontRight,
                 (int)g_DRV_averageSpeedFrontLeft,
                 (int)g_DRV_averageSpeedRearRight,
                 (int)g_DRV_averageSpeedRearLeft);

  MAS_sendString(l_buffer, CST_MASTER_VELOCITY_STRING_LENGTH);
 800a280:	463b      	mov	r3, r7
 800a282:	2115      	movs	r1, #21
 800a284:	4618      	mov	r0, r3
 800a286:	f000 fefb 	bl	800b080 <MAS_sendString>

  return;
 800a28a:	bf00      	nop
}
 800a28c:	371c      	adds	r7, #28
 800a28e:	46bd      	mov	sp, r7
 800a290:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a292:	bf00      	nop
 800a294:	200004bc 	.word	0x200004bc
 800a298:	200004c0 	.word	0x200004c0
 800a29c:	200004c8 	.word	0x200004c8
 800a2a0:	200004c4 	.word	0x200004c4
 800a2a4:	08010bcc 	.word	0x08010bcc

0800a2a8 <DRV_getMode>:

T_DRV_MODE DRV_getMode(void)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	af00      	add	r7, sp, #0
  return g_DRV_mode;
 800a2ac:	4b02      	ldr	r3, [pc, #8]	; (800a2b8 <DRV_getMode+0x10>)
 800a2ae:	781b      	ldrb	r3, [r3, #0]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bc80      	pop	{r7}
 800a2b6:	4770      	bx	lr
 800a2b8:	2000026a 	.word	0x2000026a

0800a2bc <DRV_logInfo>:

void DRV_logInfo(bool p_compactLog)
{
 800a2bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2be:	b089      	sub	sp, #36	; 0x24
 800a2c0:	af02      	add	r7, sp, #8
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	71fb      	strb	r3, [r7, #7]
  T_MTR_DIRECTION l_direction;
  uint32_t        l_speed;
  uint32_t        l_count;

  if (g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED)
 800a2c6:	4b5b      	ldr	r3, [pc, #364]	; (800a434 <DRV_logInfo+0x178>)
 800a2c8:	781b      	ldrb	r3, [r3, #0]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d104      	bne.n	800a2d8 <DRV_logInfo+0x1c>
  {
    LOG_info("Drive mode  : MANUAL FIXED SPEED");
 800a2ce:	495a      	ldr	r1, [pc, #360]	; (800a438 <DRV_logInfo+0x17c>)
 800a2d0:	2001      	movs	r0, #1
 800a2d2:	f000 fdc7 	bl	800ae64 <LOG_log>
 800a2d6:	e018      	b.n	800a30a <DRV_logInfo+0x4e>
  }
  else if (g_DRV_mode == DRV_MODE_MANUAL_VARIABLE_SPEED)
 800a2d8:	4b56      	ldr	r3, [pc, #344]	; (800a434 <DRV_logInfo+0x178>)
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d104      	bne.n	800a2ea <DRV_logInfo+0x2e>
  {
    LOG_info("Drive mode  : MANUAL VARIABLE SPEED");
 800a2e0:	4956      	ldr	r1, [pc, #344]	; (800a43c <DRV_logInfo+0x180>)
 800a2e2:	2001      	movs	r0, #1
 800a2e4:	f000 fdbe 	bl	800ae64 <LOG_log>
 800a2e8:	e00f      	b.n	800a30a <DRV_logInfo+0x4e>
  }
  else if (g_DRV_mode == DRV_MODE_MASTER_BOARD_CONTROL)
 800a2ea:	4b52      	ldr	r3, [pc, #328]	; (800a434 <DRV_logInfo+0x178>)
 800a2ec:	781b      	ldrb	r3, [r3, #0]
 800a2ee:	2b02      	cmp	r3, #2
 800a2f0:	d104      	bne.n	800a2fc <DRV_logInfo+0x40>
  {
    LOG_info("Drive mode  : MASTER BOARD CONTROL");
 800a2f2:	4953      	ldr	r1, [pc, #332]	; (800a440 <DRV_logInfo+0x184>)
 800a2f4:	2001      	movs	r0, #1
 800a2f6:	f000 fdb5 	bl	800ae64 <LOG_log>
 800a2fa:	e006      	b.n	800a30a <DRV_logInfo+0x4e>
  }
  else
  {
    LOG_error("Unsupported drive mode: %u", g_DRV_mode);
 800a2fc:	4b4d      	ldr	r3, [pc, #308]	; (800a434 <DRV_logInfo+0x178>)
 800a2fe:	781b      	ldrb	r3, [r3, #0]
 800a300:	461a      	mov	r2, r3
 800a302:	4950      	ldr	r1, [pc, #320]	; (800a444 <DRV_logInfo+0x188>)
 800a304:	2003      	movs	r0, #3
 800a306:	f000 fdad 	bl	800ae64 <LOG_log>
  }

  if (g_DRV_areMotorsOn == true)
 800a30a:	4b4f      	ldr	r3, [pc, #316]	; (800a448 <DRV_logInfo+0x18c>)
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d004      	beq.n	800a31c <DRV_logInfo+0x60>
  {
    LOG_info("Drive motors: ON");
 800a312:	494e      	ldr	r1, [pc, #312]	; (800a44c <DRV_logInfo+0x190>)
 800a314:	2001      	movs	r0, #1
 800a316:	f000 fda5 	bl	800ae64 <LOG_log>
 800a31a:	e003      	b.n	800a324 <DRV_logInfo+0x68>
  }
  else
  {
    LOG_info("Drive motors: OFF");
 800a31c:	494c      	ldr	r1, [pc, #304]	; (800a450 <DRV_logInfo+0x194>)
 800a31e:	2001      	movs	r0, #1
 800a320:	f000 fda0 	bl	800ae64 <LOG_log>
  }

  LOG_info("Average speed FR / FL / RR / RL      : %2d / %2d / %2d / %2d",
 800a324:	4b4b      	ldr	r3, [pc, #300]	; (800a454 <DRV_logInfo+0x198>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4618      	mov	r0, r3
 800a32a:	f7f6 fee7 	bl	80010fc <__aeabi_f2iz>
 800a32e:	4605      	mov	r5, r0
 800a330:	4b49      	ldr	r3, [pc, #292]	; (800a458 <DRV_logInfo+0x19c>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4618      	mov	r0, r3
 800a336:	f7f6 fee1 	bl	80010fc <__aeabi_f2iz>
 800a33a:	4606      	mov	r6, r0
 800a33c:	4b47      	ldr	r3, [pc, #284]	; (800a45c <DRV_logInfo+0x1a0>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4618      	mov	r0, r3
 800a342:	f7f6 fedb 	bl	80010fc <__aeabi_f2iz>
 800a346:	4604      	mov	r4, r0
 800a348:	4b45      	ldr	r3, [pc, #276]	; (800a460 <DRV_logInfo+0x1a4>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	4618      	mov	r0, r3
 800a34e:	f7f6 fed5 	bl	80010fc <__aeabi_f2iz>
 800a352:	4603      	mov	r3, r0
 800a354:	9301      	str	r3, [sp, #4]
 800a356:	9400      	str	r4, [sp, #0]
 800a358:	4633      	mov	r3, r6
 800a35a:	462a      	mov	r2, r5
 800a35c:	4941      	ldr	r1, [pc, #260]	; (800a464 <DRV_logInfo+0x1a8>)
 800a35e:	2001      	movs	r0, #1
 800a360:	f000 fd80 	bl	800ae64 <LOG_log>
           (int)g_DRV_averageSpeedFrontRight,
           (int)g_DRV_averageSpeedFrontLeft,
           (int)g_DRV_averageSpeedRearRight,
           (int)g_DRV_averageSpeedRearLeft);

  l_direction = MTR_getDirection(&g_DRV_motorFrontLeft  );
 800a364:	4840      	ldr	r0, [pc, #256]	; (800a468 <DRV_logInfo+0x1ac>)
 800a366:	f000 ff3b 	bl	800b1e0 <MTR_getDirection>
 800a36a:	4603      	mov	r3, r0
 800a36c:	75fb      	strb	r3, [r7, #23]
  l_speed     = MTR_getSpeed    (&g_DRV_motorFrontLeft  );
 800a36e:	483e      	ldr	r0, [pc, #248]	; (800a468 <DRV_logInfo+0x1ac>)
 800a370:	f000 ff80 	bl	800b274 <MTR_getSpeed>
 800a374:	6138      	str	r0, [r7, #16]
  l_count     = ENC_getCount    (&g_DRV_encoderFrontLeft);
 800a376:	483d      	ldr	r0, [pc, #244]	; (800a46c <DRV_logInfo+0x1b0>)
 800a378:	f000 fc43 	bl	800ac02 <ENC_getCount>
 800a37c:	4603      	mov	r3, r0
 800a37e:	60fb      	str	r3, [r7, #12]

  LOG_info("%s direction / speed / count: %2u / %2u / %2u", CST_FRONT_LEFT_MOTOR_NAME, l_direction, l_speed, l_count);
 800a380:	7dfa      	ldrb	r2, [r7, #23]
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	9301      	str	r3, [sp, #4]
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	9300      	str	r3, [sp, #0]
 800a38a:	4613      	mov	r3, r2
 800a38c:	4a38      	ldr	r2, [pc, #224]	; (800a470 <DRV_logInfo+0x1b4>)
 800a38e:	4939      	ldr	r1, [pc, #228]	; (800a474 <DRV_logInfo+0x1b8>)
 800a390:	2001      	movs	r0, #1
 800a392:	f000 fd67 	bl	800ae64 <LOG_log>

  l_direction = MTR_getDirection(&g_DRV_motorFrontRight  );
 800a396:	4838      	ldr	r0, [pc, #224]	; (800a478 <DRV_logInfo+0x1bc>)
 800a398:	f000 ff22 	bl	800b1e0 <MTR_getDirection>
 800a39c:	4603      	mov	r3, r0
 800a39e:	75fb      	strb	r3, [r7, #23]
  l_speed     = MTR_getSpeed    (&g_DRV_motorFrontRight  );
 800a3a0:	4835      	ldr	r0, [pc, #212]	; (800a478 <DRV_logInfo+0x1bc>)
 800a3a2:	f000 ff67 	bl	800b274 <MTR_getSpeed>
 800a3a6:	6138      	str	r0, [r7, #16]
  l_count     = ENC_getCount    (&g_DRV_encoderFrontRight);
 800a3a8:	4834      	ldr	r0, [pc, #208]	; (800a47c <DRV_logInfo+0x1c0>)
 800a3aa:	f000 fc2a 	bl	800ac02 <ENC_getCount>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	60fb      	str	r3, [r7, #12]

  LOG_info("%s direction / speed / count: %2u / %2u / %2u", CST_FRONT_RIGHT_MOTOR_NAME, l_direction, l_speed, l_count);
 800a3b2:	7dfa      	ldrb	r2, [r7, #23]
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	9301      	str	r3, [sp, #4]
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	9300      	str	r3, [sp, #0]
 800a3bc:	4613      	mov	r3, r2
 800a3be:	4a30      	ldr	r2, [pc, #192]	; (800a480 <DRV_logInfo+0x1c4>)
 800a3c0:	492c      	ldr	r1, [pc, #176]	; (800a474 <DRV_logInfo+0x1b8>)
 800a3c2:	2001      	movs	r0, #1
 800a3c4:	f000 fd4e 	bl	800ae64 <LOG_log>

  l_direction = MTR_getDirection(&g_DRV_motorRearRight  );
 800a3c8:	482e      	ldr	r0, [pc, #184]	; (800a484 <DRV_logInfo+0x1c8>)
 800a3ca:	f000 ff09 	bl	800b1e0 <MTR_getDirection>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	75fb      	strb	r3, [r7, #23]
  l_speed     = MTR_getSpeed    (&g_DRV_motorRearRight  );
 800a3d2:	482c      	ldr	r0, [pc, #176]	; (800a484 <DRV_logInfo+0x1c8>)
 800a3d4:	f000 ff4e 	bl	800b274 <MTR_getSpeed>
 800a3d8:	6138      	str	r0, [r7, #16]
  l_count     = ENC_getCount    (&g_DRV_encoderRearRight);
 800a3da:	482b      	ldr	r0, [pc, #172]	; (800a488 <DRV_logInfo+0x1cc>)
 800a3dc:	f000 fc11 	bl	800ac02 <ENC_getCount>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	60fb      	str	r3, [r7, #12]

  LOG_info("%s direction / speed / count: %2u / %2u / %2u", CST_REAR_RIGHT_MOTOR_NAME, l_direction, l_speed, l_count);
 800a3e4:	7dfa      	ldrb	r2, [r7, #23]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	9301      	str	r3, [sp, #4]
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	9300      	str	r3, [sp, #0]
 800a3ee:	4613      	mov	r3, r2
 800a3f0:	4a26      	ldr	r2, [pc, #152]	; (800a48c <DRV_logInfo+0x1d0>)
 800a3f2:	4920      	ldr	r1, [pc, #128]	; (800a474 <DRV_logInfo+0x1b8>)
 800a3f4:	2001      	movs	r0, #1
 800a3f6:	f000 fd35 	bl	800ae64 <LOG_log>

  l_direction = MTR_getDirection(&g_DRV_motorRearLeft  );
 800a3fa:	4825      	ldr	r0, [pc, #148]	; (800a490 <DRV_logInfo+0x1d4>)
 800a3fc:	f000 fef0 	bl	800b1e0 <MTR_getDirection>
 800a400:	4603      	mov	r3, r0
 800a402:	75fb      	strb	r3, [r7, #23]
  l_speed     = MTR_getSpeed    (&g_DRV_motorRearLeft  );
 800a404:	4822      	ldr	r0, [pc, #136]	; (800a490 <DRV_logInfo+0x1d4>)
 800a406:	f000 ff35 	bl	800b274 <MTR_getSpeed>
 800a40a:	6138      	str	r0, [r7, #16]
  l_count     = ENC_getCount    (&g_DRV_encoderRearLeft);
 800a40c:	4821      	ldr	r0, [pc, #132]	; (800a494 <DRV_logInfo+0x1d8>)
 800a40e:	f000 fbf8 	bl	800ac02 <ENC_getCount>
 800a412:	4603      	mov	r3, r0
 800a414:	60fb      	str	r3, [r7, #12]

  LOG_info("%s direction / speed / count: %2u / %2u / %2u", CST_REAR_LEFT_MOTOR_NAME, l_direction, l_speed, l_count);
 800a416:	7dfa      	ldrb	r2, [r7, #23]
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	9301      	str	r3, [sp, #4]
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	9300      	str	r3, [sp, #0]
 800a420:	4613      	mov	r3, r2
 800a422:	4a1d      	ldr	r2, [pc, #116]	; (800a498 <DRV_logInfo+0x1dc>)
 800a424:	4913      	ldr	r1, [pc, #76]	; (800a474 <DRV_logInfo+0x1b8>)
 800a426:	2001      	movs	r0, #1
 800a428:	f000 fd1c 	bl	800ae64 <LOG_log>

  return;
 800a42c:	bf00      	nop
}
 800a42e:	371c      	adds	r7, #28
 800a430:	46bd      	mov	sp, r7
 800a432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a434:	2000026a 	.word	0x2000026a
 800a438:	08010be8 	.word	0x08010be8
 800a43c:	08010c0c 	.word	0x08010c0c
 800a440:	08010c30 	.word	0x08010c30
 800a444:	08010c54 	.word	0x08010c54
 800a448:	20000269 	.word	0x20000269
 800a44c:	08010c70 	.word	0x08010c70
 800a450:	08010c84 	.word	0x08010c84
 800a454:	200004bc 	.word	0x200004bc
 800a458:	200004c0 	.word	0x200004c0
 800a45c:	200004c8 	.word	0x200004c8
 800a460:	200004c4 	.word	0x200004c4
 800a464:	08010c98 	.word	0x08010c98
 800a468:	20000360 	.word	0x20000360
 800a46c:	200003d8 	.word	0x200003d8
 800a470:	08010ab0 	.word	0x08010ab0
 800a474:	08010cd8 	.word	0x08010cd8
 800a478:	2000033c 	.word	0x2000033c
 800a47c:	200003cc 	.word	0x200003cc
 800a480:	08010aa4 	.word	0x08010aa4
 800a484:	200003a8 	.word	0x200003a8
 800a488:	200003f0 	.word	0x200003f0
 800a48c:	08010ac8 	.word	0x08010ac8
 800a490:	20000384 	.word	0x20000384
 800a494:	200003e4 	.word	0x200003e4
 800a498:	08010abc 	.word	0x08010abc

0800a49c <DVR_getSpeedFromCommand>:

static void DVR_getSpeedFromCommand(char *p_string, uint32_t *p_speed)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b086      	sub	sp, #24
 800a4a0:	af02      	add	r7, sp, #8
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	6039      	str	r1, [r7, #0]
  uint32_t l_speed;

  l_speed = atoi(p_string);
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f001 fb2b 	bl	800bb02 <atoi>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	60fb      	str	r3, [r7, #12]

  /* Check that speed is in allowed range */
  if ((l_speed < STP_MASTER_MIN_SPEED) || (l_speed > STP_MASTER_MAX_SPEED))
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	2b64      	cmp	r3, #100	; 0x64
 800a4b4:	d905      	bls.n	800a4c2 <DVR_getSpeedFromCommand+0x26>
  {
    LOG_error("Drive got out of range speed: %u", l_speed);
 800a4b6:	68fa      	ldr	r2, [r7, #12]
 800a4b8:	490b      	ldr	r1, [pc, #44]	; (800a4e8 <DVR_getSpeedFromCommand+0x4c>)
 800a4ba:	2003      	movs	r0, #3
 800a4bc:	f000 fcd2 	bl	800ae64 <LOG_log>
                                     STP_DRIVE_MIN_SPEED,
                                     STP_DRIVE_MAX_SPEED,
                                     false);
  }

  return;
 800a4c0:	e00e      	b.n	800a4e0 <DVR_getSpeedFromCommand+0x44>
    *p_speed = UTI_normalizeIntValue(l_speed ,
 800a4c2:	68f8      	ldr	r0, [r7, #12]
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	9301      	str	r3, [sp, #4]
 800a4c8:	2328      	movs	r3, #40	; 0x28
 800a4ca:	9300      	str	r3, [sp, #0]
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	2264      	movs	r2, #100	; 0x64
 800a4d0:	2100      	movs	r1, #0
 800a4d2:	f001 fac4 	bl	800ba5e <UTI_normalizeIntValue>
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	461a      	mov	r2, r3
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	601a      	str	r2, [r3, #0]
  return;
 800a4de:	bf00      	nop
}
 800a4e0:	3710      	adds	r7, #16
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
 800a4e6:	bf00      	nop
 800a4e8:	08010d08 	.word	0x08010d08

0800a4ec <DRV_setDirectionsStop>:

static void DRV_setDirectionsStop(void)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_STOP);
 800a4f0:	2100      	movs	r1, #0
 800a4f2:	4808      	ldr	r0, [pc, #32]	; (800a514 <DRV_setDirectionsStop+0x28>)
 800a4f4:	f000 fe08 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_STOP);
 800a4f8:	2100      	movs	r1, #0
 800a4fa:	4807      	ldr	r0, [pc, #28]	; (800a518 <DRV_setDirectionsStop+0x2c>)
 800a4fc:	f000 fe04 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_STOP);
 800a500:	2100      	movs	r1, #0
 800a502:	4806      	ldr	r0, [pc, #24]	; (800a51c <DRV_setDirectionsStop+0x30>)
 800a504:	f000 fe00 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_STOP);
 800a508:	2100      	movs	r1, #0
 800a50a:	4805      	ldr	r0, [pc, #20]	; (800a520 <DRV_setDirectionsStop+0x34>)
 800a50c:	f000 fdfc 	bl	800b108 <MTR_setDirection>

  return;
 800a510:	bf00      	nop
}
 800a512:	bd80      	pop	{r7, pc}
 800a514:	2000033c 	.word	0x2000033c
 800a518:	20000360 	.word	0x20000360
 800a51c:	200003a8 	.word	0x200003a8
 800a520:	20000384 	.word	0x20000384

0800a524 <DRV_setDirectionsForward>:

static void DRV_setDirectionsForward(void)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_FORWARD);
 800a528:	2101      	movs	r1, #1
 800a52a:	4808      	ldr	r0, [pc, #32]	; (800a54c <DRV_setDirectionsForward+0x28>)
 800a52c:	f000 fdec 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_FORWARD);
 800a530:	2101      	movs	r1, #1
 800a532:	4807      	ldr	r0, [pc, #28]	; (800a550 <DRV_setDirectionsForward+0x2c>)
 800a534:	f000 fde8 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_FORWARD);
 800a538:	2101      	movs	r1, #1
 800a53a:	4806      	ldr	r0, [pc, #24]	; (800a554 <DRV_setDirectionsForward+0x30>)
 800a53c:	f000 fde4 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_FORWARD);
 800a540:	2101      	movs	r1, #1
 800a542:	4805      	ldr	r0, [pc, #20]	; (800a558 <DRV_setDirectionsForward+0x34>)
 800a544:	f000 fde0 	bl	800b108 <MTR_setDirection>

  return;
 800a548:	bf00      	nop
}
 800a54a:	bd80      	pop	{r7, pc}
 800a54c:	2000033c 	.word	0x2000033c
 800a550:	20000360 	.word	0x20000360
 800a554:	200003a8 	.word	0x200003a8
 800a558:	20000384 	.word	0x20000384

0800a55c <DRV_setDirectionsBackward>:

static void DRV_setDirectionsBackward(void)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_BACKWARD);
 800a560:	2102      	movs	r1, #2
 800a562:	4808      	ldr	r0, [pc, #32]	; (800a584 <DRV_setDirectionsBackward+0x28>)
 800a564:	f000 fdd0 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_BACKWARD);
 800a568:	2102      	movs	r1, #2
 800a56a:	4807      	ldr	r0, [pc, #28]	; (800a588 <DRV_setDirectionsBackward+0x2c>)
 800a56c:	f000 fdcc 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_BACKWARD);
 800a570:	2102      	movs	r1, #2
 800a572:	4806      	ldr	r0, [pc, #24]	; (800a58c <DRV_setDirectionsBackward+0x30>)
 800a574:	f000 fdc8 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_BACKWARD);
 800a578:	2102      	movs	r1, #2
 800a57a:	4805      	ldr	r0, [pc, #20]	; (800a590 <DRV_setDirectionsBackward+0x34>)
 800a57c:	f000 fdc4 	bl	800b108 <MTR_setDirection>

  return;
 800a580:	bf00      	nop
}
 800a582:	bd80      	pop	{r7, pc}
 800a584:	2000033c 	.word	0x2000033c
 800a588:	20000360 	.word	0x20000360
 800a58c:	200003a8 	.word	0x200003a8
 800a590:	20000384 	.word	0x20000384

0800a594 <DRV_setDirectionsForwardRight>:

static void DRV_setDirectionsForwardRight(void)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontLeft, MTR_DIRECTION_FORWARD);
 800a598:	2101      	movs	r1, #1
 800a59a:	4804      	ldr	r0, [pc, #16]	; (800a5ac <DRV_setDirectionsForwardRight+0x18>)
 800a59c:	f000 fdb4 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight, MTR_DIRECTION_FORWARD);
 800a5a0:	2101      	movs	r1, #1
 800a5a2:	4803      	ldr	r0, [pc, #12]	; (800a5b0 <DRV_setDirectionsForwardRight+0x1c>)
 800a5a4:	f000 fdb0 	bl	800b108 <MTR_setDirection>

  return;
 800a5a8:	bf00      	nop
}
 800a5aa:	bd80      	pop	{r7, pc}
 800a5ac:	20000360 	.word	0x20000360
 800a5b0:	200003a8 	.word	0x200003a8

0800a5b4 <DRV_setDirectionsForwardLeft>:

static void DRV_setDirectionsForwardLeft(void)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_FORWARD);
 800a5b8:	2101      	movs	r1, #1
 800a5ba:	4804      	ldr	r0, [pc, #16]	; (800a5cc <DRV_setDirectionsForwardLeft+0x18>)
 800a5bc:	f000 fda4 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_FORWARD);
 800a5c0:	2101      	movs	r1, #1
 800a5c2:	4803      	ldr	r0, [pc, #12]	; (800a5d0 <DRV_setDirectionsForwardLeft+0x1c>)
 800a5c4:	f000 fda0 	bl	800b108 <MTR_setDirection>

  return;
 800a5c8:	bf00      	nop
}
 800a5ca:	bd80      	pop	{r7, pc}
 800a5cc:	2000033c 	.word	0x2000033c
 800a5d0:	20000384 	.word	0x20000384

0800a5d4 <DRV_setDirectionsBackwardRight>:

static void DRV_setDirectionsBackwardRight(void)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_BACKWARD);
 800a5d8:	2102      	movs	r1, #2
 800a5da:	4804      	ldr	r0, [pc, #16]	; (800a5ec <DRV_setDirectionsBackwardRight+0x18>)
 800a5dc:	f000 fd94 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_BACKWARD);
 800a5e0:	2102      	movs	r1, #2
 800a5e2:	4803      	ldr	r0, [pc, #12]	; (800a5f0 <DRV_setDirectionsBackwardRight+0x1c>)
 800a5e4:	f000 fd90 	bl	800b108 <MTR_setDirection>

  return;
 800a5e8:	bf00      	nop
}
 800a5ea:	bd80      	pop	{r7, pc}
 800a5ec:	2000033c 	.word	0x2000033c
 800a5f0:	20000384 	.word	0x20000384

0800a5f4 <DRV_setDirectionsBackwardLeft>:

static void DRV_setDirectionsBackwardLeft(void)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontLeft, MTR_DIRECTION_BACKWARD);
 800a5f8:	2102      	movs	r1, #2
 800a5fa:	4804      	ldr	r0, [pc, #16]	; (800a60c <DRV_setDirectionsBackwardLeft+0x18>)
 800a5fc:	f000 fd84 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight, MTR_DIRECTION_BACKWARD);
 800a600:	2102      	movs	r1, #2
 800a602:	4803      	ldr	r0, [pc, #12]	; (800a610 <DRV_setDirectionsBackwardLeft+0x1c>)
 800a604:	f000 fd80 	bl	800b108 <MTR_setDirection>

  return;
 800a608:	bf00      	nop
}
 800a60a:	bd80      	pop	{r7, pc}
 800a60c:	20000360 	.word	0x20000360
 800a610:	200003a8 	.word	0x200003a8

0800a614 <DRV_setDirectionsTurnLeft>:

static void DRV_setDirectionsTurnLeft(void)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_FORWARD );
 800a618:	2101      	movs	r1, #1
 800a61a:	4808      	ldr	r0, [pc, #32]	; (800a63c <DRV_setDirectionsTurnLeft+0x28>)
 800a61c:	f000 fd74 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_BACKWARD);
 800a620:	2102      	movs	r1, #2
 800a622:	4807      	ldr	r0, [pc, #28]	; (800a640 <DRV_setDirectionsTurnLeft+0x2c>)
 800a624:	f000 fd70 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_FORWARD );
 800a628:	2101      	movs	r1, #1
 800a62a:	4806      	ldr	r0, [pc, #24]	; (800a644 <DRV_setDirectionsTurnLeft+0x30>)
 800a62c:	f000 fd6c 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_BACKWARD);
 800a630:	2102      	movs	r1, #2
 800a632:	4805      	ldr	r0, [pc, #20]	; (800a648 <DRV_setDirectionsTurnLeft+0x34>)
 800a634:	f000 fd68 	bl	800b108 <MTR_setDirection>

  return;
 800a638:	bf00      	nop
}
 800a63a:	bd80      	pop	{r7, pc}
 800a63c:	2000033c 	.word	0x2000033c
 800a640:	20000360 	.word	0x20000360
 800a644:	200003a8 	.word	0x200003a8
 800a648:	20000384 	.word	0x20000384

0800a64c <DRV_setDirectionsTurnRight>:

static void DRV_setDirectionsTurnRight(void)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_BACKWARD);
 800a650:	2102      	movs	r1, #2
 800a652:	4808      	ldr	r0, [pc, #32]	; (800a674 <DRV_setDirectionsTurnRight+0x28>)
 800a654:	f000 fd58 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_FORWARD );
 800a658:	2101      	movs	r1, #1
 800a65a:	4807      	ldr	r0, [pc, #28]	; (800a678 <DRV_setDirectionsTurnRight+0x2c>)
 800a65c:	f000 fd54 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_BACKWARD);
 800a660:	2102      	movs	r1, #2
 800a662:	4806      	ldr	r0, [pc, #24]	; (800a67c <DRV_setDirectionsTurnRight+0x30>)
 800a664:	f000 fd50 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_FORWARD );
 800a668:	2101      	movs	r1, #1
 800a66a:	4805      	ldr	r0, [pc, #20]	; (800a680 <DRV_setDirectionsTurnRight+0x34>)
 800a66c:	f000 fd4c 	bl	800b108 <MTR_setDirection>

  return;
 800a670:	bf00      	nop
}
 800a672:	bd80      	pop	{r7, pc}
 800a674:	2000033c 	.word	0x2000033c
 800a678:	20000360 	.word	0x20000360
 800a67c:	200003a8 	.word	0x200003a8
 800a680:	20000384 	.word	0x20000384

0800a684 <DRV_setDirectionsTranslateLeft>:

static void DRV_setDirectionsTranslateLeft(void)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_FORWARD );
 800a688:	2101      	movs	r1, #1
 800a68a:	4808      	ldr	r0, [pc, #32]	; (800a6ac <DRV_setDirectionsTranslateLeft+0x28>)
 800a68c:	f000 fd3c 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_BACKWARD);
 800a690:	2102      	movs	r1, #2
 800a692:	4807      	ldr	r0, [pc, #28]	; (800a6b0 <DRV_setDirectionsTranslateLeft+0x2c>)
 800a694:	f000 fd38 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_BACKWARD);
 800a698:	2102      	movs	r1, #2
 800a69a:	4806      	ldr	r0, [pc, #24]	; (800a6b4 <DRV_setDirectionsTranslateLeft+0x30>)
 800a69c:	f000 fd34 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_FORWARD );
 800a6a0:	2101      	movs	r1, #1
 800a6a2:	4805      	ldr	r0, [pc, #20]	; (800a6b8 <DRV_setDirectionsTranslateLeft+0x34>)
 800a6a4:	f000 fd30 	bl	800b108 <MTR_setDirection>

  return;
 800a6a8:	bf00      	nop
}
 800a6aa:	bd80      	pop	{r7, pc}
 800a6ac:	2000033c 	.word	0x2000033c
 800a6b0:	20000360 	.word	0x20000360
 800a6b4:	200003a8 	.word	0x200003a8
 800a6b8:	20000384 	.word	0x20000384

0800a6bc <DRV_setDirectionsTranslateRight>:

static void DRV_setDirectionsTranslateRight(void)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	af00      	add	r7, sp, #0
  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_BACKWARD);
 800a6c0:	2102      	movs	r1, #2
 800a6c2:	4808      	ldr	r0, [pc, #32]	; (800a6e4 <DRV_setDirectionsTranslateRight+0x28>)
 800a6c4:	f000 fd20 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_FORWARD );
 800a6c8:	2101      	movs	r1, #1
 800a6ca:	4807      	ldr	r0, [pc, #28]	; (800a6e8 <DRV_setDirectionsTranslateRight+0x2c>)
 800a6cc:	f000 fd1c 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_FORWARD );
 800a6d0:	2101      	movs	r1, #1
 800a6d2:	4806      	ldr	r0, [pc, #24]	; (800a6ec <DRV_setDirectionsTranslateRight+0x30>)
 800a6d4:	f000 fd18 	bl	800b108 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_BACKWARD);
 800a6d8:	2102      	movs	r1, #2
 800a6da:	4805      	ldr	r0, [pc, #20]	; (800a6f0 <DRV_setDirectionsTranslateRight+0x34>)
 800a6dc:	f000 fd14 	bl	800b108 <MTR_setDirection>

  return;
 800a6e0:	bf00      	nop
}
 800a6e2:	bd80      	pop	{r7, pc}
 800a6e4:	2000033c 	.word	0x2000033c
 800a6e8:	20000360 	.word	0x20000360
 800a6ec:	200003a8 	.word	0x200003a8
 800a6f0:	20000384 	.word	0x20000384

0800a6f4 <DRV_stop>:

static void DRV_stop(void)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	af00      	add	r7, sp, #0
  DRV_setDirectionsStop();
 800a6f8:	f7ff fef8 	bl	800a4ec <DRV_setDirectionsStop>

  MTR_setSpeed(&g_DRV_motorFrontRight, 0);
 800a6fc:	2100      	movs	r1, #0
 800a6fe:	4808      	ldr	r0, [pc, #32]	; (800a720 <DRV_stop+0x2c>)
 800a700:	f000 fd7a 	bl	800b1f8 <MTR_setSpeed>
  MTR_setSpeed(&g_DRV_motorFrontLeft , 0);
 800a704:	2100      	movs	r1, #0
 800a706:	4807      	ldr	r0, [pc, #28]	; (800a724 <DRV_stop+0x30>)
 800a708:	f000 fd76 	bl	800b1f8 <MTR_setSpeed>
  MTR_setSpeed(&g_DRV_motorRearRight , 0);
 800a70c:	2100      	movs	r1, #0
 800a70e:	4806      	ldr	r0, [pc, #24]	; (800a728 <DRV_stop+0x34>)
 800a710:	f000 fd72 	bl	800b1f8 <MTR_setSpeed>
  MTR_setSpeed(&g_DRV_motorRearLeft  , 0);
 800a714:	2100      	movs	r1, #0
 800a716:	4805      	ldr	r0, [pc, #20]	; (800a72c <DRV_stop+0x38>)
 800a718:	f000 fd6e 	bl	800b1f8 <MTR_setSpeed>

  return;
 800a71c:	bf00      	nop
}
 800a71e:	bd80      	pop	{r7, pc}
 800a720:	2000033c 	.word	0x2000033c
 800a724:	20000360 	.word	0x20000360
 800a728:	200003a8 	.word	0x200003a8
 800a72c:	20000384 	.word	0x20000384

0800a730 <DRV_moveForward>:

static void DRV_moveForward(uint32_t p_speed)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b084      	sub	sp, #16
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	60fb      	str	r3, [r7, #12]

  LOG_debug("Moving forward @%u", l_speed);
 800a73c:	68fa      	ldr	r2, [r7, #12]
 800a73e:	4911      	ldr	r1, [pc, #68]	; (800a784 <DRV_moveForward+0x54>)
 800a740:	2000      	movs	r0, #0
 800a742:	f000 fb8f 	bl	800ae64 <LOG_log>

  DRV_setDirectionsForward();
 800a746:	f7ff feed 	bl	800a524 <DRV_setDirectionsForward>

  if (g_DRV_areMotorsOn == false)
 800a74a:	4b0f      	ldr	r3, [pc, #60]	; (800a788 <DRV_moveForward+0x58>)
 800a74c:	781b      	ldrb	r3, [r3, #0]
 800a74e:	f083 0301 	eor.w	r3, r3, #1
 800a752:	b2db      	uxtb	r3, r3
 800a754:	2b00      	cmp	r3, #0
 800a756:	d110      	bne.n	800a77a <DRV_moveForward+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 800a758:	68f9      	ldr	r1, [r7, #12]
 800a75a:	480c      	ldr	r0, [pc, #48]	; (800a78c <DRV_moveForward+0x5c>)
 800a75c:	f000 fd4c 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 800a760:	68f9      	ldr	r1, [r7, #12]
 800a762:	480b      	ldr	r0, [pc, #44]	; (800a790 <DRV_moveForward+0x60>)
 800a764:	f000 fd48 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 800a768:	68f9      	ldr	r1, [r7, #12]
 800a76a:	480a      	ldr	r0, [pc, #40]	; (800a794 <DRV_moveForward+0x64>)
 800a76c:	f000 fd44 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 800a770:	68f9      	ldr	r1, [r7, #12]
 800a772:	4809      	ldr	r0, [pc, #36]	; (800a798 <DRV_moveForward+0x68>)
 800a774:	f000 fd40 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800a778:	bf00      	nop
 800a77a:	bf00      	nop
}
 800a77c:	3710      	adds	r7, #16
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}
 800a782:	bf00      	nop
 800a784:	08010d2c 	.word	0x08010d2c
 800a788:	20000269 	.word	0x20000269
 800a78c:	2000033c 	.word	0x2000033c
 800a790:	20000360 	.word	0x20000360
 800a794:	200003a8 	.word	0x200003a8
 800a798:	20000384 	.word	0x20000384

0800a79c <DRV_moveBackward>:

static void DRV_moveBackward(uint32_t p_speed)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	60fb      	str	r3, [r7, #12]

  LOG_debug("Moving backward @%u", l_speed);
 800a7a8:	68fa      	ldr	r2, [r7, #12]
 800a7aa:	4911      	ldr	r1, [pc, #68]	; (800a7f0 <DRV_moveBackward+0x54>)
 800a7ac:	2000      	movs	r0, #0
 800a7ae:	f000 fb59 	bl	800ae64 <LOG_log>

  DRV_setDirectionsBackward();
 800a7b2:	f7ff fed3 	bl	800a55c <DRV_setDirectionsBackward>

  if (g_DRV_areMotorsOn == false)
 800a7b6:	4b0f      	ldr	r3, [pc, #60]	; (800a7f4 <DRV_moveBackward+0x58>)
 800a7b8:	781b      	ldrb	r3, [r3, #0]
 800a7ba:	f083 0301 	eor.w	r3, r3, #1
 800a7be:	b2db      	uxtb	r3, r3
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d110      	bne.n	800a7e6 <DRV_moveBackward+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 800a7c4:	68f9      	ldr	r1, [r7, #12]
 800a7c6:	480c      	ldr	r0, [pc, #48]	; (800a7f8 <DRV_moveBackward+0x5c>)
 800a7c8:	f000 fd16 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 800a7cc:	68f9      	ldr	r1, [r7, #12]
 800a7ce:	480b      	ldr	r0, [pc, #44]	; (800a7fc <DRV_moveBackward+0x60>)
 800a7d0:	f000 fd12 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 800a7d4:	68f9      	ldr	r1, [r7, #12]
 800a7d6:	480a      	ldr	r0, [pc, #40]	; (800a800 <DRV_moveBackward+0x64>)
 800a7d8:	f000 fd0e 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 800a7dc:	68f9      	ldr	r1, [r7, #12]
 800a7de:	4809      	ldr	r0, [pc, #36]	; (800a804 <DRV_moveBackward+0x68>)
 800a7e0:	f000 fd0a 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800a7e4:	bf00      	nop
 800a7e6:	bf00      	nop
}
 800a7e8:	3710      	adds	r7, #16
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	08010d40 	.word	0x08010d40
 800a7f4:	20000269 	.word	0x20000269
 800a7f8:	2000033c 	.word	0x2000033c
 800a7fc:	20000360 	.word	0x20000360
 800a800:	200003a8 	.word	0x200003a8
 800a804:	20000384 	.word	0x20000384

0800a808 <DRV_moveForwardRight>:

static void DRV_moveForwardRight(uint32_t p_speed)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b084      	sub	sp, #16
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	60fb      	str	r3, [r7, #12]

  LOG_debug("Moving forward-right @%u", l_speed);
 800a814:	68fa      	ldr	r2, [r7, #12]
 800a816:	4911      	ldr	r1, [pc, #68]	; (800a85c <DRV_moveForwardRight+0x54>)
 800a818:	2000      	movs	r0, #0
 800a81a:	f000 fb23 	bl	800ae64 <LOG_log>

  DRV_setDirectionsForwardRight();
 800a81e:	f7ff feb9 	bl	800a594 <DRV_setDirectionsForwardRight>

  if (g_DRV_areMotorsOn == false)
 800a822:	4b0f      	ldr	r3, [pc, #60]	; (800a860 <DRV_moveForwardRight+0x58>)
 800a824:	781b      	ldrb	r3, [r3, #0]
 800a826:	f083 0301 	eor.w	r3, r3, #1
 800a82a:	b2db      	uxtb	r3, r3
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d110      	bne.n	800a852 <DRV_moveForwardRight+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight,       0);
 800a830:	2100      	movs	r1, #0
 800a832:	480c      	ldr	r0, [pc, #48]	; (800a864 <DRV_moveForwardRight+0x5c>)
 800a834:	f000 fce0 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 800a838:	68f9      	ldr	r1, [r7, #12]
 800a83a:	480b      	ldr	r0, [pc, #44]	; (800a868 <DRV_moveForwardRight+0x60>)
 800a83c:	f000 fcdc 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 800a840:	68f9      	ldr	r1, [r7, #12]
 800a842:	480a      	ldr	r0, [pc, #40]	; (800a86c <DRV_moveForwardRight+0x64>)
 800a844:	f000 fcd8 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  ,       0);
 800a848:	2100      	movs	r1, #0
 800a84a:	4809      	ldr	r0, [pc, #36]	; (800a870 <DRV_moveForwardRight+0x68>)
 800a84c:	f000 fcd4 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800a850:	bf00      	nop
 800a852:	bf00      	nop
}
 800a854:	3710      	adds	r7, #16
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}
 800a85a:	bf00      	nop
 800a85c:	08010d54 	.word	0x08010d54
 800a860:	20000269 	.word	0x20000269
 800a864:	2000033c 	.word	0x2000033c
 800a868:	20000360 	.word	0x20000360
 800a86c:	200003a8 	.word	0x200003a8
 800a870:	20000384 	.word	0x20000384

0800a874 <DRV_moveForwardLeft>:

static void DRV_moveForwardLeft(uint32_t p_speed)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b084      	sub	sp, #16
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	60fb      	str	r3, [r7, #12]

  LOG_debug("Moving forward-left @%u", l_speed);
 800a880:	68fa      	ldr	r2, [r7, #12]
 800a882:	4911      	ldr	r1, [pc, #68]	; (800a8c8 <DRV_moveForwardLeft+0x54>)
 800a884:	2000      	movs	r0, #0
 800a886:	f000 faed 	bl	800ae64 <LOG_log>

  DRV_setDirectionsForwardLeft();
 800a88a:	f7ff fe93 	bl	800a5b4 <DRV_setDirectionsForwardLeft>

  if (g_DRV_areMotorsOn == false)
 800a88e:	4b0f      	ldr	r3, [pc, #60]	; (800a8cc <DRV_moveForwardLeft+0x58>)
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	f083 0301 	eor.w	r3, r3, #1
 800a896:	b2db      	uxtb	r3, r3
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d110      	bne.n	800a8be <DRV_moveForwardLeft+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 800a89c:	68f9      	ldr	r1, [r7, #12]
 800a89e:	480c      	ldr	r0, [pc, #48]	; (800a8d0 <DRV_moveForwardLeft+0x5c>)
 800a8a0:	f000 fcaa 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft ,       0);
 800a8a4:	2100      	movs	r1, #0
 800a8a6:	480b      	ldr	r0, [pc, #44]	; (800a8d4 <DRV_moveForwardLeft+0x60>)
 800a8a8:	f000 fca6 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight ,       0);
 800a8ac:	2100      	movs	r1, #0
 800a8ae:	480a      	ldr	r0, [pc, #40]	; (800a8d8 <DRV_moveForwardLeft+0x64>)
 800a8b0:	f000 fca2 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 800a8b4:	68f9      	ldr	r1, [r7, #12]
 800a8b6:	4809      	ldr	r0, [pc, #36]	; (800a8dc <DRV_moveForwardLeft+0x68>)
 800a8b8:	f000 fc9e 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800a8bc:	bf00      	nop
 800a8be:	bf00      	nop
}
 800a8c0:	3710      	adds	r7, #16
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	08010d70 	.word	0x08010d70
 800a8cc:	20000269 	.word	0x20000269
 800a8d0:	2000033c 	.word	0x2000033c
 800a8d4:	20000360 	.word	0x20000360
 800a8d8:	200003a8 	.word	0x200003a8
 800a8dc:	20000384 	.word	0x20000384

0800a8e0 <DRV_moveBackwardRight>:

static void DRV_moveBackwardRight(uint32_t p_speed)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	60fb      	str	r3, [r7, #12]

  LOG_debug("Moving backward-right @%u", l_speed);
 800a8ec:	68fa      	ldr	r2, [r7, #12]
 800a8ee:	4911      	ldr	r1, [pc, #68]	; (800a934 <DRV_moveBackwardRight+0x54>)
 800a8f0:	2000      	movs	r0, #0
 800a8f2:	f000 fab7 	bl	800ae64 <LOG_log>

  DRV_setDirectionsBackwardRight();
 800a8f6:	f7ff fe6d 	bl	800a5d4 <DRV_setDirectionsBackwardRight>

  if (g_DRV_areMotorsOn == false)
 800a8fa:	4b0f      	ldr	r3, [pc, #60]	; (800a938 <DRV_moveBackwardRight+0x58>)
 800a8fc:	781b      	ldrb	r3, [r3, #0]
 800a8fe:	f083 0301 	eor.w	r3, r3, #1
 800a902:	b2db      	uxtb	r3, r3
 800a904:	2b00      	cmp	r3, #0
 800a906:	d110      	bne.n	800a92a <DRV_moveBackwardRight+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 800a908:	68f9      	ldr	r1, [r7, #12]
 800a90a:	480c      	ldr	r0, [pc, #48]	; (800a93c <DRV_moveBackwardRight+0x5c>)
 800a90c:	f000 fc74 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft ,       0);
 800a910:	2100      	movs	r1, #0
 800a912:	480b      	ldr	r0, [pc, #44]	; (800a940 <DRV_moveBackwardRight+0x60>)
 800a914:	f000 fc70 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight ,       0);
 800a918:	2100      	movs	r1, #0
 800a91a:	480a      	ldr	r0, [pc, #40]	; (800a944 <DRV_moveBackwardRight+0x64>)
 800a91c:	f000 fc6c 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 800a920:	68f9      	ldr	r1, [r7, #12]
 800a922:	4809      	ldr	r0, [pc, #36]	; (800a948 <DRV_moveBackwardRight+0x68>)
 800a924:	f000 fc68 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800a928:	bf00      	nop
 800a92a:	bf00      	nop
}
 800a92c:	3710      	adds	r7, #16
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	08010d88 	.word	0x08010d88
 800a938:	20000269 	.word	0x20000269
 800a93c:	2000033c 	.word	0x2000033c
 800a940:	20000360 	.word	0x20000360
 800a944:	200003a8 	.word	0x200003a8
 800a948:	20000384 	.word	0x20000384

0800a94c <DRV_moveBackwardLeft>:

static void DRV_moveBackwardLeft(uint32_t p_speed)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b084      	sub	sp, #16
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	60fb      	str	r3, [r7, #12]

  LOG_debug("Moving backward-left @%u", l_speed);
 800a958:	68fa      	ldr	r2, [r7, #12]
 800a95a:	4911      	ldr	r1, [pc, #68]	; (800a9a0 <DRV_moveBackwardLeft+0x54>)
 800a95c:	2000      	movs	r0, #0
 800a95e:	f000 fa81 	bl	800ae64 <LOG_log>

  DRV_setDirectionsBackwardLeft();
 800a962:	f7ff fe47 	bl	800a5f4 <DRV_setDirectionsBackwardLeft>

  if (g_DRV_areMotorsOn == false)
 800a966:	4b0f      	ldr	r3, [pc, #60]	; (800a9a4 <DRV_moveBackwardLeft+0x58>)
 800a968:	781b      	ldrb	r3, [r3, #0]
 800a96a:	f083 0301 	eor.w	r3, r3, #1
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	2b00      	cmp	r3, #0
 800a972:	d110      	bne.n	800a996 <DRV_moveBackwardLeft+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight,       0);
 800a974:	2100      	movs	r1, #0
 800a976:	480c      	ldr	r0, [pc, #48]	; (800a9a8 <DRV_moveBackwardLeft+0x5c>)
 800a978:	f000 fc3e 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 800a97c:	68f9      	ldr	r1, [r7, #12]
 800a97e:	480b      	ldr	r0, [pc, #44]	; (800a9ac <DRV_moveBackwardLeft+0x60>)
 800a980:	f000 fc3a 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 800a984:	68f9      	ldr	r1, [r7, #12]
 800a986:	480a      	ldr	r0, [pc, #40]	; (800a9b0 <DRV_moveBackwardLeft+0x64>)
 800a988:	f000 fc36 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  ,       0);
 800a98c:	2100      	movs	r1, #0
 800a98e:	4809      	ldr	r0, [pc, #36]	; (800a9b4 <DRV_moveBackwardLeft+0x68>)
 800a990:	f000 fc32 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800a994:	bf00      	nop
 800a996:	bf00      	nop
}
 800a998:	3710      	adds	r7, #16
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}
 800a99e:	bf00      	nop
 800a9a0:	08010da4 	.word	0x08010da4
 800a9a4:	20000269 	.word	0x20000269
 800a9a8:	2000033c 	.word	0x2000033c
 800a9ac:	20000360 	.word	0x20000360
 800a9b0:	200003a8 	.word	0x200003a8
 800a9b4:	20000384 	.word	0x20000384

0800a9b8 <DRV_turnLeft>:

static void DRV_turnLeft(uint32_t p_speed)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b084      	sub	sp, #16
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	60fb      	str	r3, [r7, #12]

  LOG_debug("Turning left @%u", l_speed);
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	4911      	ldr	r1, [pc, #68]	; (800aa0c <DRV_turnLeft+0x54>)
 800a9c8:	2000      	movs	r0, #0
 800a9ca:	f000 fa4b 	bl	800ae64 <LOG_log>

  DRV_setDirectionsTurnLeft();
 800a9ce:	f7ff fe21 	bl	800a614 <DRV_setDirectionsTurnLeft>

  if (g_DRV_areMotorsOn == false)
 800a9d2:	4b0f      	ldr	r3, [pc, #60]	; (800aa10 <DRV_turnLeft+0x58>)
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	f083 0301 	eor.w	r3, r3, #1
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d110      	bne.n	800aa02 <DRV_turnLeft+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 800a9e0:	68f9      	ldr	r1, [r7, #12]
 800a9e2:	480c      	ldr	r0, [pc, #48]	; (800aa14 <DRV_turnLeft+0x5c>)
 800a9e4:	f000 fc08 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 800a9e8:	68f9      	ldr	r1, [r7, #12]
 800a9ea:	480b      	ldr	r0, [pc, #44]	; (800aa18 <DRV_turnLeft+0x60>)
 800a9ec:	f000 fc04 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 800a9f0:	68f9      	ldr	r1, [r7, #12]
 800a9f2:	480a      	ldr	r0, [pc, #40]	; (800aa1c <DRV_turnLeft+0x64>)
 800a9f4:	f000 fc00 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 800a9f8:	68f9      	ldr	r1, [r7, #12]
 800a9fa:	4809      	ldr	r0, [pc, #36]	; (800aa20 <DRV_turnLeft+0x68>)
 800a9fc:	f000 fbfc 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800aa00:	bf00      	nop
 800aa02:	bf00      	nop
}
 800aa04:	3710      	adds	r7, #16
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
 800aa0a:	bf00      	nop
 800aa0c:	08010dc0 	.word	0x08010dc0
 800aa10:	20000269 	.word	0x20000269
 800aa14:	2000033c 	.word	0x2000033c
 800aa18:	20000360 	.word	0x20000360
 800aa1c:	200003a8 	.word	0x200003a8
 800aa20:	20000384 	.word	0x20000384

0800aa24 <DRV_turnRight>:

static void DRV_turnRight(uint32_t p_speed)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b084      	sub	sp, #16
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	60fb      	str	r3, [r7, #12]

  LOG_debug("Turning right @%u", l_speed);
 800aa30:	68fa      	ldr	r2, [r7, #12]
 800aa32:	4911      	ldr	r1, [pc, #68]	; (800aa78 <DRV_turnRight+0x54>)
 800aa34:	2000      	movs	r0, #0
 800aa36:	f000 fa15 	bl	800ae64 <LOG_log>

  DRV_setDirectionsTurnRight();
 800aa3a:	f7ff fe07 	bl	800a64c <DRV_setDirectionsTurnRight>

  if (g_DRV_areMotorsOn == false)
 800aa3e:	4b0f      	ldr	r3, [pc, #60]	; (800aa7c <DRV_turnRight+0x58>)
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	f083 0301 	eor.w	r3, r3, #1
 800aa46:	b2db      	uxtb	r3, r3
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d110      	bne.n	800aa6e <DRV_turnRight+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 800aa4c:	68f9      	ldr	r1, [r7, #12]
 800aa4e:	480c      	ldr	r0, [pc, #48]	; (800aa80 <DRV_turnRight+0x5c>)
 800aa50:	f000 fbd2 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 800aa54:	68f9      	ldr	r1, [r7, #12]
 800aa56:	480b      	ldr	r0, [pc, #44]	; (800aa84 <DRV_turnRight+0x60>)
 800aa58:	f000 fbce 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 800aa5c:	68f9      	ldr	r1, [r7, #12]
 800aa5e:	480a      	ldr	r0, [pc, #40]	; (800aa88 <DRV_turnRight+0x64>)
 800aa60:	f000 fbca 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 800aa64:	68f9      	ldr	r1, [r7, #12]
 800aa66:	4809      	ldr	r0, [pc, #36]	; (800aa8c <DRV_turnRight+0x68>)
 800aa68:	f000 fbc6 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800aa6c:	bf00      	nop
 800aa6e:	bf00      	nop
}
 800aa70:	3710      	adds	r7, #16
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	08010dd4 	.word	0x08010dd4
 800aa7c:	20000269 	.word	0x20000269
 800aa80:	2000033c 	.word	0x2000033c
 800aa84:	20000360 	.word	0x20000360
 800aa88:	200003a8 	.word	0x200003a8
 800aa8c:	20000384 	.word	0x20000384

0800aa90 <DRV_translateLeft>:

static void DRV_translateLeft(uint32_t p_speed)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b084      	sub	sp, #16
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	60fb      	str	r3, [r7, #12]

  LOG_debug("Translating left @%u", l_speed);
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	4911      	ldr	r1, [pc, #68]	; (800aae4 <DRV_translateLeft+0x54>)
 800aaa0:	2000      	movs	r0, #0
 800aaa2:	f000 f9df 	bl	800ae64 <LOG_log>

  DRV_setDirectionsTranslateLeft();
 800aaa6:	f7ff fded 	bl	800a684 <DRV_setDirectionsTranslateLeft>

  if (g_DRV_areMotorsOn == false)
 800aaaa:	4b0f      	ldr	r3, [pc, #60]	; (800aae8 <DRV_translateLeft+0x58>)
 800aaac:	781b      	ldrb	r3, [r3, #0]
 800aaae:	f083 0301 	eor.w	r3, r3, #1
 800aab2:	b2db      	uxtb	r3, r3
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d110      	bne.n	800aada <DRV_translateLeft+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 800aab8:	68f9      	ldr	r1, [r7, #12]
 800aaba:	480c      	ldr	r0, [pc, #48]	; (800aaec <DRV_translateLeft+0x5c>)
 800aabc:	f000 fb9c 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 800aac0:	68f9      	ldr	r1, [r7, #12]
 800aac2:	480b      	ldr	r0, [pc, #44]	; (800aaf0 <DRV_translateLeft+0x60>)
 800aac4:	f000 fb98 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 800aac8:	68f9      	ldr	r1, [r7, #12]
 800aaca:	480a      	ldr	r0, [pc, #40]	; (800aaf4 <DRV_translateLeft+0x64>)
 800aacc:	f000 fb94 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 800aad0:	68f9      	ldr	r1, [r7, #12]
 800aad2:	4809      	ldr	r0, [pc, #36]	; (800aaf8 <DRV_translateLeft+0x68>)
 800aad4:	f000 fb90 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800aad8:	bf00      	nop
 800aada:	bf00      	nop
}
 800aadc:	3710      	adds	r7, #16
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}
 800aae2:	bf00      	nop
 800aae4:	08010de8 	.word	0x08010de8
 800aae8:	20000269 	.word	0x20000269
 800aaec:	2000033c 	.word	0x2000033c
 800aaf0:	20000360 	.word	0x20000360
 800aaf4:	200003a8 	.word	0x200003a8
 800aaf8:	20000384 	.word	0x20000384

0800aafc <DRV_translateRight>:

static void DRV_translateRight(uint32_t p_speed)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b084      	sub	sp, #16
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	60fb      	str	r3, [r7, #12]

  LOG_debug("Translating right @%u", l_speed);
 800ab08:	68fa      	ldr	r2, [r7, #12]
 800ab0a:	4911      	ldr	r1, [pc, #68]	; (800ab50 <DRV_translateRight+0x54>)
 800ab0c:	2000      	movs	r0, #0
 800ab0e:	f000 f9a9 	bl	800ae64 <LOG_log>

  DRV_setDirectionsTranslateRight();
 800ab12:	f7ff fdd3 	bl	800a6bc <DRV_setDirectionsTranslateRight>

  if (g_DRV_areMotorsOn == false)
 800ab16:	4b0f      	ldr	r3, [pc, #60]	; (800ab54 <DRV_translateRight+0x58>)
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	f083 0301 	eor.w	r3, r3, #1
 800ab1e:	b2db      	uxtb	r3, r3
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d110      	bne.n	800ab46 <DRV_translateRight+0x4a>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 800ab24:	68f9      	ldr	r1, [r7, #12]
 800ab26:	480c      	ldr	r0, [pc, #48]	; (800ab58 <DRV_translateRight+0x5c>)
 800ab28:	f000 fb66 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 800ab2c:	68f9      	ldr	r1, [r7, #12]
 800ab2e:	480b      	ldr	r0, [pc, #44]	; (800ab5c <DRV_translateRight+0x60>)
 800ab30:	f000 fb62 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 800ab34:	68f9      	ldr	r1, [r7, #12]
 800ab36:	480a      	ldr	r0, [pc, #40]	; (800ab60 <DRV_translateRight+0x64>)
 800ab38:	f000 fb5e 	bl	800b1f8 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 800ab3c:	68f9      	ldr	r1, [r7, #12]
 800ab3e:	4809      	ldr	r0, [pc, #36]	; (800ab64 <DRV_translateRight+0x68>)
 800ab40:	f000 fb5a 	bl	800b1f8 <MTR_setSpeed>
  }

  return;
 800ab44:	bf00      	nop
 800ab46:	bf00      	nop
}
 800ab48:	3710      	adds	r7, #16
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}
 800ab4e:	bf00      	nop
 800ab50:	08010e00 	.word	0x08010e00
 800ab54:	20000269 	.word	0x20000269
 800ab58:	2000033c 	.word	0x2000033c
 800ab5c:	20000360 	.word	0x20000360
 800ab60:	200003a8 	.word	0x200003a8
 800ab64:	20000384 	.word	0x20000384

0800ab68 <ENC_init>:

void ENC_init(T_ENC_Handle      *p_handle,
              char              *p_name,
              bool               p_invertOnUpdate,
              TIM_HandleTypeDef *p_encoderTimerHandle)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	60f8      	str	r0, [r7, #12]
 800ab70:	60b9      	str	r1, [r7, #8]
 800ab72:	603b      	str	r3, [r7, #0]
 800ab74:	4613      	mov	r3, r2
 800ab76:	71fb      	strb	r3, [r7, #7]
  LOG_info("Initializing Encoder module for %s", p_name);
 800ab78:	68ba      	ldr	r2, [r7, #8]
 800ab7a:	490a      	ldr	r1, [pc, #40]	; (800aba4 <ENC_init+0x3c>)
 800ab7c:	2001      	movs	r0, #1
 800ab7e:	f000 f971 	bl	800ae64 <LOG_log>

  p_handle->name           = p_name;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	68ba      	ldr	r2, [r7, #8]
 800ab86:	601a      	str	r2, [r3, #0]
  p_handle->invertOnUpdate = p_invertOnUpdate;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	79fa      	ldrb	r2, [r7, #7]
 800ab8c:	719a      	strb	r2, [r3, #6]
  p_handle->timerHandle    = p_encoderTimerHandle;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	683a      	ldr	r2, [r7, #0]
 800ab92:	609a      	str	r2, [r3, #8]

  ENC_reset(p_handle);
 800ab94:	68f8      	ldr	r0, [r7, #12]
 800ab96:	f000 f807 	bl	800aba8 <ENC_reset>

  return;
 800ab9a:	bf00      	nop
}
 800ab9c:	3710      	adds	r7, #16
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}
 800aba2:	bf00      	nop
 800aba4:	08010e18 	.word	0x08010e18

0800aba8 <ENC_reset>:

void ENC_reset(T_ENC_Handle *p_handle)
{
 800aba8:	b480      	push	{r7}
 800abaa:	b083      	sub	sp, #12
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  p_handle->value = 0;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2200      	movs	r2, #0
 800abb4:	809a      	strh	r2, [r3, #4]

  __HAL_TIM_SET_COUNTER(p_handle->timerHandle, 0);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2200      	movs	r2, #0
 800abbe:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 800abc0:	bf00      	nop
}
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bc80      	pop	{r7}
 800abc8:	4770      	bx	lr

0800abca <ENC_update>:

void ENC_update(T_ENC_Handle *p_handle, int16_t p_value)
{
 800abca:	b480      	push	{r7}
 800abcc:	b083      	sub	sp, #12
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
 800abd2:	460b      	mov	r3, r1
 800abd4:	807b      	strh	r3, [r7, #2]
  if (p_handle->invertOnUpdate == false)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	799b      	ldrb	r3, [r3, #6]
 800abda:	f083 0301 	eor.w	r3, r3, #1
 800abde:	b2db      	uxtb	r3, r3
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d003      	beq.n	800abec <ENC_update+0x22>
  {
    p_handle->value = p_value;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	887a      	ldrh	r2, [r7, #2]
 800abe8:	809a      	strh	r2, [r3, #4]
  else
  {
    p_handle->value = -p_value;
  }

  return;
 800abea:	e006      	b.n	800abfa <ENC_update+0x30>
    p_handle->value = -p_value;
 800abec:	887b      	ldrh	r3, [r7, #2]
 800abee:	425b      	negs	r3, r3
 800abf0:	b29b      	uxth	r3, r3
 800abf2:	b21a      	sxth	r2, r3
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	809a      	strh	r2, [r3, #4]
  return;
 800abf8:	bf00      	nop
}
 800abfa:	370c      	adds	r7, #12
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bc80      	pop	{r7}
 800ac00:	4770      	bx	lr

0800ac02 <ENC_getCount>:

int16_t ENC_getCount(T_ENC_Handle *p_handle)
{
 800ac02:	b580      	push	{r7, lr}
 800ac04:	b084      	sub	sp, #16
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
  int16_t l_count;

  l_count = p_handle->value;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	889b      	ldrh	r3, [r3, #4]
 800ac0e:	81fb      	strh	r3, [r7, #14]

  ENC_reset(p_handle);
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f7ff ffc9 	bl	800aba8 <ENC_reset>

  return l_count;
 800ac16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	3710      	adds	r7, #16
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}
	...

0800ac24 <LED_setMode>:
#include "log.h"

static T_LED_MODE g_LED_mode = LED_MODE_BLINK_SLOW;

void LED_setMode(T_LED_MODE p_mode)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	71fb      	strb	r3, [r7, #7]
  if (p_mode != g_LED_mode)
 800ac2e:	4b1b      	ldr	r3, [pc, #108]	; (800ac9c <LED_setMode+0x78>)
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	79fa      	ldrb	r2, [r7, #7]
 800ac34:	429a      	cmp	r2, r3
 800ac36:	d02d      	beq.n	800ac94 <LED_setMode+0x70>
  {
    switch (p_mode)
 800ac38:	79fb      	ldrb	r3, [r7, #7]
 800ac3a:	2b04      	cmp	r3, #4
 800ac3c:	d825      	bhi.n	800ac8a <LED_setMode+0x66>
 800ac3e:	a201      	add	r2, pc, #4	; (adr r2, 800ac44 <LED_setMode+0x20>)
 800ac40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac44:	0800ac59 	.word	0x0800ac59
 800ac48:	0800ac63 	.word	0x0800ac63
 800ac4c:	0800ac6d 	.word	0x0800ac6d
 800ac50:	0800ac77 	.word	0x0800ac77
 800ac54:	0800ac81 	.word	0x0800ac81
    {
      case LED_MODE_FORCED_OFF:
        LOG_info("Turning LED OFF");
 800ac58:	4911      	ldr	r1, [pc, #68]	; (800aca0 <LED_setMode+0x7c>)
 800ac5a:	2001      	movs	r0, #1
 800ac5c:	f000 f902 	bl	800ae64 <LOG_log>
        break;
 800ac60:	e014      	b.n	800ac8c <LED_setMode+0x68>

      case LED_MODE_FORCED_ON:
        LOG_info("Turning LED ON");
 800ac62:	4910      	ldr	r1, [pc, #64]	; (800aca4 <LED_setMode+0x80>)
 800ac64:	2001      	movs	r0, #1
 800ac66:	f000 f8fd 	bl	800ae64 <LOG_log>
        break;
 800ac6a:	e00f      	b.n	800ac8c <LED_setMode+0x68>

      case LED_MODE_BLINK_SLOW:
        LOG_info("Setting LED to blink slow");
 800ac6c:	490e      	ldr	r1, [pc, #56]	; (800aca8 <LED_setMode+0x84>)
 800ac6e:	2001      	movs	r0, #1
 800ac70:	f000 f8f8 	bl	800ae64 <LOG_log>
        break;
 800ac74:	e00a      	b.n	800ac8c <LED_setMode+0x68>

      case LED_MODE_BLINK_MEDIUM:
        LOG_info("Setting LED to blink medium");
 800ac76:	490d      	ldr	r1, [pc, #52]	; (800acac <LED_setMode+0x88>)
 800ac78:	2001      	movs	r0, #1
 800ac7a:	f000 f8f3 	bl	800ae64 <LOG_log>
        break;
 800ac7e:	e005      	b.n	800ac8c <LED_setMode+0x68>

      case LED_MODE_BLINK_FAST:
        LOG_info("Setting LED to blink fast");
 800ac80:	490b      	ldr	r1, [pc, #44]	; (800acb0 <LED_setMode+0x8c>)
 800ac82:	2001      	movs	r0, #1
 800ac84:	f000 f8ee 	bl	800ae64 <LOG_log>
        break;
 800ac88:	e000      	b.n	800ac8c <LED_setMode+0x68>

      default:
        ; /* Nothing to do */
        break;
 800ac8a:	bf00      	nop
    }

    g_LED_mode = p_mode;
 800ac8c:	4a03      	ldr	r2, [pc, #12]	; (800ac9c <LED_setMode+0x78>)
 800ac8e:	79fb      	ldrb	r3, [r7, #7]
 800ac90:	7013      	strb	r3, [r2, #0]
  else
  {
    ; /* Nothong to do */
  }

  return;
 800ac92:	bf00      	nop
 800ac94:	bf00      	nop
}
 800ac96:	3708      	adds	r7, #8
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}
 800ac9c:	20000009 	.word	0x20000009
 800aca0:	08010e54 	.word	0x08010e54
 800aca4:	08010e64 	.word	0x08010e64
 800aca8:	08010e74 	.word	0x08010e74
 800acac:	08010e90 	.word	0x08010e90
 800acb0:	08010eac 	.word	0x08010eac

0800acb4 <LED_update>:
{
  return g_LED_mode;
}

void LED_update(void)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	af00      	add	r7, sp, #0
  static uint32_t l_blinkCounter = 0;

  switch (g_LED_mode)
 800acb8:	4b2a      	ldr	r3, [pc, #168]	; (800ad64 <LED_update+0xb0>)
 800acba:	781b      	ldrb	r3, [r3, #0]
 800acbc:	2b04      	cmp	r3, #4
 800acbe:	d849      	bhi.n	800ad54 <LED_update+0xa0>
 800acc0:	a201      	add	r2, pc, #4	; (adr r2, 800acc8 <LED_update+0x14>)
 800acc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acc6:	bf00      	nop
 800acc8:	0800acdd 	.word	0x0800acdd
 800accc:	0800aceb 	.word	0x0800aceb
 800acd0:	0800acf9 	.word	0x0800acf9
 800acd4:	0800ad27 	.word	0x0800ad27
 800acd8:	0800ad49 	.word	0x0800ad49
  {
    case LED_MODE_FORCED_OFF:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 800acdc:	2201      	movs	r2, #1
 800acde:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ace2:	4821      	ldr	r0, [pc, #132]	; (800ad68 <LED_update+0xb4>)
 800ace4:	f7f9 f98c 	bl	8004000 <HAL_GPIO_WritePin>
      break;
 800ace8:	e039      	b.n	800ad5e <LED_update+0xaa>

    case LED_MODE_FORCED_ON:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 800acea:	2200      	movs	r2, #0
 800acec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800acf0:	481d      	ldr	r0, [pc, #116]	; (800ad68 <LED_update+0xb4>)
 800acf2:	f7f9 f985 	bl	8004000 <HAL_GPIO_WritePin>
      break;
 800acf6:	e032      	b.n	800ad5e <LED_update+0xaa>

    case LED_MODE_BLINK_SLOW:
      l_blinkCounter++;
 800acf8:	4b1c      	ldr	r3, [pc, #112]	; (800ad6c <LED_update+0xb8>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	3301      	adds	r3, #1
 800acfe:	4a1b      	ldr	r2, [pc, #108]	; (800ad6c <LED_update+0xb8>)
 800ad00:	6013      	str	r3, [r2, #0]
      if (l_blinkCounter % 5 == 0)
 800ad02:	4b1a      	ldr	r3, [pc, #104]	; (800ad6c <LED_update+0xb8>)
 800ad04:	6819      	ldr	r1, [r3, #0]
 800ad06:	4b1a      	ldr	r3, [pc, #104]	; (800ad70 <LED_update+0xbc>)
 800ad08:	fba3 2301 	umull	r2, r3, r3, r1
 800ad0c:	089a      	lsrs	r2, r3, #2
 800ad0e:	4613      	mov	r3, r2
 800ad10:	009b      	lsls	r3, r3, #2
 800ad12:	4413      	add	r3, r2
 800ad14:	1aca      	subs	r2, r1, r3
 800ad16:	2a00      	cmp	r2, #0
 800ad18:	d11e      	bne.n	800ad58 <LED_update+0xa4>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 800ad1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ad1e:	4812      	ldr	r0, [pc, #72]	; (800ad68 <LED_update+0xb4>)
 800ad20:	f7f9 f9a0 	bl	8004064 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 800ad24:	e018      	b.n	800ad58 <LED_update+0xa4>

    case LED_MODE_BLINK_MEDIUM:
      l_blinkCounter++;
 800ad26:	4b11      	ldr	r3, [pc, #68]	; (800ad6c <LED_update+0xb8>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	3301      	adds	r3, #1
 800ad2c:	4a0f      	ldr	r2, [pc, #60]	; (800ad6c <LED_update+0xb8>)
 800ad2e:	6013      	str	r3, [r2, #0]
      if (l_blinkCounter % 2 == 0)
 800ad30:	4b0e      	ldr	r3, [pc, #56]	; (800ad6c <LED_update+0xb8>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f003 0301 	and.w	r3, r3, #1
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d10f      	bne.n	800ad5c <LED_update+0xa8>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 800ad3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ad40:	4809      	ldr	r0, [pc, #36]	; (800ad68 <LED_update+0xb4>)
 800ad42:	f7f9 f98f 	bl	8004064 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 800ad46:	e009      	b.n	800ad5c <LED_update+0xa8>

    case LED_MODE_BLINK_FAST:
      HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 800ad48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ad4c:	4806      	ldr	r0, [pc, #24]	; (800ad68 <LED_update+0xb4>)
 800ad4e:	f7f9 f989 	bl	8004064 <HAL_GPIO_TogglePin>
      break;
 800ad52:	e004      	b.n	800ad5e <LED_update+0xaa>

    default:
      ; /* Nothing to do */
      break;
 800ad54:	bf00      	nop
 800ad56:	e002      	b.n	800ad5e <LED_update+0xaa>
      break;
 800ad58:	bf00      	nop
 800ad5a:	e000      	b.n	800ad5e <LED_update+0xaa>
      break;
 800ad5c:	bf00      	nop
  }

  return;
 800ad5e:	bf00      	nop
}
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop
 800ad64:	20000009 	.word	0x20000009
 800ad68:	40011000 	.word	0x40011000
 800ad6c:	200004cc 	.word	0x200004cc
 800ad70:	cccccccd 	.word	0xcccccccd

0800ad74 <LOG_init>:
{
  "DEBUG", "INFO", "WARNING", "ERROR"
};

void LOG_init(RTC_HandleTypeDef *p_rctHandle, bool p_isLogOn)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b082      	sub	sp, #8
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
 800ad7c:	460b      	mov	r3, r1
 800ad7e:	70fb      	strb	r3, [r7, #3]
  g_LOG_isOn      = p_isLogOn;
 800ad80:	4a06      	ldr	r2, [pc, #24]	; (800ad9c <LOG_init+0x28>)
 800ad82:	78fb      	ldrb	r3, [r7, #3]
 800ad84:	7013      	strb	r3, [r2, #0]
  g_LOG_rtcHandle = p_rctHandle;
 800ad86:	4a06      	ldr	r2, [pc, #24]	; (800ada0 <LOG_init+0x2c>)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6013      	str	r3, [r2, #0]

  LOG_info("LOG initialized");
 800ad8c:	4905      	ldr	r1, [pc, #20]	; (800ada4 <LOG_init+0x30>)
 800ad8e:	2001      	movs	r0, #1
 800ad90:	f000 f868 	bl	800ae64 <LOG_log>

  return;
 800ad94:	bf00      	nop
}
 800ad96:	3708      	adds	r7, #8
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}
 800ad9c:	200004d0 	.word	0x200004d0
 800ada0:	200004d4 	.word	0x200004d4
 800ada4:	08010ee8 	.word	0x08010ee8

0800ada8 <LOG_toggleOnOff>:

void LOG_toggleOnOff(void)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	af00      	add	r7, sp, #0
  if (g_LOG_isOn == true)
 800adac:	4b0a      	ldr	r3, [pc, #40]	; (800add8 <LOG_toggleOnOff+0x30>)
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d007      	beq.n	800adc4 <LOG_toggleOnOff+0x1c>
  {
    LOG_info("Turning LOG OFF");
 800adb4:	4909      	ldr	r1, [pc, #36]	; (800addc <LOG_toggleOnOff+0x34>)
 800adb6:	2001      	movs	r0, #1
 800adb8:	f000 f854 	bl	800ae64 <LOG_log>

    g_LOG_isOn = false;
 800adbc:	4b06      	ldr	r3, [pc, #24]	; (800add8 <LOG_toggleOnOff+0x30>)
 800adbe:	2200      	movs	r2, #0
 800adc0:	701a      	strb	r2, [r3, #0]
    g_LOG_isOn = true;

    LOG_info("Turning LOG ON");
  }

  return;
 800adc2:	e007      	b.n	800add4 <LOG_toggleOnOff+0x2c>
    g_LOG_isOn = true;
 800adc4:	4b04      	ldr	r3, [pc, #16]	; (800add8 <LOG_toggleOnOff+0x30>)
 800adc6:	2201      	movs	r2, #1
 800adc8:	701a      	strb	r2, [r3, #0]
    LOG_info("Turning LOG ON");
 800adca:	4905      	ldr	r1, [pc, #20]	; (800ade0 <LOG_toggleOnOff+0x38>)
 800adcc:	2001      	movs	r0, #1
 800adce:	f000 f849 	bl	800ae64 <LOG_log>
  return;
 800add2:	bf00      	nop
}
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	200004d0 	.word	0x200004d0
 800addc:	08010ef8 	.word	0x08010ef8
 800ade0:	08010f08 	.word	0x08010f08

0800ade4 <LOG_setLevel>:

void LOG_setLevel(T_LOG_LEVEL p_level)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b083      	sub	sp, #12
 800ade8:	af00      	add	r7, sp, #0
 800adea:	4603      	mov	r3, r0
 800adec:	71fb      	strb	r3, [r7, #7]
  g_LOG_level = p_level;
 800adee:	4a04      	ldr	r2, [pc, #16]	; (800ae00 <LOG_setLevel+0x1c>)
 800adf0:	79fb      	ldrb	r3, [r7, #7]
 800adf2:	7013      	strb	r3, [r2, #0]

  return;
 800adf4:	bf00      	nop
}
 800adf6:	370c      	adds	r7, #12
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bc80      	pop	{r7}
 800adfc:	4770      	bx	lr
 800adfe:	bf00      	nop
 800ae00:	200004d1 	.word	0x200004d1

0800ae04 <LOG_increaseLevel>:

void LOG_increaseLevel(void)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	af00      	add	r7, sp, #0
  /* Display more detailed logs */
  if (g_LOG_level > LOG_LEVEL_DEBUG)
 800ae08:	4b08      	ldr	r3, [pc, #32]	; (800ae2c <LOG_increaseLevel+0x28>)
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d00a      	beq.n	800ae26 <LOG_increaseLevel+0x22>
  {
    LOG_info("Increasing LOG level");
 800ae10:	4907      	ldr	r1, [pc, #28]	; (800ae30 <LOG_increaseLevel+0x2c>)
 800ae12:	2001      	movs	r0, #1
 800ae14:	f000 f826 	bl	800ae64 <LOG_log>

    g_LOG_level--;
 800ae18:	4b04      	ldr	r3, [pc, #16]	; (800ae2c <LOG_increaseLevel+0x28>)
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	3b01      	subs	r3, #1
 800ae1e:	b2da      	uxtb	r2, r3
 800ae20:	4b02      	ldr	r3, [pc, #8]	; (800ae2c <LOG_increaseLevel+0x28>)
 800ae22:	701a      	strb	r2, [r3, #0]
  else
  {
    ; /* Nothing to do */
  }

  return;
 800ae24:	bf00      	nop
 800ae26:	bf00      	nop
}
 800ae28:	bd80      	pop	{r7, pc}
 800ae2a:	bf00      	nop
 800ae2c:	200004d1 	.word	0x200004d1
 800ae30:	08010f18 	.word	0x08010f18

0800ae34 <LOG_decreaseLevel>:

void LOG_decreaseLevel(void)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	af00      	add	r7, sp, #0
  /* Display less detailed logs */
  if (g_LOG_level < LOG_LEVEL_ERROR)
 800ae38:	4b08      	ldr	r3, [pc, #32]	; (800ae5c <LOG_decreaseLevel+0x28>)
 800ae3a:	781b      	ldrb	r3, [r3, #0]
 800ae3c:	2b02      	cmp	r3, #2
 800ae3e:	d80a      	bhi.n	800ae56 <LOG_decreaseLevel+0x22>
  {
    LOG_info("Decreasing LOG level");
 800ae40:	4907      	ldr	r1, [pc, #28]	; (800ae60 <LOG_decreaseLevel+0x2c>)
 800ae42:	2001      	movs	r0, #1
 800ae44:	f000 f80e 	bl	800ae64 <LOG_log>

    g_LOG_level++;
 800ae48:	4b04      	ldr	r3, [pc, #16]	; (800ae5c <LOG_decreaseLevel+0x28>)
 800ae4a:	781b      	ldrb	r3, [r3, #0]
 800ae4c:	3301      	adds	r3, #1
 800ae4e:	b2da      	uxtb	r2, r3
 800ae50:	4b02      	ldr	r3, [pc, #8]	; (800ae5c <LOG_decreaseLevel+0x28>)
 800ae52:	701a      	strb	r2, [r3, #0]
  else
  {
    ; /* Nothing to do */
  }

  return;
 800ae54:	bf00      	nop
 800ae56:	bf00      	nop
}
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	bf00      	nop
 800ae5c:	200004d1 	.word	0x200004d1
 800ae60:	08010f30 	.word	0x08010f30

0800ae64 <LOG_log>:

void LOG_log(T_LOG_LEVEL p_level, const char *p_format, ...)
{
 800ae64:	b40e      	push	{r1, r2, r3}
 800ae66:	b590      	push	{r4, r7, lr}
 800ae68:	b0a8      	sub	sp, #160	; 0xa0
 800ae6a:	af02      	add	r7, sp, #8
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef l_halReturnCode;
  va_list           l_argumentsList;
  RTC_TimeTypeDef   l_time;
  RTC_DateTypeDef   l_date;

  if ((g_LOG_isOn == true) && (p_level >= g_LOG_level))
 800ae70:	4b3e      	ldr	r3, [pc, #248]	; (800af6c <LOG_log+0x108>)
 800ae72:	781b      	ldrb	r3, [r3, #0]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d071      	beq.n	800af5c <LOG_log+0xf8>
 800ae78:	4b3d      	ldr	r3, [pc, #244]	; (800af70 <LOG_log+0x10c>)
 800ae7a:	781b      	ldrb	r3, [r3, #0]
 800ae7c:	79fa      	ldrb	r2, [r7, #7]
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d36c      	bcc.n	800af5c <LOG_log+0xf8>
  {
    l_halReturnCode = HAL_RTC_GetTime(g_LOG_rtcHandle, &l_time, RTC_FORMAT_BCD);
 800ae82:	4b3c      	ldr	r3, [pc, #240]	; (800af74 <LOG_log+0x110>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f107 010c 	add.w	r1, r7, #12
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	f7fa fa99 	bl	80053c4 <HAL_RTC_GetTime>
 800ae92:	4603      	mov	r3, r0
 800ae94:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

    if (l_halReturnCode != HAL_OK)
 800ae98:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d004      	beq.n	800aeaa <LOG_log+0x46>
    {
      /* As this method is for logging/debug, just reset time in case of failure */
      UTI_resetRtcTime(&l_time);
 800aea0:	f107 030c 	add.w	r3, r7, #12
 800aea4:	4618      	mov	r0, r3
 800aea6:	f000 fd84 	bl	800b9b2 <UTI_resetRtcTime>
    else
    {
      ; /* Nothing to do */
    }

    l_halReturnCode = HAL_RTC_GetDate(g_LOG_rtcHandle, &l_date, RTC_FORMAT_BCD);
 800aeaa:	4b32      	ldr	r3, [pc, #200]	; (800af74 <LOG_log+0x110>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f107 0108 	add.w	r1, r7, #8
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f7fa fc89 	bl	80057cc <HAL_RTC_GetDate>
 800aeba:	4603      	mov	r3, r0
 800aebc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

    if (l_halReturnCode != HAL_OK)
 800aec0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d004      	beq.n	800aed2 <LOG_log+0x6e>
    {
      /* As this method is for logging/debug, just reset date in case of failure */
      UTI_resetRtcDate(&l_date);
 800aec8:	f107 0308 	add.w	r3, r7, #8
 800aecc:	4618      	mov	r0, r3
 800aece:	f000 fd5b 	bl	800b988 <UTI_resetRtcDate>
    else
    {
      ; /* Nothing to do */
    }

    va_start(l_argumentsList, p_format);
 800aed2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800aed6:	613b      	str	r3, [r7, #16]

    (void)sprintf  ( l_buffer, "%-7s - %02x:%02x:%02x - ", g_LOG_levelStrings[p_level], l_time.Hours, l_time.Minutes, l_time.Seconds);
 800aed8:	79fb      	ldrb	r3, [r7, #7]
 800aeda:	4a27      	ldr	r2, [pc, #156]	; (800af78 <LOG_log+0x114>)
 800aedc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800aee0:	7b3b      	ldrb	r3, [r7, #12]
 800aee2:	461c      	mov	r4, r3
 800aee4:	7b7b      	ldrb	r3, [r7, #13]
 800aee6:	7bb9      	ldrb	r1, [r7, #14]
 800aee8:	f107 0014 	add.w	r0, r7, #20
 800aeec:	9101      	str	r1, [sp, #4]
 800aeee:	9300      	str	r3, [sp, #0]
 800aef0:	4623      	mov	r3, r4
 800aef2:	4922      	ldr	r1, [pc, #136]	; (800af7c <LOG_log+0x118>)
 800aef4:	f001 fbae 	bl	800c654 <siprintf>
    /* 21 is the length of string "%-7s - %02x:%02x:%02x - ". 2 is the length of string "\r\n". */
    /* So we start and write format right after the former and we keep space for the latter.    */
    (void)vsnprintf(&l_buffer[21], CST_CONSOLE_TX_MAX_STRING_LENGTH - 21 - 2, p_format, l_argumentsList);
 800aef8:	f107 0314 	add.w	r3, r7, #20
 800aefc:	f103 0015 	add.w	r0, r3, #21
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800af06:	2169      	movs	r1, #105	; 0x69
 800af08:	f002 fac2 	bl	800d490 <vsniprintf>
    (void)strcat   ( l_buffer    , "\r\n");
 800af0c:	f107 0314 	add.w	r3, r7, #20
 800af10:	4618      	mov	r0, r3
 800af12:	f7f5 f989 	bl	8000228 <strlen>
 800af16:	4603      	mov	r3, r0
 800af18:	461a      	mov	r2, r3
 800af1a:	f107 0314 	add.w	r3, r7, #20
 800af1e:	4413      	add	r3, r2
 800af20:	4a17      	ldr	r2, [pc, #92]	; (800af80 <LOG_log+0x11c>)
 800af22:	8811      	ldrh	r1, [r2, #0]
 800af24:	7892      	ldrb	r2, [r2, #2]
 800af26:	8019      	strh	r1, [r3, #0]
 800af28:	709a      	strb	r2, [r3, #2]

    /* -1 is there to consider the end/null character, which strnlen() does not count */
    if (strnlen(l_buffer, CST_CONSOLE_TX_MAX_STRING_LENGTH) == CST_CONSOLE_TX_MAX_STRING_LENGTH - 1)
 800af2a:	f107 0314 	add.w	r3, r7, #20
 800af2e:	2180      	movs	r1, #128	; 0x80
 800af30:	4618      	mov	r0, r3
 800af32:	f001 fbc2 	bl	800c6ba <strnlen>
 800af36:	4603      	mov	r3, r0
 800af38:	2b7f      	cmp	r3, #127	; 0x7f
 800af3a:	d108      	bne.n	800af4e <LOG_log+0xea>
    {
      /* At -1, we got the end/null character. At -2 & 3, we got "\r\n". */
      l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH - 4] = '.';
 800af3c:	232e      	movs	r3, #46	; 0x2e
 800af3e:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
      l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH - 5] = '.';
 800af42:	232e      	movs	r3, #46	; 0x2e
 800af44:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
      l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH - 6] = '.';
 800af48:	232e      	movs	r3, #46	; 0x2e
 800af4a:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
    else
    {
      ; /* Nothing to do */
    }

    (void)printf("%s", l_buffer);
 800af4e:	f107 0314 	add.w	r3, r7, #20
 800af52:	4619      	mov	r1, r3
 800af54:	480b      	ldr	r0, [pc, #44]	; (800af84 <LOG_log+0x120>)
 800af56:	f001 fb21 	bl	800c59c <iprintf>
  else
  {
    ; /* Nothing to do */
  }

  return;
 800af5a:	bf00      	nop
 800af5c:	bf00      	nop
}
 800af5e:	3798      	adds	r7, #152	; 0x98
 800af60:	46bd      	mov	sp, r7
 800af62:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800af66:	b003      	add	sp, #12
 800af68:	4770      	bx	lr
 800af6a:	bf00      	nop
 800af6c:	200004d0 	.word	0x200004d0
 800af70:	200004d1 	.word	0x200004d1
 800af74:	200004d4 	.word	0x200004d4
 800af78:	2000000c 	.word	0x2000000c
 800af7c:	08010f48 	.word	0x08010f48
 800af80:	08010f64 	.word	0x08010f64
 800af84:	08010f68 	.word	0x08010f68

0800af88 <MAS_init>:
static T_SFO_data          g_MAS_data;
static uint32_t            g_MAS_dataSize;
static bool                g_MAS_isDataComplete;

void MAS_init(UART_HandleTypeDef *p_uartHandle)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b082      	sub	sp, #8
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing master connection");
 800af90:	490d      	ldr	r1, [pc, #52]	; (800afc8 <MAS_init+0x40>)
 800af92:	2001      	movs	r0, #1
 800af94:	f7ff ff66 	bl	800ae64 <LOG_log>

  g_MAS_uartHandle     = p_uartHandle;
 800af98:	4a0c      	ldr	r2, [pc, #48]	; (800afcc <MAS_init+0x44>)
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6013      	str	r3, [r2, #0]
  g_MAS_dataSize       = 0;
 800af9e:	4b0c      	ldr	r3, [pc, #48]	; (800afd0 <MAS_init+0x48>)
 800afa0:	2200      	movs	r2, #0
 800afa2:	601a      	str	r2, [r3, #0]
  g_MAS_isDataComplete = false;
 800afa4:	4b0b      	ldr	r3, [pc, #44]	; (800afd4 <MAS_init+0x4c>)
 800afa6:	2200      	movs	r2, #0
 800afa8:	701a      	strb	r2, [r3, #0]

  SFO_initData(&g_MAS_data);
 800afaa:	480b      	ldr	r0, [pc, #44]	; (800afd8 <MAS_init+0x50>)
 800afac:	f000 fbb0 	bl	800b710 <SFO_initData>

  HAL_UART_Receive_IT(g_MAS_uartHandle, &g_MAS_datum, 1);
 800afb0:	4b06      	ldr	r3, [pc, #24]	; (800afcc <MAS_init+0x44>)
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	2201      	movs	r2, #1
 800afb6:	4909      	ldr	r1, [pc, #36]	; (800afdc <MAS_init+0x54>)
 800afb8:	4618      	mov	r0, r3
 800afba:	f7fd faad 	bl	8008518 <HAL_UART_Receive_IT>

  return;
 800afbe:	bf00      	nop
}
 800afc0:	3708      	adds	r7, #8
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}
 800afc6:	bf00      	nop
 800afc8:	08010f6c 	.word	0x08010f6c
 800afcc:	200004d8 	.word	0x200004d8
 800afd0:	200004f0 	.word	0x200004f0
 800afd4:	200004f4 	.word	0x200004f4
 800afd8:	200004e0 	.word	0x200004e0
 800afdc:	200004dc 	.word	0x200004dc

0800afe0 <MAS_receiveData>:

void MAS_receiveData(void)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	af00      	add	r7, sp, #0
  /* If previous command was not processed yet, drop datum, */
  /* which will lead to an error, showing a design issue... */
  if (g_MAS_isDataComplete == true)
 800afe4:	4b0f      	ldr	r3, [pc, #60]	; (800b024 <MAS_receiveData+0x44>)
 800afe6:	781b      	ldrb	r3, [r3, #0]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d112      	bne.n	800b012 <MAS_receiveData+0x32>
  {
    ; /* Nothing to do */
  }
  else
  {
    if (g_MAS_datum == '\r')
 800afec:	4b0e      	ldr	r3, [pc, #56]	; (800b028 <MAS_receiveData+0x48>)
 800afee:	781b      	ldrb	r3, [r3, #0]
 800aff0:	2b0d      	cmp	r3, #13
 800aff2:	d103      	bne.n	800affc <MAS_receiveData+0x1c>
    {
      g_MAS_isDataComplete = true;
 800aff4:	4b0b      	ldr	r3, [pc, #44]	; (800b024 <MAS_receiveData+0x44>)
 800aff6:	2201      	movs	r2, #1
 800aff8:	701a      	strb	r2, [r3, #0]
 800affa:	e00a      	b.n	800b012 <MAS_receiveData+0x32>
    }
    else
    {
      g_MAS_data[g_MAS_dataSize] = g_MAS_datum;
 800affc:	4b0b      	ldr	r3, [pc, #44]	; (800b02c <MAS_receiveData+0x4c>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4a09      	ldr	r2, [pc, #36]	; (800b028 <MAS_receiveData+0x48>)
 800b002:	7811      	ldrb	r1, [r2, #0]
 800b004:	4a0a      	ldr	r2, [pc, #40]	; (800b030 <MAS_receiveData+0x50>)
 800b006:	54d1      	strb	r1, [r2, r3]
      g_MAS_dataSize++;
 800b008:	4b08      	ldr	r3, [pc, #32]	; (800b02c <MAS_receiveData+0x4c>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	3301      	adds	r3, #1
 800b00e:	4a07      	ldr	r2, [pc, #28]	; (800b02c <MAS_receiveData+0x4c>)
 800b010:	6013      	str	r3, [r2, #0]
    }
  }

  HAL_UART_Receive_IT(g_MAS_uartHandle, &g_MAS_datum, 1);
 800b012:	4b08      	ldr	r3, [pc, #32]	; (800b034 <MAS_receiveData+0x54>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	2201      	movs	r2, #1
 800b018:	4903      	ldr	r1, [pc, #12]	; (800b028 <MAS_receiveData+0x48>)
 800b01a:	4618      	mov	r0, r3
 800b01c:	f7fd fa7c 	bl	8008518 <HAL_UART_Receive_IT>

  return;
 800b020:	bf00      	nop
}
 800b022:	bd80      	pop	{r7, pc}
 800b024:	200004f4 	.word	0x200004f4
 800b028:	200004dc 	.word	0x200004dc
 800b02c:	200004f0 	.word	0x200004f0
 800b030:	200004e0 	.word	0x200004e0
 800b034:	200004d8 	.word	0x200004d8

0800b038 <MAS_updateFifo>:

void MAS_updateFifo(T_SFO_Context *p_fifo)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
  if (g_MAS_isDataComplete == false)
 800b040:	4b0c      	ldr	r3, [pc, #48]	; (800b074 <MAS_updateFifo+0x3c>)
 800b042:	781b      	ldrb	r3, [r3, #0]
 800b044:	f083 0301 	eor.w	r3, r3, #1
 800b048:	b2db      	uxtb	r3, r3
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d10d      	bne.n	800b06a <MAS_updateFifo+0x32>
  {
    ; /* Nothing to do */
  }
  else
  {
    SFO_push    (p_fifo, &g_MAS_data);
 800b04e:	490a      	ldr	r1, [pc, #40]	; (800b078 <MAS_updateFifo+0x40>)
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 fb83 	bl	800b75c <SFO_push>
    SFO_initData(&g_MAS_data);
 800b056:	4808      	ldr	r0, [pc, #32]	; (800b078 <MAS_updateFifo+0x40>)
 800b058:	f000 fb5a 	bl	800b710 <SFO_initData>

    g_MAS_dataSize       = 0;
 800b05c:	4b07      	ldr	r3, [pc, #28]	; (800b07c <MAS_updateFifo+0x44>)
 800b05e:	2200      	movs	r2, #0
 800b060:	601a      	str	r2, [r3, #0]
    g_MAS_isDataComplete = false;
 800b062:	4b04      	ldr	r3, [pc, #16]	; (800b074 <MAS_updateFifo+0x3c>)
 800b064:	2200      	movs	r2, #0
 800b066:	701a      	strb	r2, [r3, #0]
  }

  return;
 800b068:	bf00      	nop
 800b06a:	bf00      	nop
}
 800b06c:	3708      	adds	r7, #8
 800b06e:	46bd      	mov	sp, r7
 800b070:	bd80      	pop	{r7, pc}
 800b072:	bf00      	nop
 800b074:	200004f4 	.word	0x200004f4
 800b078:	200004e0 	.word	0x200004e0
 800b07c:	200004f0 	.word	0x200004f0

0800b080 <MAS_sendString>:

void MAS_sendString(char *p_string, uint32_t p_length)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b082      	sub	sp, #8
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
 800b088:	6039      	str	r1, [r7, #0]
  /* As this method is using for logging/debug, we will not deal with failure cases */
 (void)HAL_UART_Transmit(g_MAS_uartHandle,
 800b08a:	4b06      	ldr	r3, [pc, #24]	; (800b0a4 <MAS_sendString+0x24>)
 800b08c:	6818      	ldr	r0, [r3, #0]
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	b29a      	uxth	r2, r3
 800b092:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b096:	6879      	ldr	r1, [r7, #4]
 800b098:	f7fd f9ac 	bl	80083f4 <HAL_UART_Transmit>
              (uint8_t *)p_string,
                         p_length,
                         CST_UART_TRANSMIT_TIMEOUT_IN_MS);

  return;
 800b09c:	bf00      	nop
}
 800b09e:	3708      	adds	r7, #8
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}
 800b0a4:	200004d8 	.word	0x200004d8

0800b0a8 <MTR_init>:
              uint32_t           p_dirPin1,
              GPIO_TypeDef      *p_dirPin2Port,
              uint32_t           p_dirPin2,
              TIM_HandleTypeDef *p_pwmTimerHandle,
              uint32_t           p_pwmChannel)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	60f8      	str	r0, [r7, #12]
 800b0b0:	60b9      	str	r1, [r7, #8]
 800b0b2:	607a      	str	r2, [r7, #4]
 800b0b4:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing Motor module for %s", p_name);
 800b0b6:	68ba      	ldr	r2, [r7, #8]
 800b0b8:	4912      	ldr	r1, [pc, #72]	; (800b104 <MTR_init+0x5c>)
 800b0ba:	2001      	movs	r0, #1
 800b0bc:	f7ff fed2 	bl	800ae64 <LOG_log>

  p_handle->name           = p_name;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	68ba      	ldr	r2, [r7, #8]
 800b0c4:	601a      	str	r2, [r3, #0]
  p_handle->dirPin1Port    = p_dirPin1Port;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	687a      	ldr	r2, [r7, #4]
 800b0ca:	605a      	str	r2, [r3, #4]
  p_handle->dirPin1        = p_dirPin1;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	683a      	ldr	r2, [r7, #0]
 800b0d0:	609a      	str	r2, [r3, #8]
  p_handle->dirPin2Port    = p_dirPin2Port;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	69ba      	ldr	r2, [r7, #24]
 800b0d6:	60da      	str	r2, [r3, #12]
  p_handle->dirPin2        = p_dirPin2;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	69fa      	ldr	r2, [r7, #28]
 800b0dc:	611a      	str	r2, [r3, #16]
  p_handle->pwmTimerHandle = p_pwmTimerHandle;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	6a3a      	ldr	r2, [r7, #32]
 800b0e2:	61da      	str	r2, [r3, #28]
  p_handle->pwmChannel     = p_pwmChannel;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0e8:	621a      	str	r2, [r3, #32]

  MTR_setDirection(p_handle, MTR_DIRECTION_STOP);
 800b0ea:	2100      	movs	r1, #0
 800b0ec:	68f8      	ldr	r0, [r7, #12]
 800b0ee:	f000 f80b 	bl	800b108 <MTR_setDirection>
  MTR_setSpeed    (p_handle, 0                 );
 800b0f2:	2100      	movs	r1, #0
 800b0f4:	68f8      	ldr	r0, [r7, #12]
 800b0f6:	f000 f87f 	bl	800b1f8 <MTR_setSpeed>

  return;
 800b0fa:	bf00      	nop
}
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}
 800b102:	bf00      	nop
 800b104:	08010f8c 	.word	0x08010f8c

0800b108 <MTR_setDirection>:

void MTR_setDirection(T_MTR_Handle *p_handle, T_MTR_DIRECTION p_direction)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
 800b110:	460b      	mov	r3, r1
 800b112:	70fb      	strb	r3, [r7, #3]
  if (p_direction == p_handle->direction)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	7d1b      	ldrb	r3, [r3, #20]
 800b118:	78fa      	ldrb	r2, [r7, #3]
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d056      	beq.n	800b1cc <MTR_setDirection+0xc4>
  {
    ; /* Nothing to do */
  }
  else
  {
    if (p_direction == MTR_DIRECTION_STOP)
 800b11e:	78fb      	ldrb	r3, [r7, #3]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d119      	bne.n	800b158 <MTR_setDirection+0x50>
    {
      LOG_debug("%s motor STOP", p_handle->name);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	461a      	mov	r2, r3
 800b12a:	492a      	ldr	r1, [pc, #168]	; (800b1d4 <MTR_setDirection+0xcc>)
 800b12c:	2000      	movs	r0, #0
 800b12e:	f7ff fe99 	bl	800ae64 <LOG_log>

      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6858      	ldr	r0, [r3, #4]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	689b      	ldr	r3, [r3, #8]
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	2200      	movs	r2, #0
 800b13e:	4619      	mov	r1, r3
 800b140:	f7f8 ff5e 	bl	8004000 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	68d8      	ldr	r0, [r3, #12]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	691b      	ldr	r3, [r3, #16]
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	2200      	movs	r2, #0
 800b150:	4619      	mov	r1, r3
 800b152:	f7f8 ff55 	bl	8004000 <HAL_GPIO_WritePin>
 800b156:	e035      	b.n	800b1c4 <MTR_setDirection+0xbc>
    }
    else if (p_direction == MTR_DIRECTION_FORWARD)
 800b158:	78fb      	ldrb	r3, [r7, #3]
 800b15a:	2b01      	cmp	r3, #1
 800b15c:	d119      	bne.n	800b192 <MTR_setDirection+0x8a>
    {
      LOG_debug("%s motor go FORWARD", p_handle->name);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	461a      	mov	r2, r3
 800b164:	491c      	ldr	r1, [pc, #112]	; (800b1d8 <MTR_setDirection+0xd0>)
 800b166:	2000      	movs	r0, #0
 800b168:	f7ff fe7c 	bl	800ae64 <LOG_log>

      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_SET  );
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	6858      	ldr	r0, [r3, #4]
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	689b      	ldr	r3, [r3, #8]
 800b174:	b29b      	uxth	r3, r3
 800b176:	2201      	movs	r2, #1
 800b178:	4619      	mov	r1, r3
 800b17a:	f7f8 ff41 	bl	8004000 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	68d8      	ldr	r0, [r3, #12]
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	691b      	ldr	r3, [r3, #16]
 800b186:	b29b      	uxth	r3, r3
 800b188:	2200      	movs	r2, #0
 800b18a:	4619      	mov	r1, r3
 800b18c:	f7f8 ff38 	bl	8004000 <HAL_GPIO_WritePin>
 800b190:	e018      	b.n	800b1c4 <MTR_setDirection+0xbc>
    }
    else
    {
      LOG_debug("%s motor go BACKWARD", p_handle->name);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	461a      	mov	r2, r3
 800b198:	4910      	ldr	r1, [pc, #64]	; (800b1dc <MTR_setDirection+0xd4>)
 800b19a:	2000      	movs	r0, #0
 800b19c:	f7ff fe62 	bl	800ae64 <LOG_log>

      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	6858      	ldr	r0, [r3, #4]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	689b      	ldr	r3, [r3, #8]
 800b1a8:	b29b      	uxth	r3, r3
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	f7f8 ff27 	bl	8004000 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_SET  );
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	68d8      	ldr	r0, [r3, #12]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	691b      	ldr	r3, [r3, #16]
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	2201      	movs	r2, #1
 800b1be:	4619      	mov	r1, r3
 800b1c0:	f7f8 ff1e 	bl	8004000 <HAL_GPIO_WritePin>
    }

    p_handle->direction = p_direction;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	78fa      	ldrb	r2, [r7, #3]
 800b1c8:	751a      	strb	r2, [r3, #20]
  }

  return;
 800b1ca:	bf00      	nop
 800b1cc:	bf00      	nop
}
 800b1ce:	3708      	adds	r7, #8
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}
 800b1d4:	08010fb0 	.word	0x08010fb0
 800b1d8:	08010fc0 	.word	0x08010fc0
 800b1dc:	08010fd4 	.word	0x08010fd4

0800b1e0 <MTR_getDirection>:

T_MTR_DIRECTION MTR_getDirection(T_MTR_Handle *p_handle)
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b083      	sub	sp, #12
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
  return p_handle->direction;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	7d1b      	ldrb	r3, [r3, #20]
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	370c      	adds	r7, #12
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bc80      	pop	{r7}
 800b1f4:	4770      	bx	lr
	...

0800b1f8 <MTR_setSpeed>:

void MTR_setSpeed(T_MTR_Handle *p_handle, uint32_t p_speed)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b082      	sub	sp, #8
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
 800b200:	6039      	str	r1, [r7, #0]
  if (p_speed == p_handle->speed)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	699b      	ldr	r3, [r3, #24]
 800b206:	683a      	ldr	r2, [r7, #0]
 800b208:	429a      	cmp	r2, r3
 800b20a:	d02d      	beq.n	800b268 <MTR_setSpeed+0x70>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_debug("Setting  %s motor speed to %u", p_handle->name, p_speed);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681a      	ldr	r2, [r3, #0]
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	4917      	ldr	r1, [pc, #92]	; (800b270 <MTR_setSpeed+0x78>)
 800b214:	2000      	movs	r0, #0
 800b216:	f7ff fe25 	bl	800ae64 <LOG_log>

    __HAL_TIM_SET_COMPARE(p_handle->pwmTimerHandle, p_handle->pwmChannel, p_speed);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a1b      	ldr	r3, [r3, #32]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d105      	bne.n	800b22e <MTR_setSpeed+0x36>
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	69db      	ldr	r3, [r3, #28]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	683a      	ldr	r2, [r7, #0]
 800b22a:	635a      	str	r2, [r3, #52]	; 0x34
 800b22c:	e018      	b.n	800b260 <MTR_setSpeed+0x68>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6a1b      	ldr	r3, [r3, #32]
 800b232:	2b04      	cmp	r3, #4
 800b234:	d105      	bne.n	800b242 <MTR_setSpeed+0x4a>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	69db      	ldr	r3, [r3, #28]
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	6393      	str	r3, [r2, #56]	; 0x38
 800b240:	e00e      	b.n	800b260 <MTR_setSpeed+0x68>
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6a1b      	ldr	r3, [r3, #32]
 800b246:	2b08      	cmp	r3, #8
 800b248:	d105      	bne.n	800b256 <MTR_setSpeed+0x5e>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	69db      	ldr	r3, [r3, #28]
 800b24e:	681a      	ldr	r2, [r3, #0]
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	63d3      	str	r3, [r2, #60]	; 0x3c
 800b254:	e004      	b.n	800b260 <MTR_setSpeed+0x68>
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	69db      	ldr	r3, [r3, #28]
 800b25a:	681a      	ldr	r2, [r3, #0]
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	6413      	str	r3, [r2, #64]	; 0x40

    p_handle->speed = p_speed;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	683a      	ldr	r2, [r7, #0]
 800b264:	619a      	str	r2, [r3, #24]
  }

  return;
 800b266:	bf00      	nop
 800b268:	bf00      	nop
}
 800b26a:	3708      	adds	r7, #8
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}
 800b270:	08010fec 	.word	0x08010fec

0800b274 <MTR_getSpeed>:

uint32_t MTR_getSpeed(T_MTR_Handle *p_handle)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  return p_handle->speed;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	699b      	ldr	r3, [r3, #24]
}
 800b280:	4618      	mov	r0, r3
 800b282:	370c      	adds	r7, #12
 800b284:	46bd      	mov	sp, r7
 800b286:	bc80      	pop	{r7}
 800b288:	4770      	bx	lr
	...

0800b28c <PID_init>:
               float         p_kd,
               float         p_targetValue,
               float         p_minValue,
               float         p_maxValue,
               float         p_antiWindUpFactor)
{
 800b28c:	b590      	push	{r4, r7, lr}
 800b28e:	b085      	sub	sp, #20
 800b290:	af00      	add	r7, sp, #0
 800b292:	60f8      	str	r0, [r7, #12]
 800b294:	60b9      	str	r1, [r7, #8]
 800b296:	607a      	str	r2, [r7, #4]
 800b298:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing PID module for %s", p_name);
 800b29a:	68ba      	ldr	r2, [r7, #8]
 800b29c:	492d      	ldr	r1, [pc, #180]	; (800b354 <PID_init+0xc8>)
 800b29e:	2001      	movs	r0, #1
 800b2a0:	f7ff fde0 	bl	800ae64 <LOG_log>

  p_handle->name            = p_name;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	68ba      	ldr	r2, [r7, #8]
 800b2a8:	601a      	str	r2, [r3, #0]
  p_handle->kp              = p_kp;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	687a      	ldr	r2, [r7, #4]
 800b2ae:	605a      	str	r2, [r3, #4]
  p_handle->ki              = p_ki;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	683a      	ldr	r2, [r7, #0]
 800b2b4:	609a      	str	r2, [r3, #8]
  p_handle->kd              = p_kd;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	6a3a      	ldr	r2, [r7, #32]
 800b2ba:	60da      	str	r2, [r3, #12]
  p_handle->targetValue     = p_targetValue;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2c0:	611a      	str	r2, [r3, #16]
  p_handle->minValue        = p_minValue;
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b2c6:	615a      	str	r2, [r3, #20]
  p_handle->maxValue        = p_maxValue;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b2cc:	619a      	str	r2, [r3, #24]
  p_handle->antiWindUpValue = p_antiWindUpFactor * UTI_MAX(abs(p_handle->minValue), abs(p_handle->maxValue));
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	695b      	ldr	r3, [r3, #20]
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f7f5 ff12 	bl	80010fc <__aeabi_f2iz>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 800b2de:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	699b      	ldr	r3, [r3, #24]
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f7f5 ff08 	bl	80010fc <__aeabi_f2iz>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	bfb8      	it	lt
 800b2f2:	425b      	neglt	r3, r3
 800b2f4:	429c      	cmp	r4, r3
 800b2f6:	dd0d      	ble.n	800b314 <PID_init+0x88>
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	695b      	ldr	r3, [r3, #20]
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7f5 fefd 	bl	80010fc <__aeabi_f2iz>
 800b302:	4603      	mov	r3, r0
 800b304:	2b00      	cmp	r3, #0
 800b306:	bfb8      	it	lt
 800b308:	425b      	neglt	r3, r3
 800b30a:	4618      	mov	r0, r3
 800b30c:	f7f5 fd52 	bl	8000db4 <__aeabi_i2f>
 800b310:	4603      	mov	r3, r0
 800b312:	e00c      	b.n	800b32e <PID_init+0xa2>
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	699b      	ldr	r3, [r3, #24]
 800b318:	4618      	mov	r0, r3
 800b31a:	f7f5 feef 	bl	80010fc <__aeabi_f2iz>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	bfb8      	it	lt
 800b324:	425b      	neglt	r3, r3
 800b326:	4618      	mov	r0, r3
 800b328:	f7f5 fd44 	bl	8000db4 <__aeabi_i2f>
 800b32c:	4603      	mov	r3, r0
 800b32e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b330:	4618      	mov	r0, r3
 800b332:	f7f5 fd93 	bl	8000e5c <__aeabi_fmul>
 800b336:	4603      	mov	r3, r0
 800b338:	461a      	mov	r2, r3
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	61da      	str	r2, [r3, #28]

  PID_reset  (p_handle       );
 800b33e:	68f8      	ldr	r0, [r7, #12]
 800b340:	f000 f80a 	bl	800b358 <PID_reset>
  PID_logInfo(p_handle, false);
 800b344:	2100      	movs	r1, #0
 800b346:	68f8      	ldr	r0, [r7, #12]
 800b348:	f000 f912 	bl	800b570 <PID_logInfo>

  return;
 800b34c:	bf00      	nop
}
 800b34e:	3714      	adds	r7, #20
 800b350:	46bd      	mov	sp, r7
 800b352:	bd90      	pop	{r4, r7, pc}
 800b354:	080110a0 	.word	0x080110a0

0800b358 <PID_reset>:

void PID_reset(T_PID_Handle *p_handle)
{
 800b358:	b480      	push	{r7}
 800b35a:	b083      	sub	sp, #12
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  p_handle->pValue        = 0.0f;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f04f 0200 	mov.w	r2, #0
 800b366:	621a      	str	r2, [r3, #32]
  p_handle->iValue        = 0.0f;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f04f 0200 	mov.w	r2, #0
 800b36e:	625a      	str	r2, [r3, #36]	; 0x24
  p_handle->dValue        = 0.0f;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f04f 0200 	mov.w	r2, #0
 800b376:	629a      	str	r2, [r3, #40]	; 0x28
  p_handle->computedValue = 0.0f;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	f04f 0200 	mov.w	r2, #0
 800b37e:	62da      	str	r2, [r3, #44]	; 0x2c
  p_handle->lastError     = 0.0f;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f04f 0200 	mov.w	r2, #0
 800b386:	631a      	str	r2, [r3, #48]	; 0x30

  return;
 800b388:	bf00      	nop
}
 800b38a:	370c      	adds	r7, #12
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bc80      	pop	{r7}
 800b390:	4770      	bx	lr

0800b392 <PID_setKp>:

void PID_setKp(T_PID_Handle *p_handle, float p_kp)
{
 800b392:	b480      	push	{r7}
 800b394:	b083      	sub	sp, #12
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
 800b39a:	6039      	str	r1, [r7, #0]
  p_handle->kp = p_kp;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	683a      	ldr	r2, [r7, #0]
 800b3a0:	605a      	str	r2, [r3, #4]

  return;
 800b3a2:	bf00      	nop
}
 800b3a4:	370c      	adds	r7, #12
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bc80      	pop	{r7}
 800b3aa:	4770      	bx	lr

0800b3ac <PID_setKi>:

void PID_setKi(T_PID_Handle *p_handle, float p_ki)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b083      	sub	sp, #12
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
 800b3b4:	6039      	str	r1, [r7, #0]
  p_handle->ki = p_ki;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	683a      	ldr	r2, [r7, #0]
 800b3ba:	609a      	str	r2, [r3, #8]

  return;
 800b3bc:	bf00      	nop
}
 800b3be:	370c      	adds	r7, #12
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bc80      	pop	{r7}
 800b3c4:	4770      	bx	lr

0800b3c6 <PID_setKd>:

void PID_setKd(T_PID_Handle *p_handle, float p_kd)
{
 800b3c6:	b480      	push	{r7}
 800b3c8:	b083      	sub	sp, #12
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
 800b3ce:	6039      	str	r1, [r7, #0]
  p_handle->kd = p_kd;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	683a      	ldr	r2, [r7, #0]
 800b3d4:	60da      	str	r2, [r3, #12]

  return;
 800b3d6:	bf00      	nop
}
 800b3d8:	370c      	adds	r7, #12
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bc80      	pop	{r7}
 800b3de:	4770      	bx	lr

0800b3e0 <PID_setTargetValue>:

void PID_setTargetValue(T_PID_Handle *p_handle, float p_targetValue)
{
 800b3e0:	b480      	push	{r7}
 800b3e2:	b083      	sub	sp, #12
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
 800b3e8:	6039      	str	r1, [r7, #0]
  p_handle->targetValue = p_targetValue;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	683a      	ldr	r2, [r7, #0]
 800b3ee:	611a      	str	r2, [r3, #16]

  return;
 800b3f0:	bf00      	nop
}
 800b3f2:	370c      	adds	r7, #12
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bc80      	pop	{r7}
 800b3f8:	4770      	bx	lr

0800b3fa <PID_update>:
{
  return p_handle->antiWindUpValue;
}

float PID_update(T_PID_Handle *p_handle, float p_currentValue, uint32_t p_timeDelta)
{
 800b3fa:	b5b0      	push	{r4, r5, r7, lr}
 800b3fc:	b088      	sub	sp, #32
 800b3fe:	af02      	add	r7, sp, #8
 800b400:	60f8      	str	r0, [r7, #12]
 800b402:	60b9      	str	r1, [r7, #8]
 800b404:	607a      	str	r2, [r7, #4]
  int32_t l_currentError;

  l_currentError = p_handle->targetValue - p_currentValue;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	691b      	ldr	r3, [r3, #16]
 800b40a:	68b9      	ldr	r1, [r7, #8]
 800b40c:	4618      	mov	r0, r3
 800b40e:	f7f5 fc1b 	bl	8000c48 <__aeabi_fsub>
 800b412:	4603      	mov	r3, r0
 800b414:	4618      	mov	r0, r3
 800b416:	f7f5 fe71 	bl	80010fc <__aeabi_f2iz>
 800b41a:	4603      	mov	r3, r0
 800b41c:	617b      	str	r3, [r7, #20]

  p_handle->pValue    =  l_currentError;
 800b41e:	6978      	ldr	r0, [r7, #20]
 800b420:	f7f5 fcc8 	bl	8000db4 <__aeabi_i2f>
 800b424:	4602      	mov	r2, r0
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	621a      	str	r2, [r3, #32]
  p_handle->iValue   +=  l_currentError * p_timeDelta;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	fb02 f303 	mul.w	r3, r2, r3
 800b436:	4618      	mov	r0, r3
 800b438:	f7f5 fcb8 	bl	8000dac <__aeabi_ui2f>
 800b43c:	4603      	mov	r3, r0
 800b43e:	4619      	mov	r1, r3
 800b440:	4620      	mov	r0, r4
 800b442:	f7f5 fc03 	bl	8000c4c <__addsf3>
 800b446:	4603      	mov	r3, r0
 800b448:	461a      	mov	r2, r3
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	625a      	str	r2, [r3, #36]	; 0x24
  p_handle->iValue    =  UTI_clampIntValue(p_handle->iValue, -p_handle->antiWindUpValue, p_handle->antiWindUpValue, true, 0);
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b452:	4618      	mov	r0, r3
 800b454:	f7f5 fe52 	bl	80010fc <__aeabi_f2iz>
 800b458:	4604      	mov	r4, r0
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	69db      	ldr	r3, [r3, #28]
 800b45e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800b462:	4618      	mov	r0, r3
 800b464:	f7f5 fe4a 	bl	80010fc <__aeabi_f2iz>
 800b468:	4605      	mov	r5, r0
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	69db      	ldr	r3, [r3, #28]
 800b46e:	4618      	mov	r0, r3
 800b470:	f7f5 fe44 	bl	80010fc <__aeabi_f2iz>
 800b474:	4602      	mov	r2, r0
 800b476:	2300      	movs	r3, #0
 800b478:	9300      	str	r3, [sp, #0]
 800b47a:	2301      	movs	r3, #1
 800b47c:	4629      	mov	r1, r5
 800b47e:	4620      	mov	r0, r4
 800b480:	f000 fac4 	bl	800ba0c <UTI_clampIntValue>
 800b484:	4603      	mov	r3, r0
 800b486:	4618      	mov	r0, r3
 800b488:	f7f5 fc94 	bl	8000db4 <__aeabi_i2f>
 800b48c:	4602      	mov	r2, r0
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	625a      	str	r2, [r3, #36]	; 0x24
  p_handle->dValue    = (l_currentError - p_handle->lastError) / p_timeDelta;
 800b492:	6978      	ldr	r0, [r7, #20]
 800b494:	f7f5 fc8e 	bl	8000db4 <__aeabi_i2f>
 800b498:	4602      	mov	r2, r0
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b49e:	4619      	mov	r1, r3
 800b4a0:	4610      	mov	r0, r2
 800b4a2:	f7f5 fbd1 	bl	8000c48 <__aeabi_fsub>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	461c      	mov	r4, r3
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f7f5 fc7e 	bl	8000dac <__aeabi_ui2f>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	4620      	mov	r0, r4
 800b4b6:	f7f5 fd85 	bl	8000fc4 <__aeabi_fdiv>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	461a      	mov	r2, r3
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	629a      	str	r2, [r3, #40]	; 0x28
  p_handle->lastError =  l_currentError;
 800b4c2:	6978      	ldr	r0, [r7, #20]
 800b4c4:	f7f5 fc76 	bl	8000db4 <__aeabi_i2f>
 800b4c8:	4602      	mov	r2, r0
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	631a      	str	r2, [r3, #48]	; 0x30

  p_handle->computedValue = p_handle->kp * p_handle->pValue + p_handle->ki * p_handle->iValue + p_handle->kd * p_handle->dValue;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	685a      	ldr	r2, [r3, #4]
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	6a1b      	ldr	r3, [r3, #32]
 800b4d6:	4619      	mov	r1, r3
 800b4d8:	4610      	mov	r0, r2
 800b4da:	f7f5 fcbf 	bl	8000e5c <__aeabi_fmul>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	461c      	mov	r4, r3
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	689a      	ldr	r2, [r3, #8]
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4ea:	4619      	mov	r1, r3
 800b4ec:	4610      	mov	r0, r2
 800b4ee:	f7f5 fcb5 	bl	8000e5c <__aeabi_fmul>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	4619      	mov	r1, r3
 800b4f6:	4620      	mov	r0, r4
 800b4f8:	f7f5 fba8 	bl	8000c4c <__addsf3>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	461c      	mov	r4, r3
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	68da      	ldr	r2, [r3, #12]
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b508:	4619      	mov	r1, r3
 800b50a:	4610      	mov	r0, r2
 800b50c:	f7f5 fca6 	bl	8000e5c <__aeabi_fmul>
 800b510:	4603      	mov	r3, r0
 800b512:	4619      	mov	r1, r3
 800b514:	4620      	mov	r0, r4
 800b516:	f7f5 fb99 	bl	8000c4c <__addsf3>
 800b51a:	4603      	mov	r3, r0
 800b51c:	461a      	mov	r2, r3
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	62da      	str	r2, [r3, #44]	; 0x2c
  p_handle->computedValue = UTI_clampIntValue(p_handle->computedValue, p_handle->minValue, p_handle->maxValue, true, 0);
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b526:	4618      	mov	r0, r3
 800b528:	f7f5 fde8 	bl	80010fc <__aeabi_f2iz>
 800b52c:	4604      	mov	r4, r0
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	695b      	ldr	r3, [r3, #20]
 800b532:	4618      	mov	r0, r3
 800b534:	f7f5 fde2 	bl	80010fc <__aeabi_f2iz>
 800b538:	4605      	mov	r5, r0
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	699b      	ldr	r3, [r3, #24]
 800b53e:	4618      	mov	r0, r3
 800b540:	f7f5 fddc 	bl	80010fc <__aeabi_f2iz>
 800b544:	4602      	mov	r2, r0
 800b546:	2300      	movs	r3, #0
 800b548:	9300      	str	r3, [sp, #0]
 800b54a:	2301      	movs	r3, #1
 800b54c:	4629      	mov	r1, r5
 800b54e:	4620      	mov	r0, r4
 800b550:	f000 fa5c 	bl	800ba0c <UTI_clampIntValue>
 800b554:	4603      	mov	r3, r0
 800b556:	4618      	mov	r0, r3
 800b558:	f7f5 fc2c 	bl	8000db4 <__aeabi_i2f>
 800b55c:	4602      	mov	r2, r0
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	62da      	str	r2, [r3, #44]	; 0x2c

  return p_handle->computedValue;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 800b566:	4618      	mov	r0, r3
 800b568:	3718      	adds	r7, #24
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b570 <PID_logInfo>:

void PID_logInfo(T_PID_Handle *p_handle, bool p_compactLog)
{
 800b570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b574:	b08f      	sub	sp, #60	; 0x3c
 800b576:	af0a      	add	r7, sp, #40	; 0x28
 800b578:	60f8      	str	r0, [r7, #12]
 800b57a:	460b      	mov	r3, r1
 800b57c:	72fb      	strb	r3, [r7, #11]
  if (p_compactLog == false)
 800b57e:	7afb      	ldrb	r3, [r7, #11]
 800b580:	f083 0301 	eor.w	r3, r3, #1
 800b584:	b2db      	uxtb	r3, r3
 800b586:	2b00      	cmp	r3, #0
 800b588:	d07a      	beq.n	800b680 <PID_logInfo+0x110>
  {
    LOG_info("% PID detailed data:", p_handle->name);
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	461a      	mov	r2, r3
 800b590:	4959      	ldr	r1, [pc, #356]	; (800b6f8 <PID_logInfo+0x188>)
 800b592:	2001      	movs	r0, #1
 800b594:	f7ff fc66 	bl	800ae64 <LOG_log>
    LOG_info(" kp = %6.2f -  ki = %6.2f -     kd = %6.2f", p_handle->kp         , p_handle->ki      , p_handle->kd             );
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	685b      	ldr	r3, [r3, #4]
 800b59c:	4618      	mov	r0, r3
 800b59e:	f7f4 ffaf 	bl	8000500 <__aeabi_f2d>
 800b5a2:	4680      	mov	r8, r0
 800b5a4:	4689      	mov	r9, r1
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	689b      	ldr	r3, [r3, #8]
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f7f4 ffa8 	bl	8000500 <__aeabi_f2d>
 800b5b0:	4604      	mov	r4, r0
 800b5b2:	460d      	mov	r5, r1
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	68db      	ldr	r3, [r3, #12]
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f7f4 ffa1 	bl	8000500 <__aeabi_f2d>
 800b5be:	4602      	mov	r2, r0
 800b5c0:	460b      	mov	r3, r1
 800b5c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b5c6:	e9cd 4500 	strd	r4, r5, [sp]
 800b5ca:	4642      	mov	r2, r8
 800b5cc:	464b      	mov	r3, r9
 800b5ce:	494b      	ldr	r1, [pc, #300]	; (800b6fc <PID_logInfo+0x18c>)
 800b5d0:	2001      	movs	r0, #1
 800b5d2:	f7ff fc47 	bl	800ae64 <LOG_log>
    LOG_info("  p = %6.2f -   i = %6.2f -      d = %6.2f", p_handle->pValue     , p_handle->iValue  , p_handle->dValue         );
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	6a1b      	ldr	r3, [r3, #32]
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f7f4 ff90 	bl	8000500 <__aeabi_f2d>
 800b5e0:	4680      	mov	r8, r0
 800b5e2:	4689      	mov	r9, r1
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	f7f4 ff89 	bl	8000500 <__aeabi_f2d>
 800b5ee:	4604      	mov	r4, r0
 800b5f0:	460d      	mov	r5, r1
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f7f4 ff82 	bl	8000500 <__aeabi_f2d>
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	460b      	mov	r3, r1
 800b600:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b604:	e9cd 4500 	strd	r4, r5, [sp]
 800b608:	4642      	mov	r2, r8
 800b60a:	464b      	mov	r3, r9
 800b60c:	493c      	ldr	r1, [pc, #240]	; (800b700 <PID_logInfo+0x190>)
 800b60e:	2001      	movs	r0, #1
 800b610:	f7ff fc28 	bl	800ae64 <LOG_log>
    LOG_info("min = %6.2f - max = %6.2f - a.w.up = %6.2f", p_handle->minValue   , p_handle->maxValue, p_handle->antiWindUpValue);
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	695b      	ldr	r3, [r3, #20]
 800b618:	4618      	mov	r0, r3
 800b61a:	f7f4 ff71 	bl	8000500 <__aeabi_f2d>
 800b61e:	4680      	mov	r8, r0
 800b620:	4689      	mov	r9, r1
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	699b      	ldr	r3, [r3, #24]
 800b626:	4618      	mov	r0, r3
 800b628:	f7f4 ff6a 	bl	8000500 <__aeabi_f2d>
 800b62c:	4604      	mov	r4, r0
 800b62e:	460d      	mov	r5, r1
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	69db      	ldr	r3, [r3, #28]
 800b634:	4618      	mov	r0, r3
 800b636:	f7f4 ff63 	bl	8000500 <__aeabi_f2d>
 800b63a:	4602      	mov	r2, r0
 800b63c:	460b      	mov	r3, r1
 800b63e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b642:	e9cd 4500 	strd	r4, r5, [sp]
 800b646:	4642      	mov	r2, r8
 800b648:	464b      	mov	r3, r9
 800b64a:	492e      	ldr	r1, [pc, #184]	; (800b704 <PID_logInfo+0x194>)
 800b64c:	2001      	movs	r0, #1
 800b64e:	f7ff fc09 	bl	800ae64 <LOG_log>
    LOG_info("  t = %6.2f - val = %6.2f               "  , p_handle->targetValue, p_handle->computedValue                      );
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	691b      	ldr	r3, [r3, #16]
 800b656:	4618      	mov	r0, r3
 800b658:	f7f4 ff52 	bl	8000500 <__aeabi_f2d>
 800b65c:	4604      	mov	r4, r0
 800b65e:	460d      	mov	r5, r1
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b664:	4618      	mov	r0, r3
 800b666:	f7f4 ff4b 	bl	8000500 <__aeabi_f2d>
 800b66a:	4602      	mov	r2, r0
 800b66c:	460b      	mov	r3, r1
 800b66e:	e9cd 2300 	strd	r2, r3, [sp]
 800b672:	4622      	mov	r2, r4
 800b674:	462b      	mov	r3, r5
 800b676:	4924      	ldr	r1, [pc, #144]	; (800b708 <PID_logInfo+0x198>)
 800b678:	2001      	movs	r0, #1
 800b67a:	f7ff fbf3 	bl	800ae64 <LOG_log>
             p_handle->dValue,
             p_handle->targetValue,
             p_handle->computedValue);
  }

  return;
 800b67e:	e036      	b.n	800b6ee <PID_logInfo+0x17e>
    LOG_info("%s PID: p = %6.2f - i = %6.2f - d = %6.2f - t = %6.2f - val = %6.2f",
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681e      	ldr	r6, [r3, #0]
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	6a1b      	ldr	r3, [r3, #32]
 800b688:	4618      	mov	r0, r3
 800b68a:	f7f4 ff39 	bl	8000500 <__aeabi_f2d>
 800b68e:	4604      	mov	r4, r0
 800b690:	460d      	mov	r5, r1
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b696:	4618      	mov	r0, r3
 800b698:	f7f4 ff32 	bl	8000500 <__aeabi_f2d>
 800b69c:	4680      	mov	r8, r0
 800b69e:	4689      	mov	r9, r1
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f7f4 ff2b 	bl	8000500 <__aeabi_f2d>
 800b6aa:	4682      	mov	sl, r0
 800b6ac:	468b      	mov	fp, r1
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	691b      	ldr	r3, [r3, #16]
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f7f4 ff24 	bl	8000500 <__aeabi_f2d>
 800b6b8:	e9c7 0100 	strd	r0, r1, [r7]
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	f7f4 ff1d 	bl	8000500 <__aeabi_f2d>
 800b6c6:	4602      	mov	r2, r0
 800b6c8:	460b      	mov	r3, r1
 800b6ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b6ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b6d6:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800b6da:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800b6de:	e9cd 4500 	strd	r4, r5, [sp]
 800b6e2:	4632      	mov	r2, r6
 800b6e4:	4909      	ldr	r1, [pc, #36]	; (800b70c <PID_logInfo+0x19c>)
 800b6e6:	2001      	movs	r0, #1
 800b6e8:	f7ff fbbc 	bl	800ae64 <LOG_log>
  return;
 800b6ec:	bf00      	nop
}
 800b6ee:	3714      	adds	r7, #20
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6f6:	bf00      	nop
 800b6f8:	080110c0 	.word	0x080110c0
 800b6fc:	080110d8 	.word	0x080110d8
 800b700:	08011104 	.word	0x08011104
 800b704:	08011130 	.word	0x08011130
 800b708:	0801115c 	.word	0x0801115c
 800b70c:	08011188 	.word	0x08011188

0800b710 <SFO_initData>:

#include "log.h"


void SFO_initData(T_SFO_data *p_data)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b082      	sub	sp, #8
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
  (void)memset(p_data, 0, CST_STRING_FIFO_MAX_STRING_LENGTH);
 800b718:	2210      	movs	r2, #16
 800b71a:	2100      	movs	r1, #0
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f000 fa2f 	bl	800bb80 <memset>

  return;
 800b722:	bf00      	nop
}
 800b724:	3708      	adds	r7, #8
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}
	...

0800b72c <SFO_init>:

void SFO_init(T_SFO_Context *p_fifo)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b082      	sub	sp, #8
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
  LOG_debug("String FIFO now empty");
 800b734:	4908      	ldr	r1, [pc, #32]	; (800b758 <SFO_init+0x2c>)
 800b736:	2000      	movs	r0, #0
 800b738:	f7ff fb94 	bl	800ae64 <LOG_log>

  p_fifo->head  = NULL;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2200      	movs	r2, #0
 800b740:	601a      	str	r2, [r3, #0]
  p_fifo->tail  = NULL;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	2200      	movs	r2, #0
 800b746:	605a      	str	r2, [r3, #4]
  p_fifo->count = 0;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2200      	movs	r2, #0
 800b74c:	609a      	str	r2, [r3, #8]

  return;
 800b74e:	bf00      	nop
}
 800b750:	3708      	adds	r7, #8
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}
 800b756:	bf00      	nop
 800b758:	080111cc 	.word	0x080111cc

0800b75c <SFO_push>:

void SFO_push(T_SFO_Context *p_fifo, T_SFO_data *p_dataIn)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b084      	sub	sp, #16
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	6039      	str	r1, [r7, #0]
  T_SFO_Element *l_element;

  if (p_fifo->count == CST_STRING_FIFO_MAX_ELEMENTS)
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	689b      	ldr	r3, [r3, #8]
 800b76a:	2b0a      	cmp	r3, #10
 800b76c:	d105      	bne.n	800b77a <SFO_push+0x1e>
  {
    LOG_error("SFO_push() failure - String FIFO is full (%u elements)", CST_STRING_FIFO_MAX_ELEMENTS);
 800b76e:	220a      	movs	r2, #10
 800b770:	4917      	ldr	r1, [pc, #92]	; (800b7d0 <SFO_push+0x74>)
 800b772:	2003      	movs	r0, #3
 800b774:	f7ff fb76 	bl	800ae64 <LOG_log>

      p_fifo->count++;
    }
  }

  return;
 800b778:	e027      	b.n	800b7ca <SFO_push+0x6e>
    l_element = (T_SFO_Element *)malloc(sizeof(T_SFO_Element));
 800b77a:	2014      	movs	r0, #20
 800b77c:	f000 f9f0 	bl	800bb60 <malloc>
 800b780:	4603      	mov	r3, r0
 800b782:	60fb      	str	r3, [r7, #12]
    if (l_element == NULL)
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d104      	bne.n	800b794 <SFO_push+0x38>
      LOG_error("SFO_push() failure - Could not allocate new memory");
 800b78a:	4912      	ldr	r1, [pc, #72]	; (800b7d4 <SFO_push+0x78>)
 800b78c:	2003      	movs	r0, #3
 800b78e:	f7ff fb69 	bl	800ae64 <LOG_log>
  return;
 800b792:	e01a      	b.n	800b7ca <SFO_push+0x6e>
      (void)strncpy(l_element->data, *p_dataIn, CST_STRING_FIFO_MAX_STRING_LENGTH);
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	2210      	movs	r2, #16
 800b798:	6839      	ldr	r1, [r7, #0]
 800b79a:	4618      	mov	r0, r3
 800b79c:	f000 ff7a 	bl	800c694 <strncpy>
      l_element->nextElement = p_fifo->head;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681a      	ldr	r2, [r3, #0]
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	611a      	str	r2, [r3, #16]
      p_fifo->head           = l_element;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	68fa      	ldr	r2, [r7, #12]
 800b7ac:	601a      	str	r2, [r3, #0]
      if (p_fifo->tail == NULL)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	685b      	ldr	r3, [r3, #4]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d103      	bne.n	800b7be <SFO_push+0x62>
        p_fifo->tail = p_fifo->head;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681a      	ldr	r2, [r3, #0]
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	605a      	str	r2, [r3, #4]
      p_fifo->count++;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	689b      	ldr	r3, [r3, #8]
 800b7c2:	1c5a      	adds	r2, r3, #1
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	609a      	str	r2, [r3, #8]
  return;
 800b7c8:	bf00      	nop
}
 800b7ca:	3710      	adds	r7, #16
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}
 800b7d0:	080111e4 	.word	0x080111e4
 800b7d4:	0801121c 	.word	0x0801121c

0800b7d8 <SFO_pop>:

void SFO_pop(T_SFO_Context *p_fifo, T_SFO_data *p_dataOut)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b084      	sub	sp, #16
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
 800b7e0:	6039      	str	r1, [r7, #0]
  T_SFO_Element *l_element;

  if (p_fifo->count == 0)
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d104      	bne.n	800b7f4 <SFO_pop+0x1c>
  {
    LOG_error("SFO_pop() failure - String FIFO is empty");
 800b7ea:	491a      	ldr	r1, [pc, #104]	; (800b854 <SFO_pop+0x7c>)
 800b7ec:	2003      	movs	r0, #3
 800b7ee:	f7ff fb39 	bl	800ae64 <LOG_log>
    {
      SFO_init(p_fifo);
    }
  }

  return;
 800b7f2:	e02c      	b.n	800b84e <SFO_pop+0x76>
    (void)strncpy(*p_dataOut, p_fifo->tail->data, CST_STRING_FIFO_MAX_STRING_LENGTH);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	685b      	ldr	r3, [r3, #4]
 800b7f8:	2210      	movs	r2, #16
 800b7fa:	4619      	mov	r1, r3
 800b7fc:	6838      	ldr	r0, [r7, #0]
 800b7fe:	f000 ff49 	bl	800c694 <strncpy>
    free(p_fifo->tail);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	685b      	ldr	r3, [r3, #4]
 800b806:	4618      	mov	r0, r3
 800b808:	f000 f9b2 	bl	800bb70 <free>
    if (p_fifo->count > 1)
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	689b      	ldr	r3, [r3, #8]
 800b810:	2b01      	cmp	r3, #1
 800b812:	d918      	bls.n	800b846 <SFO_pop+0x6e>
      l_element = p_fifo->head;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	60fb      	str	r3, [r7, #12]
      while (l_element->nextElement != p_fifo->tail)
 800b81a:	e002      	b.n	800b822 <SFO_pop+0x4a>
        l_element = l_element->nextElement;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	691b      	ldr	r3, [r3, #16]
 800b820:	60fb      	str	r3, [r7, #12]
      while (l_element->nextElement != p_fifo->tail)
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	691a      	ldr	r2, [r3, #16]
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	685b      	ldr	r3, [r3, #4]
 800b82a:	429a      	cmp	r2, r3
 800b82c:	d1f6      	bne.n	800b81c <SFO_pop+0x44>
      l_element->nextElement = NULL;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	2200      	movs	r2, #0
 800b832:	611a      	str	r2, [r3, #16]
      p_fifo->tail           = l_element;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	68fa      	ldr	r2, [r7, #12]
 800b838:	605a      	str	r2, [r3, #4]
      p_fifo->count--;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	1e5a      	subs	r2, r3, #1
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	609a      	str	r2, [r3, #8]
  return;
 800b844:	e003      	b.n	800b84e <SFO_pop+0x76>
      SFO_init(p_fifo);
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f7ff ff70 	bl	800b72c <SFO_init>
  return;
 800b84c:	bf00      	nop
}
 800b84e:	3710      	adds	r7, #16
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}
 800b854:	08011250 	.word	0x08011250

0800b858 <SFO_getCount>:

uint32_t SFO_getCount(T_SFO_Context *p_fifo)
{
 800b858:	b480      	push	{r7}
 800b85a:	b083      	sub	sp, #12
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
  return p_fifo->count;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	689b      	ldr	r3, [r3, #8]
}
 800b864:	4618      	mov	r0, r3
 800b866:	370c      	adds	r7, #12
 800b868:	46bd      	mov	sp, r7
 800b86a:	bc80      	pop	{r7}
 800b86c:	4770      	bx	lr
	...

0800b870 <SFO_logInfo>:

void SFO_logInfo(T_SFO_Context *p_fifo)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b084      	sub	sp, #16
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
  T_SFO_Element *l_element;

  if (p_fifo->count == 0)
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	689b      	ldr	r3, [r3, #8]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d104      	bne.n	800b88a <SFO_logInfo+0x1a>
  {
    LOG_info("String FIFO is empty");
 800b880:	4924      	ldr	r1, [pc, #144]	; (800b914 <SFO_logInfo+0xa4>)
 800b882:	2001      	movs	r0, #1
 800b884:	f7ff faee 	bl	800ae64 <LOG_log>

      l_element = l_element->nextElement;
    }
  }

  return;
 800b888:	e040      	b.n	800b90c <SFO_logInfo+0x9c>
    LOG_info("String FIFO: %u element(s)", p_fifo->count);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	689b      	ldr	r3, [r3, #8]
 800b88e:	461a      	mov	r2, r3
 800b890:	4921      	ldr	r1, [pc, #132]	; (800b918 <SFO_logInfo+0xa8>)
 800b892:	2001      	movs	r0, #1
 800b894:	f7ff fae6 	bl	800ae64 <LOG_log>
    l_element = p_fifo->head;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	60fb      	str	r3, [r7, #12]
    while (l_element != NULL)
 800b89e:	e031      	b.n	800b904 <SFO_logInfo+0x94>
      if ((l_element == p_fifo->head) && (l_element == p_fifo->tail))
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	68fa      	ldr	r2, [r7, #12]
 800b8a6:	429a      	cmp	r2, r3
 800b8a8:	d10b      	bne.n	800b8c2 <SFO_logInfo+0x52>
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	685b      	ldr	r3, [r3, #4]
 800b8ae:	68fa      	ldr	r2, [r7, #12]
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	d106      	bne.n	800b8c2 <SFO_logInfo+0x52>
        LOG_info("HEAD -> '%s' <- TAIL", l_element->data);
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	461a      	mov	r2, r3
 800b8b8:	4918      	ldr	r1, [pc, #96]	; (800b91c <SFO_logInfo+0xac>)
 800b8ba:	2001      	movs	r0, #1
 800b8bc:	f7ff fad2 	bl	800ae64 <LOG_log>
 800b8c0:	e01d      	b.n	800b8fe <SFO_logInfo+0x8e>
      else if (l_element == p_fifo->head)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	68fa      	ldr	r2, [r7, #12]
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d106      	bne.n	800b8da <SFO_logInfo+0x6a>
        LOG_info("HEAD -> '%s'", l_element->data);
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	4913      	ldr	r1, [pc, #76]	; (800b920 <SFO_logInfo+0xb0>)
 800b8d2:	2001      	movs	r0, #1
 800b8d4:	f7ff fac6 	bl	800ae64 <LOG_log>
 800b8d8:	e011      	b.n	800b8fe <SFO_logInfo+0x8e>
      else if (l_element == p_fifo->tail)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	685b      	ldr	r3, [r3, #4]
 800b8de:	68fa      	ldr	r2, [r7, #12]
 800b8e0:	429a      	cmp	r2, r3
 800b8e2:	d106      	bne.n	800b8f2 <SFO_logInfo+0x82>
        LOG_info("TAIL -> '%s'", l_element->data);
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	461a      	mov	r2, r3
 800b8e8:	490e      	ldr	r1, [pc, #56]	; (800b924 <SFO_logInfo+0xb4>)
 800b8ea:	2001      	movs	r0, #1
 800b8ec:	f7ff faba 	bl	800ae64 <LOG_log>
 800b8f0:	e005      	b.n	800b8fe <SFO_logInfo+0x8e>
        LOG_info("        '%s'", l_element->data);
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	461a      	mov	r2, r3
 800b8f6:	490c      	ldr	r1, [pc, #48]	; (800b928 <SFO_logInfo+0xb8>)
 800b8f8:	2001      	movs	r0, #1
 800b8fa:	f7ff fab3 	bl	800ae64 <LOG_log>
      l_element = l_element->nextElement;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	691b      	ldr	r3, [r3, #16]
 800b902:	60fb      	str	r3, [r7, #12]
    while (l_element != NULL)
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d1ca      	bne.n	800b8a0 <SFO_logInfo+0x30>
  return;
 800b90a:	bf00      	nop
}
 800b90c:	3710      	adds	r7, #16
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}
 800b912:	bf00      	nop
 800b914:	0801127c 	.word	0x0801127c
 800b918:	08011294 	.word	0x08011294
 800b91c:	080112b0 	.word	0x080112b0
 800b920:	080112c8 	.word	0x080112c8
 800b924:	080112d8 	.word	0x080112d8
 800b928:	080112e8 	.word	0x080112e8

0800b92c <UTI_init>:
#include "log.h"

static TIM_HandleTypeDef *g_UTI_delayTimerHandle;

void UTI_init(TIM_HandleTypeDef *p_delayTimerHandle)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b082      	sub	sp, #8
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing utilities");
 800b934:	4905      	ldr	r1, [pc, #20]	; (800b94c <UTI_init+0x20>)
 800b936:	2001      	movs	r0, #1
 800b938:	f7ff fa94 	bl	800ae64 <LOG_log>

  g_UTI_delayTimerHandle = p_delayTimerHandle;
 800b93c:	4a04      	ldr	r2, [pc, #16]	; (800b950 <UTI_init+0x24>)
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	6013      	str	r3, [r2, #0]

  return;
 800b942:	bf00      	nop
}
 800b944:	3708      	adds	r7, #8
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}
 800b94a:	bf00      	nop
 800b94c:	080112f8 	.word	0x080112f8
 800b950:	200004f8 	.word	0x200004f8

0800b954 <UTI_delayUs>:

void UTI_delayUs(uint16_t p_delay)
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
 800b95a:	4603      	mov	r3, r0
 800b95c:	80fb      	strh	r3, [r7, #6]
  /* Reset the micro-seconds counter */
  __HAL_TIM_SET_COUNTER(g_UTI_delayTimerHandle, 0);
 800b95e:	4b09      	ldr	r3, [pc, #36]	; (800b984 <UTI_delayUs+0x30>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	2200      	movs	r2, #0
 800b966:	625a      	str	r2, [r3, #36]	; 0x24

  /* Wait for the counter to reach the input micro-seconds number */
  while (__HAL_TIM_GET_COUNTER(g_UTI_delayTimerHandle) < p_delay)
 800b968:	bf00      	nop
 800b96a:	4b06      	ldr	r3, [pc, #24]	; (800b984 <UTI_delayUs+0x30>)
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b972:	88fb      	ldrh	r3, [r7, #6]
 800b974:	429a      	cmp	r2, r3
 800b976:	d3f8      	bcc.n	800b96a <UTI_delayUs+0x16>
  {
    ; /* Nothing to do */
  }

  return;
 800b978:	bf00      	nop
}
 800b97a:	370c      	adds	r7, #12
 800b97c:	46bd      	mov	sp, r7
 800b97e:	bc80      	pop	{r7}
 800b980:	4770      	bx	lr
 800b982:	bf00      	nop
 800b984:	200004f8 	.word	0x200004f8

0800b988 <UTI_resetRtcDate>:

void UTI_resetRtcDate(RTC_DateTypeDef *p_date)
{
 800b988:	b480      	push	{r7}
 800b98a:	b083      	sub	sp, #12
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
  p_date->Date    = 0;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2200      	movs	r2, #0
 800b994:	709a      	strb	r2, [r3, #2]
  p_date->Month   = 0;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2200      	movs	r2, #0
 800b99a:	705a      	strb	r2, [r3, #1]
  p_date->WeekDay = 0;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	701a      	strb	r2, [r3, #0]
  p_date->Year    = 0;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	70da      	strb	r2, [r3, #3]

  return;
 800b9a8:	bf00      	nop
}
 800b9aa:	370c      	adds	r7, #12
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	bc80      	pop	{r7}
 800b9b0:	4770      	bx	lr

0800b9b2 <UTI_resetRtcTime>:


void UTI_resetRtcTime(RTC_TimeTypeDef *p_time)
{
 800b9b2:	b480      	push	{r7}
 800b9b4:	b083      	sub	sp, #12
 800b9b6:	af00      	add	r7, sp, #0
 800b9b8:	6078      	str	r0, [r7, #4]
  p_time->Hours   = 0;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	2200      	movs	r2, #0
 800b9be:	701a      	strb	r2, [r3, #0]
  p_time->Minutes = 0;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	705a      	strb	r2, [r3, #1]
  p_time->Seconds = 0;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	709a      	strb	r2, [r3, #2]

  return;
 800b9cc:	bf00      	nop
}
 800b9ce:	370c      	adds	r7, #12
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bc80      	pop	{r7}
 800b9d4:	4770      	bx	lr

0800b9d6 <UTI_turnRtcTimeToSeconds>:

uint32_t UTI_turnRtcTimeToSeconds(RTC_TimeTypeDef *p_time)
{
 800b9d6:	b480      	push	{r7}
 800b9d8:	b083      	sub	sp, #12
 800b9da:	af00      	add	r7, sp, #0
 800b9dc:	6078      	str	r0, [r7, #4]
  return p_time->Hours * 3600 + p_time->Minutes * 60 + p_time->Seconds;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	781b      	ldrb	r3, [r3, #0]
 800b9e2:	461a      	mov	r2, r3
 800b9e4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800b9e8:	fb03 f202 	mul.w	r2, r3, r2
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	785b      	ldrb	r3, [r3, #1]
 800b9f0:	4619      	mov	r1, r3
 800b9f2:	460b      	mov	r3, r1
 800b9f4:	011b      	lsls	r3, r3, #4
 800b9f6:	1a5b      	subs	r3, r3, r1
 800b9f8:	009b      	lsls	r3, r3, #2
 800b9fa:	4413      	add	r3, r2
 800b9fc:	687a      	ldr	r2, [r7, #4]
 800b9fe:	7892      	ldrb	r2, [r2, #2]
 800ba00:	4413      	add	r3, r2
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	370c      	adds	r7, #12
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bc80      	pop	{r7}
 800ba0a:	4770      	bx	lr

0800ba0c <UTI_clampIntValue>:

int32_t UTI_clampIntValue(int32_t p_value, int32_t p_minValue, int32_t p_maxValue, bool p_clampToNearest, int32_t p_clampValue)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b087      	sub	sp, #28
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	60f8      	str	r0, [r7, #12]
 800ba14:	60b9      	str	r1, [r7, #8]
 800ba16:	607a      	str	r2, [r7, #4]
 800ba18:	70fb      	strb	r3, [r7, #3]
  int32_t l_returnValue;

  if (p_value < p_minValue)
 800ba1a:	68fa      	ldr	r2, [r7, #12]
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	da08      	bge.n	800ba34 <UTI_clampIntValue+0x28>
  {
    if (p_clampToNearest == true)
 800ba22:	78fb      	ldrb	r3, [r7, #3]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d002      	beq.n	800ba2e <UTI_clampIntValue+0x22>
    {
      l_returnValue = p_minValue;
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	617b      	str	r3, [r7, #20]
 800ba2c:	e011      	b.n	800ba52 <UTI_clampIntValue+0x46>
    }
    else
    {
      l_returnValue = p_clampValue;
 800ba2e:	6a3b      	ldr	r3, [r7, #32]
 800ba30:	617b      	str	r3, [r7, #20]
 800ba32:	e00e      	b.n	800ba52 <UTI_clampIntValue+0x46>
    }
  }
  else if (p_value > p_maxValue)
 800ba34:	68fa      	ldr	r2, [r7, #12]
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	dd08      	ble.n	800ba4e <UTI_clampIntValue+0x42>
  {
    if (p_clampToNearest == true)
 800ba3c:	78fb      	ldrb	r3, [r7, #3]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d002      	beq.n	800ba48 <UTI_clampIntValue+0x3c>
    {
      l_returnValue = p_maxValue;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	617b      	str	r3, [r7, #20]
 800ba46:	e004      	b.n	800ba52 <UTI_clampIntValue+0x46>
    }
    else
    {
      l_returnValue = p_clampValue;
 800ba48:	6a3b      	ldr	r3, [r7, #32]
 800ba4a:	617b      	str	r3, [r7, #20]
 800ba4c:	e001      	b.n	800ba52 <UTI_clampIntValue+0x46>
    }
  }
  else
  {
    l_returnValue = p_value;
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	617b      	str	r3, [r7, #20]
  }

  return l_returnValue;
 800ba52:	697b      	ldr	r3, [r7, #20]
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	371c      	adds	r7, #28
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bc80      	pop	{r7}
 800ba5c:	4770      	bx	lr

0800ba5e <UTI_normalizeIntValue>:

  return l_returnValue;
}

int32_t UTI_normalizeIntValue(int32_t p_value, int32_t p_inMinValue, int32_t p_inMaxValue, int32_t p_outMinValue, int32_t p_outMaxValue, bool p_isInversionNeeded)
{
 800ba5e:	b5b0      	push	{r4, r5, r7, lr}
 800ba60:	b086      	sub	sp, #24
 800ba62:	af00      	add	r7, sp, #0
 800ba64:	60f8      	str	r0, [r7, #12]
 800ba66:	60b9      	str	r1, [r7, #8]
 800ba68:	607a      	str	r2, [r7, #4]
 800ba6a:	603b      	str	r3, [r7, #0]
  float l_returnValue;
  float l_ratio;

  l_ratio       = ((float)p_outMaxValue - (float)p_outMinValue) / ((float)p_inMaxValue - (float)p_inMinValue);
 800ba6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba6e:	f7f5 f9a1 	bl	8000db4 <__aeabi_i2f>
 800ba72:	4604      	mov	r4, r0
 800ba74:	6838      	ldr	r0, [r7, #0]
 800ba76:	f7f5 f99d 	bl	8000db4 <__aeabi_i2f>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	4620      	mov	r0, r4
 800ba80:	f7f5 f8e2 	bl	8000c48 <__aeabi_fsub>
 800ba84:	4603      	mov	r3, r0
 800ba86:	461d      	mov	r5, r3
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f7f5 f993 	bl	8000db4 <__aeabi_i2f>
 800ba8e:	4604      	mov	r4, r0
 800ba90:	68b8      	ldr	r0, [r7, #8]
 800ba92:	f7f5 f98f 	bl	8000db4 <__aeabi_i2f>
 800ba96:	4603      	mov	r3, r0
 800ba98:	4619      	mov	r1, r3
 800ba9a:	4620      	mov	r0, r4
 800ba9c:	f7f5 f8d4 	bl	8000c48 <__aeabi_fsub>
 800baa0:	4603      	mov	r3, r0
 800baa2:	4619      	mov	r1, r3
 800baa4:	4628      	mov	r0, r5
 800baa6:	f7f5 fa8d 	bl	8000fc4 <__aeabi_fdiv>
 800baaa:	4603      	mov	r3, r0
 800baac:	613b      	str	r3, [r7, #16]
  l_returnValue =  (float)(p_value - p_inMinValue) * l_ratio + p_outMinValue;
 800baae:	68fa      	ldr	r2, [r7, #12]
 800bab0:	68bb      	ldr	r3, [r7, #8]
 800bab2:	1ad3      	subs	r3, r2, r3
 800bab4:	4618      	mov	r0, r3
 800bab6:	f7f5 f97d 	bl	8000db4 <__aeabi_i2f>
 800baba:	4603      	mov	r3, r0
 800babc:	6939      	ldr	r1, [r7, #16]
 800babe:	4618      	mov	r0, r3
 800bac0:	f7f5 f9cc 	bl	8000e5c <__aeabi_fmul>
 800bac4:	4603      	mov	r3, r0
 800bac6:	461c      	mov	r4, r3
 800bac8:	6838      	ldr	r0, [r7, #0]
 800baca:	f7f5 f973 	bl	8000db4 <__aeabi_i2f>
 800bace:	4603      	mov	r3, r0
 800bad0:	4619      	mov	r1, r3
 800bad2:	4620      	mov	r0, r4
 800bad4:	f7f5 f8ba 	bl	8000c4c <__addsf3>
 800bad8:	4603      	mov	r3, r0
 800bada:	617b      	str	r3, [r7, #20]

  if (p_isInversionNeeded == true)
 800badc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d003      	beq.n	800baec <UTI_normalizeIntValue+0x8e>
  {
    l_returnValue *= -1.0f;
 800bae4:	697b      	ldr	r3, [r7, #20]
 800bae6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800baea:	617b      	str	r3, [r7, #20]
  else
  {
    ; /* Nothing to do */
  }

  return (int32_t)l_returnValue;
 800baec:	6978      	ldr	r0, [r7, #20]
 800baee:	f7f5 fb05 	bl	80010fc <__aeabi_f2iz>
 800baf2:	4603      	mov	r3, r0
}
 800baf4:	4618      	mov	r0, r3
 800baf6:	3718      	adds	r7, #24
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bdb0      	pop	{r4, r5, r7, pc}

0800bafc <atof>:
 800bafc:	2100      	movs	r1, #0
 800bafe:	f001 bbff 	b.w	800d300 <strtod>

0800bb02 <atoi>:
 800bb02:	220a      	movs	r2, #10
 800bb04:	2100      	movs	r1, #0
 800bb06:	f001 bc8d 	b.w	800d424 <strtol>
	...

0800bb0c <__errno>:
 800bb0c:	4b01      	ldr	r3, [pc, #4]	; (800bb14 <__errno+0x8>)
 800bb0e:	6818      	ldr	r0, [r3, #0]
 800bb10:	4770      	bx	lr
 800bb12:	bf00      	nop
 800bb14:	2000001c 	.word	0x2000001c

0800bb18 <__libc_init_array>:
 800bb18:	b570      	push	{r4, r5, r6, lr}
 800bb1a:	2600      	movs	r6, #0
 800bb1c:	4d0c      	ldr	r5, [pc, #48]	; (800bb50 <__libc_init_array+0x38>)
 800bb1e:	4c0d      	ldr	r4, [pc, #52]	; (800bb54 <__libc_init_array+0x3c>)
 800bb20:	1b64      	subs	r4, r4, r5
 800bb22:	10a4      	asrs	r4, r4, #2
 800bb24:	42a6      	cmp	r6, r4
 800bb26:	d109      	bne.n	800bb3c <__libc_init_array+0x24>
 800bb28:	f004 fad0 	bl	80100cc <_init>
 800bb2c:	2600      	movs	r6, #0
 800bb2e:	4d0a      	ldr	r5, [pc, #40]	; (800bb58 <__libc_init_array+0x40>)
 800bb30:	4c0a      	ldr	r4, [pc, #40]	; (800bb5c <__libc_init_array+0x44>)
 800bb32:	1b64      	subs	r4, r4, r5
 800bb34:	10a4      	asrs	r4, r4, #2
 800bb36:	42a6      	cmp	r6, r4
 800bb38:	d105      	bne.n	800bb46 <__libc_init_array+0x2e>
 800bb3a:	bd70      	pop	{r4, r5, r6, pc}
 800bb3c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb40:	4798      	blx	r3
 800bb42:	3601      	adds	r6, #1
 800bb44:	e7ee      	b.n	800bb24 <__libc_init_array+0xc>
 800bb46:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb4a:	4798      	blx	r3
 800bb4c:	3601      	adds	r6, #1
 800bb4e:	e7f2      	b.n	800bb36 <__libc_init_array+0x1e>
 800bb50:	080117d4 	.word	0x080117d4
 800bb54:	080117d4 	.word	0x080117d4
 800bb58:	080117d4 	.word	0x080117d4
 800bb5c:	080117d8 	.word	0x080117d8

0800bb60 <malloc>:
 800bb60:	4b02      	ldr	r3, [pc, #8]	; (800bb6c <malloc+0xc>)
 800bb62:	4601      	mov	r1, r0
 800bb64:	6818      	ldr	r0, [r3, #0]
 800bb66:	f000 b85f 	b.w	800bc28 <_malloc_r>
 800bb6a:	bf00      	nop
 800bb6c:	2000001c 	.word	0x2000001c

0800bb70 <free>:
 800bb70:	4b02      	ldr	r3, [pc, #8]	; (800bb7c <free+0xc>)
 800bb72:	4601      	mov	r1, r0
 800bb74:	6818      	ldr	r0, [r3, #0]
 800bb76:	f000 b80b 	b.w	800bb90 <_free_r>
 800bb7a:	bf00      	nop
 800bb7c:	2000001c 	.word	0x2000001c

0800bb80 <memset>:
 800bb80:	4603      	mov	r3, r0
 800bb82:	4402      	add	r2, r0
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d100      	bne.n	800bb8a <memset+0xa>
 800bb88:	4770      	bx	lr
 800bb8a:	f803 1b01 	strb.w	r1, [r3], #1
 800bb8e:	e7f9      	b.n	800bb84 <memset+0x4>

0800bb90 <_free_r>:
 800bb90:	b538      	push	{r3, r4, r5, lr}
 800bb92:	4605      	mov	r5, r0
 800bb94:	2900      	cmp	r1, #0
 800bb96:	d043      	beq.n	800bc20 <_free_r+0x90>
 800bb98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb9c:	1f0c      	subs	r4, r1, #4
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	bfb8      	it	lt
 800bba2:	18e4      	addlt	r4, r4, r3
 800bba4:	f002 ff90 	bl	800eac8 <__malloc_lock>
 800bba8:	4a1e      	ldr	r2, [pc, #120]	; (800bc24 <_free_r+0x94>)
 800bbaa:	6813      	ldr	r3, [r2, #0]
 800bbac:	4610      	mov	r0, r2
 800bbae:	b933      	cbnz	r3, 800bbbe <_free_r+0x2e>
 800bbb0:	6063      	str	r3, [r4, #4]
 800bbb2:	6014      	str	r4, [r2, #0]
 800bbb4:	4628      	mov	r0, r5
 800bbb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbba:	f002 bf8b 	b.w	800ead4 <__malloc_unlock>
 800bbbe:	42a3      	cmp	r3, r4
 800bbc0:	d90a      	bls.n	800bbd8 <_free_r+0x48>
 800bbc2:	6821      	ldr	r1, [r4, #0]
 800bbc4:	1862      	adds	r2, r4, r1
 800bbc6:	4293      	cmp	r3, r2
 800bbc8:	bf01      	itttt	eq
 800bbca:	681a      	ldreq	r2, [r3, #0]
 800bbcc:	685b      	ldreq	r3, [r3, #4]
 800bbce:	1852      	addeq	r2, r2, r1
 800bbd0:	6022      	streq	r2, [r4, #0]
 800bbd2:	6063      	str	r3, [r4, #4]
 800bbd4:	6004      	str	r4, [r0, #0]
 800bbd6:	e7ed      	b.n	800bbb4 <_free_r+0x24>
 800bbd8:	461a      	mov	r2, r3
 800bbda:	685b      	ldr	r3, [r3, #4]
 800bbdc:	b10b      	cbz	r3, 800bbe2 <_free_r+0x52>
 800bbde:	42a3      	cmp	r3, r4
 800bbe0:	d9fa      	bls.n	800bbd8 <_free_r+0x48>
 800bbe2:	6811      	ldr	r1, [r2, #0]
 800bbe4:	1850      	adds	r0, r2, r1
 800bbe6:	42a0      	cmp	r0, r4
 800bbe8:	d10b      	bne.n	800bc02 <_free_r+0x72>
 800bbea:	6820      	ldr	r0, [r4, #0]
 800bbec:	4401      	add	r1, r0
 800bbee:	1850      	adds	r0, r2, r1
 800bbf0:	4283      	cmp	r3, r0
 800bbf2:	6011      	str	r1, [r2, #0]
 800bbf4:	d1de      	bne.n	800bbb4 <_free_r+0x24>
 800bbf6:	6818      	ldr	r0, [r3, #0]
 800bbf8:	685b      	ldr	r3, [r3, #4]
 800bbfa:	4401      	add	r1, r0
 800bbfc:	6011      	str	r1, [r2, #0]
 800bbfe:	6053      	str	r3, [r2, #4]
 800bc00:	e7d8      	b.n	800bbb4 <_free_r+0x24>
 800bc02:	d902      	bls.n	800bc0a <_free_r+0x7a>
 800bc04:	230c      	movs	r3, #12
 800bc06:	602b      	str	r3, [r5, #0]
 800bc08:	e7d4      	b.n	800bbb4 <_free_r+0x24>
 800bc0a:	6820      	ldr	r0, [r4, #0]
 800bc0c:	1821      	adds	r1, r4, r0
 800bc0e:	428b      	cmp	r3, r1
 800bc10:	bf01      	itttt	eq
 800bc12:	6819      	ldreq	r1, [r3, #0]
 800bc14:	685b      	ldreq	r3, [r3, #4]
 800bc16:	1809      	addeq	r1, r1, r0
 800bc18:	6021      	streq	r1, [r4, #0]
 800bc1a:	6063      	str	r3, [r4, #4]
 800bc1c:	6054      	str	r4, [r2, #4]
 800bc1e:	e7c9      	b.n	800bbb4 <_free_r+0x24>
 800bc20:	bd38      	pop	{r3, r4, r5, pc}
 800bc22:	bf00      	nop
 800bc24:	200004fc 	.word	0x200004fc

0800bc28 <_malloc_r>:
 800bc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc2a:	1ccd      	adds	r5, r1, #3
 800bc2c:	f025 0503 	bic.w	r5, r5, #3
 800bc30:	3508      	adds	r5, #8
 800bc32:	2d0c      	cmp	r5, #12
 800bc34:	bf38      	it	cc
 800bc36:	250c      	movcc	r5, #12
 800bc38:	2d00      	cmp	r5, #0
 800bc3a:	4606      	mov	r6, r0
 800bc3c:	db01      	blt.n	800bc42 <_malloc_r+0x1a>
 800bc3e:	42a9      	cmp	r1, r5
 800bc40:	d903      	bls.n	800bc4a <_malloc_r+0x22>
 800bc42:	230c      	movs	r3, #12
 800bc44:	6033      	str	r3, [r6, #0]
 800bc46:	2000      	movs	r0, #0
 800bc48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc4a:	f002 ff3d 	bl	800eac8 <__malloc_lock>
 800bc4e:	4921      	ldr	r1, [pc, #132]	; (800bcd4 <_malloc_r+0xac>)
 800bc50:	680a      	ldr	r2, [r1, #0]
 800bc52:	4614      	mov	r4, r2
 800bc54:	b99c      	cbnz	r4, 800bc7e <_malloc_r+0x56>
 800bc56:	4f20      	ldr	r7, [pc, #128]	; (800bcd8 <_malloc_r+0xb0>)
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	b923      	cbnz	r3, 800bc66 <_malloc_r+0x3e>
 800bc5c:	4621      	mov	r1, r4
 800bc5e:	4630      	mov	r0, r6
 800bc60:	f000 fcb4 	bl	800c5cc <_sbrk_r>
 800bc64:	6038      	str	r0, [r7, #0]
 800bc66:	4629      	mov	r1, r5
 800bc68:	4630      	mov	r0, r6
 800bc6a:	f000 fcaf 	bl	800c5cc <_sbrk_r>
 800bc6e:	1c43      	adds	r3, r0, #1
 800bc70:	d123      	bne.n	800bcba <_malloc_r+0x92>
 800bc72:	230c      	movs	r3, #12
 800bc74:	4630      	mov	r0, r6
 800bc76:	6033      	str	r3, [r6, #0]
 800bc78:	f002 ff2c 	bl	800ead4 <__malloc_unlock>
 800bc7c:	e7e3      	b.n	800bc46 <_malloc_r+0x1e>
 800bc7e:	6823      	ldr	r3, [r4, #0]
 800bc80:	1b5b      	subs	r3, r3, r5
 800bc82:	d417      	bmi.n	800bcb4 <_malloc_r+0x8c>
 800bc84:	2b0b      	cmp	r3, #11
 800bc86:	d903      	bls.n	800bc90 <_malloc_r+0x68>
 800bc88:	6023      	str	r3, [r4, #0]
 800bc8a:	441c      	add	r4, r3
 800bc8c:	6025      	str	r5, [r4, #0]
 800bc8e:	e004      	b.n	800bc9a <_malloc_r+0x72>
 800bc90:	6863      	ldr	r3, [r4, #4]
 800bc92:	42a2      	cmp	r2, r4
 800bc94:	bf0c      	ite	eq
 800bc96:	600b      	streq	r3, [r1, #0]
 800bc98:	6053      	strne	r3, [r2, #4]
 800bc9a:	4630      	mov	r0, r6
 800bc9c:	f002 ff1a 	bl	800ead4 <__malloc_unlock>
 800bca0:	f104 000b 	add.w	r0, r4, #11
 800bca4:	1d23      	adds	r3, r4, #4
 800bca6:	f020 0007 	bic.w	r0, r0, #7
 800bcaa:	1ac2      	subs	r2, r0, r3
 800bcac:	d0cc      	beq.n	800bc48 <_malloc_r+0x20>
 800bcae:	1a1b      	subs	r3, r3, r0
 800bcb0:	50a3      	str	r3, [r4, r2]
 800bcb2:	e7c9      	b.n	800bc48 <_malloc_r+0x20>
 800bcb4:	4622      	mov	r2, r4
 800bcb6:	6864      	ldr	r4, [r4, #4]
 800bcb8:	e7cc      	b.n	800bc54 <_malloc_r+0x2c>
 800bcba:	1cc4      	adds	r4, r0, #3
 800bcbc:	f024 0403 	bic.w	r4, r4, #3
 800bcc0:	42a0      	cmp	r0, r4
 800bcc2:	d0e3      	beq.n	800bc8c <_malloc_r+0x64>
 800bcc4:	1a21      	subs	r1, r4, r0
 800bcc6:	4630      	mov	r0, r6
 800bcc8:	f000 fc80 	bl	800c5cc <_sbrk_r>
 800bccc:	3001      	adds	r0, #1
 800bcce:	d1dd      	bne.n	800bc8c <_malloc_r+0x64>
 800bcd0:	e7cf      	b.n	800bc72 <_malloc_r+0x4a>
 800bcd2:	bf00      	nop
 800bcd4:	200004fc 	.word	0x200004fc
 800bcd8:	20000500 	.word	0x20000500

0800bcdc <__cvt>:
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bce2:	461f      	mov	r7, r3
 800bce4:	bfbb      	ittet	lt
 800bce6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800bcea:	461f      	movlt	r7, r3
 800bcec:	2300      	movge	r3, #0
 800bcee:	232d      	movlt	r3, #45	; 0x2d
 800bcf0:	b088      	sub	sp, #32
 800bcf2:	4614      	mov	r4, r2
 800bcf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bcf6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800bcf8:	7013      	strb	r3, [r2, #0]
 800bcfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bcfc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800bd00:	f023 0820 	bic.w	r8, r3, #32
 800bd04:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bd08:	d005      	beq.n	800bd16 <__cvt+0x3a>
 800bd0a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bd0e:	d100      	bne.n	800bd12 <__cvt+0x36>
 800bd10:	3501      	adds	r5, #1
 800bd12:	2302      	movs	r3, #2
 800bd14:	e000      	b.n	800bd18 <__cvt+0x3c>
 800bd16:	2303      	movs	r3, #3
 800bd18:	aa07      	add	r2, sp, #28
 800bd1a:	9204      	str	r2, [sp, #16]
 800bd1c:	aa06      	add	r2, sp, #24
 800bd1e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800bd22:	e9cd 3500 	strd	r3, r5, [sp]
 800bd26:	4622      	mov	r2, r4
 800bd28:	463b      	mov	r3, r7
 800bd2a:	f001 fc4d 	bl	800d5c8 <_dtoa_r>
 800bd2e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bd32:	4606      	mov	r6, r0
 800bd34:	d102      	bne.n	800bd3c <__cvt+0x60>
 800bd36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd38:	07db      	lsls	r3, r3, #31
 800bd3a:	d522      	bpl.n	800bd82 <__cvt+0xa6>
 800bd3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bd40:	eb06 0905 	add.w	r9, r6, r5
 800bd44:	d110      	bne.n	800bd68 <__cvt+0x8c>
 800bd46:	7833      	ldrb	r3, [r6, #0]
 800bd48:	2b30      	cmp	r3, #48	; 0x30
 800bd4a:	d10a      	bne.n	800bd62 <__cvt+0x86>
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	2300      	movs	r3, #0
 800bd50:	4620      	mov	r0, r4
 800bd52:	4639      	mov	r1, r7
 800bd54:	f7f4 fe94 	bl	8000a80 <__aeabi_dcmpeq>
 800bd58:	b918      	cbnz	r0, 800bd62 <__cvt+0x86>
 800bd5a:	f1c5 0501 	rsb	r5, r5, #1
 800bd5e:	f8ca 5000 	str.w	r5, [sl]
 800bd62:	f8da 3000 	ldr.w	r3, [sl]
 800bd66:	4499      	add	r9, r3
 800bd68:	2200      	movs	r2, #0
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	4620      	mov	r0, r4
 800bd6e:	4639      	mov	r1, r7
 800bd70:	f7f4 fe86 	bl	8000a80 <__aeabi_dcmpeq>
 800bd74:	b108      	cbz	r0, 800bd7a <__cvt+0x9e>
 800bd76:	f8cd 901c 	str.w	r9, [sp, #28]
 800bd7a:	2230      	movs	r2, #48	; 0x30
 800bd7c:	9b07      	ldr	r3, [sp, #28]
 800bd7e:	454b      	cmp	r3, r9
 800bd80:	d307      	bcc.n	800bd92 <__cvt+0xb6>
 800bd82:	4630      	mov	r0, r6
 800bd84:	9b07      	ldr	r3, [sp, #28]
 800bd86:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bd88:	1b9b      	subs	r3, r3, r6
 800bd8a:	6013      	str	r3, [r2, #0]
 800bd8c:	b008      	add	sp, #32
 800bd8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd92:	1c59      	adds	r1, r3, #1
 800bd94:	9107      	str	r1, [sp, #28]
 800bd96:	701a      	strb	r2, [r3, #0]
 800bd98:	e7f0      	b.n	800bd7c <__cvt+0xa0>

0800bd9a <__exponent>:
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd9e:	2900      	cmp	r1, #0
 800bda0:	f803 2b02 	strb.w	r2, [r3], #2
 800bda4:	bfb6      	itet	lt
 800bda6:	222d      	movlt	r2, #45	; 0x2d
 800bda8:	222b      	movge	r2, #43	; 0x2b
 800bdaa:	4249      	neglt	r1, r1
 800bdac:	2909      	cmp	r1, #9
 800bdae:	7042      	strb	r2, [r0, #1]
 800bdb0:	dd2b      	ble.n	800be0a <__exponent+0x70>
 800bdb2:	f10d 0407 	add.w	r4, sp, #7
 800bdb6:	46a4      	mov	ip, r4
 800bdb8:	270a      	movs	r7, #10
 800bdba:	fb91 f6f7 	sdiv	r6, r1, r7
 800bdbe:	460a      	mov	r2, r1
 800bdc0:	46a6      	mov	lr, r4
 800bdc2:	fb07 1516 	mls	r5, r7, r6, r1
 800bdc6:	2a63      	cmp	r2, #99	; 0x63
 800bdc8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800bdcc:	4631      	mov	r1, r6
 800bdce:	f104 34ff 	add.w	r4, r4, #4294967295
 800bdd2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800bdd6:	dcf0      	bgt.n	800bdba <__exponent+0x20>
 800bdd8:	3130      	adds	r1, #48	; 0x30
 800bdda:	f1ae 0502 	sub.w	r5, lr, #2
 800bdde:	f804 1c01 	strb.w	r1, [r4, #-1]
 800bde2:	4629      	mov	r1, r5
 800bde4:	1c44      	adds	r4, r0, #1
 800bde6:	4561      	cmp	r1, ip
 800bde8:	d30a      	bcc.n	800be00 <__exponent+0x66>
 800bdea:	f10d 0209 	add.w	r2, sp, #9
 800bdee:	eba2 020e 	sub.w	r2, r2, lr
 800bdf2:	4565      	cmp	r5, ip
 800bdf4:	bf88      	it	hi
 800bdf6:	2200      	movhi	r2, #0
 800bdf8:	4413      	add	r3, r2
 800bdfa:	1a18      	subs	r0, r3, r0
 800bdfc:	b003      	add	sp, #12
 800bdfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be00:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be04:	f804 2f01 	strb.w	r2, [r4, #1]!
 800be08:	e7ed      	b.n	800bde6 <__exponent+0x4c>
 800be0a:	2330      	movs	r3, #48	; 0x30
 800be0c:	3130      	adds	r1, #48	; 0x30
 800be0e:	7083      	strb	r3, [r0, #2]
 800be10:	70c1      	strb	r1, [r0, #3]
 800be12:	1d03      	adds	r3, r0, #4
 800be14:	e7f1      	b.n	800bdfa <__exponent+0x60>
	...

0800be18 <_printf_float>:
 800be18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be1c:	b091      	sub	sp, #68	; 0x44
 800be1e:	460c      	mov	r4, r1
 800be20:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800be24:	4616      	mov	r6, r2
 800be26:	461f      	mov	r7, r3
 800be28:	4605      	mov	r5, r0
 800be2a:	f002 fe17 	bl	800ea5c <_localeconv_r>
 800be2e:	6803      	ldr	r3, [r0, #0]
 800be30:	4618      	mov	r0, r3
 800be32:	9309      	str	r3, [sp, #36]	; 0x24
 800be34:	f7f4 f9f8 	bl	8000228 <strlen>
 800be38:	2300      	movs	r3, #0
 800be3a:	930e      	str	r3, [sp, #56]	; 0x38
 800be3c:	f8d8 3000 	ldr.w	r3, [r8]
 800be40:	900a      	str	r0, [sp, #40]	; 0x28
 800be42:	3307      	adds	r3, #7
 800be44:	f023 0307 	bic.w	r3, r3, #7
 800be48:	f103 0208 	add.w	r2, r3, #8
 800be4c:	f894 9018 	ldrb.w	r9, [r4, #24]
 800be50:	f8d4 b000 	ldr.w	fp, [r4]
 800be54:	f8c8 2000 	str.w	r2, [r8]
 800be58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800be60:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800be64:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800be68:	930b      	str	r3, [sp, #44]	; 0x2c
 800be6a:	f04f 32ff 	mov.w	r2, #4294967295
 800be6e:	4640      	mov	r0, r8
 800be70:	4b9c      	ldr	r3, [pc, #624]	; (800c0e4 <_printf_float+0x2cc>)
 800be72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800be74:	f7f4 fe36 	bl	8000ae4 <__aeabi_dcmpun>
 800be78:	bb70      	cbnz	r0, 800bed8 <_printf_float+0xc0>
 800be7a:	f04f 32ff 	mov.w	r2, #4294967295
 800be7e:	4640      	mov	r0, r8
 800be80:	4b98      	ldr	r3, [pc, #608]	; (800c0e4 <_printf_float+0x2cc>)
 800be82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800be84:	f7f4 fe10 	bl	8000aa8 <__aeabi_dcmple>
 800be88:	bb30      	cbnz	r0, 800bed8 <_printf_float+0xc0>
 800be8a:	2200      	movs	r2, #0
 800be8c:	2300      	movs	r3, #0
 800be8e:	4640      	mov	r0, r8
 800be90:	4651      	mov	r1, sl
 800be92:	f7f4 fdff 	bl	8000a94 <__aeabi_dcmplt>
 800be96:	b110      	cbz	r0, 800be9e <_printf_float+0x86>
 800be98:	232d      	movs	r3, #45	; 0x2d
 800be9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be9e:	4b92      	ldr	r3, [pc, #584]	; (800c0e8 <_printf_float+0x2d0>)
 800bea0:	4892      	ldr	r0, [pc, #584]	; (800c0ec <_printf_float+0x2d4>)
 800bea2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800bea6:	bf94      	ite	ls
 800bea8:	4698      	movls	r8, r3
 800beaa:	4680      	movhi	r8, r0
 800beac:	2303      	movs	r3, #3
 800beae:	f04f 0a00 	mov.w	sl, #0
 800beb2:	6123      	str	r3, [r4, #16]
 800beb4:	f02b 0304 	bic.w	r3, fp, #4
 800beb8:	6023      	str	r3, [r4, #0]
 800beba:	4633      	mov	r3, r6
 800bebc:	4621      	mov	r1, r4
 800bebe:	4628      	mov	r0, r5
 800bec0:	9700      	str	r7, [sp, #0]
 800bec2:	aa0f      	add	r2, sp, #60	; 0x3c
 800bec4:	f000 f9d4 	bl	800c270 <_printf_common>
 800bec8:	3001      	adds	r0, #1
 800beca:	f040 8090 	bne.w	800bfee <_printf_float+0x1d6>
 800bece:	f04f 30ff 	mov.w	r0, #4294967295
 800bed2:	b011      	add	sp, #68	; 0x44
 800bed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bed8:	4642      	mov	r2, r8
 800beda:	4653      	mov	r3, sl
 800bedc:	4640      	mov	r0, r8
 800bede:	4651      	mov	r1, sl
 800bee0:	f7f4 fe00 	bl	8000ae4 <__aeabi_dcmpun>
 800bee4:	b148      	cbz	r0, 800befa <_printf_float+0xe2>
 800bee6:	f1ba 0f00 	cmp.w	sl, #0
 800beea:	bfb8      	it	lt
 800beec:	232d      	movlt	r3, #45	; 0x2d
 800beee:	4880      	ldr	r0, [pc, #512]	; (800c0f0 <_printf_float+0x2d8>)
 800bef0:	bfb8      	it	lt
 800bef2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bef6:	4b7f      	ldr	r3, [pc, #508]	; (800c0f4 <_printf_float+0x2dc>)
 800bef8:	e7d3      	b.n	800bea2 <_printf_float+0x8a>
 800befa:	6863      	ldr	r3, [r4, #4]
 800befc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800bf00:	1c5a      	adds	r2, r3, #1
 800bf02:	d142      	bne.n	800bf8a <_printf_float+0x172>
 800bf04:	2306      	movs	r3, #6
 800bf06:	6063      	str	r3, [r4, #4]
 800bf08:	2200      	movs	r2, #0
 800bf0a:	9206      	str	r2, [sp, #24]
 800bf0c:	aa0e      	add	r2, sp, #56	; 0x38
 800bf0e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800bf12:	aa0d      	add	r2, sp, #52	; 0x34
 800bf14:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800bf18:	9203      	str	r2, [sp, #12]
 800bf1a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800bf1e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bf22:	6023      	str	r3, [r4, #0]
 800bf24:	6863      	ldr	r3, [r4, #4]
 800bf26:	4642      	mov	r2, r8
 800bf28:	9300      	str	r3, [sp, #0]
 800bf2a:	4628      	mov	r0, r5
 800bf2c:	4653      	mov	r3, sl
 800bf2e:	910b      	str	r1, [sp, #44]	; 0x2c
 800bf30:	f7ff fed4 	bl	800bcdc <__cvt>
 800bf34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bf36:	4680      	mov	r8, r0
 800bf38:	2947      	cmp	r1, #71	; 0x47
 800bf3a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bf3c:	d108      	bne.n	800bf50 <_printf_float+0x138>
 800bf3e:	1cc8      	adds	r0, r1, #3
 800bf40:	db02      	blt.n	800bf48 <_printf_float+0x130>
 800bf42:	6863      	ldr	r3, [r4, #4]
 800bf44:	4299      	cmp	r1, r3
 800bf46:	dd40      	ble.n	800bfca <_printf_float+0x1b2>
 800bf48:	f1a9 0902 	sub.w	r9, r9, #2
 800bf4c:	fa5f f989 	uxtb.w	r9, r9
 800bf50:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bf54:	d81f      	bhi.n	800bf96 <_printf_float+0x17e>
 800bf56:	464a      	mov	r2, r9
 800bf58:	3901      	subs	r1, #1
 800bf5a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bf5e:	910d      	str	r1, [sp, #52]	; 0x34
 800bf60:	f7ff ff1b 	bl	800bd9a <__exponent>
 800bf64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf66:	4682      	mov	sl, r0
 800bf68:	1813      	adds	r3, r2, r0
 800bf6a:	2a01      	cmp	r2, #1
 800bf6c:	6123      	str	r3, [r4, #16]
 800bf6e:	dc02      	bgt.n	800bf76 <_printf_float+0x15e>
 800bf70:	6822      	ldr	r2, [r4, #0]
 800bf72:	07d2      	lsls	r2, r2, #31
 800bf74:	d501      	bpl.n	800bf7a <_printf_float+0x162>
 800bf76:	3301      	adds	r3, #1
 800bf78:	6123      	str	r3, [r4, #16]
 800bf7a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d09b      	beq.n	800beba <_printf_float+0xa2>
 800bf82:	232d      	movs	r3, #45	; 0x2d
 800bf84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf88:	e797      	b.n	800beba <_printf_float+0xa2>
 800bf8a:	2947      	cmp	r1, #71	; 0x47
 800bf8c:	d1bc      	bne.n	800bf08 <_printf_float+0xf0>
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d1ba      	bne.n	800bf08 <_printf_float+0xf0>
 800bf92:	2301      	movs	r3, #1
 800bf94:	e7b7      	b.n	800bf06 <_printf_float+0xee>
 800bf96:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800bf9a:	d118      	bne.n	800bfce <_printf_float+0x1b6>
 800bf9c:	2900      	cmp	r1, #0
 800bf9e:	6863      	ldr	r3, [r4, #4]
 800bfa0:	dd0b      	ble.n	800bfba <_printf_float+0x1a2>
 800bfa2:	6121      	str	r1, [r4, #16]
 800bfa4:	b913      	cbnz	r3, 800bfac <_printf_float+0x194>
 800bfa6:	6822      	ldr	r2, [r4, #0]
 800bfa8:	07d0      	lsls	r0, r2, #31
 800bfaa:	d502      	bpl.n	800bfb2 <_printf_float+0x19a>
 800bfac:	3301      	adds	r3, #1
 800bfae:	440b      	add	r3, r1
 800bfb0:	6123      	str	r3, [r4, #16]
 800bfb2:	f04f 0a00 	mov.w	sl, #0
 800bfb6:	65a1      	str	r1, [r4, #88]	; 0x58
 800bfb8:	e7df      	b.n	800bf7a <_printf_float+0x162>
 800bfba:	b913      	cbnz	r3, 800bfc2 <_printf_float+0x1aa>
 800bfbc:	6822      	ldr	r2, [r4, #0]
 800bfbe:	07d2      	lsls	r2, r2, #31
 800bfc0:	d501      	bpl.n	800bfc6 <_printf_float+0x1ae>
 800bfc2:	3302      	adds	r3, #2
 800bfc4:	e7f4      	b.n	800bfb0 <_printf_float+0x198>
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	e7f2      	b.n	800bfb0 <_printf_float+0x198>
 800bfca:	f04f 0967 	mov.w	r9, #103	; 0x67
 800bfce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bfd0:	4299      	cmp	r1, r3
 800bfd2:	db05      	blt.n	800bfe0 <_printf_float+0x1c8>
 800bfd4:	6823      	ldr	r3, [r4, #0]
 800bfd6:	6121      	str	r1, [r4, #16]
 800bfd8:	07d8      	lsls	r0, r3, #31
 800bfda:	d5ea      	bpl.n	800bfb2 <_printf_float+0x19a>
 800bfdc:	1c4b      	adds	r3, r1, #1
 800bfde:	e7e7      	b.n	800bfb0 <_printf_float+0x198>
 800bfe0:	2900      	cmp	r1, #0
 800bfe2:	bfcc      	ite	gt
 800bfe4:	2201      	movgt	r2, #1
 800bfe6:	f1c1 0202 	rsble	r2, r1, #2
 800bfea:	4413      	add	r3, r2
 800bfec:	e7e0      	b.n	800bfb0 <_printf_float+0x198>
 800bfee:	6823      	ldr	r3, [r4, #0]
 800bff0:	055a      	lsls	r2, r3, #21
 800bff2:	d407      	bmi.n	800c004 <_printf_float+0x1ec>
 800bff4:	6923      	ldr	r3, [r4, #16]
 800bff6:	4642      	mov	r2, r8
 800bff8:	4631      	mov	r1, r6
 800bffa:	4628      	mov	r0, r5
 800bffc:	47b8      	blx	r7
 800bffe:	3001      	adds	r0, #1
 800c000:	d12b      	bne.n	800c05a <_printf_float+0x242>
 800c002:	e764      	b.n	800bece <_printf_float+0xb6>
 800c004:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c008:	f240 80dd 	bls.w	800c1c6 <_printf_float+0x3ae>
 800c00c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c010:	2200      	movs	r2, #0
 800c012:	2300      	movs	r3, #0
 800c014:	f7f4 fd34 	bl	8000a80 <__aeabi_dcmpeq>
 800c018:	2800      	cmp	r0, #0
 800c01a:	d033      	beq.n	800c084 <_printf_float+0x26c>
 800c01c:	2301      	movs	r3, #1
 800c01e:	4631      	mov	r1, r6
 800c020:	4628      	mov	r0, r5
 800c022:	4a35      	ldr	r2, [pc, #212]	; (800c0f8 <_printf_float+0x2e0>)
 800c024:	47b8      	blx	r7
 800c026:	3001      	adds	r0, #1
 800c028:	f43f af51 	beq.w	800bece <_printf_float+0xb6>
 800c02c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c030:	429a      	cmp	r2, r3
 800c032:	db02      	blt.n	800c03a <_printf_float+0x222>
 800c034:	6823      	ldr	r3, [r4, #0]
 800c036:	07d8      	lsls	r0, r3, #31
 800c038:	d50f      	bpl.n	800c05a <_printf_float+0x242>
 800c03a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c03e:	4631      	mov	r1, r6
 800c040:	4628      	mov	r0, r5
 800c042:	47b8      	blx	r7
 800c044:	3001      	adds	r0, #1
 800c046:	f43f af42 	beq.w	800bece <_printf_float+0xb6>
 800c04a:	f04f 0800 	mov.w	r8, #0
 800c04e:	f104 091a 	add.w	r9, r4, #26
 800c052:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c054:	3b01      	subs	r3, #1
 800c056:	4543      	cmp	r3, r8
 800c058:	dc09      	bgt.n	800c06e <_printf_float+0x256>
 800c05a:	6823      	ldr	r3, [r4, #0]
 800c05c:	079b      	lsls	r3, r3, #30
 800c05e:	f100 8102 	bmi.w	800c266 <_printf_float+0x44e>
 800c062:	68e0      	ldr	r0, [r4, #12]
 800c064:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c066:	4298      	cmp	r0, r3
 800c068:	bfb8      	it	lt
 800c06a:	4618      	movlt	r0, r3
 800c06c:	e731      	b.n	800bed2 <_printf_float+0xba>
 800c06e:	2301      	movs	r3, #1
 800c070:	464a      	mov	r2, r9
 800c072:	4631      	mov	r1, r6
 800c074:	4628      	mov	r0, r5
 800c076:	47b8      	blx	r7
 800c078:	3001      	adds	r0, #1
 800c07a:	f43f af28 	beq.w	800bece <_printf_float+0xb6>
 800c07e:	f108 0801 	add.w	r8, r8, #1
 800c082:	e7e6      	b.n	800c052 <_printf_float+0x23a>
 800c084:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c086:	2b00      	cmp	r3, #0
 800c088:	dc38      	bgt.n	800c0fc <_printf_float+0x2e4>
 800c08a:	2301      	movs	r3, #1
 800c08c:	4631      	mov	r1, r6
 800c08e:	4628      	mov	r0, r5
 800c090:	4a19      	ldr	r2, [pc, #100]	; (800c0f8 <_printf_float+0x2e0>)
 800c092:	47b8      	blx	r7
 800c094:	3001      	adds	r0, #1
 800c096:	f43f af1a 	beq.w	800bece <_printf_float+0xb6>
 800c09a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c09e:	4313      	orrs	r3, r2
 800c0a0:	d102      	bne.n	800c0a8 <_printf_float+0x290>
 800c0a2:	6823      	ldr	r3, [r4, #0]
 800c0a4:	07d9      	lsls	r1, r3, #31
 800c0a6:	d5d8      	bpl.n	800c05a <_printf_float+0x242>
 800c0a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0ac:	4631      	mov	r1, r6
 800c0ae:	4628      	mov	r0, r5
 800c0b0:	47b8      	blx	r7
 800c0b2:	3001      	adds	r0, #1
 800c0b4:	f43f af0b 	beq.w	800bece <_printf_float+0xb6>
 800c0b8:	f04f 0900 	mov.w	r9, #0
 800c0bc:	f104 0a1a 	add.w	sl, r4, #26
 800c0c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0c2:	425b      	negs	r3, r3
 800c0c4:	454b      	cmp	r3, r9
 800c0c6:	dc01      	bgt.n	800c0cc <_printf_float+0x2b4>
 800c0c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0ca:	e794      	b.n	800bff6 <_printf_float+0x1de>
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	4652      	mov	r2, sl
 800c0d0:	4631      	mov	r1, r6
 800c0d2:	4628      	mov	r0, r5
 800c0d4:	47b8      	blx	r7
 800c0d6:	3001      	adds	r0, #1
 800c0d8:	f43f aef9 	beq.w	800bece <_printf_float+0xb6>
 800c0dc:	f109 0901 	add.w	r9, r9, #1
 800c0e0:	e7ee      	b.n	800c0c0 <_printf_float+0x2a8>
 800c0e2:	bf00      	nop
 800c0e4:	7fefffff 	.word	0x7fefffff
 800c0e8:	0801132c 	.word	0x0801132c
 800c0ec:	08011330 	.word	0x08011330
 800c0f0:	08011338 	.word	0x08011338
 800c0f4:	08011334 	.word	0x08011334
 800c0f8:	0801133c 	.word	0x0801133c
 800c0fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c0fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c100:	429a      	cmp	r2, r3
 800c102:	bfa8      	it	ge
 800c104:	461a      	movge	r2, r3
 800c106:	2a00      	cmp	r2, #0
 800c108:	4691      	mov	r9, r2
 800c10a:	dc37      	bgt.n	800c17c <_printf_float+0x364>
 800c10c:	f04f 0b00 	mov.w	fp, #0
 800c110:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c114:	f104 021a 	add.w	r2, r4, #26
 800c118:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c11c:	ebaa 0309 	sub.w	r3, sl, r9
 800c120:	455b      	cmp	r3, fp
 800c122:	dc33      	bgt.n	800c18c <_printf_float+0x374>
 800c124:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c128:	429a      	cmp	r2, r3
 800c12a:	db3b      	blt.n	800c1a4 <_printf_float+0x38c>
 800c12c:	6823      	ldr	r3, [r4, #0]
 800c12e:	07da      	lsls	r2, r3, #31
 800c130:	d438      	bmi.n	800c1a4 <_printf_float+0x38c>
 800c132:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c134:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c136:	eba2 030a 	sub.w	r3, r2, sl
 800c13a:	eba2 0901 	sub.w	r9, r2, r1
 800c13e:	4599      	cmp	r9, r3
 800c140:	bfa8      	it	ge
 800c142:	4699      	movge	r9, r3
 800c144:	f1b9 0f00 	cmp.w	r9, #0
 800c148:	dc34      	bgt.n	800c1b4 <_printf_float+0x39c>
 800c14a:	f04f 0800 	mov.w	r8, #0
 800c14e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c152:	f104 0a1a 	add.w	sl, r4, #26
 800c156:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c15a:	1a9b      	subs	r3, r3, r2
 800c15c:	eba3 0309 	sub.w	r3, r3, r9
 800c160:	4543      	cmp	r3, r8
 800c162:	f77f af7a 	ble.w	800c05a <_printf_float+0x242>
 800c166:	2301      	movs	r3, #1
 800c168:	4652      	mov	r2, sl
 800c16a:	4631      	mov	r1, r6
 800c16c:	4628      	mov	r0, r5
 800c16e:	47b8      	blx	r7
 800c170:	3001      	adds	r0, #1
 800c172:	f43f aeac 	beq.w	800bece <_printf_float+0xb6>
 800c176:	f108 0801 	add.w	r8, r8, #1
 800c17a:	e7ec      	b.n	800c156 <_printf_float+0x33e>
 800c17c:	4613      	mov	r3, r2
 800c17e:	4631      	mov	r1, r6
 800c180:	4642      	mov	r2, r8
 800c182:	4628      	mov	r0, r5
 800c184:	47b8      	blx	r7
 800c186:	3001      	adds	r0, #1
 800c188:	d1c0      	bne.n	800c10c <_printf_float+0x2f4>
 800c18a:	e6a0      	b.n	800bece <_printf_float+0xb6>
 800c18c:	2301      	movs	r3, #1
 800c18e:	4631      	mov	r1, r6
 800c190:	4628      	mov	r0, r5
 800c192:	920b      	str	r2, [sp, #44]	; 0x2c
 800c194:	47b8      	blx	r7
 800c196:	3001      	adds	r0, #1
 800c198:	f43f ae99 	beq.w	800bece <_printf_float+0xb6>
 800c19c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c19e:	f10b 0b01 	add.w	fp, fp, #1
 800c1a2:	e7b9      	b.n	800c118 <_printf_float+0x300>
 800c1a4:	4631      	mov	r1, r6
 800c1a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c1aa:	4628      	mov	r0, r5
 800c1ac:	47b8      	blx	r7
 800c1ae:	3001      	adds	r0, #1
 800c1b0:	d1bf      	bne.n	800c132 <_printf_float+0x31a>
 800c1b2:	e68c      	b.n	800bece <_printf_float+0xb6>
 800c1b4:	464b      	mov	r3, r9
 800c1b6:	4631      	mov	r1, r6
 800c1b8:	4628      	mov	r0, r5
 800c1ba:	eb08 020a 	add.w	r2, r8, sl
 800c1be:	47b8      	blx	r7
 800c1c0:	3001      	adds	r0, #1
 800c1c2:	d1c2      	bne.n	800c14a <_printf_float+0x332>
 800c1c4:	e683      	b.n	800bece <_printf_float+0xb6>
 800c1c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1c8:	2a01      	cmp	r2, #1
 800c1ca:	dc01      	bgt.n	800c1d0 <_printf_float+0x3b8>
 800c1cc:	07db      	lsls	r3, r3, #31
 800c1ce:	d537      	bpl.n	800c240 <_printf_float+0x428>
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	4642      	mov	r2, r8
 800c1d4:	4631      	mov	r1, r6
 800c1d6:	4628      	mov	r0, r5
 800c1d8:	47b8      	blx	r7
 800c1da:	3001      	adds	r0, #1
 800c1dc:	f43f ae77 	beq.w	800bece <_printf_float+0xb6>
 800c1e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c1e4:	4631      	mov	r1, r6
 800c1e6:	4628      	mov	r0, r5
 800c1e8:	47b8      	blx	r7
 800c1ea:	3001      	adds	r0, #1
 800c1ec:	f43f ae6f 	beq.w	800bece <_printf_float+0xb6>
 800c1f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	f7f4 fc42 	bl	8000a80 <__aeabi_dcmpeq>
 800c1fc:	b9d8      	cbnz	r0, 800c236 <_printf_float+0x41e>
 800c1fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c200:	f108 0201 	add.w	r2, r8, #1
 800c204:	3b01      	subs	r3, #1
 800c206:	4631      	mov	r1, r6
 800c208:	4628      	mov	r0, r5
 800c20a:	47b8      	blx	r7
 800c20c:	3001      	adds	r0, #1
 800c20e:	d10e      	bne.n	800c22e <_printf_float+0x416>
 800c210:	e65d      	b.n	800bece <_printf_float+0xb6>
 800c212:	2301      	movs	r3, #1
 800c214:	464a      	mov	r2, r9
 800c216:	4631      	mov	r1, r6
 800c218:	4628      	mov	r0, r5
 800c21a:	47b8      	blx	r7
 800c21c:	3001      	adds	r0, #1
 800c21e:	f43f ae56 	beq.w	800bece <_printf_float+0xb6>
 800c222:	f108 0801 	add.w	r8, r8, #1
 800c226:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c228:	3b01      	subs	r3, #1
 800c22a:	4543      	cmp	r3, r8
 800c22c:	dcf1      	bgt.n	800c212 <_printf_float+0x3fa>
 800c22e:	4653      	mov	r3, sl
 800c230:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c234:	e6e0      	b.n	800bff8 <_printf_float+0x1e0>
 800c236:	f04f 0800 	mov.w	r8, #0
 800c23a:	f104 091a 	add.w	r9, r4, #26
 800c23e:	e7f2      	b.n	800c226 <_printf_float+0x40e>
 800c240:	2301      	movs	r3, #1
 800c242:	4642      	mov	r2, r8
 800c244:	e7df      	b.n	800c206 <_printf_float+0x3ee>
 800c246:	2301      	movs	r3, #1
 800c248:	464a      	mov	r2, r9
 800c24a:	4631      	mov	r1, r6
 800c24c:	4628      	mov	r0, r5
 800c24e:	47b8      	blx	r7
 800c250:	3001      	adds	r0, #1
 800c252:	f43f ae3c 	beq.w	800bece <_printf_float+0xb6>
 800c256:	f108 0801 	add.w	r8, r8, #1
 800c25a:	68e3      	ldr	r3, [r4, #12]
 800c25c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c25e:	1a5b      	subs	r3, r3, r1
 800c260:	4543      	cmp	r3, r8
 800c262:	dcf0      	bgt.n	800c246 <_printf_float+0x42e>
 800c264:	e6fd      	b.n	800c062 <_printf_float+0x24a>
 800c266:	f04f 0800 	mov.w	r8, #0
 800c26a:	f104 0919 	add.w	r9, r4, #25
 800c26e:	e7f4      	b.n	800c25a <_printf_float+0x442>

0800c270 <_printf_common>:
 800c270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c274:	4616      	mov	r6, r2
 800c276:	4699      	mov	r9, r3
 800c278:	688a      	ldr	r2, [r1, #8]
 800c27a:	690b      	ldr	r3, [r1, #16]
 800c27c:	4607      	mov	r7, r0
 800c27e:	4293      	cmp	r3, r2
 800c280:	bfb8      	it	lt
 800c282:	4613      	movlt	r3, r2
 800c284:	6033      	str	r3, [r6, #0]
 800c286:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c28a:	460c      	mov	r4, r1
 800c28c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c290:	b10a      	cbz	r2, 800c296 <_printf_common+0x26>
 800c292:	3301      	adds	r3, #1
 800c294:	6033      	str	r3, [r6, #0]
 800c296:	6823      	ldr	r3, [r4, #0]
 800c298:	0699      	lsls	r1, r3, #26
 800c29a:	bf42      	ittt	mi
 800c29c:	6833      	ldrmi	r3, [r6, #0]
 800c29e:	3302      	addmi	r3, #2
 800c2a0:	6033      	strmi	r3, [r6, #0]
 800c2a2:	6825      	ldr	r5, [r4, #0]
 800c2a4:	f015 0506 	ands.w	r5, r5, #6
 800c2a8:	d106      	bne.n	800c2b8 <_printf_common+0x48>
 800c2aa:	f104 0a19 	add.w	sl, r4, #25
 800c2ae:	68e3      	ldr	r3, [r4, #12]
 800c2b0:	6832      	ldr	r2, [r6, #0]
 800c2b2:	1a9b      	subs	r3, r3, r2
 800c2b4:	42ab      	cmp	r3, r5
 800c2b6:	dc28      	bgt.n	800c30a <_printf_common+0x9a>
 800c2b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c2bc:	1e13      	subs	r3, r2, #0
 800c2be:	6822      	ldr	r2, [r4, #0]
 800c2c0:	bf18      	it	ne
 800c2c2:	2301      	movne	r3, #1
 800c2c4:	0692      	lsls	r2, r2, #26
 800c2c6:	d42d      	bmi.n	800c324 <_printf_common+0xb4>
 800c2c8:	4649      	mov	r1, r9
 800c2ca:	4638      	mov	r0, r7
 800c2cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c2d0:	47c0      	blx	r8
 800c2d2:	3001      	adds	r0, #1
 800c2d4:	d020      	beq.n	800c318 <_printf_common+0xa8>
 800c2d6:	6823      	ldr	r3, [r4, #0]
 800c2d8:	68e5      	ldr	r5, [r4, #12]
 800c2da:	f003 0306 	and.w	r3, r3, #6
 800c2de:	2b04      	cmp	r3, #4
 800c2e0:	bf18      	it	ne
 800c2e2:	2500      	movne	r5, #0
 800c2e4:	6832      	ldr	r2, [r6, #0]
 800c2e6:	f04f 0600 	mov.w	r6, #0
 800c2ea:	68a3      	ldr	r3, [r4, #8]
 800c2ec:	bf08      	it	eq
 800c2ee:	1aad      	subeq	r5, r5, r2
 800c2f0:	6922      	ldr	r2, [r4, #16]
 800c2f2:	bf08      	it	eq
 800c2f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c2f8:	4293      	cmp	r3, r2
 800c2fa:	bfc4      	itt	gt
 800c2fc:	1a9b      	subgt	r3, r3, r2
 800c2fe:	18ed      	addgt	r5, r5, r3
 800c300:	341a      	adds	r4, #26
 800c302:	42b5      	cmp	r5, r6
 800c304:	d11a      	bne.n	800c33c <_printf_common+0xcc>
 800c306:	2000      	movs	r0, #0
 800c308:	e008      	b.n	800c31c <_printf_common+0xac>
 800c30a:	2301      	movs	r3, #1
 800c30c:	4652      	mov	r2, sl
 800c30e:	4649      	mov	r1, r9
 800c310:	4638      	mov	r0, r7
 800c312:	47c0      	blx	r8
 800c314:	3001      	adds	r0, #1
 800c316:	d103      	bne.n	800c320 <_printf_common+0xb0>
 800c318:	f04f 30ff 	mov.w	r0, #4294967295
 800c31c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c320:	3501      	adds	r5, #1
 800c322:	e7c4      	b.n	800c2ae <_printf_common+0x3e>
 800c324:	2030      	movs	r0, #48	; 0x30
 800c326:	18e1      	adds	r1, r4, r3
 800c328:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c32c:	1c5a      	adds	r2, r3, #1
 800c32e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c332:	4422      	add	r2, r4
 800c334:	3302      	adds	r3, #2
 800c336:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c33a:	e7c5      	b.n	800c2c8 <_printf_common+0x58>
 800c33c:	2301      	movs	r3, #1
 800c33e:	4622      	mov	r2, r4
 800c340:	4649      	mov	r1, r9
 800c342:	4638      	mov	r0, r7
 800c344:	47c0      	blx	r8
 800c346:	3001      	adds	r0, #1
 800c348:	d0e6      	beq.n	800c318 <_printf_common+0xa8>
 800c34a:	3601      	adds	r6, #1
 800c34c:	e7d9      	b.n	800c302 <_printf_common+0x92>
	...

0800c350 <_printf_i>:
 800c350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c354:	460c      	mov	r4, r1
 800c356:	7e27      	ldrb	r7, [r4, #24]
 800c358:	4691      	mov	r9, r2
 800c35a:	2f78      	cmp	r7, #120	; 0x78
 800c35c:	4680      	mov	r8, r0
 800c35e:	469a      	mov	sl, r3
 800c360:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c362:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c366:	d807      	bhi.n	800c378 <_printf_i+0x28>
 800c368:	2f62      	cmp	r7, #98	; 0x62
 800c36a:	d80a      	bhi.n	800c382 <_printf_i+0x32>
 800c36c:	2f00      	cmp	r7, #0
 800c36e:	f000 80d9 	beq.w	800c524 <_printf_i+0x1d4>
 800c372:	2f58      	cmp	r7, #88	; 0x58
 800c374:	f000 80a4 	beq.w	800c4c0 <_printf_i+0x170>
 800c378:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c37c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c380:	e03a      	b.n	800c3f8 <_printf_i+0xa8>
 800c382:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c386:	2b15      	cmp	r3, #21
 800c388:	d8f6      	bhi.n	800c378 <_printf_i+0x28>
 800c38a:	a001      	add	r0, pc, #4	; (adr r0, 800c390 <_printf_i+0x40>)
 800c38c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c390:	0800c3e9 	.word	0x0800c3e9
 800c394:	0800c3fd 	.word	0x0800c3fd
 800c398:	0800c379 	.word	0x0800c379
 800c39c:	0800c379 	.word	0x0800c379
 800c3a0:	0800c379 	.word	0x0800c379
 800c3a4:	0800c379 	.word	0x0800c379
 800c3a8:	0800c3fd 	.word	0x0800c3fd
 800c3ac:	0800c379 	.word	0x0800c379
 800c3b0:	0800c379 	.word	0x0800c379
 800c3b4:	0800c379 	.word	0x0800c379
 800c3b8:	0800c379 	.word	0x0800c379
 800c3bc:	0800c50b 	.word	0x0800c50b
 800c3c0:	0800c42d 	.word	0x0800c42d
 800c3c4:	0800c4ed 	.word	0x0800c4ed
 800c3c8:	0800c379 	.word	0x0800c379
 800c3cc:	0800c379 	.word	0x0800c379
 800c3d0:	0800c52d 	.word	0x0800c52d
 800c3d4:	0800c379 	.word	0x0800c379
 800c3d8:	0800c42d 	.word	0x0800c42d
 800c3dc:	0800c379 	.word	0x0800c379
 800c3e0:	0800c379 	.word	0x0800c379
 800c3e4:	0800c4f5 	.word	0x0800c4f5
 800c3e8:	680b      	ldr	r3, [r1, #0]
 800c3ea:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c3ee:	1d1a      	adds	r2, r3, #4
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	600a      	str	r2, [r1, #0]
 800c3f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c3f8:	2301      	movs	r3, #1
 800c3fa:	e0a4      	b.n	800c546 <_printf_i+0x1f6>
 800c3fc:	6825      	ldr	r5, [r4, #0]
 800c3fe:	6808      	ldr	r0, [r1, #0]
 800c400:	062e      	lsls	r6, r5, #24
 800c402:	f100 0304 	add.w	r3, r0, #4
 800c406:	d50a      	bpl.n	800c41e <_printf_i+0xce>
 800c408:	6805      	ldr	r5, [r0, #0]
 800c40a:	600b      	str	r3, [r1, #0]
 800c40c:	2d00      	cmp	r5, #0
 800c40e:	da03      	bge.n	800c418 <_printf_i+0xc8>
 800c410:	232d      	movs	r3, #45	; 0x2d
 800c412:	426d      	negs	r5, r5
 800c414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c418:	230a      	movs	r3, #10
 800c41a:	485e      	ldr	r0, [pc, #376]	; (800c594 <_printf_i+0x244>)
 800c41c:	e019      	b.n	800c452 <_printf_i+0x102>
 800c41e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c422:	6805      	ldr	r5, [r0, #0]
 800c424:	600b      	str	r3, [r1, #0]
 800c426:	bf18      	it	ne
 800c428:	b22d      	sxthne	r5, r5
 800c42a:	e7ef      	b.n	800c40c <_printf_i+0xbc>
 800c42c:	680b      	ldr	r3, [r1, #0]
 800c42e:	6825      	ldr	r5, [r4, #0]
 800c430:	1d18      	adds	r0, r3, #4
 800c432:	6008      	str	r0, [r1, #0]
 800c434:	0628      	lsls	r0, r5, #24
 800c436:	d501      	bpl.n	800c43c <_printf_i+0xec>
 800c438:	681d      	ldr	r5, [r3, #0]
 800c43a:	e002      	b.n	800c442 <_printf_i+0xf2>
 800c43c:	0669      	lsls	r1, r5, #25
 800c43e:	d5fb      	bpl.n	800c438 <_printf_i+0xe8>
 800c440:	881d      	ldrh	r5, [r3, #0]
 800c442:	2f6f      	cmp	r7, #111	; 0x6f
 800c444:	bf0c      	ite	eq
 800c446:	2308      	moveq	r3, #8
 800c448:	230a      	movne	r3, #10
 800c44a:	4852      	ldr	r0, [pc, #328]	; (800c594 <_printf_i+0x244>)
 800c44c:	2100      	movs	r1, #0
 800c44e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c452:	6866      	ldr	r6, [r4, #4]
 800c454:	2e00      	cmp	r6, #0
 800c456:	bfa8      	it	ge
 800c458:	6821      	ldrge	r1, [r4, #0]
 800c45a:	60a6      	str	r6, [r4, #8]
 800c45c:	bfa4      	itt	ge
 800c45e:	f021 0104 	bicge.w	r1, r1, #4
 800c462:	6021      	strge	r1, [r4, #0]
 800c464:	b90d      	cbnz	r5, 800c46a <_printf_i+0x11a>
 800c466:	2e00      	cmp	r6, #0
 800c468:	d04d      	beq.n	800c506 <_printf_i+0x1b6>
 800c46a:	4616      	mov	r6, r2
 800c46c:	fbb5 f1f3 	udiv	r1, r5, r3
 800c470:	fb03 5711 	mls	r7, r3, r1, r5
 800c474:	5dc7      	ldrb	r7, [r0, r7]
 800c476:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c47a:	462f      	mov	r7, r5
 800c47c:	42bb      	cmp	r3, r7
 800c47e:	460d      	mov	r5, r1
 800c480:	d9f4      	bls.n	800c46c <_printf_i+0x11c>
 800c482:	2b08      	cmp	r3, #8
 800c484:	d10b      	bne.n	800c49e <_printf_i+0x14e>
 800c486:	6823      	ldr	r3, [r4, #0]
 800c488:	07df      	lsls	r7, r3, #31
 800c48a:	d508      	bpl.n	800c49e <_printf_i+0x14e>
 800c48c:	6923      	ldr	r3, [r4, #16]
 800c48e:	6861      	ldr	r1, [r4, #4]
 800c490:	4299      	cmp	r1, r3
 800c492:	bfde      	ittt	le
 800c494:	2330      	movle	r3, #48	; 0x30
 800c496:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c49a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c49e:	1b92      	subs	r2, r2, r6
 800c4a0:	6122      	str	r2, [r4, #16]
 800c4a2:	464b      	mov	r3, r9
 800c4a4:	4621      	mov	r1, r4
 800c4a6:	4640      	mov	r0, r8
 800c4a8:	f8cd a000 	str.w	sl, [sp]
 800c4ac:	aa03      	add	r2, sp, #12
 800c4ae:	f7ff fedf 	bl	800c270 <_printf_common>
 800c4b2:	3001      	adds	r0, #1
 800c4b4:	d14c      	bne.n	800c550 <_printf_i+0x200>
 800c4b6:	f04f 30ff 	mov.w	r0, #4294967295
 800c4ba:	b004      	add	sp, #16
 800c4bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4c0:	4834      	ldr	r0, [pc, #208]	; (800c594 <_printf_i+0x244>)
 800c4c2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c4c6:	680e      	ldr	r6, [r1, #0]
 800c4c8:	6823      	ldr	r3, [r4, #0]
 800c4ca:	f856 5b04 	ldr.w	r5, [r6], #4
 800c4ce:	061f      	lsls	r7, r3, #24
 800c4d0:	600e      	str	r6, [r1, #0]
 800c4d2:	d514      	bpl.n	800c4fe <_printf_i+0x1ae>
 800c4d4:	07d9      	lsls	r1, r3, #31
 800c4d6:	bf44      	itt	mi
 800c4d8:	f043 0320 	orrmi.w	r3, r3, #32
 800c4dc:	6023      	strmi	r3, [r4, #0]
 800c4de:	b91d      	cbnz	r5, 800c4e8 <_printf_i+0x198>
 800c4e0:	6823      	ldr	r3, [r4, #0]
 800c4e2:	f023 0320 	bic.w	r3, r3, #32
 800c4e6:	6023      	str	r3, [r4, #0]
 800c4e8:	2310      	movs	r3, #16
 800c4ea:	e7af      	b.n	800c44c <_printf_i+0xfc>
 800c4ec:	6823      	ldr	r3, [r4, #0]
 800c4ee:	f043 0320 	orr.w	r3, r3, #32
 800c4f2:	6023      	str	r3, [r4, #0]
 800c4f4:	2378      	movs	r3, #120	; 0x78
 800c4f6:	4828      	ldr	r0, [pc, #160]	; (800c598 <_printf_i+0x248>)
 800c4f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c4fc:	e7e3      	b.n	800c4c6 <_printf_i+0x176>
 800c4fe:	065e      	lsls	r6, r3, #25
 800c500:	bf48      	it	mi
 800c502:	b2ad      	uxthmi	r5, r5
 800c504:	e7e6      	b.n	800c4d4 <_printf_i+0x184>
 800c506:	4616      	mov	r6, r2
 800c508:	e7bb      	b.n	800c482 <_printf_i+0x132>
 800c50a:	680b      	ldr	r3, [r1, #0]
 800c50c:	6826      	ldr	r6, [r4, #0]
 800c50e:	1d1d      	adds	r5, r3, #4
 800c510:	6960      	ldr	r0, [r4, #20]
 800c512:	600d      	str	r5, [r1, #0]
 800c514:	0635      	lsls	r5, r6, #24
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	d501      	bpl.n	800c51e <_printf_i+0x1ce>
 800c51a:	6018      	str	r0, [r3, #0]
 800c51c:	e002      	b.n	800c524 <_printf_i+0x1d4>
 800c51e:	0671      	lsls	r1, r6, #25
 800c520:	d5fb      	bpl.n	800c51a <_printf_i+0x1ca>
 800c522:	8018      	strh	r0, [r3, #0]
 800c524:	2300      	movs	r3, #0
 800c526:	4616      	mov	r6, r2
 800c528:	6123      	str	r3, [r4, #16]
 800c52a:	e7ba      	b.n	800c4a2 <_printf_i+0x152>
 800c52c:	680b      	ldr	r3, [r1, #0]
 800c52e:	1d1a      	adds	r2, r3, #4
 800c530:	600a      	str	r2, [r1, #0]
 800c532:	681e      	ldr	r6, [r3, #0]
 800c534:	2100      	movs	r1, #0
 800c536:	4630      	mov	r0, r6
 800c538:	6862      	ldr	r2, [r4, #4]
 800c53a:	f002 faa8 	bl	800ea8e <memchr>
 800c53e:	b108      	cbz	r0, 800c544 <_printf_i+0x1f4>
 800c540:	1b80      	subs	r0, r0, r6
 800c542:	6060      	str	r0, [r4, #4]
 800c544:	6863      	ldr	r3, [r4, #4]
 800c546:	6123      	str	r3, [r4, #16]
 800c548:	2300      	movs	r3, #0
 800c54a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c54e:	e7a8      	b.n	800c4a2 <_printf_i+0x152>
 800c550:	4632      	mov	r2, r6
 800c552:	4649      	mov	r1, r9
 800c554:	4640      	mov	r0, r8
 800c556:	6923      	ldr	r3, [r4, #16]
 800c558:	47d0      	blx	sl
 800c55a:	3001      	adds	r0, #1
 800c55c:	d0ab      	beq.n	800c4b6 <_printf_i+0x166>
 800c55e:	6823      	ldr	r3, [r4, #0]
 800c560:	079b      	lsls	r3, r3, #30
 800c562:	d413      	bmi.n	800c58c <_printf_i+0x23c>
 800c564:	68e0      	ldr	r0, [r4, #12]
 800c566:	9b03      	ldr	r3, [sp, #12]
 800c568:	4298      	cmp	r0, r3
 800c56a:	bfb8      	it	lt
 800c56c:	4618      	movlt	r0, r3
 800c56e:	e7a4      	b.n	800c4ba <_printf_i+0x16a>
 800c570:	2301      	movs	r3, #1
 800c572:	4632      	mov	r2, r6
 800c574:	4649      	mov	r1, r9
 800c576:	4640      	mov	r0, r8
 800c578:	47d0      	blx	sl
 800c57a:	3001      	adds	r0, #1
 800c57c:	d09b      	beq.n	800c4b6 <_printf_i+0x166>
 800c57e:	3501      	adds	r5, #1
 800c580:	68e3      	ldr	r3, [r4, #12]
 800c582:	9903      	ldr	r1, [sp, #12]
 800c584:	1a5b      	subs	r3, r3, r1
 800c586:	42ab      	cmp	r3, r5
 800c588:	dcf2      	bgt.n	800c570 <_printf_i+0x220>
 800c58a:	e7eb      	b.n	800c564 <_printf_i+0x214>
 800c58c:	2500      	movs	r5, #0
 800c58e:	f104 0619 	add.w	r6, r4, #25
 800c592:	e7f5      	b.n	800c580 <_printf_i+0x230>
 800c594:	0801133e 	.word	0x0801133e
 800c598:	0801134f 	.word	0x0801134f

0800c59c <iprintf>:
 800c59c:	b40f      	push	{r0, r1, r2, r3}
 800c59e:	4b0a      	ldr	r3, [pc, #40]	; (800c5c8 <iprintf+0x2c>)
 800c5a0:	b513      	push	{r0, r1, r4, lr}
 800c5a2:	681c      	ldr	r4, [r3, #0]
 800c5a4:	b124      	cbz	r4, 800c5b0 <iprintf+0x14>
 800c5a6:	69a3      	ldr	r3, [r4, #24]
 800c5a8:	b913      	cbnz	r3, 800c5b0 <iprintf+0x14>
 800c5aa:	4620      	mov	r0, r4
 800c5ac:	f001 fe52 	bl	800e254 <__sinit>
 800c5b0:	ab05      	add	r3, sp, #20
 800c5b2:	4620      	mov	r0, r4
 800c5b4:	9a04      	ldr	r2, [sp, #16]
 800c5b6:	68a1      	ldr	r1, [r4, #8]
 800c5b8:	9301      	str	r3, [sp, #4]
 800c5ba:	f003 f8db 	bl	800f774 <_vfiprintf_r>
 800c5be:	b002      	add	sp, #8
 800c5c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5c4:	b004      	add	sp, #16
 800c5c6:	4770      	bx	lr
 800c5c8:	2000001c 	.word	0x2000001c

0800c5cc <_sbrk_r>:
 800c5cc:	b538      	push	{r3, r4, r5, lr}
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	4d05      	ldr	r5, [pc, #20]	; (800c5e8 <_sbrk_r+0x1c>)
 800c5d2:	4604      	mov	r4, r0
 800c5d4:	4608      	mov	r0, r1
 800c5d6:	602b      	str	r3, [r5, #0]
 800c5d8:	f7f6 fb00 	bl	8002bdc <_sbrk>
 800c5dc:	1c43      	adds	r3, r0, #1
 800c5de:	d102      	bne.n	800c5e6 <_sbrk_r+0x1a>
 800c5e0:	682b      	ldr	r3, [r5, #0]
 800c5e2:	b103      	cbz	r3, 800c5e6 <_sbrk_r+0x1a>
 800c5e4:	6023      	str	r3, [r4, #0]
 800c5e6:	bd38      	pop	{r3, r4, r5, pc}
 800c5e8:	20000be4 	.word	0x20000be4

0800c5ec <sniprintf>:
 800c5ec:	b40c      	push	{r2, r3}
 800c5ee:	b530      	push	{r4, r5, lr}
 800c5f0:	4b17      	ldr	r3, [pc, #92]	; (800c650 <sniprintf+0x64>)
 800c5f2:	1e0c      	subs	r4, r1, #0
 800c5f4:	681d      	ldr	r5, [r3, #0]
 800c5f6:	b09d      	sub	sp, #116	; 0x74
 800c5f8:	da08      	bge.n	800c60c <sniprintf+0x20>
 800c5fa:	238b      	movs	r3, #139	; 0x8b
 800c5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c600:	602b      	str	r3, [r5, #0]
 800c602:	b01d      	add	sp, #116	; 0x74
 800c604:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c608:	b002      	add	sp, #8
 800c60a:	4770      	bx	lr
 800c60c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c610:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c614:	bf0c      	ite	eq
 800c616:	4623      	moveq	r3, r4
 800c618:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c61c:	9304      	str	r3, [sp, #16]
 800c61e:	9307      	str	r3, [sp, #28]
 800c620:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c624:	9002      	str	r0, [sp, #8]
 800c626:	9006      	str	r0, [sp, #24]
 800c628:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c62c:	4628      	mov	r0, r5
 800c62e:	ab21      	add	r3, sp, #132	; 0x84
 800c630:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c632:	a902      	add	r1, sp, #8
 800c634:	9301      	str	r3, [sp, #4]
 800c636:	f002 ff75 	bl	800f524 <_svfiprintf_r>
 800c63a:	1c43      	adds	r3, r0, #1
 800c63c:	bfbc      	itt	lt
 800c63e:	238b      	movlt	r3, #139	; 0x8b
 800c640:	602b      	strlt	r3, [r5, #0]
 800c642:	2c00      	cmp	r4, #0
 800c644:	d0dd      	beq.n	800c602 <sniprintf+0x16>
 800c646:	2200      	movs	r2, #0
 800c648:	9b02      	ldr	r3, [sp, #8]
 800c64a:	701a      	strb	r2, [r3, #0]
 800c64c:	e7d9      	b.n	800c602 <sniprintf+0x16>
 800c64e:	bf00      	nop
 800c650:	2000001c 	.word	0x2000001c

0800c654 <siprintf>:
 800c654:	b40e      	push	{r1, r2, r3}
 800c656:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c65a:	b500      	push	{lr}
 800c65c:	b09c      	sub	sp, #112	; 0x70
 800c65e:	ab1d      	add	r3, sp, #116	; 0x74
 800c660:	9002      	str	r0, [sp, #8]
 800c662:	9006      	str	r0, [sp, #24]
 800c664:	9107      	str	r1, [sp, #28]
 800c666:	9104      	str	r1, [sp, #16]
 800c668:	4808      	ldr	r0, [pc, #32]	; (800c68c <siprintf+0x38>)
 800c66a:	4909      	ldr	r1, [pc, #36]	; (800c690 <siprintf+0x3c>)
 800c66c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c670:	9105      	str	r1, [sp, #20]
 800c672:	6800      	ldr	r0, [r0, #0]
 800c674:	a902      	add	r1, sp, #8
 800c676:	9301      	str	r3, [sp, #4]
 800c678:	f002 ff54 	bl	800f524 <_svfiprintf_r>
 800c67c:	2200      	movs	r2, #0
 800c67e:	9b02      	ldr	r3, [sp, #8]
 800c680:	701a      	strb	r2, [r3, #0]
 800c682:	b01c      	add	sp, #112	; 0x70
 800c684:	f85d eb04 	ldr.w	lr, [sp], #4
 800c688:	b003      	add	sp, #12
 800c68a:	4770      	bx	lr
 800c68c:	2000001c 	.word	0x2000001c
 800c690:	ffff0208 	.word	0xffff0208

0800c694 <strncpy>:
 800c694:	4603      	mov	r3, r0
 800c696:	b510      	push	{r4, lr}
 800c698:	3901      	subs	r1, #1
 800c69a:	b132      	cbz	r2, 800c6aa <strncpy+0x16>
 800c69c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c6a0:	3a01      	subs	r2, #1
 800c6a2:	f803 4b01 	strb.w	r4, [r3], #1
 800c6a6:	2c00      	cmp	r4, #0
 800c6a8:	d1f7      	bne.n	800c69a <strncpy+0x6>
 800c6aa:	2100      	movs	r1, #0
 800c6ac:	441a      	add	r2, r3
 800c6ae:	4293      	cmp	r3, r2
 800c6b0:	d100      	bne.n	800c6b4 <strncpy+0x20>
 800c6b2:	bd10      	pop	{r4, pc}
 800c6b4:	f803 1b01 	strb.w	r1, [r3], #1
 800c6b8:	e7f9      	b.n	800c6ae <strncpy+0x1a>

0800c6ba <strnlen>:
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	b510      	push	{r4, lr}
 800c6be:	4401      	add	r1, r0
 800c6c0:	428a      	cmp	r2, r1
 800c6c2:	4613      	mov	r3, r2
 800c6c4:	d101      	bne.n	800c6ca <strnlen+0x10>
 800c6c6:	1a18      	subs	r0, r3, r0
 800c6c8:	bd10      	pop	{r4, pc}
 800c6ca:	781c      	ldrb	r4, [r3, #0]
 800c6cc:	3201      	adds	r2, #1
 800c6ce:	2c00      	cmp	r4, #0
 800c6d0:	d1f6      	bne.n	800c6c0 <strnlen+0x6>
 800c6d2:	e7f8      	b.n	800c6c6 <strnlen+0xc>

0800c6d4 <sulp>:
 800c6d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6d8:	460f      	mov	r7, r1
 800c6da:	4690      	mov	r8, r2
 800c6dc:	f002 fd70 	bl	800f1c0 <__ulp>
 800c6e0:	4604      	mov	r4, r0
 800c6e2:	460d      	mov	r5, r1
 800c6e4:	f1b8 0f00 	cmp.w	r8, #0
 800c6e8:	d011      	beq.n	800c70e <sulp+0x3a>
 800c6ea:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c6ee:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	dd0b      	ble.n	800c70e <sulp+0x3a>
 800c6f6:	2400      	movs	r4, #0
 800c6f8:	051b      	lsls	r3, r3, #20
 800c6fa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c6fe:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c702:	4622      	mov	r2, r4
 800c704:	462b      	mov	r3, r5
 800c706:	f7f3 ff53 	bl	80005b0 <__aeabi_dmul>
 800c70a:	4604      	mov	r4, r0
 800c70c:	460d      	mov	r5, r1
 800c70e:	4620      	mov	r0, r4
 800c710:	4629      	mov	r1, r5
 800c712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800c718 <_strtod_l>:
 800c718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c71c:	469b      	mov	fp, r3
 800c71e:	2300      	movs	r3, #0
 800c720:	b0a1      	sub	sp, #132	; 0x84
 800c722:	931c      	str	r3, [sp, #112]	; 0x70
 800c724:	4ba1      	ldr	r3, [pc, #644]	; (800c9ac <_strtod_l+0x294>)
 800c726:	4682      	mov	sl, r0
 800c728:	681f      	ldr	r7, [r3, #0]
 800c72a:	460e      	mov	r6, r1
 800c72c:	4638      	mov	r0, r7
 800c72e:	9217      	str	r2, [sp, #92]	; 0x5c
 800c730:	f7f3 fd7a 	bl	8000228 <strlen>
 800c734:	f04f 0800 	mov.w	r8, #0
 800c738:	4604      	mov	r4, r0
 800c73a:	f04f 0900 	mov.w	r9, #0
 800c73e:	961b      	str	r6, [sp, #108]	; 0x6c
 800c740:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c742:	781a      	ldrb	r2, [r3, #0]
 800c744:	2a2b      	cmp	r2, #43	; 0x2b
 800c746:	d04c      	beq.n	800c7e2 <_strtod_l+0xca>
 800c748:	d83a      	bhi.n	800c7c0 <_strtod_l+0xa8>
 800c74a:	2a0d      	cmp	r2, #13
 800c74c:	d833      	bhi.n	800c7b6 <_strtod_l+0x9e>
 800c74e:	2a08      	cmp	r2, #8
 800c750:	d833      	bhi.n	800c7ba <_strtod_l+0xa2>
 800c752:	2a00      	cmp	r2, #0
 800c754:	d03d      	beq.n	800c7d2 <_strtod_l+0xba>
 800c756:	2300      	movs	r3, #0
 800c758:	930c      	str	r3, [sp, #48]	; 0x30
 800c75a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800c75c:	782b      	ldrb	r3, [r5, #0]
 800c75e:	2b30      	cmp	r3, #48	; 0x30
 800c760:	f040 80af 	bne.w	800c8c2 <_strtod_l+0x1aa>
 800c764:	786b      	ldrb	r3, [r5, #1]
 800c766:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c76a:	2b58      	cmp	r3, #88	; 0x58
 800c76c:	d16c      	bne.n	800c848 <_strtod_l+0x130>
 800c76e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c770:	4650      	mov	r0, sl
 800c772:	9301      	str	r3, [sp, #4]
 800c774:	ab1c      	add	r3, sp, #112	; 0x70
 800c776:	9300      	str	r3, [sp, #0]
 800c778:	4a8d      	ldr	r2, [pc, #564]	; (800c9b0 <_strtod_l+0x298>)
 800c77a:	f8cd b008 	str.w	fp, [sp, #8]
 800c77e:	ab1d      	add	r3, sp, #116	; 0x74
 800c780:	a91b      	add	r1, sp, #108	; 0x6c
 800c782:	f001 fe6d 	bl	800e460 <__gethex>
 800c786:	f010 0607 	ands.w	r6, r0, #7
 800c78a:	4604      	mov	r4, r0
 800c78c:	d005      	beq.n	800c79a <_strtod_l+0x82>
 800c78e:	2e06      	cmp	r6, #6
 800c790:	d129      	bne.n	800c7e6 <_strtod_l+0xce>
 800c792:	2300      	movs	r3, #0
 800c794:	3501      	adds	r5, #1
 800c796:	951b      	str	r5, [sp, #108]	; 0x6c
 800c798:	930c      	str	r3, [sp, #48]	; 0x30
 800c79a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	f040 8596 	bne.w	800d2ce <_strtod_l+0xbb6>
 800c7a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c7a4:	b1d3      	cbz	r3, 800c7dc <_strtod_l+0xc4>
 800c7a6:	4642      	mov	r2, r8
 800c7a8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c7ac:	4610      	mov	r0, r2
 800c7ae:	4619      	mov	r1, r3
 800c7b0:	b021      	add	sp, #132	; 0x84
 800c7b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7b6:	2a20      	cmp	r2, #32
 800c7b8:	d1cd      	bne.n	800c756 <_strtod_l+0x3e>
 800c7ba:	3301      	adds	r3, #1
 800c7bc:	931b      	str	r3, [sp, #108]	; 0x6c
 800c7be:	e7bf      	b.n	800c740 <_strtod_l+0x28>
 800c7c0:	2a2d      	cmp	r2, #45	; 0x2d
 800c7c2:	d1c8      	bne.n	800c756 <_strtod_l+0x3e>
 800c7c4:	2201      	movs	r2, #1
 800c7c6:	920c      	str	r2, [sp, #48]	; 0x30
 800c7c8:	1c5a      	adds	r2, r3, #1
 800c7ca:	921b      	str	r2, [sp, #108]	; 0x6c
 800c7cc:	785b      	ldrb	r3, [r3, #1]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d1c3      	bne.n	800c75a <_strtod_l+0x42>
 800c7d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c7d4:	961b      	str	r6, [sp, #108]	; 0x6c
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	f040 8577 	bne.w	800d2ca <_strtod_l+0xbb2>
 800c7dc:	4642      	mov	r2, r8
 800c7de:	464b      	mov	r3, r9
 800c7e0:	e7e4      	b.n	800c7ac <_strtod_l+0x94>
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	e7ef      	b.n	800c7c6 <_strtod_l+0xae>
 800c7e6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c7e8:	b13a      	cbz	r2, 800c7fa <_strtod_l+0xe2>
 800c7ea:	2135      	movs	r1, #53	; 0x35
 800c7ec:	a81e      	add	r0, sp, #120	; 0x78
 800c7ee:	f002 fdeb 	bl	800f3c8 <__copybits>
 800c7f2:	4650      	mov	r0, sl
 800c7f4:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c7f6:	f002 f9b3 	bl	800eb60 <_Bfree>
 800c7fa:	3e01      	subs	r6, #1
 800c7fc:	2e05      	cmp	r6, #5
 800c7fe:	d807      	bhi.n	800c810 <_strtod_l+0xf8>
 800c800:	e8df f006 	tbb	[pc, r6]
 800c804:	1d180b0e 	.word	0x1d180b0e
 800c808:	030e      	.short	0x030e
 800c80a:	f04f 0900 	mov.w	r9, #0
 800c80e:	46c8      	mov	r8, r9
 800c810:	0721      	lsls	r1, r4, #28
 800c812:	d5c2      	bpl.n	800c79a <_strtod_l+0x82>
 800c814:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800c818:	e7bf      	b.n	800c79a <_strtod_l+0x82>
 800c81a:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 800c81e:	e7f7      	b.n	800c810 <_strtod_l+0xf8>
 800c820:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800c822:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 800c826:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c82a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c82e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800c832:	e7ed      	b.n	800c810 <_strtod_l+0xf8>
 800c834:	f04f 0800 	mov.w	r8, #0
 800c838:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800c9b4 <_strtod_l+0x29c>
 800c83c:	e7e8      	b.n	800c810 <_strtod_l+0xf8>
 800c83e:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800c842:	f04f 38ff 	mov.w	r8, #4294967295
 800c846:	e7e3      	b.n	800c810 <_strtod_l+0xf8>
 800c848:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c84a:	1c5a      	adds	r2, r3, #1
 800c84c:	921b      	str	r2, [sp, #108]	; 0x6c
 800c84e:	785b      	ldrb	r3, [r3, #1]
 800c850:	2b30      	cmp	r3, #48	; 0x30
 800c852:	d0f9      	beq.n	800c848 <_strtod_l+0x130>
 800c854:	2b00      	cmp	r3, #0
 800c856:	d0a0      	beq.n	800c79a <_strtod_l+0x82>
 800c858:	2301      	movs	r3, #1
 800c85a:	9307      	str	r3, [sp, #28]
 800c85c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c85e:	220a      	movs	r2, #10
 800c860:	9308      	str	r3, [sp, #32]
 800c862:	2300      	movs	r3, #0
 800c864:	469b      	mov	fp, r3
 800c866:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800c86a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800c86c:	7805      	ldrb	r5, [r0, #0]
 800c86e:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800c872:	b2d9      	uxtb	r1, r3
 800c874:	2909      	cmp	r1, #9
 800c876:	d926      	bls.n	800c8c6 <_strtod_l+0x1ae>
 800c878:	4622      	mov	r2, r4
 800c87a:	4639      	mov	r1, r7
 800c87c:	f003 f8f3 	bl	800fa66 <strncmp>
 800c880:	2800      	cmp	r0, #0
 800c882:	d032      	beq.n	800c8ea <_strtod_l+0x1d2>
 800c884:	2000      	movs	r0, #0
 800c886:	462b      	mov	r3, r5
 800c888:	465c      	mov	r4, fp
 800c88a:	4602      	mov	r2, r0
 800c88c:	9004      	str	r0, [sp, #16]
 800c88e:	2b65      	cmp	r3, #101	; 0x65
 800c890:	d001      	beq.n	800c896 <_strtod_l+0x17e>
 800c892:	2b45      	cmp	r3, #69	; 0x45
 800c894:	d113      	bne.n	800c8be <_strtod_l+0x1a6>
 800c896:	b91c      	cbnz	r4, 800c8a0 <_strtod_l+0x188>
 800c898:	9b07      	ldr	r3, [sp, #28]
 800c89a:	4303      	orrs	r3, r0
 800c89c:	d099      	beq.n	800c7d2 <_strtod_l+0xba>
 800c89e:	2400      	movs	r4, #0
 800c8a0:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800c8a2:	1c73      	adds	r3, r6, #1
 800c8a4:	931b      	str	r3, [sp, #108]	; 0x6c
 800c8a6:	7873      	ldrb	r3, [r6, #1]
 800c8a8:	2b2b      	cmp	r3, #43	; 0x2b
 800c8aa:	d078      	beq.n	800c99e <_strtod_l+0x286>
 800c8ac:	2b2d      	cmp	r3, #45	; 0x2d
 800c8ae:	d07b      	beq.n	800c9a8 <_strtod_l+0x290>
 800c8b0:	2700      	movs	r7, #0
 800c8b2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c8b6:	2909      	cmp	r1, #9
 800c8b8:	f240 8082 	bls.w	800c9c0 <_strtod_l+0x2a8>
 800c8bc:	961b      	str	r6, [sp, #108]	; 0x6c
 800c8be:	2500      	movs	r5, #0
 800c8c0:	e09e      	b.n	800ca00 <_strtod_l+0x2e8>
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	e7c9      	b.n	800c85a <_strtod_l+0x142>
 800c8c6:	f1bb 0f08 	cmp.w	fp, #8
 800c8ca:	bfd5      	itete	le
 800c8cc:	9906      	ldrle	r1, [sp, #24]
 800c8ce:	9905      	ldrgt	r1, [sp, #20]
 800c8d0:	fb02 3301 	mlale	r3, r2, r1, r3
 800c8d4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c8d8:	f100 0001 	add.w	r0, r0, #1
 800c8dc:	bfd4      	ite	le
 800c8de:	9306      	strle	r3, [sp, #24]
 800c8e0:	9305      	strgt	r3, [sp, #20]
 800c8e2:	f10b 0b01 	add.w	fp, fp, #1
 800c8e6:	901b      	str	r0, [sp, #108]	; 0x6c
 800c8e8:	e7bf      	b.n	800c86a <_strtod_l+0x152>
 800c8ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c8ec:	191a      	adds	r2, r3, r4
 800c8ee:	921b      	str	r2, [sp, #108]	; 0x6c
 800c8f0:	5d1b      	ldrb	r3, [r3, r4]
 800c8f2:	f1bb 0f00 	cmp.w	fp, #0
 800c8f6:	d036      	beq.n	800c966 <_strtod_l+0x24e>
 800c8f8:	465c      	mov	r4, fp
 800c8fa:	9004      	str	r0, [sp, #16]
 800c8fc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c900:	2a09      	cmp	r2, #9
 800c902:	d912      	bls.n	800c92a <_strtod_l+0x212>
 800c904:	2201      	movs	r2, #1
 800c906:	e7c2      	b.n	800c88e <_strtod_l+0x176>
 800c908:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c90a:	3001      	adds	r0, #1
 800c90c:	1c5a      	adds	r2, r3, #1
 800c90e:	921b      	str	r2, [sp, #108]	; 0x6c
 800c910:	785b      	ldrb	r3, [r3, #1]
 800c912:	2b30      	cmp	r3, #48	; 0x30
 800c914:	d0f8      	beq.n	800c908 <_strtod_l+0x1f0>
 800c916:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800c91a:	2a08      	cmp	r2, #8
 800c91c:	f200 84dc 	bhi.w	800d2d8 <_strtod_l+0xbc0>
 800c920:	9004      	str	r0, [sp, #16]
 800c922:	2000      	movs	r0, #0
 800c924:	4604      	mov	r4, r0
 800c926:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c928:	9208      	str	r2, [sp, #32]
 800c92a:	3b30      	subs	r3, #48	; 0x30
 800c92c:	f100 0201 	add.w	r2, r0, #1
 800c930:	d013      	beq.n	800c95a <_strtod_l+0x242>
 800c932:	9904      	ldr	r1, [sp, #16]
 800c934:	1905      	adds	r5, r0, r4
 800c936:	4411      	add	r1, r2
 800c938:	9104      	str	r1, [sp, #16]
 800c93a:	4622      	mov	r2, r4
 800c93c:	210a      	movs	r1, #10
 800c93e:	42aa      	cmp	r2, r5
 800c940:	d113      	bne.n	800c96a <_strtod_l+0x252>
 800c942:	1822      	adds	r2, r4, r0
 800c944:	2a08      	cmp	r2, #8
 800c946:	f104 0401 	add.w	r4, r4, #1
 800c94a:	4404      	add	r4, r0
 800c94c:	dc1b      	bgt.n	800c986 <_strtod_l+0x26e>
 800c94e:	220a      	movs	r2, #10
 800c950:	9906      	ldr	r1, [sp, #24]
 800c952:	fb02 3301 	mla	r3, r2, r1, r3
 800c956:	9306      	str	r3, [sp, #24]
 800c958:	2200      	movs	r2, #0
 800c95a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c95c:	4610      	mov	r0, r2
 800c95e:	1c59      	adds	r1, r3, #1
 800c960:	911b      	str	r1, [sp, #108]	; 0x6c
 800c962:	785b      	ldrb	r3, [r3, #1]
 800c964:	e7ca      	b.n	800c8fc <_strtod_l+0x1e4>
 800c966:	4658      	mov	r0, fp
 800c968:	e7d3      	b.n	800c912 <_strtod_l+0x1fa>
 800c96a:	2a08      	cmp	r2, #8
 800c96c:	dc04      	bgt.n	800c978 <_strtod_l+0x260>
 800c96e:	9f06      	ldr	r7, [sp, #24]
 800c970:	434f      	muls	r7, r1
 800c972:	9706      	str	r7, [sp, #24]
 800c974:	3201      	adds	r2, #1
 800c976:	e7e2      	b.n	800c93e <_strtod_l+0x226>
 800c978:	1c57      	adds	r7, r2, #1
 800c97a:	2f10      	cmp	r7, #16
 800c97c:	bfde      	ittt	le
 800c97e:	9f05      	ldrle	r7, [sp, #20]
 800c980:	434f      	mulle	r7, r1
 800c982:	9705      	strle	r7, [sp, #20]
 800c984:	e7f6      	b.n	800c974 <_strtod_l+0x25c>
 800c986:	2c10      	cmp	r4, #16
 800c988:	bfdf      	itttt	le
 800c98a:	220a      	movle	r2, #10
 800c98c:	9905      	ldrle	r1, [sp, #20]
 800c98e:	fb02 3301 	mlale	r3, r2, r1, r3
 800c992:	9305      	strle	r3, [sp, #20]
 800c994:	e7e0      	b.n	800c958 <_strtod_l+0x240>
 800c996:	2300      	movs	r3, #0
 800c998:	2201      	movs	r2, #1
 800c99a:	9304      	str	r3, [sp, #16]
 800c99c:	e77c      	b.n	800c898 <_strtod_l+0x180>
 800c99e:	2700      	movs	r7, #0
 800c9a0:	1cb3      	adds	r3, r6, #2
 800c9a2:	931b      	str	r3, [sp, #108]	; 0x6c
 800c9a4:	78b3      	ldrb	r3, [r6, #2]
 800c9a6:	e784      	b.n	800c8b2 <_strtod_l+0x19a>
 800c9a8:	2701      	movs	r7, #1
 800c9aa:	e7f9      	b.n	800c9a0 <_strtod_l+0x288>
 800c9ac:	08011614 	.word	0x08011614
 800c9b0:	08011360 	.word	0x08011360
 800c9b4:	7ff00000 	.word	0x7ff00000
 800c9b8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c9ba:	1c59      	adds	r1, r3, #1
 800c9bc:	911b      	str	r1, [sp, #108]	; 0x6c
 800c9be:	785b      	ldrb	r3, [r3, #1]
 800c9c0:	2b30      	cmp	r3, #48	; 0x30
 800c9c2:	d0f9      	beq.n	800c9b8 <_strtod_l+0x2a0>
 800c9c4:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800c9c8:	2908      	cmp	r1, #8
 800c9ca:	f63f af78 	bhi.w	800c8be <_strtod_l+0x1a6>
 800c9ce:	f04f 0e0a 	mov.w	lr, #10
 800c9d2:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 800c9d6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c9d8:	9309      	str	r3, [sp, #36]	; 0x24
 800c9da:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c9dc:	1c59      	adds	r1, r3, #1
 800c9de:	911b      	str	r1, [sp, #108]	; 0x6c
 800c9e0:	785b      	ldrb	r3, [r3, #1]
 800c9e2:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 800c9e6:	2d09      	cmp	r5, #9
 800c9e8:	d935      	bls.n	800ca56 <_strtod_l+0x33e>
 800c9ea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c9ec:	1b49      	subs	r1, r1, r5
 800c9ee:	2908      	cmp	r1, #8
 800c9f0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800c9f4:	dc02      	bgt.n	800c9fc <_strtod_l+0x2e4>
 800c9f6:	4565      	cmp	r5, ip
 800c9f8:	bfa8      	it	ge
 800c9fa:	4665      	movge	r5, ip
 800c9fc:	b107      	cbz	r7, 800ca00 <_strtod_l+0x2e8>
 800c9fe:	426d      	negs	r5, r5
 800ca00:	2c00      	cmp	r4, #0
 800ca02:	d14c      	bne.n	800ca9e <_strtod_l+0x386>
 800ca04:	9907      	ldr	r1, [sp, #28]
 800ca06:	4301      	orrs	r1, r0
 800ca08:	f47f aec7 	bne.w	800c79a <_strtod_l+0x82>
 800ca0c:	2a00      	cmp	r2, #0
 800ca0e:	f47f aee0 	bne.w	800c7d2 <_strtod_l+0xba>
 800ca12:	2b69      	cmp	r3, #105	; 0x69
 800ca14:	d026      	beq.n	800ca64 <_strtod_l+0x34c>
 800ca16:	dc23      	bgt.n	800ca60 <_strtod_l+0x348>
 800ca18:	2b49      	cmp	r3, #73	; 0x49
 800ca1a:	d023      	beq.n	800ca64 <_strtod_l+0x34c>
 800ca1c:	2b4e      	cmp	r3, #78	; 0x4e
 800ca1e:	f47f aed8 	bne.w	800c7d2 <_strtod_l+0xba>
 800ca22:	499c      	ldr	r1, [pc, #624]	; (800cc94 <_strtod_l+0x57c>)
 800ca24:	a81b      	add	r0, sp, #108	; 0x6c
 800ca26:	f001 ff69 	bl	800e8fc <__match>
 800ca2a:	2800      	cmp	r0, #0
 800ca2c:	f43f aed1 	beq.w	800c7d2 <_strtod_l+0xba>
 800ca30:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ca32:	781b      	ldrb	r3, [r3, #0]
 800ca34:	2b28      	cmp	r3, #40	; 0x28
 800ca36:	d12c      	bne.n	800ca92 <_strtod_l+0x37a>
 800ca38:	4997      	ldr	r1, [pc, #604]	; (800cc98 <_strtod_l+0x580>)
 800ca3a:	aa1e      	add	r2, sp, #120	; 0x78
 800ca3c:	a81b      	add	r0, sp, #108	; 0x6c
 800ca3e:	f001 ff71 	bl	800e924 <__hexnan>
 800ca42:	2805      	cmp	r0, #5
 800ca44:	d125      	bne.n	800ca92 <_strtod_l+0x37a>
 800ca46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ca48:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800ca4c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800ca50:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800ca54:	e6a1      	b.n	800c79a <_strtod_l+0x82>
 800ca56:	fb0e 3c0c 	mla	ip, lr, ip, r3
 800ca5a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800ca5e:	e7bc      	b.n	800c9da <_strtod_l+0x2c2>
 800ca60:	2b6e      	cmp	r3, #110	; 0x6e
 800ca62:	e7dc      	b.n	800ca1e <_strtod_l+0x306>
 800ca64:	498d      	ldr	r1, [pc, #564]	; (800cc9c <_strtod_l+0x584>)
 800ca66:	a81b      	add	r0, sp, #108	; 0x6c
 800ca68:	f001 ff48 	bl	800e8fc <__match>
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	f43f aeb0 	beq.w	800c7d2 <_strtod_l+0xba>
 800ca72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ca74:	498a      	ldr	r1, [pc, #552]	; (800cca0 <_strtod_l+0x588>)
 800ca76:	3b01      	subs	r3, #1
 800ca78:	a81b      	add	r0, sp, #108	; 0x6c
 800ca7a:	931b      	str	r3, [sp, #108]	; 0x6c
 800ca7c:	f001 ff3e 	bl	800e8fc <__match>
 800ca80:	b910      	cbnz	r0, 800ca88 <_strtod_l+0x370>
 800ca82:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ca84:	3301      	adds	r3, #1
 800ca86:	931b      	str	r3, [sp, #108]	; 0x6c
 800ca88:	f04f 0800 	mov.w	r8, #0
 800ca8c:	f8df 9220 	ldr.w	r9, [pc, #544]	; 800ccb0 <_strtod_l+0x598>
 800ca90:	e683      	b.n	800c79a <_strtod_l+0x82>
 800ca92:	4884      	ldr	r0, [pc, #528]	; (800cca4 <_strtod_l+0x58c>)
 800ca94:	f002 ff9e 	bl	800f9d4 <nan>
 800ca98:	4680      	mov	r8, r0
 800ca9a:	4689      	mov	r9, r1
 800ca9c:	e67d      	b.n	800c79a <_strtod_l+0x82>
 800ca9e:	9b04      	ldr	r3, [sp, #16]
 800caa0:	f1bb 0f00 	cmp.w	fp, #0
 800caa4:	bf08      	it	eq
 800caa6:	46a3      	moveq	fp, r4
 800caa8:	1aeb      	subs	r3, r5, r3
 800caaa:	2c10      	cmp	r4, #16
 800caac:	9806      	ldr	r0, [sp, #24]
 800caae:	4626      	mov	r6, r4
 800cab0:	9307      	str	r3, [sp, #28]
 800cab2:	bfa8      	it	ge
 800cab4:	2610      	movge	r6, #16
 800cab6:	f7f3 fd01 	bl	80004bc <__aeabi_ui2d>
 800caba:	2c09      	cmp	r4, #9
 800cabc:	4680      	mov	r8, r0
 800cabe:	4689      	mov	r9, r1
 800cac0:	dd13      	ble.n	800caea <_strtod_l+0x3d2>
 800cac2:	4b79      	ldr	r3, [pc, #484]	; (800cca8 <_strtod_l+0x590>)
 800cac4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cac8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800cacc:	f7f3 fd70 	bl	80005b0 <__aeabi_dmul>
 800cad0:	4680      	mov	r8, r0
 800cad2:	9805      	ldr	r0, [sp, #20]
 800cad4:	4689      	mov	r9, r1
 800cad6:	f7f3 fcf1 	bl	80004bc <__aeabi_ui2d>
 800cada:	4602      	mov	r2, r0
 800cadc:	460b      	mov	r3, r1
 800cade:	4640      	mov	r0, r8
 800cae0:	4649      	mov	r1, r9
 800cae2:	f7f3 fbaf 	bl	8000244 <__adddf3>
 800cae6:	4680      	mov	r8, r0
 800cae8:	4689      	mov	r9, r1
 800caea:	2c0f      	cmp	r4, #15
 800caec:	dc36      	bgt.n	800cb5c <_strtod_l+0x444>
 800caee:	9b07      	ldr	r3, [sp, #28]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	f43f ae52 	beq.w	800c79a <_strtod_l+0x82>
 800caf6:	dd22      	ble.n	800cb3e <_strtod_l+0x426>
 800caf8:	2b16      	cmp	r3, #22
 800cafa:	dc09      	bgt.n	800cb10 <_strtod_l+0x3f8>
 800cafc:	4c6a      	ldr	r4, [pc, #424]	; (800cca8 <_strtod_l+0x590>)
 800cafe:	4642      	mov	r2, r8
 800cb00:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 800cb04:	464b      	mov	r3, r9
 800cb06:	e9d4 0100 	ldrd	r0, r1, [r4]
 800cb0a:	f7f3 fd51 	bl	80005b0 <__aeabi_dmul>
 800cb0e:	e7c3      	b.n	800ca98 <_strtod_l+0x380>
 800cb10:	9a07      	ldr	r2, [sp, #28]
 800cb12:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800cb16:	4293      	cmp	r3, r2
 800cb18:	db20      	blt.n	800cb5c <_strtod_l+0x444>
 800cb1a:	4d63      	ldr	r5, [pc, #396]	; (800cca8 <_strtod_l+0x590>)
 800cb1c:	f1c4 040f 	rsb	r4, r4, #15
 800cb20:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800cb24:	4642      	mov	r2, r8
 800cb26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb2a:	464b      	mov	r3, r9
 800cb2c:	f7f3 fd40 	bl	80005b0 <__aeabi_dmul>
 800cb30:	9b07      	ldr	r3, [sp, #28]
 800cb32:	1b1c      	subs	r4, r3, r4
 800cb34:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800cb38:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb3c:	e7e5      	b.n	800cb0a <_strtod_l+0x3f2>
 800cb3e:	9b07      	ldr	r3, [sp, #28]
 800cb40:	3316      	adds	r3, #22
 800cb42:	db0b      	blt.n	800cb5c <_strtod_l+0x444>
 800cb44:	9b04      	ldr	r3, [sp, #16]
 800cb46:	4a58      	ldr	r2, [pc, #352]	; (800cca8 <_strtod_l+0x590>)
 800cb48:	1b5d      	subs	r5, r3, r5
 800cb4a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800cb4e:	4640      	mov	r0, r8
 800cb50:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb54:	4649      	mov	r1, r9
 800cb56:	f7f3 fe55 	bl	8000804 <__aeabi_ddiv>
 800cb5a:	e79d      	b.n	800ca98 <_strtod_l+0x380>
 800cb5c:	9b07      	ldr	r3, [sp, #28]
 800cb5e:	1ba6      	subs	r6, r4, r6
 800cb60:	441e      	add	r6, r3
 800cb62:	2e00      	cmp	r6, #0
 800cb64:	dd71      	ble.n	800cc4a <_strtod_l+0x532>
 800cb66:	f016 030f 	ands.w	r3, r6, #15
 800cb6a:	d00a      	beq.n	800cb82 <_strtod_l+0x46a>
 800cb6c:	494e      	ldr	r1, [pc, #312]	; (800cca8 <_strtod_l+0x590>)
 800cb6e:	4642      	mov	r2, r8
 800cb70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cb74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb78:	464b      	mov	r3, r9
 800cb7a:	f7f3 fd19 	bl	80005b0 <__aeabi_dmul>
 800cb7e:	4680      	mov	r8, r0
 800cb80:	4689      	mov	r9, r1
 800cb82:	f036 060f 	bics.w	r6, r6, #15
 800cb86:	d050      	beq.n	800cc2a <_strtod_l+0x512>
 800cb88:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800cb8c:	dd27      	ble.n	800cbde <_strtod_l+0x4c6>
 800cb8e:	f04f 0b00 	mov.w	fp, #0
 800cb92:	f8cd b010 	str.w	fp, [sp, #16]
 800cb96:	f8cd b020 	str.w	fp, [sp, #32]
 800cb9a:	f8cd b018 	str.w	fp, [sp, #24]
 800cb9e:	2322      	movs	r3, #34	; 0x22
 800cba0:	f04f 0800 	mov.w	r8, #0
 800cba4:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800ccb0 <_strtod_l+0x598>
 800cba8:	f8ca 3000 	str.w	r3, [sl]
 800cbac:	9b08      	ldr	r3, [sp, #32]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	f43f adf3 	beq.w	800c79a <_strtod_l+0x82>
 800cbb4:	4650      	mov	r0, sl
 800cbb6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cbb8:	f001 ffd2 	bl	800eb60 <_Bfree>
 800cbbc:	4650      	mov	r0, sl
 800cbbe:	9906      	ldr	r1, [sp, #24]
 800cbc0:	f001 ffce 	bl	800eb60 <_Bfree>
 800cbc4:	4650      	mov	r0, sl
 800cbc6:	9904      	ldr	r1, [sp, #16]
 800cbc8:	f001 ffca 	bl	800eb60 <_Bfree>
 800cbcc:	4650      	mov	r0, sl
 800cbce:	9908      	ldr	r1, [sp, #32]
 800cbd0:	f001 ffc6 	bl	800eb60 <_Bfree>
 800cbd4:	4659      	mov	r1, fp
 800cbd6:	4650      	mov	r0, sl
 800cbd8:	f001 ffc2 	bl	800eb60 <_Bfree>
 800cbdc:	e5dd      	b.n	800c79a <_strtod_l+0x82>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	4640      	mov	r0, r8
 800cbe2:	4649      	mov	r1, r9
 800cbe4:	461f      	mov	r7, r3
 800cbe6:	1136      	asrs	r6, r6, #4
 800cbe8:	2e01      	cmp	r6, #1
 800cbea:	dc21      	bgt.n	800cc30 <_strtod_l+0x518>
 800cbec:	b10b      	cbz	r3, 800cbf2 <_strtod_l+0x4da>
 800cbee:	4680      	mov	r8, r0
 800cbf0:	4689      	mov	r9, r1
 800cbf2:	4b2e      	ldr	r3, [pc, #184]	; (800ccac <_strtod_l+0x594>)
 800cbf4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800cbf8:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800cbfc:	4642      	mov	r2, r8
 800cbfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc02:	464b      	mov	r3, r9
 800cc04:	f7f3 fcd4 	bl	80005b0 <__aeabi_dmul>
 800cc08:	4b29      	ldr	r3, [pc, #164]	; (800ccb0 <_strtod_l+0x598>)
 800cc0a:	460a      	mov	r2, r1
 800cc0c:	400b      	ands	r3, r1
 800cc0e:	4929      	ldr	r1, [pc, #164]	; (800ccb4 <_strtod_l+0x59c>)
 800cc10:	4680      	mov	r8, r0
 800cc12:	428b      	cmp	r3, r1
 800cc14:	d8bb      	bhi.n	800cb8e <_strtod_l+0x476>
 800cc16:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cc1a:	428b      	cmp	r3, r1
 800cc1c:	bf86      	itte	hi
 800cc1e:	f04f 38ff 	movhi.w	r8, #4294967295
 800cc22:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800ccb8 <_strtod_l+0x5a0>
 800cc26:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	9305      	str	r3, [sp, #20]
 800cc2e:	e07e      	b.n	800cd2e <_strtod_l+0x616>
 800cc30:	07f2      	lsls	r2, r6, #31
 800cc32:	d507      	bpl.n	800cc44 <_strtod_l+0x52c>
 800cc34:	4b1d      	ldr	r3, [pc, #116]	; (800ccac <_strtod_l+0x594>)
 800cc36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cc3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc3e:	f7f3 fcb7 	bl	80005b0 <__aeabi_dmul>
 800cc42:	2301      	movs	r3, #1
 800cc44:	3701      	adds	r7, #1
 800cc46:	1076      	asrs	r6, r6, #1
 800cc48:	e7ce      	b.n	800cbe8 <_strtod_l+0x4d0>
 800cc4a:	d0ee      	beq.n	800cc2a <_strtod_l+0x512>
 800cc4c:	4276      	negs	r6, r6
 800cc4e:	f016 020f 	ands.w	r2, r6, #15
 800cc52:	d00a      	beq.n	800cc6a <_strtod_l+0x552>
 800cc54:	4b14      	ldr	r3, [pc, #80]	; (800cca8 <_strtod_l+0x590>)
 800cc56:	4640      	mov	r0, r8
 800cc58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc5c:	4649      	mov	r1, r9
 800cc5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc62:	f7f3 fdcf 	bl	8000804 <__aeabi_ddiv>
 800cc66:	4680      	mov	r8, r0
 800cc68:	4689      	mov	r9, r1
 800cc6a:	1136      	asrs	r6, r6, #4
 800cc6c:	d0dd      	beq.n	800cc2a <_strtod_l+0x512>
 800cc6e:	2e1f      	cmp	r6, #31
 800cc70:	dd24      	ble.n	800ccbc <_strtod_l+0x5a4>
 800cc72:	f04f 0b00 	mov.w	fp, #0
 800cc76:	f8cd b010 	str.w	fp, [sp, #16]
 800cc7a:	f8cd b020 	str.w	fp, [sp, #32]
 800cc7e:	f8cd b018 	str.w	fp, [sp, #24]
 800cc82:	2322      	movs	r3, #34	; 0x22
 800cc84:	f04f 0800 	mov.w	r8, #0
 800cc88:	f04f 0900 	mov.w	r9, #0
 800cc8c:	f8ca 3000 	str.w	r3, [sl]
 800cc90:	e78c      	b.n	800cbac <_strtod_l+0x494>
 800cc92:	bf00      	nop
 800cc94:	08011339 	.word	0x08011339
 800cc98:	08011374 	.word	0x08011374
 800cc9c:	08011331 	.word	0x08011331
 800cca0:	080114b4 	.word	0x080114b4
 800cca4:	080117d0 	.word	0x080117d0
 800cca8:	080116b0 	.word	0x080116b0
 800ccac:	08011688 	.word	0x08011688
 800ccb0:	7ff00000 	.word	0x7ff00000
 800ccb4:	7ca00000 	.word	0x7ca00000
 800ccb8:	7fefffff 	.word	0x7fefffff
 800ccbc:	f016 0310 	ands.w	r3, r6, #16
 800ccc0:	bf18      	it	ne
 800ccc2:	236a      	movne	r3, #106	; 0x6a
 800ccc4:	4640      	mov	r0, r8
 800ccc6:	9305      	str	r3, [sp, #20]
 800ccc8:	4649      	mov	r1, r9
 800ccca:	2300      	movs	r3, #0
 800cccc:	4fb2      	ldr	r7, [pc, #712]	; (800cf98 <_strtod_l+0x880>)
 800ccce:	07f2      	lsls	r2, r6, #31
 800ccd0:	d504      	bpl.n	800ccdc <_strtod_l+0x5c4>
 800ccd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccd6:	f7f3 fc6b 	bl	80005b0 <__aeabi_dmul>
 800ccda:	2301      	movs	r3, #1
 800ccdc:	1076      	asrs	r6, r6, #1
 800ccde:	f107 0708 	add.w	r7, r7, #8
 800cce2:	d1f4      	bne.n	800ccce <_strtod_l+0x5b6>
 800cce4:	b10b      	cbz	r3, 800ccea <_strtod_l+0x5d2>
 800cce6:	4680      	mov	r8, r0
 800cce8:	4689      	mov	r9, r1
 800ccea:	9b05      	ldr	r3, [sp, #20]
 800ccec:	b1bb      	cbz	r3, 800cd1e <_strtod_l+0x606>
 800ccee:	f3c9 530a 	ubfx	r3, r9, #20, #11
 800ccf2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	4649      	mov	r1, r9
 800ccfa:	dd10      	ble.n	800cd1e <_strtod_l+0x606>
 800ccfc:	2b1f      	cmp	r3, #31
 800ccfe:	f340 812b 	ble.w	800cf58 <_strtod_l+0x840>
 800cd02:	2b34      	cmp	r3, #52	; 0x34
 800cd04:	bfd8      	it	le
 800cd06:	f04f 32ff 	movle.w	r2, #4294967295
 800cd0a:	f04f 0800 	mov.w	r8, #0
 800cd0e:	bfcf      	iteee	gt
 800cd10:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800cd14:	3b20      	suble	r3, #32
 800cd16:	fa02 f303 	lslle.w	r3, r2, r3
 800cd1a:	ea03 0901 	andle.w	r9, r3, r1
 800cd1e:	2200      	movs	r2, #0
 800cd20:	2300      	movs	r3, #0
 800cd22:	4640      	mov	r0, r8
 800cd24:	4649      	mov	r1, r9
 800cd26:	f7f3 feab 	bl	8000a80 <__aeabi_dcmpeq>
 800cd2a:	2800      	cmp	r0, #0
 800cd2c:	d1a1      	bne.n	800cc72 <_strtod_l+0x55a>
 800cd2e:	9b06      	ldr	r3, [sp, #24]
 800cd30:	465a      	mov	r2, fp
 800cd32:	9300      	str	r3, [sp, #0]
 800cd34:	4650      	mov	r0, sl
 800cd36:	4623      	mov	r3, r4
 800cd38:	9908      	ldr	r1, [sp, #32]
 800cd3a:	f001 ff7d 	bl	800ec38 <__s2b>
 800cd3e:	9008      	str	r0, [sp, #32]
 800cd40:	2800      	cmp	r0, #0
 800cd42:	f43f af24 	beq.w	800cb8e <_strtod_l+0x476>
 800cd46:	9b04      	ldr	r3, [sp, #16]
 800cd48:	f04f 0b00 	mov.w	fp, #0
 800cd4c:	1b5d      	subs	r5, r3, r5
 800cd4e:	9b07      	ldr	r3, [sp, #28]
 800cd50:	f8cd b010 	str.w	fp, [sp, #16]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	bfb4      	ite	lt
 800cd58:	462b      	movlt	r3, r5
 800cd5a:	2300      	movge	r3, #0
 800cd5c:	930e      	str	r3, [sp, #56]	; 0x38
 800cd5e:	9b07      	ldr	r3, [sp, #28]
 800cd60:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cd64:	9316      	str	r3, [sp, #88]	; 0x58
 800cd66:	9b08      	ldr	r3, [sp, #32]
 800cd68:	4650      	mov	r0, sl
 800cd6a:	6859      	ldr	r1, [r3, #4]
 800cd6c:	f001 feb8 	bl	800eae0 <_Balloc>
 800cd70:	9006      	str	r0, [sp, #24]
 800cd72:	2800      	cmp	r0, #0
 800cd74:	f43f af13 	beq.w	800cb9e <_strtod_l+0x486>
 800cd78:	9b08      	ldr	r3, [sp, #32]
 800cd7a:	300c      	adds	r0, #12
 800cd7c:	691a      	ldr	r2, [r3, #16]
 800cd7e:	f103 010c 	add.w	r1, r3, #12
 800cd82:	3202      	adds	r2, #2
 800cd84:	0092      	lsls	r2, r2, #2
 800cd86:	f001 fe90 	bl	800eaaa <memcpy>
 800cd8a:	ab1e      	add	r3, sp, #120	; 0x78
 800cd8c:	9301      	str	r3, [sp, #4]
 800cd8e:	ab1d      	add	r3, sp, #116	; 0x74
 800cd90:	9300      	str	r3, [sp, #0]
 800cd92:	4642      	mov	r2, r8
 800cd94:	464b      	mov	r3, r9
 800cd96:	4650      	mov	r0, sl
 800cd98:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 800cd9c:	f002 fa8a 	bl	800f2b4 <__d2b>
 800cda0:	901c      	str	r0, [sp, #112]	; 0x70
 800cda2:	2800      	cmp	r0, #0
 800cda4:	f43f aefb 	beq.w	800cb9e <_strtod_l+0x486>
 800cda8:	2101      	movs	r1, #1
 800cdaa:	4650      	mov	r0, sl
 800cdac:	f001 ffdc 	bl	800ed68 <__i2b>
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	9004      	str	r0, [sp, #16]
 800cdb4:	2800      	cmp	r0, #0
 800cdb6:	f43f aef2 	beq.w	800cb9e <_strtod_l+0x486>
 800cdba:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800cdbc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800cdbe:	2d00      	cmp	r5, #0
 800cdc0:	bfab      	itete	ge
 800cdc2:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800cdc4:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800cdc6:	18ee      	addge	r6, r5, r3
 800cdc8:	1b5c      	sublt	r4, r3, r5
 800cdca:	9b05      	ldr	r3, [sp, #20]
 800cdcc:	bfa8      	it	ge
 800cdce:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 800cdd0:	eba5 0503 	sub.w	r5, r5, r3
 800cdd4:	4415      	add	r5, r2
 800cdd6:	4b71      	ldr	r3, [pc, #452]	; (800cf9c <_strtod_l+0x884>)
 800cdd8:	f105 35ff 	add.w	r5, r5, #4294967295
 800cddc:	bfb8      	it	lt
 800cdde:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800cde0:	429d      	cmp	r5, r3
 800cde2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cde6:	f280 80c9 	bge.w	800cf7c <_strtod_l+0x864>
 800cdea:	1b5b      	subs	r3, r3, r5
 800cdec:	2b1f      	cmp	r3, #31
 800cdee:	f04f 0701 	mov.w	r7, #1
 800cdf2:	eba2 0203 	sub.w	r2, r2, r3
 800cdf6:	f300 80b6 	bgt.w	800cf66 <_strtod_l+0x84e>
 800cdfa:	2500      	movs	r5, #0
 800cdfc:	fa07 f303 	lsl.w	r3, r7, r3
 800ce00:	930f      	str	r3, [sp, #60]	; 0x3c
 800ce02:	18b7      	adds	r7, r6, r2
 800ce04:	9b05      	ldr	r3, [sp, #20]
 800ce06:	42be      	cmp	r6, r7
 800ce08:	4414      	add	r4, r2
 800ce0a:	441c      	add	r4, r3
 800ce0c:	4633      	mov	r3, r6
 800ce0e:	bfa8      	it	ge
 800ce10:	463b      	movge	r3, r7
 800ce12:	42a3      	cmp	r3, r4
 800ce14:	bfa8      	it	ge
 800ce16:	4623      	movge	r3, r4
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	bfc2      	ittt	gt
 800ce1c:	1aff      	subgt	r7, r7, r3
 800ce1e:	1ae4      	subgt	r4, r4, r3
 800ce20:	1af6      	subgt	r6, r6, r3
 800ce22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	dd17      	ble.n	800ce58 <_strtod_l+0x740>
 800ce28:	461a      	mov	r2, r3
 800ce2a:	4650      	mov	r0, sl
 800ce2c:	9904      	ldr	r1, [sp, #16]
 800ce2e:	f002 f855 	bl	800eedc <__pow5mult>
 800ce32:	9004      	str	r0, [sp, #16]
 800ce34:	2800      	cmp	r0, #0
 800ce36:	f43f aeb2 	beq.w	800cb9e <_strtod_l+0x486>
 800ce3a:	4601      	mov	r1, r0
 800ce3c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ce3e:	4650      	mov	r0, sl
 800ce40:	f001 ffa8 	bl	800ed94 <__multiply>
 800ce44:	9009      	str	r0, [sp, #36]	; 0x24
 800ce46:	2800      	cmp	r0, #0
 800ce48:	f43f aea9 	beq.w	800cb9e <_strtod_l+0x486>
 800ce4c:	4650      	mov	r0, sl
 800ce4e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ce50:	f001 fe86 	bl	800eb60 <_Bfree>
 800ce54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce56:	931c      	str	r3, [sp, #112]	; 0x70
 800ce58:	2f00      	cmp	r7, #0
 800ce5a:	f300 8093 	bgt.w	800cf84 <_strtod_l+0x86c>
 800ce5e:	9b07      	ldr	r3, [sp, #28]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	dd08      	ble.n	800ce76 <_strtod_l+0x75e>
 800ce64:	4650      	mov	r0, sl
 800ce66:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ce68:	9906      	ldr	r1, [sp, #24]
 800ce6a:	f002 f837 	bl	800eedc <__pow5mult>
 800ce6e:	9006      	str	r0, [sp, #24]
 800ce70:	2800      	cmp	r0, #0
 800ce72:	f43f ae94 	beq.w	800cb9e <_strtod_l+0x486>
 800ce76:	2c00      	cmp	r4, #0
 800ce78:	dd08      	ble.n	800ce8c <_strtod_l+0x774>
 800ce7a:	4622      	mov	r2, r4
 800ce7c:	4650      	mov	r0, sl
 800ce7e:	9906      	ldr	r1, [sp, #24]
 800ce80:	f002 f886 	bl	800ef90 <__lshift>
 800ce84:	9006      	str	r0, [sp, #24]
 800ce86:	2800      	cmp	r0, #0
 800ce88:	f43f ae89 	beq.w	800cb9e <_strtod_l+0x486>
 800ce8c:	2e00      	cmp	r6, #0
 800ce8e:	dd08      	ble.n	800cea2 <_strtod_l+0x78a>
 800ce90:	4632      	mov	r2, r6
 800ce92:	4650      	mov	r0, sl
 800ce94:	9904      	ldr	r1, [sp, #16]
 800ce96:	f002 f87b 	bl	800ef90 <__lshift>
 800ce9a:	9004      	str	r0, [sp, #16]
 800ce9c:	2800      	cmp	r0, #0
 800ce9e:	f43f ae7e 	beq.w	800cb9e <_strtod_l+0x486>
 800cea2:	4650      	mov	r0, sl
 800cea4:	9a06      	ldr	r2, [sp, #24]
 800cea6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cea8:	f002 f8fa 	bl	800f0a0 <__mdiff>
 800ceac:	4683      	mov	fp, r0
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	f43f ae75 	beq.w	800cb9e <_strtod_l+0x486>
 800ceb4:	2400      	movs	r4, #0
 800ceb6:	68c3      	ldr	r3, [r0, #12]
 800ceb8:	9904      	ldr	r1, [sp, #16]
 800ceba:	60c4      	str	r4, [r0, #12]
 800cebc:	930d      	str	r3, [sp, #52]	; 0x34
 800cebe:	f002 f8d3 	bl	800f068 <__mcmp>
 800cec2:	42a0      	cmp	r0, r4
 800cec4:	da70      	bge.n	800cfa8 <_strtod_l+0x890>
 800cec6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cec8:	ea53 0308 	orrs.w	r3, r3, r8
 800cecc:	f040 8096 	bne.w	800cffc <_strtod_l+0x8e4>
 800ced0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	f040 8091 	bne.w	800cffc <_strtod_l+0x8e4>
 800ceda:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cede:	0d1b      	lsrs	r3, r3, #20
 800cee0:	051b      	lsls	r3, r3, #20
 800cee2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800cee6:	f240 8089 	bls.w	800cffc <_strtod_l+0x8e4>
 800ceea:	f8db 3014 	ldr.w	r3, [fp, #20]
 800ceee:	b923      	cbnz	r3, 800cefa <_strtod_l+0x7e2>
 800cef0:	f8db 3010 	ldr.w	r3, [fp, #16]
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	f340 8081 	ble.w	800cffc <_strtod_l+0x8e4>
 800cefa:	4659      	mov	r1, fp
 800cefc:	2201      	movs	r2, #1
 800cefe:	4650      	mov	r0, sl
 800cf00:	f002 f846 	bl	800ef90 <__lshift>
 800cf04:	9904      	ldr	r1, [sp, #16]
 800cf06:	4683      	mov	fp, r0
 800cf08:	f002 f8ae 	bl	800f068 <__mcmp>
 800cf0c:	2800      	cmp	r0, #0
 800cf0e:	dd75      	ble.n	800cffc <_strtod_l+0x8e4>
 800cf10:	9905      	ldr	r1, [sp, #20]
 800cf12:	464b      	mov	r3, r9
 800cf14:	4a22      	ldr	r2, [pc, #136]	; (800cfa0 <_strtod_l+0x888>)
 800cf16:	2900      	cmp	r1, #0
 800cf18:	f000 8091 	beq.w	800d03e <_strtod_l+0x926>
 800cf1c:	ea02 0109 	and.w	r1, r2, r9
 800cf20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800cf24:	f300 808b 	bgt.w	800d03e <_strtod_l+0x926>
 800cf28:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cf2c:	f77f aea9 	ble.w	800cc82 <_strtod_l+0x56a>
 800cf30:	2300      	movs	r3, #0
 800cf32:	4a1c      	ldr	r2, [pc, #112]	; (800cfa4 <_strtod_l+0x88c>)
 800cf34:	4640      	mov	r0, r8
 800cf36:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800cf3a:	4649      	mov	r1, r9
 800cf3c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800cf40:	f7f3 fb36 	bl	80005b0 <__aeabi_dmul>
 800cf44:	460b      	mov	r3, r1
 800cf46:	4303      	orrs	r3, r0
 800cf48:	bf08      	it	eq
 800cf4a:	2322      	moveq	r3, #34	; 0x22
 800cf4c:	4680      	mov	r8, r0
 800cf4e:	4689      	mov	r9, r1
 800cf50:	bf08      	it	eq
 800cf52:	f8ca 3000 	streq.w	r3, [sl]
 800cf56:	e62d      	b.n	800cbb4 <_strtod_l+0x49c>
 800cf58:	f04f 32ff 	mov.w	r2, #4294967295
 800cf5c:	fa02 f303 	lsl.w	r3, r2, r3
 800cf60:	ea03 0808 	and.w	r8, r3, r8
 800cf64:	e6db      	b.n	800cd1e <_strtod_l+0x606>
 800cf66:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800cf6a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800cf6e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800cf72:	35e2      	adds	r5, #226	; 0xe2
 800cf74:	fa07 f505 	lsl.w	r5, r7, r5
 800cf78:	970f      	str	r7, [sp, #60]	; 0x3c
 800cf7a:	e742      	b.n	800ce02 <_strtod_l+0x6ea>
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	2500      	movs	r5, #0
 800cf80:	930f      	str	r3, [sp, #60]	; 0x3c
 800cf82:	e73e      	b.n	800ce02 <_strtod_l+0x6ea>
 800cf84:	463a      	mov	r2, r7
 800cf86:	4650      	mov	r0, sl
 800cf88:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cf8a:	f002 f801 	bl	800ef90 <__lshift>
 800cf8e:	901c      	str	r0, [sp, #112]	; 0x70
 800cf90:	2800      	cmp	r0, #0
 800cf92:	f47f af64 	bne.w	800ce5e <_strtod_l+0x746>
 800cf96:	e602      	b.n	800cb9e <_strtod_l+0x486>
 800cf98:	08011388 	.word	0x08011388
 800cf9c:	fffffc02 	.word	0xfffffc02
 800cfa0:	7ff00000 	.word	0x7ff00000
 800cfa4:	39500000 	.word	0x39500000
 800cfa8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800cfac:	d166      	bne.n	800d07c <_strtod_l+0x964>
 800cfae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cfb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cfb4:	b35a      	cbz	r2, 800d00e <_strtod_l+0x8f6>
 800cfb6:	4a9c      	ldr	r2, [pc, #624]	; (800d228 <_strtod_l+0xb10>)
 800cfb8:	4293      	cmp	r3, r2
 800cfba:	d12c      	bne.n	800d016 <_strtod_l+0x8fe>
 800cfbc:	9b05      	ldr	r3, [sp, #20]
 800cfbe:	4640      	mov	r0, r8
 800cfc0:	b303      	cbz	r3, 800d004 <_strtod_l+0x8ec>
 800cfc2:	464b      	mov	r3, r9
 800cfc4:	4a99      	ldr	r2, [pc, #612]	; (800d22c <_strtod_l+0xb14>)
 800cfc6:	f04f 31ff 	mov.w	r1, #4294967295
 800cfca:	401a      	ands	r2, r3
 800cfcc:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800cfd0:	d81b      	bhi.n	800d00a <_strtod_l+0x8f2>
 800cfd2:	0d12      	lsrs	r2, r2, #20
 800cfd4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800cfd8:	fa01 f303 	lsl.w	r3, r1, r3
 800cfdc:	4298      	cmp	r0, r3
 800cfde:	d11a      	bne.n	800d016 <_strtod_l+0x8fe>
 800cfe0:	4b93      	ldr	r3, [pc, #588]	; (800d230 <_strtod_l+0xb18>)
 800cfe2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfe4:	429a      	cmp	r2, r3
 800cfe6:	d102      	bne.n	800cfee <_strtod_l+0x8d6>
 800cfe8:	3001      	adds	r0, #1
 800cfea:	f43f add8 	beq.w	800cb9e <_strtod_l+0x486>
 800cfee:	f04f 0800 	mov.w	r8, #0
 800cff2:	4b8e      	ldr	r3, [pc, #568]	; (800d22c <_strtod_l+0xb14>)
 800cff4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cff6:	401a      	ands	r2, r3
 800cff8:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800cffc:	9b05      	ldr	r3, [sp, #20]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d196      	bne.n	800cf30 <_strtod_l+0x818>
 800d002:	e5d7      	b.n	800cbb4 <_strtod_l+0x49c>
 800d004:	f04f 33ff 	mov.w	r3, #4294967295
 800d008:	e7e8      	b.n	800cfdc <_strtod_l+0x8c4>
 800d00a:	460b      	mov	r3, r1
 800d00c:	e7e6      	b.n	800cfdc <_strtod_l+0x8c4>
 800d00e:	ea53 0308 	orrs.w	r3, r3, r8
 800d012:	f43f af7d 	beq.w	800cf10 <_strtod_l+0x7f8>
 800d016:	b1e5      	cbz	r5, 800d052 <_strtod_l+0x93a>
 800d018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d01a:	421d      	tst	r5, r3
 800d01c:	d0ee      	beq.n	800cffc <_strtod_l+0x8e4>
 800d01e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d020:	4640      	mov	r0, r8
 800d022:	4649      	mov	r1, r9
 800d024:	9a05      	ldr	r2, [sp, #20]
 800d026:	b1c3      	cbz	r3, 800d05a <_strtod_l+0x942>
 800d028:	f7ff fb54 	bl	800c6d4 <sulp>
 800d02c:	4602      	mov	r2, r0
 800d02e:	460b      	mov	r3, r1
 800d030:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d034:	f7f3 f906 	bl	8000244 <__adddf3>
 800d038:	4680      	mov	r8, r0
 800d03a:	4689      	mov	r9, r1
 800d03c:	e7de      	b.n	800cffc <_strtod_l+0x8e4>
 800d03e:	4013      	ands	r3, r2
 800d040:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d044:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800d048:	f04f 38ff 	mov.w	r8, #4294967295
 800d04c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800d050:	e7d4      	b.n	800cffc <_strtod_l+0x8e4>
 800d052:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d054:	ea13 0f08 	tst.w	r3, r8
 800d058:	e7e0      	b.n	800d01c <_strtod_l+0x904>
 800d05a:	f7ff fb3b 	bl	800c6d4 <sulp>
 800d05e:	4602      	mov	r2, r0
 800d060:	460b      	mov	r3, r1
 800d062:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d066:	f7f3 f8eb 	bl	8000240 <__aeabi_dsub>
 800d06a:	2200      	movs	r2, #0
 800d06c:	2300      	movs	r3, #0
 800d06e:	4680      	mov	r8, r0
 800d070:	4689      	mov	r9, r1
 800d072:	f7f3 fd05 	bl	8000a80 <__aeabi_dcmpeq>
 800d076:	2800      	cmp	r0, #0
 800d078:	d0c0      	beq.n	800cffc <_strtod_l+0x8e4>
 800d07a:	e602      	b.n	800cc82 <_strtod_l+0x56a>
 800d07c:	4658      	mov	r0, fp
 800d07e:	9904      	ldr	r1, [sp, #16]
 800d080:	f002 f974 	bl	800f36c <__ratio>
 800d084:	2200      	movs	r2, #0
 800d086:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d08a:	4606      	mov	r6, r0
 800d08c:	460f      	mov	r7, r1
 800d08e:	f7f3 fd0b 	bl	8000aa8 <__aeabi_dcmple>
 800d092:	2800      	cmp	r0, #0
 800d094:	d075      	beq.n	800d182 <_strtod_l+0xa6a>
 800d096:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d047      	beq.n	800d12c <_strtod_l+0xa14>
 800d09c:	2600      	movs	r6, #0
 800d09e:	4f65      	ldr	r7, [pc, #404]	; (800d234 <_strtod_l+0xb1c>)
 800d0a0:	4d64      	ldr	r5, [pc, #400]	; (800d234 <_strtod_l+0xb1c>)
 800d0a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d0a8:	0d1b      	lsrs	r3, r3, #20
 800d0aa:	051b      	lsls	r3, r3, #20
 800d0ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800d0ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d0b0:	4b61      	ldr	r3, [pc, #388]	; (800d238 <_strtod_l+0xb20>)
 800d0b2:	429a      	cmp	r2, r3
 800d0b4:	f040 80c8 	bne.w	800d248 <_strtod_l+0xb30>
 800d0b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d0bc:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800d0c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0c2:	4640      	mov	r0, r8
 800d0c4:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800d0c8:	4649      	mov	r1, r9
 800d0ca:	f002 f879 	bl	800f1c0 <__ulp>
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	4639      	mov	r1, r7
 800d0d6:	f7f3 fa6b 	bl	80005b0 <__aeabi_dmul>
 800d0da:	4642      	mov	r2, r8
 800d0dc:	464b      	mov	r3, r9
 800d0de:	f7f3 f8b1 	bl	8000244 <__adddf3>
 800d0e2:	460b      	mov	r3, r1
 800d0e4:	4951      	ldr	r1, [pc, #324]	; (800d22c <_strtod_l+0xb14>)
 800d0e6:	4a55      	ldr	r2, [pc, #340]	; (800d23c <_strtod_l+0xb24>)
 800d0e8:	4019      	ands	r1, r3
 800d0ea:	4291      	cmp	r1, r2
 800d0ec:	4680      	mov	r8, r0
 800d0ee:	d95e      	bls.n	800d1ae <_strtod_l+0xa96>
 800d0f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0f2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d0f6:	4293      	cmp	r3, r2
 800d0f8:	d103      	bne.n	800d102 <_strtod_l+0x9ea>
 800d0fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0fc:	3301      	adds	r3, #1
 800d0fe:	f43f ad4e 	beq.w	800cb9e <_strtod_l+0x486>
 800d102:	f04f 38ff 	mov.w	r8, #4294967295
 800d106:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800d230 <_strtod_l+0xb18>
 800d10a:	4650      	mov	r0, sl
 800d10c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d10e:	f001 fd27 	bl	800eb60 <_Bfree>
 800d112:	4650      	mov	r0, sl
 800d114:	9906      	ldr	r1, [sp, #24]
 800d116:	f001 fd23 	bl	800eb60 <_Bfree>
 800d11a:	4650      	mov	r0, sl
 800d11c:	9904      	ldr	r1, [sp, #16]
 800d11e:	f001 fd1f 	bl	800eb60 <_Bfree>
 800d122:	4659      	mov	r1, fp
 800d124:	4650      	mov	r0, sl
 800d126:	f001 fd1b 	bl	800eb60 <_Bfree>
 800d12a:	e61c      	b.n	800cd66 <_strtod_l+0x64e>
 800d12c:	f1b8 0f00 	cmp.w	r8, #0
 800d130:	d119      	bne.n	800d166 <_strtod_l+0xa4e>
 800d132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d138:	b9e3      	cbnz	r3, 800d174 <_strtod_l+0xa5c>
 800d13a:	2200      	movs	r2, #0
 800d13c:	4630      	mov	r0, r6
 800d13e:	4639      	mov	r1, r7
 800d140:	4b3c      	ldr	r3, [pc, #240]	; (800d234 <_strtod_l+0xb1c>)
 800d142:	f7f3 fca7 	bl	8000a94 <__aeabi_dcmplt>
 800d146:	b9c8      	cbnz	r0, 800d17c <_strtod_l+0xa64>
 800d148:	2200      	movs	r2, #0
 800d14a:	4630      	mov	r0, r6
 800d14c:	4639      	mov	r1, r7
 800d14e:	4b3c      	ldr	r3, [pc, #240]	; (800d240 <_strtod_l+0xb28>)
 800d150:	f7f3 fa2e 	bl	80005b0 <__aeabi_dmul>
 800d154:	4604      	mov	r4, r0
 800d156:	460d      	mov	r5, r1
 800d158:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800d15c:	9418      	str	r4, [sp, #96]	; 0x60
 800d15e:	9319      	str	r3, [sp, #100]	; 0x64
 800d160:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800d164:	e79d      	b.n	800d0a2 <_strtod_l+0x98a>
 800d166:	f1b8 0f01 	cmp.w	r8, #1
 800d16a:	d103      	bne.n	800d174 <_strtod_l+0xa5c>
 800d16c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d16e:	2b00      	cmp	r3, #0
 800d170:	f43f ad87 	beq.w	800cc82 <_strtod_l+0x56a>
 800d174:	2600      	movs	r6, #0
 800d176:	2400      	movs	r4, #0
 800d178:	4f32      	ldr	r7, [pc, #200]	; (800d244 <_strtod_l+0xb2c>)
 800d17a:	e791      	b.n	800d0a0 <_strtod_l+0x988>
 800d17c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800d17e:	4d30      	ldr	r5, [pc, #192]	; (800d240 <_strtod_l+0xb28>)
 800d180:	e7ea      	b.n	800d158 <_strtod_l+0xa40>
 800d182:	4b2f      	ldr	r3, [pc, #188]	; (800d240 <_strtod_l+0xb28>)
 800d184:	2200      	movs	r2, #0
 800d186:	4630      	mov	r0, r6
 800d188:	4639      	mov	r1, r7
 800d18a:	f7f3 fa11 	bl	80005b0 <__aeabi_dmul>
 800d18e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d190:	4604      	mov	r4, r0
 800d192:	460d      	mov	r5, r1
 800d194:	b933      	cbnz	r3, 800d1a4 <_strtod_l+0xa8c>
 800d196:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d19a:	9010      	str	r0, [sp, #64]	; 0x40
 800d19c:	9311      	str	r3, [sp, #68]	; 0x44
 800d19e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800d1a2:	e77e      	b.n	800d0a2 <_strtod_l+0x98a>
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	460b      	mov	r3, r1
 800d1a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800d1ac:	e7f7      	b.n	800d19e <_strtod_l+0xa86>
 800d1ae:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800d1b2:	9b05      	ldr	r3, [sp, #20]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d1a8      	bne.n	800d10a <_strtod_l+0x9f2>
 800d1b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d1bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d1be:	0d1b      	lsrs	r3, r3, #20
 800d1c0:	051b      	lsls	r3, r3, #20
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d1a1      	bne.n	800d10a <_strtod_l+0x9f2>
 800d1c6:	4620      	mov	r0, r4
 800d1c8:	4629      	mov	r1, r5
 800d1ca:	f7f3 ffdd 	bl	8001188 <__aeabi_d2lz>
 800d1ce:	f7f3 f9c1 	bl	8000554 <__aeabi_l2d>
 800d1d2:	4602      	mov	r2, r0
 800d1d4:	460b      	mov	r3, r1
 800d1d6:	4620      	mov	r0, r4
 800d1d8:	4629      	mov	r1, r5
 800d1da:	f7f3 f831 	bl	8000240 <__aeabi_dsub>
 800d1de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d1e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d1e4:	ea43 0308 	orr.w	r3, r3, r8
 800d1e8:	4313      	orrs	r3, r2
 800d1ea:	4604      	mov	r4, r0
 800d1ec:	460d      	mov	r5, r1
 800d1ee:	d066      	beq.n	800d2be <_strtod_l+0xba6>
 800d1f0:	a309      	add	r3, pc, #36	; (adr r3, 800d218 <_strtod_l+0xb00>)
 800d1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f6:	f7f3 fc4d 	bl	8000a94 <__aeabi_dcmplt>
 800d1fa:	2800      	cmp	r0, #0
 800d1fc:	f47f acda 	bne.w	800cbb4 <_strtod_l+0x49c>
 800d200:	a307      	add	r3, pc, #28	; (adr r3, 800d220 <_strtod_l+0xb08>)
 800d202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d206:	4620      	mov	r0, r4
 800d208:	4629      	mov	r1, r5
 800d20a:	f7f3 fc61 	bl	8000ad0 <__aeabi_dcmpgt>
 800d20e:	2800      	cmp	r0, #0
 800d210:	f43f af7b 	beq.w	800d10a <_strtod_l+0x9f2>
 800d214:	e4ce      	b.n	800cbb4 <_strtod_l+0x49c>
 800d216:	bf00      	nop
 800d218:	94a03595 	.word	0x94a03595
 800d21c:	3fdfffff 	.word	0x3fdfffff
 800d220:	35afe535 	.word	0x35afe535
 800d224:	3fe00000 	.word	0x3fe00000
 800d228:	000fffff 	.word	0x000fffff
 800d22c:	7ff00000 	.word	0x7ff00000
 800d230:	7fefffff 	.word	0x7fefffff
 800d234:	3ff00000 	.word	0x3ff00000
 800d238:	7fe00000 	.word	0x7fe00000
 800d23c:	7c9fffff 	.word	0x7c9fffff
 800d240:	3fe00000 	.word	0x3fe00000
 800d244:	bff00000 	.word	0xbff00000
 800d248:	9b05      	ldr	r3, [sp, #20]
 800d24a:	b313      	cbz	r3, 800d292 <_strtod_l+0xb7a>
 800d24c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d24e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d252:	d81e      	bhi.n	800d292 <_strtod_l+0xb7a>
 800d254:	a326      	add	r3, pc, #152	; (adr r3, 800d2f0 <_strtod_l+0xbd8>)
 800d256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25a:	4620      	mov	r0, r4
 800d25c:	4629      	mov	r1, r5
 800d25e:	f7f3 fc23 	bl	8000aa8 <__aeabi_dcmple>
 800d262:	b190      	cbz	r0, 800d28a <_strtod_l+0xb72>
 800d264:	4629      	mov	r1, r5
 800d266:	4620      	mov	r0, r4
 800d268:	f7f3 fc7a 	bl	8000b60 <__aeabi_d2uiz>
 800d26c:	2801      	cmp	r0, #1
 800d26e:	bf38      	it	cc
 800d270:	2001      	movcc	r0, #1
 800d272:	f7f3 f923 	bl	80004bc <__aeabi_ui2d>
 800d276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d278:	4604      	mov	r4, r0
 800d27a:	460d      	mov	r5, r1
 800d27c:	b9d3      	cbnz	r3, 800d2b4 <_strtod_l+0xb9c>
 800d27e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d282:	9012      	str	r0, [sp, #72]	; 0x48
 800d284:	9313      	str	r3, [sp, #76]	; 0x4c
 800d286:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800d28a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d28c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800d290:	1a9f      	subs	r7, r3, r2
 800d292:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d296:	f001 ff93 	bl	800f1c0 <__ulp>
 800d29a:	4602      	mov	r2, r0
 800d29c:	460b      	mov	r3, r1
 800d29e:	4630      	mov	r0, r6
 800d2a0:	4639      	mov	r1, r7
 800d2a2:	f7f3 f985 	bl	80005b0 <__aeabi_dmul>
 800d2a6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d2aa:	f7f2 ffcb 	bl	8000244 <__adddf3>
 800d2ae:	4680      	mov	r8, r0
 800d2b0:	4689      	mov	r9, r1
 800d2b2:	e77e      	b.n	800d1b2 <_strtod_l+0xa9a>
 800d2b4:	4602      	mov	r2, r0
 800d2b6:	460b      	mov	r3, r1
 800d2b8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800d2bc:	e7e3      	b.n	800d286 <_strtod_l+0xb6e>
 800d2be:	a30e      	add	r3, pc, #56	; (adr r3, 800d2f8 <_strtod_l+0xbe0>)
 800d2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c4:	f7f3 fbe6 	bl	8000a94 <__aeabi_dcmplt>
 800d2c8:	e7a1      	b.n	800d20e <_strtod_l+0xaf6>
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	930c      	str	r3, [sp, #48]	; 0x30
 800d2ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d2d0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d2d2:	6013      	str	r3, [r2, #0]
 800d2d4:	f7ff ba65 	b.w	800c7a2 <_strtod_l+0x8a>
 800d2d8:	2b65      	cmp	r3, #101	; 0x65
 800d2da:	f43f ab5c 	beq.w	800c996 <_strtod_l+0x27e>
 800d2de:	2b45      	cmp	r3, #69	; 0x45
 800d2e0:	f43f ab59 	beq.w	800c996 <_strtod_l+0x27e>
 800d2e4:	2201      	movs	r2, #1
 800d2e6:	f7ff bb8d 	b.w	800ca04 <_strtod_l+0x2ec>
 800d2ea:	bf00      	nop
 800d2ec:	f3af 8000 	nop.w
 800d2f0:	ffc00000 	.word	0xffc00000
 800d2f4:	41dfffff 	.word	0x41dfffff
 800d2f8:	94a03595 	.word	0x94a03595
 800d2fc:	3fcfffff 	.word	0x3fcfffff

0800d300 <strtod>:
 800d300:	460a      	mov	r2, r1
 800d302:	4601      	mov	r1, r0
 800d304:	4802      	ldr	r0, [pc, #8]	; (800d310 <strtod+0x10>)
 800d306:	4b03      	ldr	r3, [pc, #12]	; (800d314 <strtod+0x14>)
 800d308:	6800      	ldr	r0, [r0, #0]
 800d30a:	f7ff ba05 	b.w	800c718 <_strtod_l>
 800d30e:	bf00      	nop
 800d310:	2000001c 	.word	0x2000001c
 800d314:	20000084 	.word	0x20000084

0800d318 <_strtol_l.isra.0>:
 800d318:	2b01      	cmp	r3, #1
 800d31a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d31e:	4686      	mov	lr, r0
 800d320:	d001      	beq.n	800d326 <_strtol_l.isra.0+0xe>
 800d322:	2b24      	cmp	r3, #36	; 0x24
 800d324:	d906      	bls.n	800d334 <_strtol_l.isra.0+0x1c>
 800d326:	f7fe fbf1 	bl	800bb0c <__errno>
 800d32a:	2316      	movs	r3, #22
 800d32c:	6003      	str	r3, [r0, #0]
 800d32e:	2000      	movs	r0, #0
 800d330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d334:	468c      	mov	ip, r1
 800d336:	4e3a      	ldr	r6, [pc, #232]	; (800d420 <_strtol_l.isra.0+0x108>)
 800d338:	4660      	mov	r0, ip
 800d33a:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800d33e:	5da5      	ldrb	r5, [r4, r6]
 800d340:	f015 0508 	ands.w	r5, r5, #8
 800d344:	d1f8      	bne.n	800d338 <_strtol_l.isra.0+0x20>
 800d346:	2c2d      	cmp	r4, #45	; 0x2d
 800d348:	d133      	bne.n	800d3b2 <_strtol_l.isra.0+0x9a>
 800d34a:	f04f 0801 	mov.w	r8, #1
 800d34e:	f89c 4000 	ldrb.w	r4, [ip]
 800d352:	f100 0c02 	add.w	ip, r0, #2
 800d356:	2b00      	cmp	r3, #0
 800d358:	d05d      	beq.n	800d416 <_strtol_l.isra.0+0xfe>
 800d35a:	2b10      	cmp	r3, #16
 800d35c:	d10c      	bne.n	800d378 <_strtol_l.isra.0+0x60>
 800d35e:	2c30      	cmp	r4, #48	; 0x30
 800d360:	d10a      	bne.n	800d378 <_strtol_l.isra.0+0x60>
 800d362:	f89c 0000 	ldrb.w	r0, [ip]
 800d366:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d36a:	2858      	cmp	r0, #88	; 0x58
 800d36c:	d14e      	bne.n	800d40c <_strtol_l.isra.0+0xf4>
 800d36e:	2310      	movs	r3, #16
 800d370:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800d374:	f10c 0c02 	add.w	ip, ip, #2
 800d378:	2500      	movs	r5, #0
 800d37a:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800d37e:	3f01      	subs	r7, #1
 800d380:	fbb7 f9f3 	udiv	r9, r7, r3
 800d384:	4628      	mov	r0, r5
 800d386:	fb03 7a19 	mls	sl, r3, r9, r7
 800d38a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800d38e:	2e09      	cmp	r6, #9
 800d390:	d818      	bhi.n	800d3c4 <_strtol_l.isra.0+0xac>
 800d392:	4634      	mov	r4, r6
 800d394:	42a3      	cmp	r3, r4
 800d396:	dd24      	ble.n	800d3e2 <_strtol_l.isra.0+0xca>
 800d398:	2d00      	cmp	r5, #0
 800d39a:	db1f      	blt.n	800d3dc <_strtol_l.isra.0+0xc4>
 800d39c:	4581      	cmp	r9, r0
 800d39e:	d31d      	bcc.n	800d3dc <_strtol_l.isra.0+0xc4>
 800d3a0:	d101      	bne.n	800d3a6 <_strtol_l.isra.0+0x8e>
 800d3a2:	45a2      	cmp	sl, r4
 800d3a4:	db1a      	blt.n	800d3dc <_strtol_l.isra.0+0xc4>
 800d3a6:	2501      	movs	r5, #1
 800d3a8:	fb00 4003 	mla	r0, r0, r3, r4
 800d3ac:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800d3b0:	e7eb      	b.n	800d38a <_strtol_l.isra.0+0x72>
 800d3b2:	2c2b      	cmp	r4, #43	; 0x2b
 800d3b4:	bf08      	it	eq
 800d3b6:	f89c 4000 	ldrbeq.w	r4, [ip]
 800d3ba:	46a8      	mov	r8, r5
 800d3bc:	bf08      	it	eq
 800d3be:	f100 0c02 	addeq.w	ip, r0, #2
 800d3c2:	e7c8      	b.n	800d356 <_strtol_l.isra.0+0x3e>
 800d3c4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800d3c8:	2e19      	cmp	r6, #25
 800d3ca:	d801      	bhi.n	800d3d0 <_strtol_l.isra.0+0xb8>
 800d3cc:	3c37      	subs	r4, #55	; 0x37
 800d3ce:	e7e1      	b.n	800d394 <_strtol_l.isra.0+0x7c>
 800d3d0:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800d3d4:	2e19      	cmp	r6, #25
 800d3d6:	d804      	bhi.n	800d3e2 <_strtol_l.isra.0+0xca>
 800d3d8:	3c57      	subs	r4, #87	; 0x57
 800d3da:	e7db      	b.n	800d394 <_strtol_l.isra.0+0x7c>
 800d3dc:	f04f 35ff 	mov.w	r5, #4294967295
 800d3e0:	e7e4      	b.n	800d3ac <_strtol_l.isra.0+0x94>
 800d3e2:	2d00      	cmp	r5, #0
 800d3e4:	da08      	bge.n	800d3f8 <_strtol_l.isra.0+0xe0>
 800d3e6:	2322      	movs	r3, #34	; 0x22
 800d3e8:	4638      	mov	r0, r7
 800d3ea:	f8ce 3000 	str.w	r3, [lr]
 800d3ee:	2a00      	cmp	r2, #0
 800d3f0:	d09e      	beq.n	800d330 <_strtol_l.isra.0+0x18>
 800d3f2:	f10c 31ff 	add.w	r1, ip, #4294967295
 800d3f6:	e007      	b.n	800d408 <_strtol_l.isra.0+0xf0>
 800d3f8:	f1b8 0f00 	cmp.w	r8, #0
 800d3fc:	d000      	beq.n	800d400 <_strtol_l.isra.0+0xe8>
 800d3fe:	4240      	negs	r0, r0
 800d400:	2a00      	cmp	r2, #0
 800d402:	d095      	beq.n	800d330 <_strtol_l.isra.0+0x18>
 800d404:	2d00      	cmp	r5, #0
 800d406:	d1f4      	bne.n	800d3f2 <_strtol_l.isra.0+0xda>
 800d408:	6011      	str	r1, [r2, #0]
 800d40a:	e791      	b.n	800d330 <_strtol_l.isra.0+0x18>
 800d40c:	2430      	movs	r4, #48	; 0x30
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d1b2      	bne.n	800d378 <_strtol_l.isra.0+0x60>
 800d412:	2308      	movs	r3, #8
 800d414:	e7b0      	b.n	800d378 <_strtol_l.isra.0+0x60>
 800d416:	2c30      	cmp	r4, #48	; 0x30
 800d418:	d0a3      	beq.n	800d362 <_strtol_l.isra.0+0x4a>
 800d41a:	230a      	movs	r3, #10
 800d41c:	e7ac      	b.n	800d378 <_strtol_l.isra.0+0x60>
 800d41e:	bf00      	nop
 800d420:	080113b1 	.word	0x080113b1

0800d424 <strtol>:
 800d424:	4613      	mov	r3, r2
 800d426:	460a      	mov	r2, r1
 800d428:	4601      	mov	r1, r0
 800d42a:	4802      	ldr	r0, [pc, #8]	; (800d434 <strtol+0x10>)
 800d42c:	6800      	ldr	r0, [r0, #0]
 800d42e:	f7ff bf73 	b.w	800d318 <_strtol_l.isra.0>
 800d432:	bf00      	nop
 800d434:	2000001c 	.word	0x2000001c

0800d438 <_vsniprintf_r>:
 800d438:	b530      	push	{r4, r5, lr}
 800d43a:	1e14      	subs	r4, r2, #0
 800d43c:	4605      	mov	r5, r0
 800d43e:	b09b      	sub	sp, #108	; 0x6c
 800d440:	4618      	mov	r0, r3
 800d442:	da05      	bge.n	800d450 <_vsniprintf_r+0x18>
 800d444:	238b      	movs	r3, #139	; 0x8b
 800d446:	f04f 30ff 	mov.w	r0, #4294967295
 800d44a:	602b      	str	r3, [r5, #0]
 800d44c:	b01b      	add	sp, #108	; 0x6c
 800d44e:	bd30      	pop	{r4, r5, pc}
 800d450:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d454:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d458:	bf0c      	ite	eq
 800d45a:	4623      	moveq	r3, r4
 800d45c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d460:	9302      	str	r3, [sp, #8]
 800d462:	9305      	str	r3, [sp, #20]
 800d464:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d468:	4602      	mov	r2, r0
 800d46a:	9100      	str	r1, [sp, #0]
 800d46c:	9104      	str	r1, [sp, #16]
 800d46e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d472:	4669      	mov	r1, sp
 800d474:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d476:	4628      	mov	r0, r5
 800d478:	f002 f854 	bl	800f524 <_svfiprintf_r>
 800d47c:	1c43      	adds	r3, r0, #1
 800d47e:	bfbc      	itt	lt
 800d480:	238b      	movlt	r3, #139	; 0x8b
 800d482:	602b      	strlt	r3, [r5, #0]
 800d484:	2c00      	cmp	r4, #0
 800d486:	d0e1      	beq.n	800d44c <_vsniprintf_r+0x14>
 800d488:	2200      	movs	r2, #0
 800d48a:	9b00      	ldr	r3, [sp, #0]
 800d48c:	701a      	strb	r2, [r3, #0]
 800d48e:	e7dd      	b.n	800d44c <_vsniprintf_r+0x14>

0800d490 <vsniprintf>:
 800d490:	b507      	push	{r0, r1, r2, lr}
 800d492:	9300      	str	r3, [sp, #0]
 800d494:	4613      	mov	r3, r2
 800d496:	460a      	mov	r2, r1
 800d498:	4601      	mov	r1, r0
 800d49a:	4803      	ldr	r0, [pc, #12]	; (800d4a8 <vsniprintf+0x18>)
 800d49c:	6800      	ldr	r0, [r0, #0]
 800d49e:	f7ff ffcb 	bl	800d438 <_vsniprintf_r>
 800d4a2:	b003      	add	sp, #12
 800d4a4:	f85d fb04 	ldr.w	pc, [sp], #4
 800d4a8:	2000001c 	.word	0x2000001c

0800d4ac <quorem>:
 800d4ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4b0:	6903      	ldr	r3, [r0, #16]
 800d4b2:	690c      	ldr	r4, [r1, #16]
 800d4b4:	4607      	mov	r7, r0
 800d4b6:	42a3      	cmp	r3, r4
 800d4b8:	f2c0 8083 	blt.w	800d5c2 <quorem+0x116>
 800d4bc:	3c01      	subs	r4, #1
 800d4be:	f100 0514 	add.w	r5, r0, #20
 800d4c2:	f101 0814 	add.w	r8, r1, #20
 800d4c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d4ca:	9301      	str	r3, [sp, #4]
 800d4cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d4d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d4d4:	3301      	adds	r3, #1
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	fbb2 f6f3 	udiv	r6, r2, r3
 800d4dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d4e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d4e4:	d332      	bcc.n	800d54c <quorem+0xa0>
 800d4e6:	f04f 0e00 	mov.w	lr, #0
 800d4ea:	4640      	mov	r0, r8
 800d4ec:	46ac      	mov	ip, r5
 800d4ee:	46f2      	mov	sl, lr
 800d4f0:	f850 2b04 	ldr.w	r2, [r0], #4
 800d4f4:	b293      	uxth	r3, r2
 800d4f6:	fb06 e303 	mla	r3, r6, r3, lr
 800d4fa:	0c12      	lsrs	r2, r2, #16
 800d4fc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d500:	fb06 e202 	mla	r2, r6, r2, lr
 800d504:	b29b      	uxth	r3, r3
 800d506:	ebaa 0303 	sub.w	r3, sl, r3
 800d50a:	f8dc a000 	ldr.w	sl, [ip]
 800d50e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d512:	fa1f fa8a 	uxth.w	sl, sl
 800d516:	4453      	add	r3, sl
 800d518:	fa1f fa82 	uxth.w	sl, r2
 800d51c:	f8dc 2000 	ldr.w	r2, [ip]
 800d520:	4581      	cmp	r9, r0
 800d522:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d526:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d52a:	b29b      	uxth	r3, r3
 800d52c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d530:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d534:	f84c 3b04 	str.w	r3, [ip], #4
 800d538:	d2da      	bcs.n	800d4f0 <quorem+0x44>
 800d53a:	f855 300b 	ldr.w	r3, [r5, fp]
 800d53e:	b92b      	cbnz	r3, 800d54c <quorem+0xa0>
 800d540:	9b01      	ldr	r3, [sp, #4]
 800d542:	3b04      	subs	r3, #4
 800d544:	429d      	cmp	r5, r3
 800d546:	461a      	mov	r2, r3
 800d548:	d32f      	bcc.n	800d5aa <quorem+0xfe>
 800d54a:	613c      	str	r4, [r7, #16]
 800d54c:	4638      	mov	r0, r7
 800d54e:	f001 fd8b 	bl	800f068 <__mcmp>
 800d552:	2800      	cmp	r0, #0
 800d554:	db25      	blt.n	800d5a2 <quorem+0xf6>
 800d556:	4628      	mov	r0, r5
 800d558:	f04f 0c00 	mov.w	ip, #0
 800d55c:	3601      	adds	r6, #1
 800d55e:	f858 1b04 	ldr.w	r1, [r8], #4
 800d562:	f8d0 e000 	ldr.w	lr, [r0]
 800d566:	b28b      	uxth	r3, r1
 800d568:	ebac 0303 	sub.w	r3, ip, r3
 800d56c:	fa1f f28e 	uxth.w	r2, lr
 800d570:	4413      	add	r3, r2
 800d572:	0c0a      	lsrs	r2, r1, #16
 800d574:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d578:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d57c:	b29b      	uxth	r3, r3
 800d57e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d582:	45c1      	cmp	r9, r8
 800d584:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d588:	f840 3b04 	str.w	r3, [r0], #4
 800d58c:	d2e7      	bcs.n	800d55e <quorem+0xb2>
 800d58e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d592:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d596:	b922      	cbnz	r2, 800d5a2 <quorem+0xf6>
 800d598:	3b04      	subs	r3, #4
 800d59a:	429d      	cmp	r5, r3
 800d59c:	461a      	mov	r2, r3
 800d59e:	d30a      	bcc.n	800d5b6 <quorem+0x10a>
 800d5a0:	613c      	str	r4, [r7, #16]
 800d5a2:	4630      	mov	r0, r6
 800d5a4:	b003      	add	sp, #12
 800d5a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5aa:	6812      	ldr	r2, [r2, #0]
 800d5ac:	3b04      	subs	r3, #4
 800d5ae:	2a00      	cmp	r2, #0
 800d5b0:	d1cb      	bne.n	800d54a <quorem+0x9e>
 800d5b2:	3c01      	subs	r4, #1
 800d5b4:	e7c6      	b.n	800d544 <quorem+0x98>
 800d5b6:	6812      	ldr	r2, [r2, #0]
 800d5b8:	3b04      	subs	r3, #4
 800d5ba:	2a00      	cmp	r2, #0
 800d5bc:	d1f0      	bne.n	800d5a0 <quorem+0xf4>
 800d5be:	3c01      	subs	r4, #1
 800d5c0:	e7eb      	b.n	800d59a <quorem+0xee>
 800d5c2:	2000      	movs	r0, #0
 800d5c4:	e7ee      	b.n	800d5a4 <quorem+0xf8>
	...

0800d5c8 <_dtoa_r>:
 800d5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5cc:	4616      	mov	r6, r2
 800d5ce:	461f      	mov	r7, r3
 800d5d0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d5d2:	b099      	sub	sp, #100	; 0x64
 800d5d4:	4605      	mov	r5, r0
 800d5d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d5da:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800d5de:	b974      	cbnz	r4, 800d5fe <_dtoa_r+0x36>
 800d5e0:	2010      	movs	r0, #16
 800d5e2:	f7fe fabd 	bl	800bb60 <malloc>
 800d5e6:	4602      	mov	r2, r0
 800d5e8:	6268      	str	r0, [r5, #36]	; 0x24
 800d5ea:	b920      	cbnz	r0, 800d5f6 <_dtoa_r+0x2e>
 800d5ec:	21ea      	movs	r1, #234	; 0xea
 800d5ee:	4bae      	ldr	r3, [pc, #696]	; (800d8a8 <_dtoa_r+0x2e0>)
 800d5f0:	48ae      	ldr	r0, [pc, #696]	; (800d8ac <_dtoa_r+0x2e4>)
 800d5f2:	f002 fb2b 	bl	800fc4c <__assert_func>
 800d5f6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d5fa:	6004      	str	r4, [r0, #0]
 800d5fc:	60c4      	str	r4, [r0, #12]
 800d5fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d600:	6819      	ldr	r1, [r3, #0]
 800d602:	b151      	cbz	r1, 800d61a <_dtoa_r+0x52>
 800d604:	685a      	ldr	r2, [r3, #4]
 800d606:	2301      	movs	r3, #1
 800d608:	4093      	lsls	r3, r2
 800d60a:	604a      	str	r2, [r1, #4]
 800d60c:	608b      	str	r3, [r1, #8]
 800d60e:	4628      	mov	r0, r5
 800d610:	f001 faa6 	bl	800eb60 <_Bfree>
 800d614:	2200      	movs	r2, #0
 800d616:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d618:	601a      	str	r2, [r3, #0]
 800d61a:	1e3b      	subs	r3, r7, #0
 800d61c:	bfaf      	iteee	ge
 800d61e:	2300      	movge	r3, #0
 800d620:	2201      	movlt	r2, #1
 800d622:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d626:	9305      	strlt	r3, [sp, #20]
 800d628:	bfa8      	it	ge
 800d62a:	f8c8 3000 	strge.w	r3, [r8]
 800d62e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d632:	4b9f      	ldr	r3, [pc, #636]	; (800d8b0 <_dtoa_r+0x2e8>)
 800d634:	bfb8      	it	lt
 800d636:	f8c8 2000 	strlt.w	r2, [r8]
 800d63a:	ea33 0309 	bics.w	r3, r3, r9
 800d63e:	d119      	bne.n	800d674 <_dtoa_r+0xac>
 800d640:	f242 730f 	movw	r3, #9999	; 0x270f
 800d644:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d646:	6013      	str	r3, [r2, #0]
 800d648:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d64c:	4333      	orrs	r3, r6
 800d64e:	f000 8580 	beq.w	800e152 <_dtoa_r+0xb8a>
 800d652:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d654:	b953      	cbnz	r3, 800d66c <_dtoa_r+0xa4>
 800d656:	4b97      	ldr	r3, [pc, #604]	; (800d8b4 <_dtoa_r+0x2ec>)
 800d658:	e022      	b.n	800d6a0 <_dtoa_r+0xd8>
 800d65a:	4b97      	ldr	r3, [pc, #604]	; (800d8b8 <_dtoa_r+0x2f0>)
 800d65c:	9308      	str	r3, [sp, #32]
 800d65e:	3308      	adds	r3, #8
 800d660:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d662:	6013      	str	r3, [r2, #0]
 800d664:	9808      	ldr	r0, [sp, #32]
 800d666:	b019      	add	sp, #100	; 0x64
 800d668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d66c:	4b91      	ldr	r3, [pc, #580]	; (800d8b4 <_dtoa_r+0x2ec>)
 800d66e:	9308      	str	r3, [sp, #32]
 800d670:	3303      	adds	r3, #3
 800d672:	e7f5      	b.n	800d660 <_dtoa_r+0x98>
 800d674:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d678:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800d67c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d680:	2200      	movs	r2, #0
 800d682:	2300      	movs	r3, #0
 800d684:	f7f3 f9fc 	bl	8000a80 <__aeabi_dcmpeq>
 800d688:	4680      	mov	r8, r0
 800d68a:	b158      	cbz	r0, 800d6a4 <_dtoa_r+0xdc>
 800d68c:	2301      	movs	r3, #1
 800d68e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d690:	6013      	str	r3, [r2, #0]
 800d692:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d694:	2b00      	cmp	r3, #0
 800d696:	f000 8559 	beq.w	800e14c <_dtoa_r+0xb84>
 800d69a:	4888      	ldr	r0, [pc, #544]	; (800d8bc <_dtoa_r+0x2f4>)
 800d69c:	6018      	str	r0, [r3, #0]
 800d69e:	1e43      	subs	r3, r0, #1
 800d6a0:	9308      	str	r3, [sp, #32]
 800d6a2:	e7df      	b.n	800d664 <_dtoa_r+0x9c>
 800d6a4:	ab16      	add	r3, sp, #88	; 0x58
 800d6a6:	9301      	str	r3, [sp, #4]
 800d6a8:	ab17      	add	r3, sp, #92	; 0x5c
 800d6aa:	9300      	str	r3, [sp, #0]
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d6b2:	f001 fdff 	bl	800f2b4 <__d2b>
 800d6b6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d6ba:	4682      	mov	sl, r0
 800d6bc:	2c00      	cmp	r4, #0
 800d6be:	d07e      	beq.n	800d7be <_dtoa_r+0x1f6>
 800d6c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d6c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6c6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800d6ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d6ce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d6d2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d6d6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800d6da:	2200      	movs	r2, #0
 800d6dc:	4b78      	ldr	r3, [pc, #480]	; (800d8c0 <_dtoa_r+0x2f8>)
 800d6de:	f7f2 fdaf 	bl	8000240 <__aeabi_dsub>
 800d6e2:	a36b      	add	r3, pc, #428	; (adr r3, 800d890 <_dtoa_r+0x2c8>)
 800d6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e8:	f7f2 ff62 	bl	80005b0 <__aeabi_dmul>
 800d6ec:	a36a      	add	r3, pc, #424	; (adr r3, 800d898 <_dtoa_r+0x2d0>)
 800d6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6f2:	f7f2 fda7 	bl	8000244 <__adddf3>
 800d6f6:	4606      	mov	r6, r0
 800d6f8:	4620      	mov	r0, r4
 800d6fa:	460f      	mov	r7, r1
 800d6fc:	f7f2 feee 	bl	80004dc <__aeabi_i2d>
 800d700:	a367      	add	r3, pc, #412	; (adr r3, 800d8a0 <_dtoa_r+0x2d8>)
 800d702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d706:	f7f2 ff53 	bl	80005b0 <__aeabi_dmul>
 800d70a:	4602      	mov	r2, r0
 800d70c:	460b      	mov	r3, r1
 800d70e:	4630      	mov	r0, r6
 800d710:	4639      	mov	r1, r7
 800d712:	f7f2 fd97 	bl	8000244 <__adddf3>
 800d716:	4606      	mov	r6, r0
 800d718:	460f      	mov	r7, r1
 800d71a:	f7f3 f9f9 	bl	8000b10 <__aeabi_d2iz>
 800d71e:	2200      	movs	r2, #0
 800d720:	4681      	mov	r9, r0
 800d722:	2300      	movs	r3, #0
 800d724:	4630      	mov	r0, r6
 800d726:	4639      	mov	r1, r7
 800d728:	f7f3 f9b4 	bl	8000a94 <__aeabi_dcmplt>
 800d72c:	b148      	cbz	r0, 800d742 <_dtoa_r+0x17a>
 800d72e:	4648      	mov	r0, r9
 800d730:	f7f2 fed4 	bl	80004dc <__aeabi_i2d>
 800d734:	4632      	mov	r2, r6
 800d736:	463b      	mov	r3, r7
 800d738:	f7f3 f9a2 	bl	8000a80 <__aeabi_dcmpeq>
 800d73c:	b908      	cbnz	r0, 800d742 <_dtoa_r+0x17a>
 800d73e:	f109 39ff 	add.w	r9, r9, #4294967295
 800d742:	f1b9 0f16 	cmp.w	r9, #22
 800d746:	d857      	bhi.n	800d7f8 <_dtoa_r+0x230>
 800d748:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d74c:	4b5d      	ldr	r3, [pc, #372]	; (800d8c4 <_dtoa_r+0x2fc>)
 800d74e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800d752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d756:	f7f3 f99d 	bl	8000a94 <__aeabi_dcmplt>
 800d75a:	2800      	cmp	r0, #0
 800d75c:	d04e      	beq.n	800d7fc <_dtoa_r+0x234>
 800d75e:	2300      	movs	r3, #0
 800d760:	f109 39ff 	add.w	r9, r9, #4294967295
 800d764:	930f      	str	r3, [sp, #60]	; 0x3c
 800d766:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d768:	1b1c      	subs	r4, r3, r4
 800d76a:	1e63      	subs	r3, r4, #1
 800d76c:	9309      	str	r3, [sp, #36]	; 0x24
 800d76e:	bf49      	itett	mi
 800d770:	f1c4 0301 	rsbmi	r3, r4, #1
 800d774:	2300      	movpl	r3, #0
 800d776:	9306      	strmi	r3, [sp, #24]
 800d778:	2300      	movmi	r3, #0
 800d77a:	bf54      	ite	pl
 800d77c:	9306      	strpl	r3, [sp, #24]
 800d77e:	9309      	strmi	r3, [sp, #36]	; 0x24
 800d780:	f1b9 0f00 	cmp.w	r9, #0
 800d784:	db3c      	blt.n	800d800 <_dtoa_r+0x238>
 800d786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d788:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800d78c:	444b      	add	r3, r9
 800d78e:	9309      	str	r3, [sp, #36]	; 0x24
 800d790:	2300      	movs	r3, #0
 800d792:	930a      	str	r3, [sp, #40]	; 0x28
 800d794:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d796:	2b09      	cmp	r3, #9
 800d798:	d86c      	bhi.n	800d874 <_dtoa_r+0x2ac>
 800d79a:	2b05      	cmp	r3, #5
 800d79c:	bfc4      	itt	gt
 800d79e:	3b04      	subgt	r3, #4
 800d7a0:	9322      	strgt	r3, [sp, #136]	; 0x88
 800d7a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d7a4:	bfc8      	it	gt
 800d7a6:	2400      	movgt	r4, #0
 800d7a8:	f1a3 0302 	sub.w	r3, r3, #2
 800d7ac:	bfd8      	it	le
 800d7ae:	2401      	movle	r4, #1
 800d7b0:	2b03      	cmp	r3, #3
 800d7b2:	f200 808b 	bhi.w	800d8cc <_dtoa_r+0x304>
 800d7b6:	e8df f003 	tbb	[pc, r3]
 800d7ba:	4f2d      	.short	0x4f2d
 800d7bc:	5b4d      	.short	0x5b4d
 800d7be:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800d7c2:	441c      	add	r4, r3
 800d7c4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800d7c8:	2b20      	cmp	r3, #32
 800d7ca:	bfc3      	ittte	gt
 800d7cc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d7d0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800d7d4:	fa09 f303 	lslgt.w	r3, r9, r3
 800d7d8:	f1c3 0320 	rsble	r3, r3, #32
 800d7dc:	bfc6      	itte	gt
 800d7de:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d7e2:	4318      	orrgt	r0, r3
 800d7e4:	fa06 f003 	lslle.w	r0, r6, r3
 800d7e8:	f7f2 fe68 	bl	80004bc <__aeabi_ui2d>
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800d7f2:	3c01      	subs	r4, #1
 800d7f4:	9313      	str	r3, [sp, #76]	; 0x4c
 800d7f6:	e770      	b.n	800d6da <_dtoa_r+0x112>
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	e7b3      	b.n	800d764 <_dtoa_r+0x19c>
 800d7fc:	900f      	str	r0, [sp, #60]	; 0x3c
 800d7fe:	e7b2      	b.n	800d766 <_dtoa_r+0x19e>
 800d800:	9b06      	ldr	r3, [sp, #24]
 800d802:	eba3 0309 	sub.w	r3, r3, r9
 800d806:	9306      	str	r3, [sp, #24]
 800d808:	f1c9 0300 	rsb	r3, r9, #0
 800d80c:	930a      	str	r3, [sp, #40]	; 0x28
 800d80e:	2300      	movs	r3, #0
 800d810:	930e      	str	r3, [sp, #56]	; 0x38
 800d812:	e7bf      	b.n	800d794 <_dtoa_r+0x1cc>
 800d814:	2300      	movs	r3, #0
 800d816:	930b      	str	r3, [sp, #44]	; 0x2c
 800d818:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	dc59      	bgt.n	800d8d2 <_dtoa_r+0x30a>
 800d81e:	f04f 0b01 	mov.w	fp, #1
 800d822:	465b      	mov	r3, fp
 800d824:	f8cd b008 	str.w	fp, [sp, #8]
 800d828:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800d82c:	2200      	movs	r2, #0
 800d82e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800d830:	6042      	str	r2, [r0, #4]
 800d832:	2204      	movs	r2, #4
 800d834:	f102 0614 	add.w	r6, r2, #20
 800d838:	429e      	cmp	r6, r3
 800d83a:	6841      	ldr	r1, [r0, #4]
 800d83c:	d94f      	bls.n	800d8de <_dtoa_r+0x316>
 800d83e:	4628      	mov	r0, r5
 800d840:	f001 f94e 	bl	800eae0 <_Balloc>
 800d844:	9008      	str	r0, [sp, #32]
 800d846:	2800      	cmp	r0, #0
 800d848:	d14d      	bne.n	800d8e6 <_dtoa_r+0x31e>
 800d84a:	4602      	mov	r2, r0
 800d84c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d850:	4b1d      	ldr	r3, [pc, #116]	; (800d8c8 <_dtoa_r+0x300>)
 800d852:	e6cd      	b.n	800d5f0 <_dtoa_r+0x28>
 800d854:	2301      	movs	r3, #1
 800d856:	e7de      	b.n	800d816 <_dtoa_r+0x24e>
 800d858:	2300      	movs	r3, #0
 800d85a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d85c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d85e:	eb09 0b03 	add.w	fp, r9, r3
 800d862:	f10b 0301 	add.w	r3, fp, #1
 800d866:	2b01      	cmp	r3, #1
 800d868:	9302      	str	r3, [sp, #8]
 800d86a:	bfb8      	it	lt
 800d86c:	2301      	movlt	r3, #1
 800d86e:	e7dd      	b.n	800d82c <_dtoa_r+0x264>
 800d870:	2301      	movs	r3, #1
 800d872:	e7f2      	b.n	800d85a <_dtoa_r+0x292>
 800d874:	2401      	movs	r4, #1
 800d876:	2300      	movs	r3, #0
 800d878:	940b      	str	r4, [sp, #44]	; 0x2c
 800d87a:	9322      	str	r3, [sp, #136]	; 0x88
 800d87c:	f04f 3bff 	mov.w	fp, #4294967295
 800d880:	2200      	movs	r2, #0
 800d882:	2312      	movs	r3, #18
 800d884:	f8cd b008 	str.w	fp, [sp, #8]
 800d888:	9223      	str	r2, [sp, #140]	; 0x8c
 800d88a:	e7cf      	b.n	800d82c <_dtoa_r+0x264>
 800d88c:	f3af 8000 	nop.w
 800d890:	636f4361 	.word	0x636f4361
 800d894:	3fd287a7 	.word	0x3fd287a7
 800d898:	8b60c8b3 	.word	0x8b60c8b3
 800d89c:	3fc68a28 	.word	0x3fc68a28
 800d8a0:	509f79fb 	.word	0x509f79fb
 800d8a4:	3fd34413 	.word	0x3fd34413
 800d8a8:	080114be 	.word	0x080114be
 800d8ac:	080114d5 	.word	0x080114d5
 800d8b0:	7ff00000 	.word	0x7ff00000
 800d8b4:	080114ba 	.word	0x080114ba
 800d8b8:	080114b1 	.word	0x080114b1
 800d8bc:	0801133d 	.word	0x0801133d
 800d8c0:	3ff80000 	.word	0x3ff80000
 800d8c4:	080116b0 	.word	0x080116b0
 800d8c8:	08011534 	.word	0x08011534
 800d8cc:	2301      	movs	r3, #1
 800d8ce:	930b      	str	r3, [sp, #44]	; 0x2c
 800d8d0:	e7d4      	b.n	800d87c <_dtoa_r+0x2b4>
 800d8d2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800d8d6:	465b      	mov	r3, fp
 800d8d8:	f8cd b008 	str.w	fp, [sp, #8]
 800d8dc:	e7a6      	b.n	800d82c <_dtoa_r+0x264>
 800d8de:	3101      	adds	r1, #1
 800d8e0:	6041      	str	r1, [r0, #4]
 800d8e2:	0052      	lsls	r2, r2, #1
 800d8e4:	e7a6      	b.n	800d834 <_dtoa_r+0x26c>
 800d8e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d8e8:	9a08      	ldr	r2, [sp, #32]
 800d8ea:	601a      	str	r2, [r3, #0]
 800d8ec:	9b02      	ldr	r3, [sp, #8]
 800d8ee:	2b0e      	cmp	r3, #14
 800d8f0:	f200 80a8 	bhi.w	800da44 <_dtoa_r+0x47c>
 800d8f4:	2c00      	cmp	r4, #0
 800d8f6:	f000 80a5 	beq.w	800da44 <_dtoa_r+0x47c>
 800d8fa:	f1b9 0f00 	cmp.w	r9, #0
 800d8fe:	dd34      	ble.n	800d96a <_dtoa_r+0x3a2>
 800d900:	4a9a      	ldr	r2, [pc, #616]	; (800db6c <_dtoa_r+0x5a4>)
 800d902:	f009 030f 	and.w	r3, r9, #15
 800d906:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d90a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800d90e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d912:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d916:	ea4f 1429 	mov.w	r4, r9, asr #4
 800d91a:	d016      	beq.n	800d94a <_dtoa_r+0x382>
 800d91c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d920:	4b93      	ldr	r3, [pc, #588]	; (800db70 <_dtoa_r+0x5a8>)
 800d922:	2703      	movs	r7, #3
 800d924:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d928:	f7f2 ff6c 	bl	8000804 <__aeabi_ddiv>
 800d92c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d930:	f004 040f 	and.w	r4, r4, #15
 800d934:	4e8e      	ldr	r6, [pc, #568]	; (800db70 <_dtoa_r+0x5a8>)
 800d936:	b954      	cbnz	r4, 800d94e <_dtoa_r+0x386>
 800d938:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d93c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d940:	f7f2 ff60 	bl	8000804 <__aeabi_ddiv>
 800d944:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d948:	e029      	b.n	800d99e <_dtoa_r+0x3d6>
 800d94a:	2702      	movs	r7, #2
 800d94c:	e7f2      	b.n	800d934 <_dtoa_r+0x36c>
 800d94e:	07e1      	lsls	r1, r4, #31
 800d950:	d508      	bpl.n	800d964 <_dtoa_r+0x39c>
 800d952:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d956:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d95a:	f7f2 fe29 	bl	80005b0 <__aeabi_dmul>
 800d95e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d962:	3701      	adds	r7, #1
 800d964:	1064      	asrs	r4, r4, #1
 800d966:	3608      	adds	r6, #8
 800d968:	e7e5      	b.n	800d936 <_dtoa_r+0x36e>
 800d96a:	f000 80a5 	beq.w	800dab8 <_dtoa_r+0x4f0>
 800d96e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d972:	f1c9 0400 	rsb	r4, r9, #0
 800d976:	4b7d      	ldr	r3, [pc, #500]	; (800db6c <_dtoa_r+0x5a4>)
 800d978:	f004 020f 	and.w	r2, r4, #15
 800d97c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d984:	f7f2 fe14 	bl	80005b0 <__aeabi_dmul>
 800d988:	2702      	movs	r7, #2
 800d98a:	2300      	movs	r3, #0
 800d98c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d990:	4e77      	ldr	r6, [pc, #476]	; (800db70 <_dtoa_r+0x5a8>)
 800d992:	1124      	asrs	r4, r4, #4
 800d994:	2c00      	cmp	r4, #0
 800d996:	f040 8084 	bne.w	800daa2 <_dtoa_r+0x4da>
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d1d2      	bne.n	800d944 <_dtoa_r+0x37c>
 800d99e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	f000 808b 	beq.w	800dabc <_dtoa_r+0x4f4>
 800d9a6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d9aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d9ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	4b6f      	ldr	r3, [pc, #444]	; (800db74 <_dtoa_r+0x5ac>)
 800d9b6:	f7f3 f86d 	bl	8000a94 <__aeabi_dcmplt>
 800d9ba:	2800      	cmp	r0, #0
 800d9bc:	d07e      	beq.n	800dabc <_dtoa_r+0x4f4>
 800d9be:	9b02      	ldr	r3, [sp, #8]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d07b      	beq.n	800dabc <_dtoa_r+0x4f4>
 800d9c4:	f1bb 0f00 	cmp.w	fp, #0
 800d9c8:	dd38      	ble.n	800da3c <_dtoa_r+0x474>
 800d9ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	4b69      	ldr	r3, [pc, #420]	; (800db78 <_dtoa_r+0x5b0>)
 800d9d2:	f7f2 fded 	bl	80005b0 <__aeabi_dmul>
 800d9d6:	465c      	mov	r4, fp
 800d9d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d9dc:	f109 38ff 	add.w	r8, r9, #4294967295
 800d9e0:	3701      	adds	r7, #1
 800d9e2:	4638      	mov	r0, r7
 800d9e4:	f7f2 fd7a 	bl	80004dc <__aeabi_i2d>
 800d9e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9ec:	f7f2 fde0 	bl	80005b0 <__aeabi_dmul>
 800d9f0:	2200      	movs	r2, #0
 800d9f2:	4b62      	ldr	r3, [pc, #392]	; (800db7c <_dtoa_r+0x5b4>)
 800d9f4:	f7f2 fc26 	bl	8000244 <__adddf3>
 800d9f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800d9fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800da00:	9611      	str	r6, [sp, #68]	; 0x44
 800da02:	2c00      	cmp	r4, #0
 800da04:	d15d      	bne.n	800dac2 <_dtoa_r+0x4fa>
 800da06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da0a:	2200      	movs	r2, #0
 800da0c:	4b5c      	ldr	r3, [pc, #368]	; (800db80 <_dtoa_r+0x5b8>)
 800da0e:	f7f2 fc17 	bl	8000240 <__aeabi_dsub>
 800da12:	4602      	mov	r2, r0
 800da14:	460b      	mov	r3, r1
 800da16:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800da1a:	4633      	mov	r3, r6
 800da1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800da1e:	f7f3 f857 	bl	8000ad0 <__aeabi_dcmpgt>
 800da22:	2800      	cmp	r0, #0
 800da24:	f040 829e 	bne.w	800df64 <_dtoa_r+0x99c>
 800da28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800da2e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800da32:	f7f3 f82f 	bl	8000a94 <__aeabi_dcmplt>
 800da36:	2800      	cmp	r0, #0
 800da38:	f040 8292 	bne.w	800df60 <_dtoa_r+0x998>
 800da3c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800da40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800da44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800da46:	2b00      	cmp	r3, #0
 800da48:	f2c0 8153 	blt.w	800dcf2 <_dtoa_r+0x72a>
 800da4c:	f1b9 0f0e 	cmp.w	r9, #14
 800da50:	f300 814f 	bgt.w	800dcf2 <_dtoa_r+0x72a>
 800da54:	4b45      	ldr	r3, [pc, #276]	; (800db6c <_dtoa_r+0x5a4>)
 800da56:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800da5a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800da5e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800da62:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800da64:	2b00      	cmp	r3, #0
 800da66:	f280 80db 	bge.w	800dc20 <_dtoa_r+0x658>
 800da6a:	9b02      	ldr	r3, [sp, #8]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	f300 80d7 	bgt.w	800dc20 <_dtoa_r+0x658>
 800da72:	f040 8274 	bne.w	800df5e <_dtoa_r+0x996>
 800da76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da7a:	2200      	movs	r2, #0
 800da7c:	4b40      	ldr	r3, [pc, #256]	; (800db80 <_dtoa_r+0x5b8>)
 800da7e:	f7f2 fd97 	bl	80005b0 <__aeabi_dmul>
 800da82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da86:	f7f3 f819 	bl	8000abc <__aeabi_dcmpge>
 800da8a:	9c02      	ldr	r4, [sp, #8]
 800da8c:	4626      	mov	r6, r4
 800da8e:	2800      	cmp	r0, #0
 800da90:	f040 824a 	bne.w	800df28 <_dtoa_r+0x960>
 800da94:	2331      	movs	r3, #49	; 0x31
 800da96:	9f08      	ldr	r7, [sp, #32]
 800da98:	f109 0901 	add.w	r9, r9, #1
 800da9c:	f807 3b01 	strb.w	r3, [r7], #1
 800daa0:	e246      	b.n	800df30 <_dtoa_r+0x968>
 800daa2:	07e2      	lsls	r2, r4, #31
 800daa4:	d505      	bpl.n	800dab2 <_dtoa_r+0x4ea>
 800daa6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800daaa:	f7f2 fd81 	bl	80005b0 <__aeabi_dmul>
 800daae:	2301      	movs	r3, #1
 800dab0:	3701      	adds	r7, #1
 800dab2:	1064      	asrs	r4, r4, #1
 800dab4:	3608      	adds	r6, #8
 800dab6:	e76d      	b.n	800d994 <_dtoa_r+0x3cc>
 800dab8:	2702      	movs	r7, #2
 800daba:	e770      	b.n	800d99e <_dtoa_r+0x3d6>
 800dabc:	46c8      	mov	r8, r9
 800dabe:	9c02      	ldr	r4, [sp, #8]
 800dac0:	e78f      	b.n	800d9e2 <_dtoa_r+0x41a>
 800dac2:	9908      	ldr	r1, [sp, #32]
 800dac4:	4b29      	ldr	r3, [pc, #164]	; (800db6c <_dtoa_r+0x5a4>)
 800dac6:	4421      	add	r1, r4
 800dac8:	9112      	str	r1, [sp, #72]	; 0x48
 800daca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dacc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dad0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800dad4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dad8:	2900      	cmp	r1, #0
 800dada:	d055      	beq.n	800db88 <_dtoa_r+0x5c0>
 800dadc:	2000      	movs	r0, #0
 800dade:	4929      	ldr	r1, [pc, #164]	; (800db84 <_dtoa_r+0x5bc>)
 800dae0:	f7f2 fe90 	bl	8000804 <__aeabi_ddiv>
 800dae4:	463b      	mov	r3, r7
 800dae6:	4632      	mov	r2, r6
 800dae8:	f7f2 fbaa 	bl	8000240 <__aeabi_dsub>
 800daec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800daf0:	9f08      	ldr	r7, [sp, #32]
 800daf2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800daf6:	f7f3 f80b 	bl	8000b10 <__aeabi_d2iz>
 800dafa:	4604      	mov	r4, r0
 800dafc:	f7f2 fcee 	bl	80004dc <__aeabi_i2d>
 800db00:	4602      	mov	r2, r0
 800db02:	460b      	mov	r3, r1
 800db04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db08:	f7f2 fb9a 	bl	8000240 <__aeabi_dsub>
 800db0c:	4602      	mov	r2, r0
 800db0e:	460b      	mov	r3, r1
 800db10:	3430      	adds	r4, #48	; 0x30
 800db12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800db16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800db1a:	f807 4b01 	strb.w	r4, [r7], #1
 800db1e:	f7f2 ffb9 	bl	8000a94 <__aeabi_dcmplt>
 800db22:	2800      	cmp	r0, #0
 800db24:	d174      	bne.n	800dc10 <_dtoa_r+0x648>
 800db26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db2a:	2000      	movs	r0, #0
 800db2c:	4911      	ldr	r1, [pc, #68]	; (800db74 <_dtoa_r+0x5ac>)
 800db2e:	f7f2 fb87 	bl	8000240 <__aeabi_dsub>
 800db32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800db36:	f7f2 ffad 	bl	8000a94 <__aeabi_dcmplt>
 800db3a:	2800      	cmp	r0, #0
 800db3c:	f040 80b6 	bne.w	800dcac <_dtoa_r+0x6e4>
 800db40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800db42:	429f      	cmp	r7, r3
 800db44:	f43f af7a 	beq.w	800da3c <_dtoa_r+0x474>
 800db48:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800db4c:	2200      	movs	r2, #0
 800db4e:	4b0a      	ldr	r3, [pc, #40]	; (800db78 <_dtoa_r+0x5b0>)
 800db50:	f7f2 fd2e 	bl	80005b0 <__aeabi_dmul>
 800db54:	2200      	movs	r2, #0
 800db56:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800db5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db5e:	4b06      	ldr	r3, [pc, #24]	; (800db78 <_dtoa_r+0x5b0>)
 800db60:	f7f2 fd26 	bl	80005b0 <__aeabi_dmul>
 800db64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db68:	e7c3      	b.n	800daf2 <_dtoa_r+0x52a>
 800db6a:	bf00      	nop
 800db6c:	080116b0 	.word	0x080116b0
 800db70:	08011688 	.word	0x08011688
 800db74:	3ff00000 	.word	0x3ff00000
 800db78:	40240000 	.word	0x40240000
 800db7c:	401c0000 	.word	0x401c0000
 800db80:	40140000 	.word	0x40140000
 800db84:	3fe00000 	.word	0x3fe00000
 800db88:	4630      	mov	r0, r6
 800db8a:	4639      	mov	r1, r7
 800db8c:	f7f2 fd10 	bl	80005b0 <__aeabi_dmul>
 800db90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800db92:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800db96:	9c08      	ldr	r4, [sp, #32]
 800db98:	9314      	str	r3, [sp, #80]	; 0x50
 800db9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db9e:	f7f2 ffb7 	bl	8000b10 <__aeabi_d2iz>
 800dba2:	9015      	str	r0, [sp, #84]	; 0x54
 800dba4:	f7f2 fc9a 	bl	80004dc <__aeabi_i2d>
 800dba8:	4602      	mov	r2, r0
 800dbaa:	460b      	mov	r3, r1
 800dbac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dbb0:	f7f2 fb46 	bl	8000240 <__aeabi_dsub>
 800dbb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbb6:	4606      	mov	r6, r0
 800dbb8:	3330      	adds	r3, #48	; 0x30
 800dbba:	f804 3b01 	strb.w	r3, [r4], #1
 800dbbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dbc0:	460f      	mov	r7, r1
 800dbc2:	429c      	cmp	r4, r3
 800dbc4:	f04f 0200 	mov.w	r2, #0
 800dbc8:	d124      	bne.n	800dc14 <_dtoa_r+0x64c>
 800dbca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dbce:	4bb3      	ldr	r3, [pc, #716]	; (800de9c <_dtoa_r+0x8d4>)
 800dbd0:	f7f2 fb38 	bl	8000244 <__adddf3>
 800dbd4:	4602      	mov	r2, r0
 800dbd6:	460b      	mov	r3, r1
 800dbd8:	4630      	mov	r0, r6
 800dbda:	4639      	mov	r1, r7
 800dbdc:	f7f2 ff78 	bl	8000ad0 <__aeabi_dcmpgt>
 800dbe0:	2800      	cmp	r0, #0
 800dbe2:	d162      	bne.n	800dcaa <_dtoa_r+0x6e2>
 800dbe4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dbe8:	2000      	movs	r0, #0
 800dbea:	49ac      	ldr	r1, [pc, #688]	; (800de9c <_dtoa_r+0x8d4>)
 800dbec:	f7f2 fb28 	bl	8000240 <__aeabi_dsub>
 800dbf0:	4602      	mov	r2, r0
 800dbf2:	460b      	mov	r3, r1
 800dbf4:	4630      	mov	r0, r6
 800dbf6:	4639      	mov	r1, r7
 800dbf8:	f7f2 ff4c 	bl	8000a94 <__aeabi_dcmplt>
 800dbfc:	2800      	cmp	r0, #0
 800dbfe:	f43f af1d 	beq.w	800da3c <_dtoa_r+0x474>
 800dc02:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800dc04:	1e7b      	subs	r3, r7, #1
 800dc06:	9314      	str	r3, [sp, #80]	; 0x50
 800dc08:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800dc0c:	2b30      	cmp	r3, #48	; 0x30
 800dc0e:	d0f8      	beq.n	800dc02 <_dtoa_r+0x63a>
 800dc10:	46c1      	mov	r9, r8
 800dc12:	e03a      	b.n	800dc8a <_dtoa_r+0x6c2>
 800dc14:	4ba2      	ldr	r3, [pc, #648]	; (800dea0 <_dtoa_r+0x8d8>)
 800dc16:	f7f2 fccb 	bl	80005b0 <__aeabi_dmul>
 800dc1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc1e:	e7bc      	b.n	800db9a <_dtoa_r+0x5d2>
 800dc20:	9f08      	ldr	r7, [sp, #32]
 800dc22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dc2a:	f7f2 fdeb 	bl	8000804 <__aeabi_ddiv>
 800dc2e:	f7f2 ff6f 	bl	8000b10 <__aeabi_d2iz>
 800dc32:	4604      	mov	r4, r0
 800dc34:	f7f2 fc52 	bl	80004dc <__aeabi_i2d>
 800dc38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc3c:	f7f2 fcb8 	bl	80005b0 <__aeabi_dmul>
 800dc40:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800dc44:	460b      	mov	r3, r1
 800dc46:	4602      	mov	r2, r0
 800dc48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dc4c:	f7f2 faf8 	bl	8000240 <__aeabi_dsub>
 800dc50:	f807 6b01 	strb.w	r6, [r7], #1
 800dc54:	9e08      	ldr	r6, [sp, #32]
 800dc56:	9b02      	ldr	r3, [sp, #8]
 800dc58:	1bbe      	subs	r6, r7, r6
 800dc5a:	42b3      	cmp	r3, r6
 800dc5c:	d13a      	bne.n	800dcd4 <_dtoa_r+0x70c>
 800dc5e:	4602      	mov	r2, r0
 800dc60:	460b      	mov	r3, r1
 800dc62:	f7f2 faef 	bl	8000244 <__adddf3>
 800dc66:	4602      	mov	r2, r0
 800dc68:	460b      	mov	r3, r1
 800dc6a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dc6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc72:	f7f2 ff2d 	bl	8000ad0 <__aeabi_dcmpgt>
 800dc76:	bb58      	cbnz	r0, 800dcd0 <_dtoa_r+0x708>
 800dc78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc80:	f7f2 fefe 	bl	8000a80 <__aeabi_dcmpeq>
 800dc84:	b108      	cbz	r0, 800dc8a <_dtoa_r+0x6c2>
 800dc86:	07e1      	lsls	r1, r4, #31
 800dc88:	d422      	bmi.n	800dcd0 <_dtoa_r+0x708>
 800dc8a:	4628      	mov	r0, r5
 800dc8c:	4651      	mov	r1, sl
 800dc8e:	f000 ff67 	bl	800eb60 <_Bfree>
 800dc92:	2300      	movs	r3, #0
 800dc94:	703b      	strb	r3, [r7, #0]
 800dc96:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800dc98:	f109 0001 	add.w	r0, r9, #1
 800dc9c:	6018      	str	r0, [r3, #0]
 800dc9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	f43f acdf 	beq.w	800d664 <_dtoa_r+0x9c>
 800dca6:	601f      	str	r7, [r3, #0]
 800dca8:	e4dc      	b.n	800d664 <_dtoa_r+0x9c>
 800dcaa:	4627      	mov	r7, r4
 800dcac:	463b      	mov	r3, r7
 800dcae:	461f      	mov	r7, r3
 800dcb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dcb4:	2a39      	cmp	r2, #57	; 0x39
 800dcb6:	d107      	bne.n	800dcc8 <_dtoa_r+0x700>
 800dcb8:	9a08      	ldr	r2, [sp, #32]
 800dcba:	429a      	cmp	r2, r3
 800dcbc:	d1f7      	bne.n	800dcae <_dtoa_r+0x6e6>
 800dcbe:	2230      	movs	r2, #48	; 0x30
 800dcc0:	9908      	ldr	r1, [sp, #32]
 800dcc2:	f108 0801 	add.w	r8, r8, #1
 800dcc6:	700a      	strb	r2, [r1, #0]
 800dcc8:	781a      	ldrb	r2, [r3, #0]
 800dcca:	3201      	adds	r2, #1
 800dccc:	701a      	strb	r2, [r3, #0]
 800dcce:	e79f      	b.n	800dc10 <_dtoa_r+0x648>
 800dcd0:	46c8      	mov	r8, r9
 800dcd2:	e7eb      	b.n	800dcac <_dtoa_r+0x6e4>
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	4b72      	ldr	r3, [pc, #456]	; (800dea0 <_dtoa_r+0x8d8>)
 800dcd8:	f7f2 fc6a 	bl	80005b0 <__aeabi_dmul>
 800dcdc:	4602      	mov	r2, r0
 800dcde:	460b      	mov	r3, r1
 800dce0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dce4:	2200      	movs	r2, #0
 800dce6:	2300      	movs	r3, #0
 800dce8:	f7f2 feca 	bl	8000a80 <__aeabi_dcmpeq>
 800dcec:	2800      	cmp	r0, #0
 800dcee:	d098      	beq.n	800dc22 <_dtoa_r+0x65a>
 800dcf0:	e7cb      	b.n	800dc8a <_dtoa_r+0x6c2>
 800dcf2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dcf4:	2a00      	cmp	r2, #0
 800dcf6:	f000 80cd 	beq.w	800de94 <_dtoa_r+0x8cc>
 800dcfa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800dcfc:	2a01      	cmp	r2, #1
 800dcfe:	f300 80af 	bgt.w	800de60 <_dtoa_r+0x898>
 800dd02:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dd04:	2a00      	cmp	r2, #0
 800dd06:	f000 80a7 	beq.w	800de58 <_dtoa_r+0x890>
 800dd0a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dd0e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dd10:	9f06      	ldr	r7, [sp, #24]
 800dd12:	9a06      	ldr	r2, [sp, #24]
 800dd14:	2101      	movs	r1, #1
 800dd16:	441a      	add	r2, r3
 800dd18:	9206      	str	r2, [sp, #24]
 800dd1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd1c:	4628      	mov	r0, r5
 800dd1e:	441a      	add	r2, r3
 800dd20:	9209      	str	r2, [sp, #36]	; 0x24
 800dd22:	f001 f821 	bl	800ed68 <__i2b>
 800dd26:	4606      	mov	r6, r0
 800dd28:	2f00      	cmp	r7, #0
 800dd2a:	dd0c      	ble.n	800dd46 <_dtoa_r+0x77e>
 800dd2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	dd09      	ble.n	800dd46 <_dtoa_r+0x77e>
 800dd32:	42bb      	cmp	r3, r7
 800dd34:	bfa8      	it	ge
 800dd36:	463b      	movge	r3, r7
 800dd38:	9a06      	ldr	r2, [sp, #24]
 800dd3a:	1aff      	subs	r7, r7, r3
 800dd3c:	1ad2      	subs	r2, r2, r3
 800dd3e:	9206      	str	r2, [sp, #24]
 800dd40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd42:	1ad3      	subs	r3, r2, r3
 800dd44:	9309      	str	r3, [sp, #36]	; 0x24
 800dd46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd48:	b1f3      	cbz	r3, 800dd88 <_dtoa_r+0x7c0>
 800dd4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	f000 80a9 	beq.w	800dea4 <_dtoa_r+0x8dc>
 800dd52:	2c00      	cmp	r4, #0
 800dd54:	dd10      	ble.n	800dd78 <_dtoa_r+0x7b0>
 800dd56:	4631      	mov	r1, r6
 800dd58:	4622      	mov	r2, r4
 800dd5a:	4628      	mov	r0, r5
 800dd5c:	f001 f8be 	bl	800eedc <__pow5mult>
 800dd60:	4652      	mov	r2, sl
 800dd62:	4601      	mov	r1, r0
 800dd64:	4606      	mov	r6, r0
 800dd66:	4628      	mov	r0, r5
 800dd68:	f001 f814 	bl	800ed94 <__multiply>
 800dd6c:	4680      	mov	r8, r0
 800dd6e:	4651      	mov	r1, sl
 800dd70:	4628      	mov	r0, r5
 800dd72:	f000 fef5 	bl	800eb60 <_Bfree>
 800dd76:	46c2      	mov	sl, r8
 800dd78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd7a:	1b1a      	subs	r2, r3, r4
 800dd7c:	d004      	beq.n	800dd88 <_dtoa_r+0x7c0>
 800dd7e:	4651      	mov	r1, sl
 800dd80:	4628      	mov	r0, r5
 800dd82:	f001 f8ab 	bl	800eedc <__pow5mult>
 800dd86:	4682      	mov	sl, r0
 800dd88:	2101      	movs	r1, #1
 800dd8a:	4628      	mov	r0, r5
 800dd8c:	f000 ffec 	bl	800ed68 <__i2b>
 800dd90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd92:	4604      	mov	r4, r0
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	f340 8087 	ble.w	800dea8 <_dtoa_r+0x8e0>
 800dd9a:	461a      	mov	r2, r3
 800dd9c:	4601      	mov	r1, r0
 800dd9e:	4628      	mov	r0, r5
 800dda0:	f001 f89c 	bl	800eedc <__pow5mult>
 800dda4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dda6:	4604      	mov	r4, r0
 800dda8:	2b01      	cmp	r3, #1
 800ddaa:	f340 8080 	ble.w	800deae <_dtoa_r+0x8e6>
 800ddae:	f04f 0800 	mov.w	r8, #0
 800ddb2:	6923      	ldr	r3, [r4, #16]
 800ddb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ddb8:	6918      	ldr	r0, [r3, #16]
 800ddba:	f000 ff87 	bl	800eccc <__hi0bits>
 800ddbe:	f1c0 0020 	rsb	r0, r0, #32
 800ddc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddc4:	4418      	add	r0, r3
 800ddc6:	f010 001f 	ands.w	r0, r0, #31
 800ddca:	f000 8092 	beq.w	800def2 <_dtoa_r+0x92a>
 800ddce:	f1c0 0320 	rsb	r3, r0, #32
 800ddd2:	2b04      	cmp	r3, #4
 800ddd4:	f340 808a 	ble.w	800deec <_dtoa_r+0x924>
 800ddd8:	f1c0 001c 	rsb	r0, r0, #28
 800dddc:	9b06      	ldr	r3, [sp, #24]
 800ddde:	4407      	add	r7, r0
 800dde0:	4403      	add	r3, r0
 800dde2:	9306      	str	r3, [sp, #24]
 800dde4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dde6:	4403      	add	r3, r0
 800dde8:	9309      	str	r3, [sp, #36]	; 0x24
 800ddea:	9b06      	ldr	r3, [sp, #24]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	dd05      	ble.n	800ddfc <_dtoa_r+0x834>
 800ddf0:	4651      	mov	r1, sl
 800ddf2:	461a      	mov	r2, r3
 800ddf4:	4628      	mov	r0, r5
 800ddf6:	f001 f8cb 	bl	800ef90 <__lshift>
 800ddfa:	4682      	mov	sl, r0
 800ddfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	dd05      	ble.n	800de0e <_dtoa_r+0x846>
 800de02:	4621      	mov	r1, r4
 800de04:	461a      	mov	r2, r3
 800de06:	4628      	mov	r0, r5
 800de08:	f001 f8c2 	bl	800ef90 <__lshift>
 800de0c:	4604      	mov	r4, r0
 800de0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800de10:	2b00      	cmp	r3, #0
 800de12:	d070      	beq.n	800def6 <_dtoa_r+0x92e>
 800de14:	4621      	mov	r1, r4
 800de16:	4650      	mov	r0, sl
 800de18:	f001 f926 	bl	800f068 <__mcmp>
 800de1c:	2800      	cmp	r0, #0
 800de1e:	da6a      	bge.n	800def6 <_dtoa_r+0x92e>
 800de20:	2300      	movs	r3, #0
 800de22:	4651      	mov	r1, sl
 800de24:	220a      	movs	r2, #10
 800de26:	4628      	mov	r0, r5
 800de28:	f000 febc 	bl	800eba4 <__multadd>
 800de2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de2e:	4682      	mov	sl, r0
 800de30:	f109 39ff 	add.w	r9, r9, #4294967295
 800de34:	2b00      	cmp	r3, #0
 800de36:	f000 8193 	beq.w	800e160 <_dtoa_r+0xb98>
 800de3a:	4631      	mov	r1, r6
 800de3c:	2300      	movs	r3, #0
 800de3e:	220a      	movs	r2, #10
 800de40:	4628      	mov	r0, r5
 800de42:	f000 feaf 	bl	800eba4 <__multadd>
 800de46:	f1bb 0f00 	cmp.w	fp, #0
 800de4a:	4606      	mov	r6, r0
 800de4c:	f300 8093 	bgt.w	800df76 <_dtoa_r+0x9ae>
 800de50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de52:	2b02      	cmp	r3, #2
 800de54:	dc57      	bgt.n	800df06 <_dtoa_r+0x93e>
 800de56:	e08e      	b.n	800df76 <_dtoa_r+0x9ae>
 800de58:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800de5a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800de5e:	e756      	b.n	800dd0e <_dtoa_r+0x746>
 800de60:	9b02      	ldr	r3, [sp, #8]
 800de62:	1e5c      	subs	r4, r3, #1
 800de64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de66:	42a3      	cmp	r3, r4
 800de68:	bfb7      	itett	lt
 800de6a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800de6c:	1b1c      	subge	r4, r3, r4
 800de6e:	1ae2      	sublt	r2, r4, r3
 800de70:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800de72:	bfbe      	ittt	lt
 800de74:	940a      	strlt	r4, [sp, #40]	; 0x28
 800de76:	189b      	addlt	r3, r3, r2
 800de78:	930e      	strlt	r3, [sp, #56]	; 0x38
 800de7a:	9b02      	ldr	r3, [sp, #8]
 800de7c:	bfb8      	it	lt
 800de7e:	2400      	movlt	r4, #0
 800de80:	2b00      	cmp	r3, #0
 800de82:	bfbb      	ittet	lt
 800de84:	9b06      	ldrlt	r3, [sp, #24]
 800de86:	9a02      	ldrlt	r2, [sp, #8]
 800de88:	9f06      	ldrge	r7, [sp, #24]
 800de8a:	1a9f      	sublt	r7, r3, r2
 800de8c:	bfac      	ite	ge
 800de8e:	9b02      	ldrge	r3, [sp, #8]
 800de90:	2300      	movlt	r3, #0
 800de92:	e73e      	b.n	800dd12 <_dtoa_r+0x74a>
 800de94:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800de96:	9f06      	ldr	r7, [sp, #24]
 800de98:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800de9a:	e745      	b.n	800dd28 <_dtoa_r+0x760>
 800de9c:	3fe00000 	.word	0x3fe00000
 800dea0:	40240000 	.word	0x40240000
 800dea4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dea6:	e76a      	b.n	800dd7e <_dtoa_r+0x7b6>
 800dea8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800deaa:	2b01      	cmp	r3, #1
 800deac:	dc19      	bgt.n	800dee2 <_dtoa_r+0x91a>
 800deae:	9b04      	ldr	r3, [sp, #16]
 800deb0:	b9bb      	cbnz	r3, 800dee2 <_dtoa_r+0x91a>
 800deb2:	9b05      	ldr	r3, [sp, #20]
 800deb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800deb8:	b99b      	cbnz	r3, 800dee2 <_dtoa_r+0x91a>
 800deba:	9b05      	ldr	r3, [sp, #20]
 800debc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dec0:	0d1b      	lsrs	r3, r3, #20
 800dec2:	051b      	lsls	r3, r3, #20
 800dec4:	b183      	cbz	r3, 800dee8 <_dtoa_r+0x920>
 800dec6:	f04f 0801 	mov.w	r8, #1
 800deca:	9b06      	ldr	r3, [sp, #24]
 800decc:	3301      	adds	r3, #1
 800dece:	9306      	str	r3, [sp, #24]
 800ded0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ded2:	3301      	adds	r3, #1
 800ded4:	9309      	str	r3, [sp, #36]	; 0x24
 800ded6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ded8:	2b00      	cmp	r3, #0
 800deda:	f47f af6a 	bne.w	800ddb2 <_dtoa_r+0x7ea>
 800dede:	2001      	movs	r0, #1
 800dee0:	e76f      	b.n	800ddc2 <_dtoa_r+0x7fa>
 800dee2:	f04f 0800 	mov.w	r8, #0
 800dee6:	e7f6      	b.n	800ded6 <_dtoa_r+0x90e>
 800dee8:	4698      	mov	r8, r3
 800deea:	e7f4      	b.n	800ded6 <_dtoa_r+0x90e>
 800deec:	f43f af7d 	beq.w	800ddea <_dtoa_r+0x822>
 800def0:	4618      	mov	r0, r3
 800def2:	301c      	adds	r0, #28
 800def4:	e772      	b.n	800dddc <_dtoa_r+0x814>
 800def6:	9b02      	ldr	r3, [sp, #8]
 800def8:	2b00      	cmp	r3, #0
 800defa:	dc36      	bgt.n	800df6a <_dtoa_r+0x9a2>
 800defc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800defe:	2b02      	cmp	r3, #2
 800df00:	dd33      	ble.n	800df6a <_dtoa_r+0x9a2>
 800df02:	f8dd b008 	ldr.w	fp, [sp, #8]
 800df06:	f1bb 0f00 	cmp.w	fp, #0
 800df0a:	d10d      	bne.n	800df28 <_dtoa_r+0x960>
 800df0c:	4621      	mov	r1, r4
 800df0e:	465b      	mov	r3, fp
 800df10:	2205      	movs	r2, #5
 800df12:	4628      	mov	r0, r5
 800df14:	f000 fe46 	bl	800eba4 <__multadd>
 800df18:	4601      	mov	r1, r0
 800df1a:	4604      	mov	r4, r0
 800df1c:	4650      	mov	r0, sl
 800df1e:	f001 f8a3 	bl	800f068 <__mcmp>
 800df22:	2800      	cmp	r0, #0
 800df24:	f73f adb6 	bgt.w	800da94 <_dtoa_r+0x4cc>
 800df28:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800df2a:	9f08      	ldr	r7, [sp, #32]
 800df2c:	ea6f 0903 	mvn.w	r9, r3
 800df30:	f04f 0800 	mov.w	r8, #0
 800df34:	4621      	mov	r1, r4
 800df36:	4628      	mov	r0, r5
 800df38:	f000 fe12 	bl	800eb60 <_Bfree>
 800df3c:	2e00      	cmp	r6, #0
 800df3e:	f43f aea4 	beq.w	800dc8a <_dtoa_r+0x6c2>
 800df42:	f1b8 0f00 	cmp.w	r8, #0
 800df46:	d005      	beq.n	800df54 <_dtoa_r+0x98c>
 800df48:	45b0      	cmp	r8, r6
 800df4a:	d003      	beq.n	800df54 <_dtoa_r+0x98c>
 800df4c:	4641      	mov	r1, r8
 800df4e:	4628      	mov	r0, r5
 800df50:	f000 fe06 	bl	800eb60 <_Bfree>
 800df54:	4631      	mov	r1, r6
 800df56:	4628      	mov	r0, r5
 800df58:	f000 fe02 	bl	800eb60 <_Bfree>
 800df5c:	e695      	b.n	800dc8a <_dtoa_r+0x6c2>
 800df5e:	2400      	movs	r4, #0
 800df60:	4626      	mov	r6, r4
 800df62:	e7e1      	b.n	800df28 <_dtoa_r+0x960>
 800df64:	46c1      	mov	r9, r8
 800df66:	4626      	mov	r6, r4
 800df68:	e594      	b.n	800da94 <_dtoa_r+0x4cc>
 800df6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df6c:	f8dd b008 	ldr.w	fp, [sp, #8]
 800df70:	2b00      	cmp	r3, #0
 800df72:	f000 80fc 	beq.w	800e16e <_dtoa_r+0xba6>
 800df76:	2f00      	cmp	r7, #0
 800df78:	dd05      	ble.n	800df86 <_dtoa_r+0x9be>
 800df7a:	4631      	mov	r1, r6
 800df7c:	463a      	mov	r2, r7
 800df7e:	4628      	mov	r0, r5
 800df80:	f001 f806 	bl	800ef90 <__lshift>
 800df84:	4606      	mov	r6, r0
 800df86:	f1b8 0f00 	cmp.w	r8, #0
 800df8a:	d05c      	beq.n	800e046 <_dtoa_r+0xa7e>
 800df8c:	4628      	mov	r0, r5
 800df8e:	6871      	ldr	r1, [r6, #4]
 800df90:	f000 fda6 	bl	800eae0 <_Balloc>
 800df94:	4607      	mov	r7, r0
 800df96:	b928      	cbnz	r0, 800dfa4 <_dtoa_r+0x9dc>
 800df98:	4602      	mov	r2, r0
 800df9a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800df9e:	4b7e      	ldr	r3, [pc, #504]	; (800e198 <_dtoa_r+0xbd0>)
 800dfa0:	f7ff bb26 	b.w	800d5f0 <_dtoa_r+0x28>
 800dfa4:	6932      	ldr	r2, [r6, #16]
 800dfa6:	f106 010c 	add.w	r1, r6, #12
 800dfaa:	3202      	adds	r2, #2
 800dfac:	0092      	lsls	r2, r2, #2
 800dfae:	300c      	adds	r0, #12
 800dfb0:	f000 fd7b 	bl	800eaaa <memcpy>
 800dfb4:	2201      	movs	r2, #1
 800dfb6:	4639      	mov	r1, r7
 800dfb8:	4628      	mov	r0, r5
 800dfba:	f000 ffe9 	bl	800ef90 <__lshift>
 800dfbe:	46b0      	mov	r8, r6
 800dfc0:	4606      	mov	r6, r0
 800dfc2:	9b08      	ldr	r3, [sp, #32]
 800dfc4:	3301      	adds	r3, #1
 800dfc6:	9302      	str	r3, [sp, #8]
 800dfc8:	9b08      	ldr	r3, [sp, #32]
 800dfca:	445b      	add	r3, fp
 800dfcc:	930a      	str	r3, [sp, #40]	; 0x28
 800dfce:	9b04      	ldr	r3, [sp, #16]
 800dfd0:	f003 0301 	and.w	r3, r3, #1
 800dfd4:	9309      	str	r3, [sp, #36]	; 0x24
 800dfd6:	9b02      	ldr	r3, [sp, #8]
 800dfd8:	4621      	mov	r1, r4
 800dfda:	4650      	mov	r0, sl
 800dfdc:	f103 3bff 	add.w	fp, r3, #4294967295
 800dfe0:	f7ff fa64 	bl	800d4ac <quorem>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	4641      	mov	r1, r8
 800dfe8:	3330      	adds	r3, #48	; 0x30
 800dfea:	9004      	str	r0, [sp, #16]
 800dfec:	4650      	mov	r0, sl
 800dfee:	930b      	str	r3, [sp, #44]	; 0x2c
 800dff0:	f001 f83a 	bl	800f068 <__mcmp>
 800dff4:	4632      	mov	r2, r6
 800dff6:	9006      	str	r0, [sp, #24]
 800dff8:	4621      	mov	r1, r4
 800dffa:	4628      	mov	r0, r5
 800dffc:	f001 f850 	bl	800f0a0 <__mdiff>
 800e000:	68c2      	ldr	r2, [r0, #12]
 800e002:	4607      	mov	r7, r0
 800e004:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e006:	bb02      	cbnz	r2, 800e04a <_dtoa_r+0xa82>
 800e008:	4601      	mov	r1, r0
 800e00a:	4650      	mov	r0, sl
 800e00c:	f001 f82c 	bl	800f068 <__mcmp>
 800e010:	4602      	mov	r2, r0
 800e012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e014:	4639      	mov	r1, r7
 800e016:	4628      	mov	r0, r5
 800e018:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800e01c:	f000 fda0 	bl	800eb60 <_Bfree>
 800e020:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e022:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e024:	9f02      	ldr	r7, [sp, #8]
 800e026:	ea43 0102 	orr.w	r1, r3, r2
 800e02a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e02c:	430b      	orrs	r3, r1
 800e02e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e030:	d10d      	bne.n	800e04e <_dtoa_r+0xa86>
 800e032:	2b39      	cmp	r3, #57	; 0x39
 800e034:	d027      	beq.n	800e086 <_dtoa_r+0xabe>
 800e036:	9a06      	ldr	r2, [sp, #24]
 800e038:	2a00      	cmp	r2, #0
 800e03a:	dd01      	ble.n	800e040 <_dtoa_r+0xa78>
 800e03c:	9b04      	ldr	r3, [sp, #16]
 800e03e:	3331      	adds	r3, #49	; 0x31
 800e040:	f88b 3000 	strb.w	r3, [fp]
 800e044:	e776      	b.n	800df34 <_dtoa_r+0x96c>
 800e046:	4630      	mov	r0, r6
 800e048:	e7b9      	b.n	800dfbe <_dtoa_r+0x9f6>
 800e04a:	2201      	movs	r2, #1
 800e04c:	e7e2      	b.n	800e014 <_dtoa_r+0xa4c>
 800e04e:	9906      	ldr	r1, [sp, #24]
 800e050:	2900      	cmp	r1, #0
 800e052:	db04      	blt.n	800e05e <_dtoa_r+0xa96>
 800e054:	9822      	ldr	r0, [sp, #136]	; 0x88
 800e056:	4301      	orrs	r1, r0
 800e058:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e05a:	4301      	orrs	r1, r0
 800e05c:	d120      	bne.n	800e0a0 <_dtoa_r+0xad8>
 800e05e:	2a00      	cmp	r2, #0
 800e060:	ddee      	ble.n	800e040 <_dtoa_r+0xa78>
 800e062:	4651      	mov	r1, sl
 800e064:	2201      	movs	r2, #1
 800e066:	4628      	mov	r0, r5
 800e068:	9302      	str	r3, [sp, #8]
 800e06a:	f000 ff91 	bl	800ef90 <__lshift>
 800e06e:	4621      	mov	r1, r4
 800e070:	4682      	mov	sl, r0
 800e072:	f000 fff9 	bl	800f068 <__mcmp>
 800e076:	2800      	cmp	r0, #0
 800e078:	9b02      	ldr	r3, [sp, #8]
 800e07a:	dc02      	bgt.n	800e082 <_dtoa_r+0xaba>
 800e07c:	d1e0      	bne.n	800e040 <_dtoa_r+0xa78>
 800e07e:	07da      	lsls	r2, r3, #31
 800e080:	d5de      	bpl.n	800e040 <_dtoa_r+0xa78>
 800e082:	2b39      	cmp	r3, #57	; 0x39
 800e084:	d1da      	bne.n	800e03c <_dtoa_r+0xa74>
 800e086:	2339      	movs	r3, #57	; 0x39
 800e088:	f88b 3000 	strb.w	r3, [fp]
 800e08c:	463b      	mov	r3, r7
 800e08e:	461f      	mov	r7, r3
 800e090:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800e094:	3b01      	subs	r3, #1
 800e096:	2a39      	cmp	r2, #57	; 0x39
 800e098:	d050      	beq.n	800e13c <_dtoa_r+0xb74>
 800e09a:	3201      	adds	r2, #1
 800e09c:	701a      	strb	r2, [r3, #0]
 800e09e:	e749      	b.n	800df34 <_dtoa_r+0x96c>
 800e0a0:	2a00      	cmp	r2, #0
 800e0a2:	dd03      	ble.n	800e0ac <_dtoa_r+0xae4>
 800e0a4:	2b39      	cmp	r3, #57	; 0x39
 800e0a6:	d0ee      	beq.n	800e086 <_dtoa_r+0xabe>
 800e0a8:	3301      	adds	r3, #1
 800e0aa:	e7c9      	b.n	800e040 <_dtoa_r+0xa78>
 800e0ac:	9a02      	ldr	r2, [sp, #8]
 800e0ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e0b0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e0b4:	428a      	cmp	r2, r1
 800e0b6:	d02a      	beq.n	800e10e <_dtoa_r+0xb46>
 800e0b8:	4651      	mov	r1, sl
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	220a      	movs	r2, #10
 800e0be:	4628      	mov	r0, r5
 800e0c0:	f000 fd70 	bl	800eba4 <__multadd>
 800e0c4:	45b0      	cmp	r8, r6
 800e0c6:	4682      	mov	sl, r0
 800e0c8:	f04f 0300 	mov.w	r3, #0
 800e0cc:	f04f 020a 	mov.w	r2, #10
 800e0d0:	4641      	mov	r1, r8
 800e0d2:	4628      	mov	r0, r5
 800e0d4:	d107      	bne.n	800e0e6 <_dtoa_r+0xb1e>
 800e0d6:	f000 fd65 	bl	800eba4 <__multadd>
 800e0da:	4680      	mov	r8, r0
 800e0dc:	4606      	mov	r6, r0
 800e0de:	9b02      	ldr	r3, [sp, #8]
 800e0e0:	3301      	adds	r3, #1
 800e0e2:	9302      	str	r3, [sp, #8]
 800e0e4:	e777      	b.n	800dfd6 <_dtoa_r+0xa0e>
 800e0e6:	f000 fd5d 	bl	800eba4 <__multadd>
 800e0ea:	4631      	mov	r1, r6
 800e0ec:	4680      	mov	r8, r0
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	220a      	movs	r2, #10
 800e0f2:	4628      	mov	r0, r5
 800e0f4:	f000 fd56 	bl	800eba4 <__multadd>
 800e0f8:	4606      	mov	r6, r0
 800e0fa:	e7f0      	b.n	800e0de <_dtoa_r+0xb16>
 800e0fc:	f1bb 0f00 	cmp.w	fp, #0
 800e100:	bfcc      	ite	gt
 800e102:	465f      	movgt	r7, fp
 800e104:	2701      	movle	r7, #1
 800e106:	f04f 0800 	mov.w	r8, #0
 800e10a:	9a08      	ldr	r2, [sp, #32]
 800e10c:	4417      	add	r7, r2
 800e10e:	4651      	mov	r1, sl
 800e110:	2201      	movs	r2, #1
 800e112:	4628      	mov	r0, r5
 800e114:	9302      	str	r3, [sp, #8]
 800e116:	f000 ff3b 	bl	800ef90 <__lshift>
 800e11a:	4621      	mov	r1, r4
 800e11c:	4682      	mov	sl, r0
 800e11e:	f000 ffa3 	bl	800f068 <__mcmp>
 800e122:	2800      	cmp	r0, #0
 800e124:	dcb2      	bgt.n	800e08c <_dtoa_r+0xac4>
 800e126:	d102      	bne.n	800e12e <_dtoa_r+0xb66>
 800e128:	9b02      	ldr	r3, [sp, #8]
 800e12a:	07db      	lsls	r3, r3, #31
 800e12c:	d4ae      	bmi.n	800e08c <_dtoa_r+0xac4>
 800e12e:	463b      	mov	r3, r7
 800e130:	461f      	mov	r7, r3
 800e132:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e136:	2a30      	cmp	r2, #48	; 0x30
 800e138:	d0fa      	beq.n	800e130 <_dtoa_r+0xb68>
 800e13a:	e6fb      	b.n	800df34 <_dtoa_r+0x96c>
 800e13c:	9a08      	ldr	r2, [sp, #32]
 800e13e:	429a      	cmp	r2, r3
 800e140:	d1a5      	bne.n	800e08e <_dtoa_r+0xac6>
 800e142:	2331      	movs	r3, #49	; 0x31
 800e144:	f109 0901 	add.w	r9, r9, #1
 800e148:	7013      	strb	r3, [r2, #0]
 800e14a:	e6f3      	b.n	800df34 <_dtoa_r+0x96c>
 800e14c:	4b13      	ldr	r3, [pc, #76]	; (800e19c <_dtoa_r+0xbd4>)
 800e14e:	f7ff baa7 	b.w	800d6a0 <_dtoa_r+0xd8>
 800e152:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e154:	2b00      	cmp	r3, #0
 800e156:	f47f aa80 	bne.w	800d65a <_dtoa_r+0x92>
 800e15a:	4b11      	ldr	r3, [pc, #68]	; (800e1a0 <_dtoa_r+0xbd8>)
 800e15c:	f7ff baa0 	b.w	800d6a0 <_dtoa_r+0xd8>
 800e160:	f1bb 0f00 	cmp.w	fp, #0
 800e164:	dc03      	bgt.n	800e16e <_dtoa_r+0xba6>
 800e166:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e168:	2b02      	cmp	r3, #2
 800e16a:	f73f aecc 	bgt.w	800df06 <_dtoa_r+0x93e>
 800e16e:	9f08      	ldr	r7, [sp, #32]
 800e170:	4621      	mov	r1, r4
 800e172:	4650      	mov	r0, sl
 800e174:	f7ff f99a 	bl	800d4ac <quorem>
 800e178:	9a08      	ldr	r2, [sp, #32]
 800e17a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e17e:	f807 3b01 	strb.w	r3, [r7], #1
 800e182:	1aba      	subs	r2, r7, r2
 800e184:	4593      	cmp	fp, r2
 800e186:	ddb9      	ble.n	800e0fc <_dtoa_r+0xb34>
 800e188:	4651      	mov	r1, sl
 800e18a:	2300      	movs	r3, #0
 800e18c:	220a      	movs	r2, #10
 800e18e:	4628      	mov	r0, r5
 800e190:	f000 fd08 	bl	800eba4 <__multadd>
 800e194:	4682      	mov	sl, r0
 800e196:	e7eb      	b.n	800e170 <_dtoa_r+0xba8>
 800e198:	08011534 	.word	0x08011534
 800e19c:	0801133c 	.word	0x0801133c
 800e1a0:	080114b1 	.word	0x080114b1

0800e1a4 <std>:
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	b510      	push	{r4, lr}
 800e1a8:	4604      	mov	r4, r0
 800e1aa:	e9c0 3300 	strd	r3, r3, [r0]
 800e1ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e1b2:	6083      	str	r3, [r0, #8]
 800e1b4:	8181      	strh	r1, [r0, #12]
 800e1b6:	6643      	str	r3, [r0, #100]	; 0x64
 800e1b8:	81c2      	strh	r2, [r0, #14]
 800e1ba:	6183      	str	r3, [r0, #24]
 800e1bc:	4619      	mov	r1, r3
 800e1be:	2208      	movs	r2, #8
 800e1c0:	305c      	adds	r0, #92	; 0x5c
 800e1c2:	f7fd fcdd 	bl	800bb80 <memset>
 800e1c6:	4b05      	ldr	r3, [pc, #20]	; (800e1dc <std+0x38>)
 800e1c8:	6224      	str	r4, [r4, #32]
 800e1ca:	6263      	str	r3, [r4, #36]	; 0x24
 800e1cc:	4b04      	ldr	r3, [pc, #16]	; (800e1e0 <std+0x3c>)
 800e1ce:	62a3      	str	r3, [r4, #40]	; 0x28
 800e1d0:	4b04      	ldr	r3, [pc, #16]	; (800e1e4 <std+0x40>)
 800e1d2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e1d4:	4b04      	ldr	r3, [pc, #16]	; (800e1e8 <std+0x44>)
 800e1d6:	6323      	str	r3, [r4, #48]	; 0x30
 800e1d8:	bd10      	pop	{r4, pc}
 800e1da:	bf00      	nop
 800e1dc:	0800f9e1 	.word	0x0800f9e1
 800e1e0:	0800fa03 	.word	0x0800fa03
 800e1e4:	0800fa3b 	.word	0x0800fa3b
 800e1e8:	0800fa5f 	.word	0x0800fa5f

0800e1ec <_cleanup_r>:
 800e1ec:	4901      	ldr	r1, [pc, #4]	; (800e1f4 <_cleanup_r+0x8>)
 800e1ee:	f000 b8af 	b.w	800e350 <_fwalk_reent>
 800e1f2:	bf00      	nop
 800e1f4:	0800fdb5 	.word	0x0800fdb5

0800e1f8 <__sfmoreglue>:
 800e1f8:	b570      	push	{r4, r5, r6, lr}
 800e1fa:	2568      	movs	r5, #104	; 0x68
 800e1fc:	1e4a      	subs	r2, r1, #1
 800e1fe:	4355      	muls	r5, r2
 800e200:	460e      	mov	r6, r1
 800e202:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e206:	f7fd fd0f 	bl	800bc28 <_malloc_r>
 800e20a:	4604      	mov	r4, r0
 800e20c:	b140      	cbz	r0, 800e220 <__sfmoreglue+0x28>
 800e20e:	2100      	movs	r1, #0
 800e210:	e9c0 1600 	strd	r1, r6, [r0]
 800e214:	300c      	adds	r0, #12
 800e216:	60a0      	str	r0, [r4, #8]
 800e218:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e21c:	f7fd fcb0 	bl	800bb80 <memset>
 800e220:	4620      	mov	r0, r4
 800e222:	bd70      	pop	{r4, r5, r6, pc}

0800e224 <__sfp_lock_acquire>:
 800e224:	4801      	ldr	r0, [pc, #4]	; (800e22c <__sfp_lock_acquire+0x8>)
 800e226:	f000 bc1e 	b.w	800ea66 <__retarget_lock_acquire_recursive>
 800e22a:	bf00      	nop
 800e22c:	20000be0 	.word	0x20000be0

0800e230 <__sfp_lock_release>:
 800e230:	4801      	ldr	r0, [pc, #4]	; (800e238 <__sfp_lock_release+0x8>)
 800e232:	f000 bc19 	b.w	800ea68 <__retarget_lock_release_recursive>
 800e236:	bf00      	nop
 800e238:	20000be0 	.word	0x20000be0

0800e23c <__sinit_lock_acquire>:
 800e23c:	4801      	ldr	r0, [pc, #4]	; (800e244 <__sinit_lock_acquire+0x8>)
 800e23e:	f000 bc12 	b.w	800ea66 <__retarget_lock_acquire_recursive>
 800e242:	bf00      	nop
 800e244:	20000bdb 	.word	0x20000bdb

0800e248 <__sinit_lock_release>:
 800e248:	4801      	ldr	r0, [pc, #4]	; (800e250 <__sinit_lock_release+0x8>)
 800e24a:	f000 bc0d 	b.w	800ea68 <__retarget_lock_release_recursive>
 800e24e:	bf00      	nop
 800e250:	20000bdb 	.word	0x20000bdb

0800e254 <__sinit>:
 800e254:	b510      	push	{r4, lr}
 800e256:	4604      	mov	r4, r0
 800e258:	f7ff fff0 	bl	800e23c <__sinit_lock_acquire>
 800e25c:	69a3      	ldr	r3, [r4, #24]
 800e25e:	b11b      	cbz	r3, 800e268 <__sinit+0x14>
 800e260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e264:	f7ff bff0 	b.w	800e248 <__sinit_lock_release>
 800e268:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e26c:	6523      	str	r3, [r4, #80]	; 0x50
 800e26e:	4b13      	ldr	r3, [pc, #76]	; (800e2bc <__sinit+0x68>)
 800e270:	4a13      	ldr	r2, [pc, #76]	; (800e2c0 <__sinit+0x6c>)
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	62a2      	str	r2, [r4, #40]	; 0x28
 800e276:	42a3      	cmp	r3, r4
 800e278:	bf08      	it	eq
 800e27a:	2301      	moveq	r3, #1
 800e27c:	4620      	mov	r0, r4
 800e27e:	bf08      	it	eq
 800e280:	61a3      	streq	r3, [r4, #24]
 800e282:	f000 f81f 	bl	800e2c4 <__sfp>
 800e286:	6060      	str	r0, [r4, #4]
 800e288:	4620      	mov	r0, r4
 800e28a:	f000 f81b 	bl	800e2c4 <__sfp>
 800e28e:	60a0      	str	r0, [r4, #8]
 800e290:	4620      	mov	r0, r4
 800e292:	f000 f817 	bl	800e2c4 <__sfp>
 800e296:	2200      	movs	r2, #0
 800e298:	2104      	movs	r1, #4
 800e29a:	60e0      	str	r0, [r4, #12]
 800e29c:	6860      	ldr	r0, [r4, #4]
 800e29e:	f7ff ff81 	bl	800e1a4 <std>
 800e2a2:	2201      	movs	r2, #1
 800e2a4:	2109      	movs	r1, #9
 800e2a6:	68a0      	ldr	r0, [r4, #8]
 800e2a8:	f7ff ff7c 	bl	800e1a4 <std>
 800e2ac:	2202      	movs	r2, #2
 800e2ae:	2112      	movs	r1, #18
 800e2b0:	68e0      	ldr	r0, [r4, #12]
 800e2b2:	f7ff ff77 	bl	800e1a4 <std>
 800e2b6:	2301      	movs	r3, #1
 800e2b8:	61a3      	str	r3, [r4, #24]
 800e2ba:	e7d1      	b.n	800e260 <__sinit+0xc>
 800e2bc:	08011328 	.word	0x08011328
 800e2c0:	0800e1ed 	.word	0x0800e1ed

0800e2c4 <__sfp>:
 800e2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2c6:	4607      	mov	r7, r0
 800e2c8:	f7ff ffac 	bl	800e224 <__sfp_lock_acquire>
 800e2cc:	4b1e      	ldr	r3, [pc, #120]	; (800e348 <__sfp+0x84>)
 800e2ce:	681e      	ldr	r6, [r3, #0]
 800e2d0:	69b3      	ldr	r3, [r6, #24]
 800e2d2:	b913      	cbnz	r3, 800e2da <__sfp+0x16>
 800e2d4:	4630      	mov	r0, r6
 800e2d6:	f7ff ffbd 	bl	800e254 <__sinit>
 800e2da:	3648      	adds	r6, #72	; 0x48
 800e2dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e2e0:	3b01      	subs	r3, #1
 800e2e2:	d503      	bpl.n	800e2ec <__sfp+0x28>
 800e2e4:	6833      	ldr	r3, [r6, #0]
 800e2e6:	b30b      	cbz	r3, 800e32c <__sfp+0x68>
 800e2e8:	6836      	ldr	r6, [r6, #0]
 800e2ea:	e7f7      	b.n	800e2dc <__sfp+0x18>
 800e2ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e2f0:	b9d5      	cbnz	r5, 800e328 <__sfp+0x64>
 800e2f2:	4b16      	ldr	r3, [pc, #88]	; (800e34c <__sfp+0x88>)
 800e2f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e2f8:	60e3      	str	r3, [r4, #12]
 800e2fa:	6665      	str	r5, [r4, #100]	; 0x64
 800e2fc:	f000 fbb2 	bl	800ea64 <__retarget_lock_init_recursive>
 800e300:	f7ff ff96 	bl	800e230 <__sfp_lock_release>
 800e304:	2208      	movs	r2, #8
 800e306:	4629      	mov	r1, r5
 800e308:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e30c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e310:	6025      	str	r5, [r4, #0]
 800e312:	61a5      	str	r5, [r4, #24]
 800e314:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e318:	f7fd fc32 	bl	800bb80 <memset>
 800e31c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e320:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e324:	4620      	mov	r0, r4
 800e326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e328:	3468      	adds	r4, #104	; 0x68
 800e32a:	e7d9      	b.n	800e2e0 <__sfp+0x1c>
 800e32c:	2104      	movs	r1, #4
 800e32e:	4638      	mov	r0, r7
 800e330:	f7ff ff62 	bl	800e1f8 <__sfmoreglue>
 800e334:	4604      	mov	r4, r0
 800e336:	6030      	str	r0, [r6, #0]
 800e338:	2800      	cmp	r0, #0
 800e33a:	d1d5      	bne.n	800e2e8 <__sfp+0x24>
 800e33c:	f7ff ff78 	bl	800e230 <__sfp_lock_release>
 800e340:	230c      	movs	r3, #12
 800e342:	603b      	str	r3, [r7, #0]
 800e344:	e7ee      	b.n	800e324 <__sfp+0x60>
 800e346:	bf00      	nop
 800e348:	08011328 	.word	0x08011328
 800e34c:	ffff0001 	.word	0xffff0001

0800e350 <_fwalk_reent>:
 800e350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e354:	4606      	mov	r6, r0
 800e356:	4688      	mov	r8, r1
 800e358:	2700      	movs	r7, #0
 800e35a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e35e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e362:	f1b9 0901 	subs.w	r9, r9, #1
 800e366:	d505      	bpl.n	800e374 <_fwalk_reent+0x24>
 800e368:	6824      	ldr	r4, [r4, #0]
 800e36a:	2c00      	cmp	r4, #0
 800e36c:	d1f7      	bne.n	800e35e <_fwalk_reent+0xe>
 800e36e:	4638      	mov	r0, r7
 800e370:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e374:	89ab      	ldrh	r3, [r5, #12]
 800e376:	2b01      	cmp	r3, #1
 800e378:	d907      	bls.n	800e38a <_fwalk_reent+0x3a>
 800e37a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e37e:	3301      	adds	r3, #1
 800e380:	d003      	beq.n	800e38a <_fwalk_reent+0x3a>
 800e382:	4629      	mov	r1, r5
 800e384:	4630      	mov	r0, r6
 800e386:	47c0      	blx	r8
 800e388:	4307      	orrs	r7, r0
 800e38a:	3568      	adds	r5, #104	; 0x68
 800e38c:	e7e9      	b.n	800e362 <_fwalk_reent+0x12>

0800e38e <rshift>:
 800e38e:	6903      	ldr	r3, [r0, #16]
 800e390:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e394:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e398:	f100 0414 	add.w	r4, r0, #20
 800e39c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e3a0:	dd46      	ble.n	800e430 <rshift+0xa2>
 800e3a2:	f011 011f 	ands.w	r1, r1, #31
 800e3a6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e3aa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e3ae:	d10c      	bne.n	800e3ca <rshift+0x3c>
 800e3b0:	4629      	mov	r1, r5
 800e3b2:	f100 0710 	add.w	r7, r0, #16
 800e3b6:	42b1      	cmp	r1, r6
 800e3b8:	d335      	bcc.n	800e426 <rshift+0x98>
 800e3ba:	1a9b      	subs	r3, r3, r2
 800e3bc:	009b      	lsls	r3, r3, #2
 800e3be:	1eea      	subs	r2, r5, #3
 800e3c0:	4296      	cmp	r6, r2
 800e3c2:	bf38      	it	cc
 800e3c4:	2300      	movcc	r3, #0
 800e3c6:	4423      	add	r3, r4
 800e3c8:	e015      	b.n	800e3f6 <rshift+0x68>
 800e3ca:	46a1      	mov	r9, r4
 800e3cc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e3d0:	f1c1 0820 	rsb	r8, r1, #32
 800e3d4:	40cf      	lsrs	r7, r1
 800e3d6:	f105 0e04 	add.w	lr, r5, #4
 800e3da:	4576      	cmp	r6, lr
 800e3dc:	46f4      	mov	ip, lr
 800e3de:	d816      	bhi.n	800e40e <rshift+0x80>
 800e3e0:	1a9b      	subs	r3, r3, r2
 800e3e2:	009a      	lsls	r2, r3, #2
 800e3e4:	3a04      	subs	r2, #4
 800e3e6:	3501      	adds	r5, #1
 800e3e8:	42ae      	cmp	r6, r5
 800e3ea:	bf38      	it	cc
 800e3ec:	2200      	movcc	r2, #0
 800e3ee:	18a3      	adds	r3, r4, r2
 800e3f0:	50a7      	str	r7, [r4, r2]
 800e3f2:	b107      	cbz	r7, 800e3f6 <rshift+0x68>
 800e3f4:	3304      	adds	r3, #4
 800e3f6:	42a3      	cmp	r3, r4
 800e3f8:	eba3 0204 	sub.w	r2, r3, r4
 800e3fc:	bf08      	it	eq
 800e3fe:	2300      	moveq	r3, #0
 800e400:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e404:	6102      	str	r2, [r0, #16]
 800e406:	bf08      	it	eq
 800e408:	6143      	streq	r3, [r0, #20]
 800e40a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e40e:	f8dc c000 	ldr.w	ip, [ip]
 800e412:	fa0c fc08 	lsl.w	ip, ip, r8
 800e416:	ea4c 0707 	orr.w	r7, ip, r7
 800e41a:	f849 7b04 	str.w	r7, [r9], #4
 800e41e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e422:	40cf      	lsrs	r7, r1
 800e424:	e7d9      	b.n	800e3da <rshift+0x4c>
 800e426:	f851 cb04 	ldr.w	ip, [r1], #4
 800e42a:	f847 cf04 	str.w	ip, [r7, #4]!
 800e42e:	e7c2      	b.n	800e3b6 <rshift+0x28>
 800e430:	4623      	mov	r3, r4
 800e432:	e7e0      	b.n	800e3f6 <rshift+0x68>

0800e434 <__hexdig_fun>:
 800e434:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e438:	2b09      	cmp	r3, #9
 800e43a:	d802      	bhi.n	800e442 <__hexdig_fun+0xe>
 800e43c:	3820      	subs	r0, #32
 800e43e:	b2c0      	uxtb	r0, r0
 800e440:	4770      	bx	lr
 800e442:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e446:	2b05      	cmp	r3, #5
 800e448:	d801      	bhi.n	800e44e <__hexdig_fun+0x1a>
 800e44a:	3847      	subs	r0, #71	; 0x47
 800e44c:	e7f7      	b.n	800e43e <__hexdig_fun+0xa>
 800e44e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e452:	2b05      	cmp	r3, #5
 800e454:	d801      	bhi.n	800e45a <__hexdig_fun+0x26>
 800e456:	3827      	subs	r0, #39	; 0x27
 800e458:	e7f1      	b.n	800e43e <__hexdig_fun+0xa>
 800e45a:	2000      	movs	r0, #0
 800e45c:	4770      	bx	lr
	...

0800e460 <__gethex>:
 800e460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e464:	b08b      	sub	sp, #44	; 0x2c
 800e466:	9306      	str	r3, [sp, #24]
 800e468:	4bb9      	ldr	r3, [pc, #740]	; (800e750 <__gethex+0x2f0>)
 800e46a:	9002      	str	r0, [sp, #8]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	468b      	mov	fp, r1
 800e470:	4618      	mov	r0, r3
 800e472:	4690      	mov	r8, r2
 800e474:	9303      	str	r3, [sp, #12]
 800e476:	f7f1 fed7 	bl	8000228 <strlen>
 800e47a:	4682      	mov	sl, r0
 800e47c:	9b03      	ldr	r3, [sp, #12]
 800e47e:	f8db 2000 	ldr.w	r2, [fp]
 800e482:	4403      	add	r3, r0
 800e484:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e488:	9307      	str	r3, [sp, #28]
 800e48a:	1c93      	adds	r3, r2, #2
 800e48c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e490:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e494:	32fe      	adds	r2, #254	; 0xfe
 800e496:	18d1      	adds	r1, r2, r3
 800e498:	461f      	mov	r7, r3
 800e49a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e49e:	9101      	str	r1, [sp, #4]
 800e4a0:	2830      	cmp	r0, #48	; 0x30
 800e4a2:	d0f8      	beq.n	800e496 <__gethex+0x36>
 800e4a4:	f7ff ffc6 	bl	800e434 <__hexdig_fun>
 800e4a8:	4604      	mov	r4, r0
 800e4aa:	2800      	cmp	r0, #0
 800e4ac:	d13a      	bne.n	800e524 <__gethex+0xc4>
 800e4ae:	4652      	mov	r2, sl
 800e4b0:	4638      	mov	r0, r7
 800e4b2:	9903      	ldr	r1, [sp, #12]
 800e4b4:	f001 fad7 	bl	800fa66 <strncmp>
 800e4b8:	4605      	mov	r5, r0
 800e4ba:	2800      	cmp	r0, #0
 800e4bc:	d166      	bne.n	800e58c <__gethex+0x12c>
 800e4be:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e4c2:	eb07 060a 	add.w	r6, r7, sl
 800e4c6:	f7ff ffb5 	bl	800e434 <__hexdig_fun>
 800e4ca:	2800      	cmp	r0, #0
 800e4cc:	d060      	beq.n	800e590 <__gethex+0x130>
 800e4ce:	4633      	mov	r3, r6
 800e4d0:	7818      	ldrb	r0, [r3, #0]
 800e4d2:	461f      	mov	r7, r3
 800e4d4:	2830      	cmp	r0, #48	; 0x30
 800e4d6:	f103 0301 	add.w	r3, r3, #1
 800e4da:	d0f9      	beq.n	800e4d0 <__gethex+0x70>
 800e4dc:	f7ff ffaa 	bl	800e434 <__hexdig_fun>
 800e4e0:	2301      	movs	r3, #1
 800e4e2:	fab0 f480 	clz	r4, r0
 800e4e6:	4635      	mov	r5, r6
 800e4e8:	0964      	lsrs	r4, r4, #5
 800e4ea:	9301      	str	r3, [sp, #4]
 800e4ec:	463a      	mov	r2, r7
 800e4ee:	4616      	mov	r6, r2
 800e4f0:	7830      	ldrb	r0, [r6, #0]
 800e4f2:	3201      	adds	r2, #1
 800e4f4:	f7ff ff9e 	bl	800e434 <__hexdig_fun>
 800e4f8:	2800      	cmp	r0, #0
 800e4fa:	d1f8      	bne.n	800e4ee <__gethex+0x8e>
 800e4fc:	4652      	mov	r2, sl
 800e4fe:	4630      	mov	r0, r6
 800e500:	9903      	ldr	r1, [sp, #12]
 800e502:	f001 fab0 	bl	800fa66 <strncmp>
 800e506:	b980      	cbnz	r0, 800e52a <__gethex+0xca>
 800e508:	b94d      	cbnz	r5, 800e51e <__gethex+0xbe>
 800e50a:	eb06 050a 	add.w	r5, r6, sl
 800e50e:	462a      	mov	r2, r5
 800e510:	4616      	mov	r6, r2
 800e512:	7830      	ldrb	r0, [r6, #0]
 800e514:	3201      	adds	r2, #1
 800e516:	f7ff ff8d 	bl	800e434 <__hexdig_fun>
 800e51a:	2800      	cmp	r0, #0
 800e51c:	d1f8      	bne.n	800e510 <__gethex+0xb0>
 800e51e:	1bad      	subs	r5, r5, r6
 800e520:	00ad      	lsls	r5, r5, #2
 800e522:	e004      	b.n	800e52e <__gethex+0xce>
 800e524:	2400      	movs	r4, #0
 800e526:	4625      	mov	r5, r4
 800e528:	e7e0      	b.n	800e4ec <__gethex+0x8c>
 800e52a:	2d00      	cmp	r5, #0
 800e52c:	d1f7      	bne.n	800e51e <__gethex+0xbe>
 800e52e:	7833      	ldrb	r3, [r6, #0]
 800e530:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e534:	2b50      	cmp	r3, #80	; 0x50
 800e536:	d139      	bne.n	800e5ac <__gethex+0x14c>
 800e538:	7873      	ldrb	r3, [r6, #1]
 800e53a:	2b2b      	cmp	r3, #43	; 0x2b
 800e53c:	d02a      	beq.n	800e594 <__gethex+0x134>
 800e53e:	2b2d      	cmp	r3, #45	; 0x2d
 800e540:	d02c      	beq.n	800e59c <__gethex+0x13c>
 800e542:	f04f 0900 	mov.w	r9, #0
 800e546:	1c71      	adds	r1, r6, #1
 800e548:	7808      	ldrb	r0, [r1, #0]
 800e54a:	f7ff ff73 	bl	800e434 <__hexdig_fun>
 800e54e:	1e43      	subs	r3, r0, #1
 800e550:	b2db      	uxtb	r3, r3
 800e552:	2b18      	cmp	r3, #24
 800e554:	d82a      	bhi.n	800e5ac <__gethex+0x14c>
 800e556:	f1a0 0210 	sub.w	r2, r0, #16
 800e55a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e55e:	f7ff ff69 	bl	800e434 <__hexdig_fun>
 800e562:	1e43      	subs	r3, r0, #1
 800e564:	b2db      	uxtb	r3, r3
 800e566:	2b18      	cmp	r3, #24
 800e568:	d91b      	bls.n	800e5a2 <__gethex+0x142>
 800e56a:	f1b9 0f00 	cmp.w	r9, #0
 800e56e:	d000      	beq.n	800e572 <__gethex+0x112>
 800e570:	4252      	negs	r2, r2
 800e572:	4415      	add	r5, r2
 800e574:	f8cb 1000 	str.w	r1, [fp]
 800e578:	b1d4      	cbz	r4, 800e5b0 <__gethex+0x150>
 800e57a:	9b01      	ldr	r3, [sp, #4]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	bf14      	ite	ne
 800e580:	2700      	movne	r7, #0
 800e582:	2706      	moveq	r7, #6
 800e584:	4638      	mov	r0, r7
 800e586:	b00b      	add	sp, #44	; 0x2c
 800e588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e58c:	463e      	mov	r6, r7
 800e58e:	4625      	mov	r5, r4
 800e590:	2401      	movs	r4, #1
 800e592:	e7cc      	b.n	800e52e <__gethex+0xce>
 800e594:	f04f 0900 	mov.w	r9, #0
 800e598:	1cb1      	adds	r1, r6, #2
 800e59a:	e7d5      	b.n	800e548 <__gethex+0xe8>
 800e59c:	f04f 0901 	mov.w	r9, #1
 800e5a0:	e7fa      	b.n	800e598 <__gethex+0x138>
 800e5a2:	230a      	movs	r3, #10
 800e5a4:	fb03 0202 	mla	r2, r3, r2, r0
 800e5a8:	3a10      	subs	r2, #16
 800e5aa:	e7d6      	b.n	800e55a <__gethex+0xfa>
 800e5ac:	4631      	mov	r1, r6
 800e5ae:	e7e1      	b.n	800e574 <__gethex+0x114>
 800e5b0:	4621      	mov	r1, r4
 800e5b2:	1bf3      	subs	r3, r6, r7
 800e5b4:	3b01      	subs	r3, #1
 800e5b6:	2b07      	cmp	r3, #7
 800e5b8:	dc0a      	bgt.n	800e5d0 <__gethex+0x170>
 800e5ba:	9802      	ldr	r0, [sp, #8]
 800e5bc:	f000 fa90 	bl	800eae0 <_Balloc>
 800e5c0:	4604      	mov	r4, r0
 800e5c2:	b940      	cbnz	r0, 800e5d6 <__gethex+0x176>
 800e5c4:	4602      	mov	r2, r0
 800e5c6:	21de      	movs	r1, #222	; 0xde
 800e5c8:	4b62      	ldr	r3, [pc, #392]	; (800e754 <__gethex+0x2f4>)
 800e5ca:	4863      	ldr	r0, [pc, #396]	; (800e758 <__gethex+0x2f8>)
 800e5cc:	f001 fb3e 	bl	800fc4c <__assert_func>
 800e5d0:	3101      	adds	r1, #1
 800e5d2:	105b      	asrs	r3, r3, #1
 800e5d4:	e7ef      	b.n	800e5b6 <__gethex+0x156>
 800e5d6:	f04f 0b00 	mov.w	fp, #0
 800e5da:	f100 0914 	add.w	r9, r0, #20
 800e5de:	f1ca 0301 	rsb	r3, sl, #1
 800e5e2:	f8cd 9010 	str.w	r9, [sp, #16]
 800e5e6:	f8cd b004 	str.w	fp, [sp, #4]
 800e5ea:	9308      	str	r3, [sp, #32]
 800e5ec:	42b7      	cmp	r7, r6
 800e5ee:	d33f      	bcc.n	800e670 <__gethex+0x210>
 800e5f0:	9f04      	ldr	r7, [sp, #16]
 800e5f2:	9b01      	ldr	r3, [sp, #4]
 800e5f4:	f847 3b04 	str.w	r3, [r7], #4
 800e5f8:	eba7 0709 	sub.w	r7, r7, r9
 800e5fc:	10bf      	asrs	r7, r7, #2
 800e5fe:	6127      	str	r7, [r4, #16]
 800e600:	4618      	mov	r0, r3
 800e602:	f000 fb63 	bl	800eccc <__hi0bits>
 800e606:	017f      	lsls	r7, r7, #5
 800e608:	f8d8 6000 	ldr.w	r6, [r8]
 800e60c:	1a3f      	subs	r7, r7, r0
 800e60e:	42b7      	cmp	r7, r6
 800e610:	dd62      	ble.n	800e6d8 <__gethex+0x278>
 800e612:	1bbf      	subs	r7, r7, r6
 800e614:	4639      	mov	r1, r7
 800e616:	4620      	mov	r0, r4
 800e618:	f000 fef9 	bl	800f40e <__any_on>
 800e61c:	4682      	mov	sl, r0
 800e61e:	b1a8      	cbz	r0, 800e64c <__gethex+0x1ec>
 800e620:	f04f 0a01 	mov.w	sl, #1
 800e624:	1e7b      	subs	r3, r7, #1
 800e626:	1159      	asrs	r1, r3, #5
 800e628:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e62c:	f003 021f 	and.w	r2, r3, #31
 800e630:	fa0a f202 	lsl.w	r2, sl, r2
 800e634:	420a      	tst	r2, r1
 800e636:	d009      	beq.n	800e64c <__gethex+0x1ec>
 800e638:	4553      	cmp	r3, sl
 800e63a:	dd05      	ble.n	800e648 <__gethex+0x1e8>
 800e63c:	4620      	mov	r0, r4
 800e63e:	1eb9      	subs	r1, r7, #2
 800e640:	f000 fee5 	bl	800f40e <__any_on>
 800e644:	2800      	cmp	r0, #0
 800e646:	d144      	bne.n	800e6d2 <__gethex+0x272>
 800e648:	f04f 0a02 	mov.w	sl, #2
 800e64c:	4639      	mov	r1, r7
 800e64e:	4620      	mov	r0, r4
 800e650:	f7ff fe9d 	bl	800e38e <rshift>
 800e654:	443d      	add	r5, r7
 800e656:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e65a:	42ab      	cmp	r3, r5
 800e65c:	da4a      	bge.n	800e6f4 <__gethex+0x294>
 800e65e:	4621      	mov	r1, r4
 800e660:	9802      	ldr	r0, [sp, #8]
 800e662:	f000 fa7d 	bl	800eb60 <_Bfree>
 800e666:	2300      	movs	r3, #0
 800e668:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e66a:	27a3      	movs	r7, #163	; 0xa3
 800e66c:	6013      	str	r3, [r2, #0]
 800e66e:	e789      	b.n	800e584 <__gethex+0x124>
 800e670:	1e73      	subs	r3, r6, #1
 800e672:	9a07      	ldr	r2, [sp, #28]
 800e674:	9305      	str	r3, [sp, #20]
 800e676:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e67a:	4293      	cmp	r3, r2
 800e67c:	d019      	beq.n	800e6b2 <__gethex+0x252>
 800e67e:	f1bb 0f20 	cmp.w	fp, #32
 800e682:	d107      	bne.n	800e694 <__gethex+0x234>
 800e684:	9b04      	ldr	r3, [sp, #16]
 800e686:	9a01      	ldr	r2, [sp, #4]
 800e688:	f843 2b04 	str.w	r2, [r3], #4
 800e68c:	9304      	str	r3, [sp, #16]
 800e68e:	2300      	movs	r3, #0
 800e690:	469b      	mov	fp, r3
 800e692:	9301      	str	r3, [sp, #4]
 800e694:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e698:	f7ff fecc 	bl	800e434 <__hexdig_fun>
 800e69c:	9b01      	ldr	r3, [sp, #4]
 800e69e:	f000 000f 	and.w	r0, r0, #15
 800e6a2:	fa00 f00b 	lsl.w	r0, r0, fp
 800e6a6:	4303      	orrs	r3, r0
 800e6a8:	9301      	str	r3, [sp, #4]
 800e6aa:	f10b 0b04 	add.w	fp, fp, #4
 800e6ae:	9b05      	ldr	r3, [sp, #20]
 800e6b0:	e00d      	b.n	800e6ce <__gethex+0x26e>
 800e6b2:	9b05      	ldr	r3, [sp, #20]
 800e6b4:	9a08      	ldr	r2, [sp, #32]
 800e6b6:	4413      	add	r3, r2
 800e6b8:	42bb      	cmp	r3, r7
 800e6ba:	d3e0      	bcc.n	800e67e <__gethex+0x21e>
 800e6bc:	4618      	mov	r0, r3
 800e6be:	4652      	mov	r2, sl
 800e6c0:	9903      	ldr	r1, [sp, #12]
 800e6c2:	9309      	str	r3, [sp, #36]	; 0x24
 800e6c4:	f001 f9cf 	bl	800fa66 <strncmp>
 800e6c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6ca:	2800      	cmp	r0, #0
 800e6cc:	d1d7      	bne.n	800e67e <__gethex+0x21e>
 800e6ce:	461e      	mov	r6, r3
 800e6d0:	e78c      	b.n	800e5ec <__gethex+0x18c>
 800e6d2:	f04f 0a03 	mov.w	sl, #3
 800e6d6:	e7b9      	b.n	800e64c <__gethex+0x1ec>
 800e6d8:	da09      	bge.n	800e6ee <__gethex+0x28e>
 800e6da:	1bf7      	subs	r7, r6, r7
 800e6dc:	4621      	mov	r1, r4
 800e6de:	463a      	mov	r2, r7
 800e6e0:	9802      	ldr	r0, [sp, #8]
 800e6e2:	f000 fc55 	bl	800ef90 <__lshift>
 800e6e6:	4604      	mov	r4, r0
 800e6e8:	1bed      	subs	r5, r5, r7
 800e6ea:	f100 0914 	add.w	r9, r0, #20
 800e6ee:	f04f 0a00 	mov.w	sl, #0
 800e6f2:	e7b0      	b.n	800e656 <__gethex+0x1f6>
 800e6f4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e6f8:	42a8      	cmp	r0, r5
 800e6fa:	dd71      	ble.n	800e7e0 <__gethex+0x380>
 800e6fc:	1b45      	subs	r5, r0, r5
 800e6fe:	42ae      	cmp	r6, r5
 800e700:	dc34      	bgt.n	800e76c <__gethex+0x30c>
 800e702:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e706:	2b02      	cmp	r3, #2
 800e708:	d028      	beq.n	800e75c <__gethex+0x2fc>
 800e70a:	2b03      	cmp	r3, #3
 800e70c:	d02a      	beq.n	800e764 <__gethex+0x304>
 800e70e:	2b01      	cmp	r3, #1
 800e710:	d115      	bne.n	800e73e <__gethex+0x2de>
 800e712:	42ae      	cmp	r6, r5
 800e714:	d113      	bne.n	800e73e <__gethex+0x2de>
 800e716:	2e01      	cmp	r6, #1
 800e718:	d10b      	bne.n	800e732 <__gethex+0x2d2>
 800e71a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e71e:	9a06      	ldr	r2, [sp, #24]
 800e720:	2762      	movs	r7, #98	; 0x62
 800e722:	6013      	str	r3, [r2, #0]
 800e724:	2301      	movs	r3, #1
 800e726:	6123      	str	r3, [r4, #16]
 800e728:	f8c9 3000 	str.w	r3, [r9]
 800e72c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e72e:	601c      	str	r4, [r3, #0]
 800e730:	e728      	b.n	800e584 <__gethex+0x124>
 800e732:	4620      	mov	r0, r4
 800e734:	1e71      	subs	r1, r6, #1
 800e736:	f000 fe6a 	bl	800f40e <__any_on>
 800e73a:	2800      	cmp	r0, #0
 800e73c:	d1ed      	bne.n	800e71a <__gethex+0x2ba>
 800e73e:	4621      	mov	r1, r4
 800e740:	9802      	ldr	r0, [sp, #8]
 800e742:	f000 fa0d 	bl	800eb60 <_Bfree>
 800e746:	2300      	movs	r3, #0
 800e748:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e74a:	2750      	movs	r7, #80	; 0x50
 800e74c:	6013      	str	r3, [r2, #0]
 800e74e:	e719      	b.n	800e584 <__gethex+0x124>
 800e750:	08011614 	.word	0x08011614
 800e754:	08011534 	.word	0x08011534
 800e758:	080115a8 	.word	0x080115a8
 800e75c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d1ed      	bne.n	800e73e <__gethex+0x2de>
 800e762:	e7da      	b.n	800e71a <__gethex+0x2ba>
 800e764:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e766:	2b00      	cmp	r3, #0
 800e768:	d1d7      	bne.n	800e71a <__gethex+0x2ba>
 800e76a:	e7e8      	b.n	800e73e <__gethex+0x2de>
 800e76c:	1e6f      	subs	r7, r5, #1
 800e76e:	f1ba 0f00 	cmp.w	sl, #0
 800e772:	d132      	bne.n	800e7da <__gethex+0x37a>
 800e774:	b127      	cbz	r7, 800e780 <__gethex+0x320>
 800e776:	4639      	mov	r1, r7
 800e778:	4620      	mov	r0, r4
 800e77a:	f000 fe48 	bl	800f40e <__any_on>
 800e77e:	4682      	mov	sl, r0
 800e780:	2101      	movs	r1, #1
 800e782:	117b      	asrs	r3, r7, #5
 800e784:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e788:	f007 071f 	and.w	r7, r7, #31
 800e78c:	fa01 f707 	lsl.w	r7, r1, r7
 800e790:	421f      	tst	r7, r3
 800e792:	f04f 0702 	mov.w	r7, #2
 800e796:	4629      	mov	r1, r5
 800e798:	4620      	mov	r0, r4
 800e79a:	bf18      	it	ne
 800e79c:	f04a 0a02 	orrne.w	sl, sl, #2
 800e7a0:	1b76      	subs	r6, r6, r5
 800e7a2:	f7ff fdf4 	bl	800e38e <rshift>
 800e7a6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e7aa:	f1ba 0f00 	cmp.w	sl, #0
 800e7ae:	d048      	beq.n	800e842 <__gethex+0x3e2>
 800e7b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e7b4:	2b02      	cmp	r3, #2
 800e7b6:	d015      	beq.n	800e7e4 <__gethex+0x384>
 800e7b8:	2b03      	cmp	r3, #3
 800e7ba:	d017      	beq.n	800e7ec <__gethex+0x38c>
 800e7bc:	2b01      	cmp	r3, #1
 800e7be:	d109      	bne.n	800e7d4 <__gethex+0x374>
 800e7c0:	f01a 0f02 	tst.w	sl, #2
 800e7c4:	d006      	beq.n	800e7d4 <__gethex+0x374>
 800e7c6:	f8d9 0000 	ldr.w	r0, [r9]
 800e7ca:	ea4a 0a00 	orr.w	sl, sl, r0
 800e7ce:	f01a 0f01 	tst.w	sl, #1
 800e7d2:	d10e      	bne.n	800e7f2 <__gethex+0x392>
 800e7d4:	f047 0710 	orr.w	r7, r7, #16
 800e7d8:	e033      	b.n	800e842 <__gethex+0x3e2>
 800e7da:	f04f 0a01 	mov.w	sl, #1
 800e7de:	e7cf      	b.n	800e780 <__gethex+0x320>
 800e7e0:	2701      	movs	r7, #1
 800e7e2:	e7e2      	b.n	800e7aa <__gethex+0x34a>
 800e7e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e7e6:	f1c3 0301 	rsb	r3, r3, #1
 800e7ea:	9315      	str	r3, [sp, #84]	; 0x54
 800e7ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d0f0      	beq.n	800e7d4 <__gethex+0x374>
 800e7f2:	f04f 0c00 	mov.w	ip, #0
 800e7f6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e7fa:	f104 0314 	add.w	r3, r4, #20
 800e7fe:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e802:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e806:	4618      	mov	r0, r3
 800e808:	f853 2b04 	ldr.w	r2, [r3], #4
 800e80c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e810:	d01c      	beq.n	800e84c <__gethex+0x3ec>
 800e812:	3201      	adds	r2, #1
 800e814:	6002      	str	r2, [r0, #0]
 800e816:	2f02      	cmp	r7, #2
 800e818:	f104 0314 	add.w	r3, r4, #20
 800e81c:	d13d      	bne.n	800e89a <__gethex+0x43a>
 800e81e:	f8d8 2000 	ldr.w	r2, [r8]
 800e822:	3a01      	subs	r2, #1
 800e824:	42b2      	cmp	r2, r6
 800e826:	d10a      	bne.n	800e83e <__gethex+0x3de>
 800e828:	2201      	movs	r2, #1
 800e82a:	1171      	asrs	r1, r6, #5
 800e82c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e830:	f006 061f 	and.w	r6, r6, #31
 800e834:	fa02 f606 	lsl.w	r6, r2, r6
 800e838:	421e      	tst	r6, r3
 800e83a:	bf18      	it	ne
 800e83c:	4617      	movne	r7, r2
 800e83e:	f047 0720 	orr.w	r7, r7, #32
 800e842:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e844:	601c      	str	r4, [r3, #0]
 800e846:	9b06      	ldr	r3, [sp, #24]
 800e848:	601d      	str	r5, [r3, #0]
 800e84a:	e69b      	b.n	800e584 <__gethex+0x124>
 800e84c:	4299      	cmp	r1, r3
 800e84e:	f843 cc04 	str.w	ip, [r3, #-4]
 800e852:	d8d8      	bhi.n	800e806 <__gethex+0x3a6>
 800e854:	68a3      	ldr	r3, [r4, #8]
 800e856:	459b      	cmp	fp, r3
 800e858:	db17      	blt.n	800e88a <__gethex+0x42a>
 800e85a:	6861      	ldr	r1, [r4, #4]
 800e85c:	9802      	ldr	r0, [sp, #8]
 800e85e:	3101      	adds	r1, #1
 800e860:	f000 f93e 	bl	800eae0 <_Balloc>
 800e864:	4681      	mov	r9, r0
 800e866:	b918      	cbnz	r0, 800e870 <__gethex+0x410>
 800e868:	4602      	mov	r2, r0
 800e86a:	2184      	movs	r1, #132	; 0x84
 800e86c:	4b19      	ldr	r3, [pc, #100]	; (800e8d4 <__gethex+0x474>)
 800e86e:	e6ac      	b.n	800e5ca <__gethex+0x16a>
 800e870:	6922      	ldr	r2, [r4, #16]
 800e872:	f104 010c 	add.w	r1, r4, #12
 800e876:	3202      	adds	r2, #2
 800e878:	0092      	lsls	r2, r2, #2
 800e87a:	300c      	adds	r0, #12
 800e87c:	f000 f915 	bl	800eaaa <memcpy>
 800e880:	4621      	mov	r1, r4
 800e882:	9802      	ldr	r0, [sp, #8]
 800e884:	f000 f96c 	bl	800eb60 <_Bfree>
 800e888:	464c      	mov	r4, r9
 800e88a:	6923      	ldr	r3, [r4, #16]
 800e88c:	1c5a      	adds	r2, r3, #1
 800e88e:	6122      	str	r2, [r4, #16]
 800e890:	2201      	movs	r2, #1
 800e892:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e896:	615a      	str	r2, [r3, #20]
 800e898:	e7bd      	b.n	800e816 <__gethex+0x3b6>
 800e89a:	6922      	ldr	r2, [r4, #16]
 800e89c:	455a      	cmp	r2, fp
 800e89e:	dd0b      	ble.n	800e8b8 <__gethex+0x458>
 800e8a0:	2101      	movs	r1, #1
 800e8a2:	4620      	mov	r0, r4
 800e8a4:	f7ff fd73 	bl	800e38e <rshift>
 800e8a8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e8ac:	3501      	adds	r5, #1
 800e8ae:	42ab      	cmp	r3, r5
 800e8b0:	f6ff aed5 	blt.w	800e65e <__gethex+0x1fe>
 800e8b4:	2701      	movs	r7, #1
 800e8b6:	e7c2      	b.n	800e83e <__gethex+0x3de>
 800e8b8:	f016 061f 	ands.w	r6, r6, #31
 800e8bc:	d0fa      	beq.n	800e8b4 <__gethex+0x454>
 800e8be:	449a      	add	sl, r3
 800e8c0:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800e8c4:	f000 fa02 	bl	800eccc <__hi0bits>
 800e8c8:	f1c6 0620 	rsb	r6, r6, #32
 800e8cc:	42b0      	cmp	r0, r6
 800e8ce:	dbe7      	blt.n	800e8a0 <__gethex+0x440>
 800e8d0:	e7f0      	b.n	800e8b4 <__gethex+0x454>
 800e8d2:	bf00      	nop
 800e8d4:	08011534 	.word	0x08011534

0800e8d8 <L_shift>:
 800e8d8:	f1c2 0208 	rsb	r2, r2, #8
 800e8dc:	0092      	lsls	r2, r2, #2
 800e8de:	b570      	push	{r4, r5, r6, lr}
 800e8e0:	f1c2 0620 	rsb	r6, r2, #32
 800e8e4:	6843      	ldr	r3, [r0, #4]
 800e8e6:	6804      	ldr	r4, [r0, #0]
 800e8e8:	fa03 f506 	lsl.w	r5, r3, r6
 800e8ec:	432c      	orrs	r4, r5
 800e8ee:	40d3      	lsrs	r3, r2
 800e8f0:	6004      	str	r4, [r0, #0]
 800e8f2:	f840 3f04 	str.w	r3, [r0, #4]!
 800e8f6:	4288      	cmp	r0, r1
 800e8f8:	d3f4      	bcc.n	800e8e4 <L_shift+0xc>
 800e8fa:	bd70      	pop	{r4, r5, r6, pc}

0800e8fc <__match>:
 800e8fc:	b530      	push	{r4, r5, lr}
 800e8fe:	6803      	ldr	r3, [r0, #0]
 800e900:	3301      	adds	r3, #1
 800e902:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e906:	b914      	cbnz	r4, 800e90e <__match+0x12>
 800e908:	6003      	str	r3, [r0, #0]
 800e90a:	2001      	movs	r0, #1
 800e90c:	bd30      	pop	{r4, r5, pc}
 800e90e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e912:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e916:	2d19      	cmp	r5, #25
 800e918:	bf98      	it	ls
 800e91a:	3220      	addls	r2, #32
 800e91c:	42a2      	cmp	r2, r4
 800e91e:	d0f0      	beq.n	800e902 <__match+0x6>
 800e920:	2000      	movs	r0, #0
 800e922:	e7f3      	b.n	800e90c <__match+0x10>

0800e924 <__hexnan>:
 800e924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e928:	2500      	movs	r5, #0
 800e92a:	680b      	ldr	r3, [r1, #0]
 800e92c:	4682      	mov	sl, r0
 800e92e:	115e      	asrs	r6, r3, #5
 800e930:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e934:	f013 031f 	ands.w	r3, r3, #31
 800e938:	bf18      	it	ne
 800e93a:	3604      	addne	r6, #4
 800e93c:	1f37      	subs	r7, r6, #4
 800e93e:	4690      	mov	r8, r2
 800e940:	46b9      	mov	r9, r7
 800e942:	463c      	mov	r4, r7
 800e944:	46ab      	mov	fp, r5
 800e946:	b087      	sub	sp, #28
 800e948:	6801      	ldr	r1, [r0, #0]
 800e94a:	9301      	str	r3, [sp, #4]
 800e94c:	f846 5c04 	str.w	r5, [r6, #-4]
 800e950:	9502      	str	r5, [sp, #8]
 800e952:	784a      	ldrb	r2, [r1, #1]
 800e954:	1c4b      	adds	r3, r1, #1
 800e956:	9303      	str	r3, [sp, #12]
 800e958:	b342      	cbz	r2, 800e9ac <__hexnan+0x88>
 800e95a:	4610      	mov	r0, r2
 800e95c:	9105      	str	r1, [sp, #20]
 800e95e:	9204      	str	r2, [sp, #16]
 800e960:	f7ff fd68 	bl	800e434 <__hexdig_fun>
 800e964:	2800      	cmp	r0, #0
 800e966:	d14f      	bne.n	800ea08 <__hexnan+0xe4>
 800e968:	9a04      	ldr	r2, [sp, #16]
 800e96a:	9905      	ldr	r1, [sp, #20]
 800e96c:	2a20      	cmp	r2, #32
 800e96e:	d818      	bhi.n	800e9a2 <__hexnan+0x7e>
 800e970:	9b02      	ldr	r3, [sp, #8]
 800e972:	459b      	cmp	fp, r3
 800e974:	dd13      	ble.n	800e99e <__hexnan+0x7a>
 800e976:	454c      	cmp	r4, r9
 800e978:	d206      	bcs.n	800e988 <__hexnan+0x64>
 800e97a:	2d07      	cmp	r5, #7
 800e97c:	dc04      	bgt.n	800e988 <__hexnan+0x64>
 800e97e:	462a      	mov	r2, r5
 800e980:	4649      	mov	r1, r9
 800e982:	4620      	mov	r0, r4
 800e984:	f7ff ffa8 	bl	800e8d8 <L_shift>
 800e988:	4544      	cmp	r4, r8
 800e98a:	d950      	bls.n	800ea2e <__hexnan+0x10a>
 800e98c:	2300      	movs	r3, #0
 800e98e:	f1a4 0904 	sub.w	r9, r4, #4
 800e992:	f844 3c04 	str.w	r3, [r4, #-4]
 800e996:	461d      	mov	r5, r3
 800e998:	464c      	mov	r4, r9
 800e99a:	f8cd b008 	str.w	fp, [sp, #8]
 800e99e:	9903      	ldr	r1, [sp, #12]
 800e9a0:	e7d7      	b.n	800e952 <__hexnan+0x2e>
 800e9a2:	2a29      	cmp	r2, #41	; 0x29
 800e9a4:	d156      	bne.n	800ea54 <__hexnan+0x130>
 800e9a6:	3102      	adds	r1, #2
 800e9a8:	f8ca 1000 	str.w	r1, [sl]
 800e9ac:	f1bb 0f00 	cmp.w	fp, #0
 800e9b0:	d050      	beq.n	800ea54 <__hexnan+0x130>
 800e9b2:	454c      	cmp	r4, r9
 800e9b4:	d206      	bcs.n	800e9c4 <__hexnan+0xa0>
 800e9b6:	2d07      	cmp	r5, #7
 800e9b8:	dc04      	bgt.n	800e9c4 <__hexnan+0xa0>
 800e9ba:	462a      	mov	r2, r5
 800e9bc:	4649      	mov	r1, r9
 800e9be:	4620      	mov	r0, r4
 800e9c0:	f7ff ff8a 	bl	800e8d8 <L_shift>
 800e9c4:	4544      	cmp	r4, r8
 800e9c6:	d934      	bls.n	800ea32 <__hexnan+0x10e>
 800e9c8:	4623      	mov	r3, r4
 800e9ca:	f1a8 0204 	sub.w	r2, r8, #4
 800e9ce:	f853 1b04 	ldr.w	r1, [r3], #4
 800e9d2:	429f      	cmp	r7, r3
 800e9d4:	f842 1f04 	str.w	r1, [r2, #4]!
 800e9d8:	d2f9      	bcs.n	800e9ce <__hexnan+0xaa>
 800e9da:	1b3b      	subs	r3, r7, r4
 800e9dc:	f023 0303 	bic.w	r3, r3, #3
 800e9e0:	3304      	adds	r3, #4
 800e9e2:	3401      	adds	r4, #1
 800e9e4:	3e03      	subs	r6, #3
 800e9e6:	42b4      	cmp	r4, r6
 800e9e8:	bf88      	it	hi
 800e9ea:	2304      	movhi	r3, #4
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	4443      	add	r3, r8
 800e9f0:	f843 2b04 	str.w	r2, [r3], #4
 800e9f4:	429f      	cmp	r7, r3
 800e9f6:	d2fb      	bcs.n	800e9f0 <__hexnan+0xcc>
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	b91b      	cbnz	r3, 800ea04 <__hexnan+0xe0>
 800e9fc:	4547      	cmp	r7, r8
 800e9fe:	d127      	bne.n	800ea50 <__hexnan+0x12c>
 800ea00:	2301      	movs	r3, #1
 800ea02:	603b      	str	r3, [r7, #0]
 800ea04:	2005      	movs	r0, #5
 800ea06:	e026      	b.n	800ea56 <__hexnan+0x132>
 800ea08:	3501      	adds	r5, #1
 800ea0a:	2d08      	cmp	r5, #8
 800ea0c:	f10b 0b01 	add.w	fp, fp, #1
 800ea10:	dd06      	ble.n	800ea20 <__hexnan+0xfc>
 800ea12:	4544      	cmp	r4, r8
 800ea14:	d9c3      	bls.n	800e99e <__hexnan+0x7a>
 800ea16:	2300      	movs	r3, #0
 800ea18:	2501      	movs	r5, #1
 800ea1a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ea1e:	3c04      	subs	r4, #4
 800ea20:	6822      	ldr	r2, [r4, #0]
 800ea22:	f000 000f 	and.w	r0, r0, #15
 800ea26:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ea2a:	6022      	str	r2, [r4, #0]
 800ea2c:	e7b7      	b.n	800e99e <__hexnan+0x7a>
 800ea2e:	2508      	movs	r5, #8
 800ea30:	e7b5      	b.n	800e99e <__hexnan+0x7a>
 800ea32:	9b01      	ldr	r3, [sp, #4]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d0df      	beq.n	800e9f8 <__hexnan+0xd4>
 800ea38:	f04f 32ff 	mov.w	r2, #4294967295
 800ea3c:	f1c3 0320 	rsb	r3, r3, #32
 800ea40:	fa22 f303 	lsr.w	r3, r2, r3
 800ea44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ea48:	401a      	ands	r2, r3
 800ea4a:	f846 2c04 	str.w	r2, [r6, #-4]
 800ea4e:	e7d3      	b.n	800e9f8 <__hexnan+0xd4>
 800ea50:	3f04      	subs	r7, #4
 800ea52:	e7d1      	b.n	800e9f8 <__hexnan+0xd4>
 800ea54:	2004      	movs	r0, #4
 800ea56:	b007      	add	sp, #28
 800ea58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ea5c <_localeconv_r>:
 800ea5c:	4800      	ldr	r0, [pc, #0]	; (800ea60 <_localeconv_r+0x4>)
 800ea5e:	4770      	bx	lr
 800ea60:	20000174 	.word	0x20000174

0800ea64 <__retarget_lock_init_recursive>:
 800ea64:	4770      	bx	lr

0800ea66 <__retarget_lock_acquire_recursive>:
 800ea66:	4770      	bx	lr

0800ea68 <__retarget_lock_release_recursive>:
 800ea68:	4770      	bx	lr

0800ea6a <__ascii_mbtowc>:
 800ea6a:	b082      	sub	sp, #8
 800ea6c:	b901      	cbnz	r1, 800ea70 <__ascii_mbtowc+0x6>
 800ea6e:	a901      	add	r1, sp, #4
 800ea70:	b142      	cbz	r2, 800ea84 <__ascii_mbtowc+0x1a>
 800ea72:	b14b      	cbz	r3, 800ea88 <__ascii_mbtowc+0x1e>
 800ea74:	7813      	ldrb	r3, [r2, #0]
 800ea76:	600b      	str	r3, [r1, #0]
 800ea78:	7812      	ldrb	r2, [r2, #0]
 800ea7a:	1e10      	subs	r0, r2, #0
 800ea7c:	bf18      	it	ne
 800ea7e:	2001      	movne	r0, #1
 800ea80:	b002      	add	sp, #8
 800ea82:	4770      	bx	lr
 800ea84:	4610      	mov	r0, r2
 800ea86:	e7fb      	b.n	800ea80 <__ascii_mbtowc+0x16>
 800ea88:	f06f 0001 	mvn.w	r0, #1
 800ea8c:	e7f8      	b.n	800ea80 <__ascii_mbtowc+0x16>

0800ea8e <memchr>:
 800ea8e:	4603      	mov	r3, r0
 800ea90:	b510      	push	{r4, lr}
 800ea92:	b2c9      	uxtb	r1, r1
 800ea94:	4402      	add	r2, r0
 800ea96:	4293      	cmp	r3, r2
 800ea98:	4618      	mov	r0, r3
 800ea9a:	d101      	bne.n	800eaa0 <memchr+0x12>
 800ea9c:	2000      	movs	r0, #0
 800ea9e:	e003      	b.n	800eaa8 <memchr+0x1a>
 800eaa0:	7804      	ldrb	r4, [r0, #0]
 800eaa2:	3301      	adds	r3, #1
 800eaa4:	428c      	cmp	r4, r1
 800eaa6:	d1f6      	bne.n	800ea96 <memchr+0x8>
 800eaa8:	bd10      	pop	{r4, pc}

0800eaaa <memcpy>:
 800eaaa:	440a      	add	r2, r1
 800eaac:	4291      	cmp	r1, r2
 800eaae:	f100 33ff 	add.w	r3, r0, #4294967295
 800eab2:	d100      	bne.n	800eab6 <memcpy+0xc>
 800eab4:	4770      	bx	lr
 800eab6:	b510      	push	{r4, lr}
 800eab8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eabc:	4291      	cmp	r1, r2
 800eabe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eac2:	d1f9      	bne.n	800eab8 <memcpy+0xe>
 800eac4:	bd10      	pop	{r4, pc}
	...

0800eac8 <__malloc_lock>:
 800eac8:	4801      	ldr	r0, [pc, #4]	; (800ead0 <__malloc_lock+0x8>)
 800eaca:	f7ff bfcc 	b.w	800ea66 <__retarget_lock_acquire_recursive>
 800eace:	bf00      	nop
 800ead0:	20000bdc 	.word	0x20000bdc

0800ead4 <__malloc_unlock>:
 800ead4:	4801      	ldr	r0, [pc, #4]	; (800eadc <__malloc_unlock+0x8>)
 800ead6:	f7ff bfc7 	b.w	800ea68 <__retarget_lock_release_recursive>
 800eada:	bf00      	nop
 800eadc:	20000bdc 	.word	0x20000bdc

0800eae0 <_Balloc>:
 800eae0:	b570      	push	{r4, r5, r6, lr}
 800eae2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eae4:	4604      	mov	r4, r0
 800eae6:	460d      	mov	r5, r1
 800eae8:	b976      	cbnz	r6, 800eb08 <_Balloc+0x28>
 800eaea:	2010      	movs	r0, #16
 800eaec:	f7fd f838 	bl	800bb60 <malloc>
 800eaf0:	4602      	mov	r2, r0
 800eaf2:	6260      	str	r0, [r4, #36]	; 0x24
 800eaf4:	b920      	cbnz	r0, 800eb00 <_Balloc+0x20>
 800eaf6:	2166      	movs	r1, #102	; 0x66
 800eaf8:	4b17      	ldr	r3, [pc, #92]	; (800eb58 <_Balloc+0x78>)
 800eafa:	4818      	ldr	r0, [pc, #96]	; (800eb5c <_Balloc+0x7c>)
 800eafc:	f001 f8a6 	bl	800fc4c <__assert_func>
 800eb00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb04:	6006      	str	r6, [r0, #0]
 800eb06:	60c6      	str	r6, [r0, #12]
 800eb08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800eb0a:	68f3      	ldr	r3, [r6, #12]
 800eb0c:	b183      	cbz	r3, 800eb30 <_Balloc+0x50>
 800eb0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eb10:	68db      	ldr	r3, [r3, #12]
 800eb12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eb16:	b9b8      	cbnz	r0, 800eb48 <_Balloc+0x68>
 800eb18:	2101      	movs	r1, #1
 800eb1a:	fa01 f605 	lsl.w	r6, r1, r5
 800eb1e:	1d72      	adds	r2, r6, #5
 800eb20:	4620      	mov	r0, r4
 800eb22:	0092      	lsls	r2, r2, #2
 800eb24:	f000 fc94 	bl	800f450 <_calloc_r>
 800eb28:	b160      	cbz	r0, 800eb44 <_Balloc+0x64>
 800eb2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eb2e:	e00e      	b.n	800eb4e <_Balloc+0x6e>
 800eb30:	2221      	movs	r2, #33	; 0x21
 800eb32:	2104      	movs	r1, #4
 800eb34:	4620      	mov	r0, r4
 800eb36:	f000 fc8b 	bl	800f450 <_calloc_r>
 800eb3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eb3c:	60f0      	str	r0, [r6, #12]
 800eb3e:	68db      	ldr	r3, [r3, #12]
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d1e4      	bne.n	800eb0e <_Balloc+0x2e>
 800eb44:	2000      	movs	r0, #0
 800eb46:	bd70      	pop	{r4, r5, r6, pc}
 800eb48:	6802      	ldr	r2, [r0, #0]
 800eb4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eb4e:	2300      	movs	r3, #0
 800eb50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800eb54:	e7f7      	b.n	800eb46 <_Balloc+0x66>
 800eb56:	bf00      	nop
 800eb58:	080114be 	.word	0x080114be
 800eb5c:	08011628 	.word	0x08011628

0800eb60 <_Bfree>:
 800eb60:	b570      	push	{r4, r5, r6, lr}
 800eb62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eb64:	4605      	mov	r5, r0
 800eb66:	460c      	mov	r4, r1
 800eb68:	b976      	cbnz	r6, 800eb88 <_Bfree+0x28>
 800eb6a:	2010      	movs	r0, #16
 800eb6c:	f7fc fff8 	bl	800bb60 <malloc>
 800eb70:	4602      	mov	r2, r0
 800eb72:	6268      	str	r0, [r5, #36]	; 0x24
 800eb74:	b920      	cbnz	r0, 800eb80 <_Bfree+0x20>
 800eb76:	218a      	movs	r1, #138	; 0x8a
 800eb78:	4b08      	ldr	r3, [pc, #32]	; (800eb9c <_Bfree+0x3c>)
 800eb7a:	4809      	ldr	r0, [pc, #36]	; (800eba0 <_Bfree+0x40>)
 800eb7c:	f001 f866 	bl	800fc4c <__assert_func>
 800eb80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb84:	6006      	str	r6, [r0, #0]
 800eb86:	60c6      	str	r6, [r0, #12]
 800eb88:	b13c      	cbz	r4, 800eb9a <_Bfree+0x3a>
 800eb8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800eb8c:	6862      	ldr	r2, [r4, #4]
 800eb8e:	68db      	ldr	r3, [r3, #12]
 800eb90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eb94:	6021      	str	r1, [r4, #0]
 800eb96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eb9a:	bd70      	pop	{r4, r5, r6, pc}
 800eb9c:	080114be 	.word	0x080114be
 800eba0:	08011628 	.word	0x08011628

0800eba4 <__multadd>:
 800eba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eba8:	4698      	mov	r8, r3
 800ebaa:	460c      	mov	r4, r1
 800ebac:	2300      	movs	r3, #0
 800ebae:	690e      	ldr	r6, [r1, #16]
 800ebb0:	4607      	mov	r7, r0
 800ebb2:	f101 0014 	add.w	r0, r1, #20
 800ebb6:	6805      	ldr	r5, [r0, #0]
 800ebb8:	3301      	adds	r3, #1
 800ebba:	b2a9      	uxth	r1, r5
 800ebbc:	fb02 8101 	mla	r1, r2, r1, r8
 800ebc0:	0c2d      	lsrs	r5, r5, #16
 800ebc2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800ebc6:	fb02 c505 	mla	r5, r2, r5, ip
 800ebca:	b289      	uxth	r1, r1
 800ebcc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800ebd0:	429e      	cmp	r6, r3
 800ebd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ebd6:	f840 1b04 	str.w	r1, [r0], #4
 800ebda:	dcec      	bgt.n	800ebb6 <__multadd+0x12>
 800ebdc:	f1b8 0f00 	cmp.w	r8, #0
 800ebe0:	d022      	beq.n	800ec28 <__multadd+0x84>
 800ebe2:	68a3      	ldr	r3, [r4, #8]
 800ebe4:	42b3      	cmp	r3, r6
 800ebe6:	dc19      	bgt.n	800ec1c <__multadd+0x78>
 800ebe8:	6861      	ldr	r1, [r4, #4]
 800ebea:	4638      	mov	r0, r7
 800ebec:	3101      	adds	r1, #1
 800ebee:	f7ff ff77 	bl	800eae0 <_Balloc>
 800ebf2:	4605      	mov	r5, r0
 800ebf4:	b928      	cbnz	r0, 800ec02 <__multadd+0x5e>
 800ebf6:	4602      	mov	r2, r0
 800ebf8:	21b5      	movs	r1, #181	; 0xb5
 800ebfa:	4b0d      	ldr	r3, [pc, #52]	; (800ec30 <__multadd+0x8c>)
 800ebfc:	480d      	ldr	r0, [pc, #52]	; (800ec34 <__multadd+0x90>)
 800ebfe:	f001 f825 	bl	800fc4c <__assert_func>
 800ec02:	6922      	ldr	r2, [r4, #16]
 800ec04:	f104 010c 	add.w	r1, r4, #12
 800ec08:	3202      	adds	r2, #2
 800ec0a:	0092      	lsls	r2, r2, #2
 800ec0c:	300c      	adds	r0, #12
 800ec0e:	f7ff ff4c 	bl	800eaaa <memcpy>
 800ec12:	4621      	mov	r1, r4
 800ec14:	4638      	mov	r0, r7
 800ec16:	f7ff ffa3 	bl	800eb60 <_Bfree>
 800ec1a:	462c      	mov	r4, r5
 800ec1c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800ec20:	3601      	adds	r6, #1
 800ec22:	f8c3 8014 	str.w	r8, [r3, #20]
 800ec26:	6126      	str	r6, [r4, #16]
 800ec28:	4620      	mov	r0, r4
 800ec2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec2e:	bf00      	nop
 800ec30:	08011534 	.word	0x08011534
 800ec34:	08011628 	.word	0x08011628

0800ec38 <__s2b>:
 800ec38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec3c:	4615      	mov	r5, r2
 800ec3e:	2209      	movs	r2, #9
 800ec40:	461f      	mov	r7, r3
 800ec42:	3308      	adds	r3, #8
 800ec44:	460c      	mov	r4, r1
 800ec46:	fb93 f3f2 	sdiv	r3, r3, r2
 800ec4a:	4606      	mov	r6, r0
 800ec4c:	2201      	movs	r2, #1
 800ec4e:	2100      	movs	r1, #0
 800ec50:	429a      	cmp	r2, r3
 800ec52:	db09      	blt.n	800ec68 <__s2b+0x30>
 800ec54:	4630      	mov	r0, r6
 800ec56:	f7ff ff43 	bl	800eae0 <_Balloc>
 800ec5a:	b940      	cbnz	r0, 800ec6e <__s2b+0x36>
 800ec5c:	4602      	mov	r2, r0
 800ec5e:	21ce      	movs	r1, #206	; 0xce
 800ec60:	4b18      	ldr	r3, [pc, #96]	; (800ecc4 <__s2b+0x8c>)
 800ec62:	4819      	ldr	r0, [pc, #100]	; (800ecc8 <__s2b+0x90>)
 800ec64:	f000 fff2 	bl	800fc4c <__assert_func>
 800ec68:	0052      	lsls	r2, r2, #1
 800ec6a:	3101      	adds	r1, #1
 800ec6c:	e7f0      	b.n	800ec50 <__s2b+0x18>
 800ec6e:	9b08      	ldr	r3, [sp, #32]
 800ec70:	2d09      	cmp	r5, #9
 800ec72:	6143      	str	r3, [r0, #20]
 800ec74:	f04f 0301 	mov.w	r3, #1
 800ec78:	6103      	str	r3, [r0, #16]
 800ec7a:	dd16      	ble.n	800ecaa <__s2b+0x72>
 800ec7c:	f104 0909 	add.w	r9, r4, #9
 800ec80:	46c8      	mov	r8, r9
 800ec82:	442c      	add	r4, r5
 800ec84:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ec88:	4601      	mov	r1, r0
 800ec8a:	220a      	movs	r2, #10
 800ec8c:	4630      	mov	r0, r6
 800ec8e:	3b30      	subs	r3, #48	; 0x30
 800ec90:	f7ff ff88 	bl	800eba4 <__multadd>
 800ec94:	45a0      	cmp	r8, r4
 800ec96:	d1f5      	bne.n	800ec84 <__s2b+0x4c>
 800ec98:	f1a5 0408 	sub.w	r4, r5, #8
 800ec9c:	444c      	add	r4, r9
 800ec9e:	1b2d      	subs	r5, r5, r4
 800eca0:	1963      	adds	r3, r4, r5
 800eca2:	42bb      	cmp	r3, r7
 800eca4:	db04      	blt.n	800ecb0 <__s2b+0x78>
 800eca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecaa:	2509      	movs	r5, #9
 800ecac:	340a      	adds	r4, #10
 800ecae:	e7f6      	b.n	800ec9e <__s2b+0x66>
 800ecb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ecb4:	4601      	mov	r1, r0
 800ecb6:	220a      	movs	r2, #10
 800ecb8:	4630      	mov	r0, r6
 800ecba:	3b30      	subs	r3, #48	; 0x30
 800ecbc:	f7ff ff72 	bl	800eba4 <__multadd>
 800ecc0:	e7ee      	b.n	800eca0 <__s2b+0x68>
 800ecc2:	bf00      	nop
 800ecc4:	08011534 	.word	0x08011534
 800ecc8:	08011628 	.word	0x08011628

0800eccc <__hi0bits>:
 800eccc:	0c02      	lsrs	r2, r0, #16
 800ecce:	0412      	lsls	r2, r2, #16
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	b9ca      	cbnz	r2, 800ed08 <__hi0bits+0x3c>
 800ecd4:	0403      	lsls	r3, r0, #16
 800ecd6:	2010      	movs	r0, #16
 800ecd8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ecdc:	bf04      	itt	eq
 800ecde:	021b      	lsleq	r3, r3, #8
 800ece0:	3008      	addeq	r0, #8
 800ece2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ece6:	bf04      	itt	eq
 800ece8:	011b      	lsleq	r3, r3, #4
 800ecea:	3004      	addeq	r0, #4
 800ecec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ecf0:	bf04      	itt	eq
 800ecf2:	009b      	lsleq	r3, r3, #2
 800ecf4:	3002      	addeq	r0, #2
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	db05      	blt.n	800ed06 <__hi0bits+0x3a>
 800ecfa:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800ecfe:	f100 0001 	add.w	r0, r0, #1
 800ed02:	bf08      	it	eq
 800ed04:	2020      	moveq	r0, #32
 800ed06:	4770      	bx	lr
 800ed08:	2000      	movs	r0, #0
 800ed0a:	e7e5      	b.n	800ecd8 <__hi0bits+0xc>

0800ed0c <__lo0bits>:
 800ed0c:	6803      	ldr	r3, [r0, #0]
 800ed0e:	4602      	mov	r2, r0
 800ed10:	f013 0007 	ands.w	r0, r3, #7
 800ed14:	d00b      	beq.n	800ed2e <__lo0bits+0x22>
 800ed16:	07d9      	lsls	r1, r3, #31
 800ed18:	d422      	bmi.n	800ed60 <__lo0bits+0x54>
 800ed1a:	0798      	lsls	r0, r3, #30
 800ed1c:	bf49      	itett	mi
 800ed1e:	085b      	lsrmi	r3, r3, #1
 800ed20:	089b      	lsrpl	r3, r3, #2
 800ed22:	2001      	movmi	r0, #1
 800ed24:	6013      	strmi	r3, [r2, #0]
 800ed26:	bf5c      	itt	pl
 800ed28:	2002      	movpl	r0, #2
 800ed2a:	6013      	strpl	r3, [r2, #0]
 800ed2c:	4770      	bx	lr
 800ed2e:	b299      	uxth	r1, r3
 800ed30:	b909      	cbnz	r1, 800ed36 <__lo0bits+0x2a>
 800ed32:	2010      	movs	r0, #16
 800ed34:	0c1b      	lsrs	r3, r3, #16
 800ed36:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ed3a:	bf04      	itt	eq
 800ed3c:	0a1b      	lsreq	r3, r3, #8
 800ed3e:	3008      	addeq	r0, #8
 800ed40:	0719      	lsls	r1, r3, #28
 800ed42:	bf04      	itt	eq
 800ed44:	091b      	lsreq	r3, r3, #4
 800ed46:	3004      	addeq	r0, #4
 800ed48:	0799      	lsls	r1, r3, #30
 800ed4a:	bf04      	itt	eq
 800ed4c:	089b      	lsreq	r3, r3, #2
 800ed4e:	3002      	addeq	r0, #2
 800ed50:	07d9      	lsls	r1, r3, #31
 800ed52:	d403      	bmi.n	800ed5c <__lo0bits+0x50>
 800ed54:	085b      	lsrs	r3, r3, #1
 800ed56:	f100 0001 	add.w	r0, r0, #1
 800ed5a:	d003      	beq.n	800ed64 <__lo0bits+0x58>
 800ed5c:	6013      	str	r3, [r2, #0]
 800ed5e:	4770      	bx	lr
 800ed60:	2000      	movs	r0, #0
 800ed62:	4770      	bx	lr
 800ed64:	2020      	movs	r0, #32
 800ed66:	4770      	bx	lr

0800ed68 <__i2b>:
 800ed68:	b510      	push	{r4, lr}
 800ed6a:	460c      	mov	r4, r1
 800ed6c:	2101      	movs	r1, #1
 800ed6e:	f7ff feb7 	bl	800eae0 <_Balloc>
 800ed72:	4602      	mov	r2, r0
 800ed74:	b928      	cbnz	r0, 800ed82 <__i2b+0x1a>
 800ed76:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ed7a:	4b04      	ldr	r3, [pc, #16]	; (800ed8c <__i2b+0x24>)
 800ed7c:	4804      	ldr	r0, [pc, #16]	; (800ed90 <__i2b+0x28>)
 800ed7e:	f000 ff65 	bl	800fc4c <__assert_func>
 800ed82:	2301      	movs	r3, #1
 800ed84:	6144      	str	r4, [r0, #20]
 800ed86:	6103      	str	r3, [r0, #16]
 800ed88:	bd10      	pop	{r4, pc}
 800ed8a:	bf00      	nop
 800ed8c:	08011534 	.word	0x08011534
 800ed90:	08011628 	.word	0x08011628

0800ed94 <__multiply>:
 800ed94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed98:	4614      	mov	r4, r2
 800ed9a:	690a      	ldr	r2, [r1, #16]
 800ed9c:	6923      	ldr	r3, [r4, #16]
 800ed9e:	460d      	mov	r5, r1
 800eda0:	429a      	cmp	r2, r3
 800eda2:	bfbe      	ittt	lt
 800eda4:	460b      	movlt	r3, r1
 800eda6:	4625      	movlt	r5, r4
 800eda8:	461c      	movlt	r4, r3
 800edaa:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800edae:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800edb2:	68ab      	ldr	r3, [r5, #8]
 800edb4:	6869      	ldr	r1, [r5, #4]
 800edb6:	eb0a 0709 	add.w	r7, sl, r9
 800edba:	42bb      	cmp	r3, r7
 800edbc:	b085      	sub	sp, #20
 800edbe:	bfb8      	it	lt
 800edc0:	3101      	addlt	r1, #1
 800edc2:	f7ff fe8d 	bl	800eae0 <_Balloc>
 800edc6:	b930      	cbnz	r0, 800edd6 <__multiply+0x42>
 800edc8:	4602      	mov	r2, r0
 800edca:	f240 115d 	movw	r1, #349	; 0x15d
 800edce:	4b41      	ldr	r3, [pc, #260]	; (800eed4 <__multiply+0x140>)
 800edd0:	4841      	ldr	r0, [pc, #260]	; (800eed8 <__multiply+0x144>)
 800edd2:	f000 ff3b 	bl	800fc4c <__assert_func>
 800edd6:	f100 0614 	add.w	r6, r0, #20
 800edda:	4633      	mov	r3, r6
 800eddc:	2200      	movs	r2, #0
 800edde:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ede2:	4543      	cmp	r3, r8
 800ede4:	d31e      	bcc.n	800ee24 <__multiply+0x90>
 800ede6:	f105 0c14 	add.w	ip, r5, #20
 800edea:	f104 0314 	add.w	r3, r4, #20
 800edee:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800edf2:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800edf6:	9202      	str	r2, [sp, #8]
 800edf8:	ebac 0205 	sub.w	r2, ip, r5
 800edfc:	3a15      	subs	r2, #21
 800edfe:	f022 0203 	bic.w	r2, r2, #3
 800ee02:	3204      	adds	r2, #4
 800ee04:	f105 0115 	add.w	r1, r5, #21
 800ee08:	458c      	cmp	ip, r1
 800ee0a:	bf38      	it	cc
 800ee0c:	2204      	movcc	r2, #4
 800ee0e:	9201      	str	r2, [sp, #4]
 800ee10:	9a02      	ldr	r2, [sp, #8]
 800ee12:	9303      	str	r3, [sp, #12]
 800ee14:	429a      	cmp	r2, r3
 800ee16:	d808      	bhi.n	800ee2a <__multiply+0x96>
 800ee18:	2f00      	cmp	r7, #0
 800ee1a:	dc55      	bgt.n	800eec8 <__multiply+0x134>
 800ee1c:	6107      	str	r7, [r0, #16]
 800ee1e:	b005      	add	sp, #20
 800ee20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee24:	f843 2b04 	str.w	r2, [r3], #4
 800ee28:	e7db      	b.n	800ede2 <__multiply+0x4e>
 800ee2a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ee2e:	f1ba 0f00 	cmp.w	sl, #0
 800ee32:	d020      	beq.n	800ee76 <__multiply+0xe2>
 800ee34:	46b1      	mov	r9, r6
 800ee36:	2200      	movs	r2, #0
 800ee38:	f105 0e14 	add.w	lr, r5, #20
 800ee3c:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ee40:	f8d9 b000 	ldr.w	fp, [r9]
 800ee44:	b2a1      	uxth	r1, r4
 800ee46:	fa1f fb8b 	uxth.w	fp, fp
 800ee4a:	fb0a b101 	mla	r1, sl, r1, fp
 800ee4e:	4411      	add	r1, r2
 800ee50:	f8d9 2000 	ldr.w	r2, [r9]
 800ee54:	0c24      	lsrs	r4, r4, #16
 800ee56:	0c12      	lsrs	r2, r2, #16
 800ee58:	fb0a 2404 	mla	r4, sl, r4, r2
 800ee5c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ee60:	b289      	uxth	r1, r1
 800ee62:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ee66:	45f4      	cmp	ip, lr
 800ee68:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ee6c:	f849 1b04 	str.w	r1, [r9], #4
 800ee70:	d8e4      	bhi.n	800ee3c <__multiply+0xa8>
 800ee72:	9901      	ldr	r1, [sp, #4]
 800ee74:	5072      	str	r2, [r6, r1]
 800ee76:	9a03      	ldr	r2, [sp, #12]
 800ee78:	3304      	adds	r3, #4
 800ee7a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ee7e:	f1b9 0f00 	cmp.w	r9, #0
 800ee82:	d01f      	beq.n	800eec4 <__multiply+0x130>
 800ee84:	46b6      	mov	lr, r6
 800ee86:	f04f 0a00 	mov.w	sl, #0
 800ee8a:	6834      	ldr	r4, [r6, #0]
 800ee8c:	f105 0114 	add.w	r1, r5, #20
 800ee90:	880a      	ldrh	r2, [r1, #0]
 800ee92:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ee96:	b2a4      	uxth	r4, r4
 800ee98:	fb09 b202 	mla	r2, r9, r2, fp
 800ee9c:	4492      	add	sl, r2
 800ee9e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800eea2:	f84e 4b04 	str.w	r4, [lr], #4
 800eea6:	f851 4b04 	ldr.w	r4, [r1], #4
 800eeaa:	f8be 2000 	ldrh.w	r2, [lr]
 800eeae:	0c24      	lsrs	r4, r4, #16
 800eeb0:	fb09 2404 	mla	r4, r9, r4, r2
 800eeb4:	458c      	cmp	ip, r1
 800eeb6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800eeba:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800eebe:	d8e7      	bhi.n	800ee90 <__multiply+0xfc>
 800eec0:	9a01      	ldr	r2, [sp, #4]
 800eec2:	50b4      	str	r4, [r6, r2]
 800eec4:	3604      	adds	r6, #4
 800eec6:	e7a3      	b.n	800ee10 <__multiply+0x7c>
 800eec8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d1a5      	bne.n	800ee1c <__multiply+0x88>
 800eed0:	3f01      	subs	r7, #1
 800eed2:	e7a1      	b.n	800ee18 <__multiply+0x84>
 800eed4:	08011534 	.word	0x08011534
 800eed8:	08011628 	.word	0x08011628

0800eedc <__pow5mult>:
 800eedc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eee0:	4615      	mov	r5, r2
 800eee2:	f012 0203 	ands.w	r2, r2, #3
 800eee6:	4606      	mov	r6, r0
 800eee8:	460f      	mov	r7, r1
 800eeea:	d007      	beq.n	800eefc <__pow5mult+0x20>
 800eeec:	4c25      	ldr	r4, [pc, #148]	; (800ef84 <__pow5mult+0xa8>)
 800eeee:	3a01      	subs	r2, #1
 800eef0:	2300      	movs	r3, #0
 800eef2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eef6:	f7ff fe55 	bl	800eba4 <__multadd>
 800eefa:	4607      	mov	r7, r0
 800eefc:	10ad      	asrs	r5, r5, #2
 800eefe:	d03d      	beq.n	800ef7c <__pow5mult+0xa0>
 800ef00:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ef02:	b97c      	cbnz	r4, 800ef24 <__pow5mult+0x48>
 800ef04:	2010      	movs	r0, #16
 800ef06:	f7fc fe2b 	bl	800bb60 <malloc>
 800ef0a:	4602      	mov	r2, r0
 800ef0c:	6270      	str	r0, [r6, #36]	; 0x24
 800ef0e:	b928      	cbnz	r0, 800ef1c <__pow5mult+0x40>
 800ef10:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ef14:	4b1c      	ldr	r3, [pc, #112]	; (800ef88 <__pow5mult+0xac>)
 800ef16:	481d      	ldr	r0, [pc, #116]	; (800ef8c <__pow5mult+0xb0>)
 800ef18:	f000 fe98 	bl	800fc4c <__assert_func>
 800ef1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ef20:	6004      	str	r4, [r0, #0]
 800ef22:	60c4      	str	r4, [r0, #12]
 800ef24:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ef28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ef2c:	b94c      	cbnz	r4, 800ef42 <__pow5mult+0x66>
 800ef2e:	f240 2171 	movw	r1, #625	; 0x271
 800ef32:	4630      	mov	r0, r6
 800ef34:	f7ff ff18 	bl	800ed68 <__i2b>
 800ef38:	2300      	movs	r3, #0
 800ef3a:	4604      	mov	r4, r0
 800ef3c:	f8c8 0008 	str.w	r0, [r8, #8]
 800ef40:	6003      	str	r3, [r0, #0]
 800ef42:	f04f 0900 	mov.w	r9, #0
 800ef46:	07eb      	lsls	r3, r5, #31
 800ef48:	d50a      	bpl.n	800ef60 <__pow5mult+0x84>
 800ef4a:	4639      	mov	r1, r7
 800ef4c:	4622      	mov	r2, r4
 800ef4e:	4630      	mov	r0, r6
 800ef50:	f7ff ff20 	bl	800ed94 <__multiply>
 800ef54:	4680      	mov	r8, r0
 800ef56:	4639      	mov	r1, r7
 800ef58:	4630      	mov	r0, r6
 800ef5a:	f7ff fe01 	bl	800eb60 <_Bfree>
 800ef5e:	4647      	mov	r7, r8
 800ef60:	106d      	asrs	r5, r5, #1
 800ef62:	d00b      	beq.n	800ef7c <__pow5mult+0xa0>
 800ef64:	6820      	ldr	r0, [r4, #0]
 800ef66:	b938      	cbnz	r0, 800ef78 <__pow5mult+0x9c>
 800ef68:	4622      	mov	r2, r4
 800ef6a:	4621      	mov	r1, r4
 800ef6c:	4630      	mov	r0, r6
 800ef6e:	f7ff ff11 	bl	800ed94 <__multiply>
 800ef72:	6020      	str	r0, [r4, #0]
 800ef74:	f8c0 9000 	str.w	r9, [r0]
 800ef78:	4604      	mov	r4, r0
 800ef7a:	e7e4      	b.n	800ef46 <__pow5mult+0x6a>
 800ef7c:	4638      	mov	r0, r7
 800ef7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef82:	bf00      	nop
 800ef84:	08011778 	.word	0x08011778
 800ef88:	080114be 	.word	0x080114be
 800ef8c:	08011628 	.word	0x08011628

0800ef90 <__lshift>:
 800ef90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef94:	460c      	mov	r4, r1
 800ef96:	4607      	mov	r7, r0
 800ef98:	4691      	mov	r9, r2
 800ef9a:	6923      	ldr	r3, [r4, #16]
 800ef9c:	6849      	ldr	r1, [r1, #4]
 800ef9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800efa2:	68a3      	ldr	r3, [r4, #8]
 800efa4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800efa8:	f108 0601 	add.w	r6, r8, #1
 800efac:	42b3      	cmp	r3, r6
 800efae:	db0b      	blt.n	800efc8 <__lshift+0x38>
 800efb0:	4638      	mov	r0, r7
 800efb2:	f7ff fd95 	bl	800eae0 <_Balloc>
 800efb6:	4605      	mov	r5, r0
 800efb8:	b948      	cbnz	r0, 800efce <__lshift+0x3e>
 800efba:	4602      	mov	r2, r0
 800efbc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800efc0:	4b27      	ldr	r3, [pc, #156]	; (800f060 <__lshift+0xd0>)
 800efc2:	4828      	ldr	r0, [pc, #160]	; (800f064 <__lshift+0xd4>)
 800efc4:	f000 fe42 	bl	800fc4c <__assert_func>
 800efc8:	3101      	adds	r1, #1
 800efca:	005b      	lsls	r3, r3, #1
 800efcc:	e7ee      	b.n	800efac <__lshift+0x1c>
 800efce:	2300      	movs	r3, #0
 800efd0:	f100 0114 	add.w	r1, r0, #20
 800efd4:	f100 0210 	add.w	r2, r0, #16
 800efd8:	4618      	mov	r0, r3
 800efda:	4553      	cmp	r3, sl
 800efdc:	db33      	blt.n	800f046 <__lshift+0xb6>
 800efde:	6920      	ldr	r0, [r4, #16]
 800efe0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800efe4:	f104 0314 	add.w	r3, r4, #20
 800efe8:	f019 091f 	ands.w	r9, r9, #31
 800efec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eff0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eff4:	d02b      	beq.n	800f04e <__lshift+0xbe>
 800eff6:	468a      	mov	sl, r1
 800eff8:	2200      	movs	r2, #0
 800effa:	f1c9 0e20 	rsb	lr, r9, #32
 800effe:	6818      	ldr	r0, [r3, #0]
 800f000:	fa00 f009 	lsl.w	r0, r0, r9
 800f004:	4302      	orrs	r2, r0
 800f006:	f84a 2b04 	str.w	r2, [sl], #4
 800f00a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f00e:	459c      	cmp	ip, r3
 800f010:	fa22 f20e 	lsr.w	r2, r2, lr
 800f014:	d8f3      	bhi.n	800effe <__lshift+0x6e>
 800f016:	ebac 0304 	sub.w	r3, ip, r4
 800f01a:	3b15      	subs	r3, #21
 800f01c:	f023 0303 	bic.w	r3, r3, #3
 800f020:	3304      	adds	r3, #4
 800f022:	f104 0015 	add.w	r0, r4, #21
 800f026:	4584      	cmp	ip, r0
 800f028:	bf38      	it	cc
 800f02a:	2304      	movcc	r3, #4
 800f02c:	50ca      	str	r2, [r1, r3]
 800f02e:	b10a      	cbz	r2, 800f034 <__lshift+0xa4>
 800f030:	f108 0602 	add.w	r6, r8, #2
 800f034:	3e01      	subs	r6, #1
 800f036:	4638      	mov	r0, r7
 800f038:	4621      	mov	r1, r4
 800f03a:	612e      	str	r6, [r5, #16]
 800f03c:	f7ff fd90 	bl	800eb60 <_Bfree>
 800f040:	4628      	mov	r0, r5
 800f042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f046:	f842 0f04 	str.w	r0, [r2, #4]!
 800f04a:	3301      	adds	r3, #1
 800f04c:	e7c5      	b.n	800efda <__lshift+0x4a>
 800f04e:	3904      	subs	r1, #4
 800f050:	f853 2b04 	ldr.w	r2, [r3], #4
 800f054:	459c      	cmp	ip, r3
 800f056:	f841 2f04 	str.w	r2, [r1, #4]!
 800f05a:	d8f9      	bhi.n	800f050 <__lshift+0xc0>
 800f05c:	e7ea      	b.n	800f034 <__lshift+0xa4>
 800f05e:	bf00      	nop
 800f060:	08011534 	.word	0x08011534
 800f064:	08011628 	.word	0x08011628

0800f068 <__mcmp>:
 800f068:	4603      	mov	r3, r0
 800f06a:	690a      	ldr	r2, [r1, #16]
 800f06c:	6900      	ldr	r0, [r0, #16]
 800f06e:	b530      	push	{r4, r5, lr}
 800f070:	1a80      	subs	r0, r0, r2
 800f072:	d10d      	bne.n	800f090 <__mcmp+0x28>
 800f074:	3314      	adds	r3, #20
 800f076:	3114      	adds	r1, #20
 800f078:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f07c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f080:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f084:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f088:	4295      	cmp	r5, r2
 800f08a:	d002      	beq.n	800f092 <__mcmp+0x2a>
 800f08c:	d304      	bcc.n	800f098 <__mcmp+0x30>
 800f08e:	2001      	movs	r0, #1
 800f090:	bd30      	pop	{r4, r5, pc}
 800f092:	42a3      	cmp	r3, r4
 800f094:	d3f4      	bcc.n	800f080 <__mcmp+0x18>
 800f096:	e7fb      	b.n	800f090 <__mcmp+0x28>
 800f098:	f04f 30ff 	mov.w	r0, #4294967295
 800f09c:	e7f8      	b.n	800f090 <__mcmp+0x28>
	...

0800f0a0 <__mdiff>:
 800f0a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a4:	460c      	mov	r4, r1
 800f0a6:	4606      	mov	r6, r0
 800f0a8:	4611      	mov	r1, r2
 800f0aa:	4620      	mov	r0, r4
 800f0ac:	4692      	mov	sl, r2
 800f0ae:	f7ff ffdb 	bl	800f068 <__mcmp>
 800f0b2:	1e05      	subs	r5, r0, #0
 800f0b4:	d111      	bne.n	800f0da <__mdiff+0x3a>
 800f0b6:	4629      	mov	r1, r5
 800f0b8:	4630      	mov	r0, r6
 800f0ba:	f7ff fd11 	bl	800eae0 <_Balloc>
 800f0be:	4602      	mov	r2, r0
 800f0c0:	b928      	cbnz	r0, 800f0ce <__mdiff+0x2e>
 800f0c2:	f240 2132 	movw	r1, #562	; 0x232
 800f0c6:	4b3c      	ldr	r3, [pc, #240]	; (800f1b8 <__mdiff+0x118>)
 800f0c8:	483c      	ldr	r0, [pc, #240]	; (800f1bc <__mdiff+0x11c>)
 800f0ca:	f000 fdbf 	bl	800fc4c <__assert_func>
 800f0ce:	2301      	movs	r3, #1
 800f0d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f0d4:	4610      	mov	r0, r2
 800f0d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0da:	bfa4      	itt	ge
 800f0dc:	4653      	movge	r3, sl
 800f0de:	46a2      	movge	sl, r4
 800f0e0:	4630      	mov	r0, r6
 800f0e2:	f8da 1004 	ldr.w	r1, [sl, #4]
 800f0e6:	bfa6      	itte	ge
 800f0e8:	461c      	movge	r4, r3
 800f0ea:	2500      	movge	r5, #0
 800f0ec:	2501      	movlt	r5, #1
 800f0ee:	f7ff fcf7 	bl	800eae0 <_Balloc>
 800f0f2:	4602      	mov	r2, r0
 800f0f4:	b918      	cbnz	r0, 800f0fe <__mdiff+0x5e>
 800f0f6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f0fa:	4b2f      	ldr	r3, [pc, #188]	; (800f1b8 <__mdiff+0x118>)
 800f0fc:	e7e4      	b.n	800f0c8 <__mdiff+0x28>
 800f0fe:	f100 0814 	add.w	r8, r0, #20
 800f102:	f8da 7010 	ldr.w	r7, [sl, #16]
 800f106:	60c5      	str	r5, [r0, #12]
 800f108:	f04f 0c00 	mov.w	ip, #0
 800f10c:	f10a 0514 	add.w	r5, sl, #20
 800f110:	f10a 0010 	add.w	r0, sl, #16
 800f114:	46c2      	mov	sl, r8
 800f116:	6926      	ldr	r6, [r4, #16]
 800f118:	f104 0914 	add.w	r9, r4, #20
 800f11c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800f120:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f124:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800f128:	f859 3b04 	ldr.w	r3, [r9], #4
 800f12c:	fa1f f18b 	uxth.w	r1, fp
 800f130:	4461      	add	r1, ip
 800f132:	fa1f fc83 	uxth.w	ip, r3
 800f136:	0c1b      	lsrs	r3, r3, #16
 800f138:	eba1 010c 	sub.w	r1, r1, ip
 800f13c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f140:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f144:	b289      	uxth	r1, r1
 800f146:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800f14a:	454e      	cmp	r6, r9
 800f14c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f150:	f84a 3b04 	str.w	r3, [sl], #4
 800f154:	d8e6      	bhi.n	800f124 <__mdiff+0x84>
 800f156:	1b33      	subs	r3, r6, r4
 800f158:	3b15      	subs	r3, #21
 800f15a:	f023 0303 	bic.w	r3, r3, #3
 800f15e:	3415      	adds	r4, #21
 800f160:	3304      	adds	r3, #4
 800f162:	42a6      	cmp	r6, r4
 800f164:	bf38      	it	cc
 800f166:	2304      	movcc	r3, #4
 800f168:	441d      	add	r5, r3
 800f16a:	4443      	add	r3, r8
 800f16c:	461e      	mov	r6, r3
 800f16e:	462c      	mov	r4, r5
 800f170:	4574      	cmp	r4, lr
 800f172:	d30e      	bcc.n	800f192 <__mdiff+0xf2>
 800f174:	f10e 0103 	add.w	r1, lr, #3
 800f178:	1b49      	subs	r1, r1, r5
 800f17a:	f021 0103 	bic.w	r1, r1, #3
 800f17e:	3d03      	subs	r5, #3
 800f180:	45ae      	cmp	lr, r5
 800f182:	bf38      	it	cc
 800f184:	2100      	movcc	r1, #0
 800f186:	4419      	add	r1, r3
 800f188:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800f18c:	b18b      	cbz	r3, 800f1b2 <__mdiff+0x112>
 800f18e:	6117      	str	r7, [r2, #16]
 800f190:	e7a0      	b.n	800f0d4 <__mdiff+0x34>
 800f192:	f854 8b04 	ldr.w	r8, [r4], #4
 800f196:	fa1f f188 	uxth.w	r1, r8
 800f19a:	4461      	add	r1, ip
 800f19c:	1408      	asrs	r0, r1, #16
 800f19e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800f1a2:	b289      	uxth	r1, r1
 800f1a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f1a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f1ac:	f846 1b04 	str.w	r1, [r6], #4
 800f1b0:	e7de      	b.n	800f170 <__mdiff+0xd0>
 800f1b2:	3f01      	subs	r7, #1
 800f1b4:	e7e8      	b.n	800f188 <__mdiff+0xe8>
 800f1b6:	bf00      	nop
 800f1b8:	08011534 	.word	0x08011534
 800f1bc:	08011628 	.word	0x08011628

0800f1c0 <__ulp>:
 800f1c0:	4b11      	ldr	r3, [pc, #68]	; (800f208 <__ulp+0x48>)
 800f1c2:	400b      	ands	r3, r1
 800f1c4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	dd02      	ble.n	800f1d2 <__ulp+0x12>
 800f1cc:	2000      	movs	r0, #0
 800f1ce:	4619      	mov	r1, r3
 800f1d0:	4770      	bx	lr
 800f1d2:	425b      	negs	r3, r3
 800f1d4:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800f1d8:	f04f 0000 	mov.w	r0, #0
 800f1dc:	f04f 0100 	mov.w	r1, #0
 800f1e0:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f1e4:	da04      	bge.n	800f1f0 <__ulp+0x30>
 800f1e6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f1ea:	fa43 f102 	asr.w	r1, r3, r2
 800f1ee:	4770      	bx	lr
 800f1f0:	f1a2 0314 	sub.w	r3, r2, #20
 800f1f4:	2b1e      	cmp	r3, #30
 800f1f6:	bfd6      	itet	le
 800f1f8:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800f1fc:	2301      	movgt	r3, #1
 800f1fe:	fa22 f303 	lsrle.w	r3, r2, r3
 800f202:	4618      	mov	r0, r3
 800f204:	4770      	bx	lr
 800f206:	bf00      	nop
 800f208:	7ff00000 	.word	0x7ff00000

0800f20c <__b2d>:
 800f20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f210:	6907      	ldr	r7, [r0, #16]
 800f212:	f100 0914 	add.w	r9, r0, #20
 800f216:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800f21a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800f21e:	f1a7 0804 	sub.w	r8, r7, #4
 800f222:	4630      	mov	r0, r6
 800f224:	f7ff fd52 	bl	800eccc <__hi0bits>
 800f228:	f1c0 0320 	rsb	r3, r0, #32
 800f22c:	280a      	cmp	r0, #10
 800f22e:	600b      	str	r3, [r1, #0]
 800f230:	491f      	ldr	r1, [pc, #124]	; (800f2b0 <__b2d+0xa4>)
 800f232:	dc17      	bgt.n	800f264 <__b2d+0x58>
 800f234:	45c1      	cmp	r9, r8
 800f236:	bf28      	it	cs
 800f238:	2200      	movcs	r2, #0
 800f23a:	f1c0 0c0b 	rsb	ip, r0, #11
 800f23e:	fa26 f30c 	lsr.w	r3, r6, ip
 800f242:	bf38      	it	cc
 800f244:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f248:	ea43 0501 	orr.w	r5, r3, r1
 800f24c:	f100 0315 	add.w	r3, r0, #21
 800f250:	fa06 f303 	lsl.w	r3, r6, r3
 800f254:	fa22 f20c 	lsr.w	r2, r2, ip
 800f258:	ea43 0402 	orr.w	r4, r3, r2
 800f25c:	4620      	mov	r0, r4
 800f25e:	4629      	mov	r1, r5
 800f260:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f264:	45c1      	cmp	r9, r8
 800f266:	bf2e      	itee	cs
 800f268:	2200      	movcs	r2, #0
 800f26a:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f26e:	f1a7 0808 	subcc.w	r8, r7, #8
 800f272:	f1b0 030b 	subs.w	r3, r0, #11
 800f276:	d016      	beq.n	800f2a6 <__b2d+0x9a>
 800f278:	f1c3 0720 	rsb	r7, r3, #32
 800f27c:	fa22 f107 	lsr.w	r1, r2, r7
 800f280:	45c8      	cmp	r8, r9
 800f282:	fa06 f603 	lsl.w	r6, r6, r3
 800f286:	ea46 0601 	orr.w	r6, r6, r1
 800f28a:	bf94      	ite	ls
 800f28c:	2100      	movls	r1, #0
 800f28e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800f292:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800f296:	fa02 f003 	lsl.w	r0, r2, r3
 800f29a:	40f9      	lsrs	r1, r7
 800f29c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f2a0:	ea40 0401 	orr.w	r4, r0, r1
 800f2a4:	e7da      	b.n	800f25c <__b2d+0x50>
 800f2a6:	4614      	mov	r4, r2
 800f2a8:	ea46 0501 	orr.w	r5, r6, r1
 800f2ac:	e7d6      	b.n	800f25c <__b2d+0x50>
 800f2ae:	bf00      	nop
 800f2b0:	3ff00000 	.word	0x3ff00000

0800f2b4 <__d2b>:
 800f2b4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800f2b8:	2101      	movs	r1, #1
 800f2ba:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800f2be:	4690      	mov	r8, r2
 800f2c0:	461d      	mov	r5, r3
 800f2c2:	f7ff fc0d 	bl	800eae0 <_Balloc>
 800f2c6:	4604      	mov	r4, r0
 800f2c8:	b930      	cbnz	r0, 800f2d8 <__d2b+0x24>
 800f2ca:	4602      	mov	r2, r0
 800f2cc:	f240 310a 	movw	r1, #778	; 0x30a
 800f2d0:	4b24      	ldr	r3, [pc, #144]	; (800f364 <__d2b+0xb0>)
 800f2d2:	4825      	ldr	r0, [pc, #148]	; (800f368 <__d2b+0xb4>)
 800f2d4:	f000 fcba 	bl	800fc4c <__assert_func>
 800f2d8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800f2dc:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800f2e0:	bb2d      	cbnz	r5, 800f32e <__d2b+0x7a>
 800f2e2:	9301      	str	r3, [sp, #4]
 800f2e4:	f1b8 0300 	subs.w	r3, r8, #0
 800f2e8:	d026      	beq.n	800f338 <__d2b+0x84>
 800f2ea:	4668      	mov	r0, sp
 800f2ec:	9300      	str	r3, [sp, #0]
 800f2ee:	f7ff fd0d 	bl	800ed0c <__lo0bits>
 800f2f2:	9900      	ldr	r1, [sp, #0]
 800f2f4:	b1f0      	cbz	r0, 800f334 <__d2b+0x80>
 800f2f6:	9a01      	ldr	r2, [sp, #4]
 800f2f8:	f1c0 0320 	rsb	r3, r0, #32
 800f2fc:	fa02 f303 	lsl.w	r3, r2, r3
 800f300:	430b      	orrs	r3, r1
 800f302:	40c2      	lsrs	r2, r0
 800f304:	6163      	str	r3, [r4, #20]
 800f306:	9201      	str	r2, [sp, #4]
 800f308:	9b01      	ldr	r3, [sp, #4]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	bf14      	ite	ne
 800f30e:	2102      	movne	r1, #2
 800f310:	2101      	moveq	r1, #1
 800f312:	61a3      	str	r3, [r4, #24]
 800f314:	6121      	str	r1, [r4, #16]
 800f316:	b1c5      	cbz	r5, 800f34a <__d2b+0x96>
 800f318:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f31c:	4405      	add	r5, r0
 800f31e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f322:	603d      	str	r5, [r7, #0]
 800f324:	6030      	str	r0, [r6, #0]
 800f326:	4620      	mov	r0, r4
 800f328:	b002      	add	sp, #8
 800f32a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f32e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f332:	e7d6      	b.n	800f2e2 <__d2b+0x2e>
 800f334:	6161      	str	r1, [r4, #20]
 800f336:	e7e7      	b.n	800f308 <__d2b+0x54>
 800f338:	a801      	add	r0, sp, #4
 800f33a:	f7ff fce7 	bl	800ed0c <__lo0bits>
 800f33e:	2101      	movs	r1, #1
 800f340:	9b01      	ldr	r3, [sp, #4]
 800f342:	6121      	str	r1, [r4, #16]
 800f344:	6163      	str	r3, [r4, #20]
 800f346:	3020      	adds	r0, #32
 800f348:	e7e5      	b.n	800f316 <__d2b+0x62>
 800f34a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800f34e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f352:	6038      	str	r0, [r7, #0]
 800f354:	6918      	ldr	r0, [r3, #16]
 800f356:	f7ff fcb9 	bl	800eccc <__hi0bits>
 800f35a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800f35e:	6031      	str	r1, [r6, #0]
 800f360:	e7e1      	b.n	800f326 <__d2b+0x72>
 800f362:	bf00      	nop
 800f364:	08011534 	.word	0x08011534
 800f368:	08011628 	.word	0x08011628

0800f36c <__ratio>:
 800f36c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f370:	4688      	mov	r8, r1
 800f372:	4669      	mov	r1, sp
 800f374:	4681      	mov	r9, r0
 800f376:	f7ff ff49 	bl	800f20c <__b2d>
 800f37a:	460f      	mov	r7, r1
 800f37c:	4604      	mov	r4, r0
 800f37e:	460d      	mov	r5, r1
 800f380:	4640      	mov	r0, r8
 800f382:	a901      	add	r1, sp, #4
 800f384:	f7ff ff42 	bl	800f20c <__b2d>
 800f388:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f38c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f390:	468b      	mov	fp, r1
 800f392:	eba3 0c02 	sub.w	ip, r3, r2
 800f396:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f39a:	1a9b      	subs	r3, r3, r2
 800f39c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	bfd5      	itete	le
 800f3a4:	460a      	movle	r2, r1
 800f3a6:	462a      	movgt	r2, r5
 800f3a8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f3ac:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f3b0:	bfd8      	it	le
 800f3b2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f3b6:	465b      	mov	r3, fp
 800f3b8:	4602      	mov	r2, r0
 800f3ba:	4639      	mov	r1, r7
 800f3bc:	4620      	mov	r0, r4
 800f3be:	f7f1 fa21 	bl	8000804 <__aeabi_ddiv>
 800f3c2:	b003      	add	sp, #12
 800f3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f3c8 <__copybits>:
 800f3c8:	3901      	subs	r1, #1
 800f3ca:	b570      	push	{r4, r5, r6, lr}
 800f3cc:	1149      	asrs	r1, r1, #5
 800f3ce:	6914      	ldr	r4, [r2, #16]
 800f3d0:	3101      	adds	r1, #1
 800f3d2:	f102 0314 	add.w	r3, r2, #20
 800f3d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f3da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f3de:	1f05      	subs	r5, r0, #4
 800f3e0:	42a3      	cmp	r3, r4
 800f3e2:	d30c      	bcc.n	800f3fe <__copybits+0x36>
 800f3e4:	1aa3      	subs	r3, r4, r2
 800f3e6:	3b11      	subs	r3, #17
 800f3e8:	f023 0303 	bic.w	r3, r3, #3
 800f3ec:	3211      	adds	r2, #17
 800f3ee:	42a2      	cmp	r2, r4
 800f3f0:	bf88      	it	hi
 800f3f2:	2300      	movhi	r3, #0
 800f3f4:	4418      	add	r0, r3
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	4288      	cmp	r0, r1
 800f3fa:	d305      	bcc.n	800f408 <__copybits+0x40>
 800f3fc:	bd70      	pop	{r4, r5, r6, pc}
 800f3fe:	f853 6b04 	ldr.w	r6, [r3], #4
 800f402:	f845 6f04 	str.w	r6, [r5, #4]!
 800f406:	e7eb      	b.n	800f3e0 <__copybits+0x18>
 800f408:	f840 3b04 	str.w	r3, [r0], #4
 800f40c:	e7f4      	b.n	800f3f8 <__copybits+0x30>

0800f40e <__any_on>:
 800f40e:	f100 0214 	add.w	r2, r0, #20
 800f412:	6900      	ldr	r0, [r0, #16]
 800f414:	114b      	asrs	r3, r1, #5
 800f416:	4298      	cmp	r0, r3
 800f418:	b510      	push	{r4, lr}
 800f41a:	db11      	blt.n	800f440 <__any_on+0x32>
 800f41c:	dd0a      	ble.n	800f434 <__any_on+0x26>
 800f41e:	f011 011f 	ands.w	r1, r1, #31
 800f422:	d007      	beq.n	800f434 <__any_on+0x26>
 800f424:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f428:	fa24 f001 	lsr.w	r0, r4, r1
 800f42c:	fa00 f101 	lsl.w	r1, r0, r1
 800f430:	428c      	cmp	r4, r1
 800f432:	d10b      	bne.n	800f44c <__any_on+0x3e>
 800f434:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f438:	4293      	cmp	r3, r2
 800f43a:	d803      	bhi.n	800f444 <__any_on+0x36>
 800f43c:	2000      	movs	r0, #0
 800f43e:	bd10      	pop	{r4, pc}
 800f440:	4603      	mov	r3, r0
 800f442:	e7f7      	b.n	800f434 <__any_on+0x26>
 800f444:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f448:	2900      	cmp	r1, #0
 800f44a:	d0f5      	beq.n	800f438 <__any_on+0x2a>
 800f44c:	2001      	movs	r0, #1
 800f44e:	e7f6      	b.n	800f43e <__any_on+0x30>

0800f450 <_calloc_r>:
 800f450:	b538      	push	{r3, r4, r5, lr}
 800f452:	fb02 f501 	mul.w	r5, r2, r1
 800f456:	4629      	mov	r1, r5
 800f458:	f7fc fbe6 	bl	800bc28 <_malloc_r>
 800f45c:	4604      	mov	r4, r0
 800f45e:	b118      	cbz	r0, 800f468 <_calloc_r+0x18>
 800f460:	462a      	mov	r2, r5
 800f462:	2100      	movs	r1, #0
 800f464:	f7fc fb8c 	bl	800bb80 <memset>
 800f468:	4620      	mov	r0, r4
 800f46a:	bd38      	pop	{r3, r4, r5, pc}

0800f46c <__ssputs_r>:
 800f46c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f470:	688e      	ldr	r6, [r1, #8]
 800f472:	4682      	mov	sl, r0
 800f474:	429e      	cmp	r6, r3
 800f476:	460c      	mov	r4, r1
 800f478:	4690      	mov	r8, r2
 800f47a:	461f      	mov	r7, r3
 800f47c:	d838      	bhi.n	800f4f0 <__ssputs_r+0x84>
 800f47e:	898a      	ldrh	r2, [r1, #12]
 800f480:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f484:	d032      	beq.n	800f4ec <__ssputs_r+0x80>
 800f486:	6825      	ldr	r5, [r4, #0]
 800f488:	6909      	ldr	r1, [r1, #16]
 800f48a:	3301      	adds	r3, #1
 800f48c:	eba5 0901 	sub.w	r9, r5, r1
 800f490:	6965      	ldr	r5, [r4, #20]
 800f492:	444b      	add	r3, r9
 800f494:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f498:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f49c:	106d      	asrs	r5, r5, #1
 800f49e:	429d      	cmp	r5, r3
 800f4a0:	bf38      	it	cc
 800f4a2:	461d      	movcc	r5, r3
 800f4a4:	0553      	lsls	r3, r2, #21
 800f4a6:	d531      	bpl.n	800f50c <__ssputs_r+0xa0>
 800f4a8:	4629      	mov	r1, r5
 800f4aa:	f7fc fbbd 	bl	800bc28 <_malloc_r>
 800f4ae:	4606      	mov	r6, r0
 800f4b0:	b950      	cbnz	r0, 800f4c8 <__ssputs_r+0x5c>
 800f4b2:	230c      	movs	r3, #12
 800f4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f4b8:	f8ca 3000 	str.w	r3, [sl]
 800f4bc:	89a3      	ldrh	r3, [r4, #12]
 800f4be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f4c2:	81a3      	strh	r3, [r4, #12]
 800f4c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4c8:	464a      	mov	r2, r9
 800f4ca:	6921      	ldr	r1, [r4, #16]
 800f4cc:	f7ff faed 	bl	800eaaa <memcpy>
 800f4d0:	89a3      	ldrh	r3, [r4, #12]
 800f4d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f4d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f4da:	81a3      	strh	r3, [r4, #12]
 800f4dc:	6126      	str	r6, [r4, #16]
 800f4de:	444e      	add	r6, r9
 800f4e0:	6026      	str	r6, [r4, #0]
 800f4e2:	463e      	mov	r6, r7
 800f4e4:	6165      	str	r5, [r4, #20]
 800f4e6:	eba5 0509 	sub.w	r5, r5, r9
 800f4ea:	60a5      	str	r5, [r4, #8]
 800f4ec:	42be      	cmp	r6, r7
 800f4ee:	d900      	bls.n	800f4f2 <__ssputs_r+0x86>
 800f4f0:	463e      	mov	r6, r7
 800f4f2:	4632      	mov	r2, r6
 800f4f4:	4641      	mov	r1, r8
 800f4f6:	6820      	ldr	r0, [r4, #0]
 800f4f8:	f000 fd20 	bl	800ff3c <memmove>
 800f4fc:	68a3      	ldr	r3, [r4, #8]
 800f4fe:	6822      	ldr	r2, [r4, #0]
 800f500:	1b9b      	subs	r3, r3, r6
 800f502:	4432      	add	r2, r6
 800f504:	2000      	movs	r0, #0
 800f506:	60a3      	str	r3, [r4, #8]
 800f508:	6022      	str	r2, [r4, #0]
 800f50a:	e7db      	b.n	800f4c4 <__ssputs_r+0x58>
 800f50c:	462a      	mov	r2, r5
 800f50e:	f000 fd2f 	bl	800ff70 <_realloc_r>
 800f512:	4606      	mov	r6, r0
 800f514:	2800      	cmp	r0, #0
 800f516:	d1e1      	bne.n	800f4dc <__ssputs_r+0x70>
 800f518:	4650      	mov	r0, sl
 800f51a:	6921      	ldr	r1, [r4, #16]
 800f51c:	f7fc fb38 	bl	800bb90 <_free_r>
 800f520:	e7c7      	b.n	800f4b2 <__ssputs_r+0x46>
	...

0800f524 <_svfiprintf_r>:
 800f524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f528:	4698      	mov	r8, r3
 800f52a:	898b      	ldrh	r3, [r1, #12]
 800f52c:	4607      	mov	r7, r0
 800f52e:	061b      	lsls	r3, r3, #24
 800f530:	460d      	mov	r5, r1
 800f532:	4614      	mov	r4, r2
 800f534:	b09d      	sub	sp, #116	; 0x74
 800f536:	d50e      	bpl.n	800f556 <_svfiprintf_r+0x32>
 800f538:	690b      	ldr	r3, [r1, #16]
 800f53a:	b963      	cbnz	r3, 800f556 <_svfiprintf_r+0x32>
 800f53c:	2140      	movs	r1, #64	; 0x40
 800f53e:	f7fc fb73 	bl	800bc28 <_malloc_r>
 800f542:	6028      	str	r0, [r5, #0]
 800f544:	6128      	str	r0, [r5, #16]
 800f546:	b920      	cbnz	r0, 800f552 <_svfiprintf_r+0x2e>
 800f548:	230c      	movs	r3, #12
 800f54a:	603b      	str	r3, [r7, #0]
 800f54c:	f04f 30ff 	mov.w	r0, #4294967295
 800f550:	e0d1      	b.n	800f6f6 <_svfiprintf_r+0x1d2>
 800f552:	2340      	movs	r3, #64	; 0x40
 800f554:	616b      	str	r3, [r5, #20]
 800f556:	2300      	movs	r3, #0
 800f558:	9309      	str	r3, [sp, #36]	; 0x24
 800f55a:	2320      	movs	r3, #32
 800f55c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f560:	2330      	movs	r3, #48	; 0x30
 800f562:	f04f 0901 	mov.w	r9, #1
 800f566:	f8cd 800c 	str.w	r8, [sp, #12]
 800f56a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800f710 <_svfiprintf_r+0x1ec>
 800f56e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f572:	4623      	mov	r3, r4
 800f574:	469a      	mov	sl, r3
 800f576:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f57a:	b10a      	cbz	r2, 800f580 <_svfiprintf_r+0x5c>
 800f57c:	2a25      	cmp	r2, #37	; 0x25
 800f57e:	d1f9      	bne.n	800f574 <_svfiprintf_r+0x50>
 800f580:	ebba 0b04 	subs.w	fp, sl, r4
 800f584:	d00b      	beq.n	800f59e <_svfiprintf_r+0x7a>
 800f586:	465b      	mov	r3, fp
 800f588:	4622      	mov	r2, r4
 800f58a:	4629      	mov	r1, r5
 800f58c:	4638      	mov	r0, r7
 800f58e:	f7ff ff6d 	bl	800f46c <__ssputs_r>
 800f592:	3001      	adds	r0, #1
 800f594:	f000 80aa 	beq.w	800f6ec <_svfiprintf_r+0x1c8>
 800f598:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f59a:	445a      	add	r2, fp
 800f59c:	9209      	str	r2, [sp, #36]	; 0x24
 800f59e:	f89a 3000 	ldrb.w	r3, [sl]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	f000 80a2 	beq.w	800f6ec <_svfiprintf_r+0x1c8>
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	f04f 32ff 	mov.w	r2, #4294967295
 800f5ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f5b2:	f10a 0a01 	add.w	sl, sl, #1
 800f5b6:	9304      	str	r3, [sp, #16]
 800f5b8:	9307      	str	r3, [sp, #28]
 800f5ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f5be:	931a      	str	r3, [sp, #104]	; 0x68
 800f5c0:	4654      	mov	r4, sl
 800f5c2:	2205      	movs	r2, #5
 800f5c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5c8:	4851      	ldr	r0, [pc, #324]	; (800f710 <_svfiprintf_r+0x1ec>)
 800f5ca:	f7ff fa60 	bl	800ea8e <memchr>
 800f5ce:	9a04      	ldr	r2, [sp, #16]
 800f5d0:	b9d8      	cbnz	r0, 800f60a <_svfiprintf_r+0xe6>
 800f5d2:	06d0      	lsls	r0, r2, #27
 800f5d4:	bf44      	itt	mi
 800f5d6:	2320      	movmi	r3, #32
 800f5d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f5dc:	0711      	lsls	r1, r2, #28
 800f5de:	bf44      	itt	mi
 800f5e0:	232b      	movmi	r3, #43	; 0x2b
 800f5e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f5e6:	f89a 3000 	ldrb.w	r3, [sl]
 800f5ea:	2b2a      	cmp	r3, #42	; 0x2a
 800f5ec:	d015      	beq.n	800f61a <_svfiprintf_r+0xf6>
 800f5ee:	4654      	mov	r4, sl
 800f5f0:	2000      	movs	r0, #0
 800f5f2:	f04f 0c0a 	mov.w	ip, #10
 800f5f6:	9a07      	ldr	r2, [sp, #28]
 800f5f8:	4621      	mov	r1, r4
 800f5fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f5fe:	3b30      	subs	r3, #48	; 0x30
 800f600:	2b09      	cmp	r3, #9
 800f602:	d94e      	bls.n	800f6a2 <_svfiprintf_r+0x17e>
 800f604:	b1b0      	cbz	r0, 800f634 <_svfiprintf_r+0x110>
 800f606:	9207      	str	r2, [sp, #28]
 800f608:	e014      	b.n	800f634 <_svfiprintf_r+0x110>
 800f60a:	eba0 0308 	sub.w	r3, r0, r8
 800f60e:	fa09 f303 	lsl.w	r3, r9, r3
 800f612:	4313      	orrs	r3, r2
 800f614:	46a2      	mov	sl, r4
 800f616:	9304      	str	r3, [sp, #16]
 800f618:	e7d2      	b.n	800f5c0 <_svfiprintf_r+0x9c>
 800f61a:	9b03      	ldr	r3, [sp, #12]
 800f61c:	1d19      	adds	r1, r3, #4
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	9103      	str	r1, [sp, #12]
 800f622:	2b00      	cmp	r3, #0
 800f624:	bfbb      	ittet	lt
 800f626:	425b      	neglt	r3, r3
 800f628:	f042 0202 	orrlt.w	r2, r2, #2
 800f62c:	9307      	strge	r3, [sp, #28]
 800f62e:	9307      	strlt	r3, [sp, #28]
 800f630:	bfb8      	it	lt
 800f632:	9204      	strlt	r2, [sp, #16]
 800f634:	7823      	ldrb	r3, [r4, #0]
 800f636:	2b2e      	cmp	r3, #46	; 0x2e
 800f638:	d10c      	bne.n	800f654 <_svfiprintf_r+0x130>
 800f63a:	7863      	ldrb	r3, [r4, #1]
 800f63c:	2b2a      	cmp	r3, #42	; 0x2a
 800f63e:	d135      	bne.n	800f6ac <_svfiprintf_r+0x188>
 800f640:	9b03      	ldr	r3, [sp, #12]
 800f642:	3402      	adds	r4, #2
 800f644:	1d1a      	adds	r2, r3, #4
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	9203      	str	r2, [sp, #12]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	bfb8      	it	lt
 800f64e:	f04f 33ff 	movlt.w	r3, #4294967295
 800f652:	9305      	str	r3, [sp, #20]
 800f654:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f720 <_svfiprintf_r+0x1fc>
 800f658:	2203      	movs	r2, #3
 800f65a:	4650      	mov	r0, sl
 800f65c:	7821      	ldrb	r1, [r4, #0]
 800f65e:	f7ff fa16 	bl	800ea8e <memchr>
 800f662:	b140      	cbz	r0, 800f676 <_svfiprintf_r+0x152>
 800f664:	2340      	movs	r3, #64	; 0x40
 800f666:	eba0 000a 	sub.w	r0, r0, sl
 800f66a:	fa03 f000 	lsl.w	r0, r3, r0
 800f66e:	9b04      	ldr	r3, [sp, #16]
 800f670:	3401      	adds	r4, #1
 800f672:	4303      	orrs	r3, r0
 800f674:	9304      	str	r3, [sp, #16]
 800f676:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f67a:	2206      	movs	r2, #6
 800f67c:	4825      	ldr	r0, [pc, #148]	; (800f714 <_svfiprintf_r+0x1f0>)
 800f67e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f682:	f7ff fa04 	bl	800ea8e <memchr>
 800f686:	2800      	cmp	r0, #0
 800f688:	d038      	beq.n	800f6fc <_svfiprintf_r+0x1d8>
 800f68a:	4b23      	ldr	r3, [pc, #140]	; (800f718 <_svfiprintf_r+0x1f4>)
 800f68c:	bb1b      	cbnz	r3, 800f6d6 <_svfiprintf_r+0x1b2>
 800f68e:	9b03      	ldr	r3, [sp, #12]
 800f690:	3307      	adds	r3, #7
 800f692:	f023 0307 	bic.w	r3, r3, #7
 800f696:	3308      	adds	r3, #8
 800f698:	9303      	str	r3, [sp, #12]
 800f69a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f69c:	4433      	add	r3, r6
 800f69e:	9309      	str	r3, [sp, #36]	; 0x24
 800f6a0:	e767      	b.n	800f572 <_svfiprintf_r+0x4e>
 800f6a2:	460c      	mov	r4, r1
 800f6a4:	2001      	movs	r0, #1
 800f6a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800f6aa:	e7a5      	b.n	800f5f8 <_svfiprintf_r+0xd4>
 800f6ac:	2300      	movs	r3, #0
 800f6ae:	f04f 0c0a 	mov.w	ip, #10
 800f6b2:	4619      	mov	r1, r3
 800f6b4:	3401      	adds	r4, #1
 800f6b6:	9305      	str	r3, [sp, #20]
 800f6b8:	4620      	mov	r0, r4
 800f6ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f6be:	3a30      	subs	r2, #48	; 0x30
 800f6c0:	2a09      	cmp	r2, #9
 800f6c2:	d903      	bls.n	800f6cc <_svfiprintf_r+0x1a8>
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d0c5      	beq.n	800f654 <_svfiprintf_r+0x130>
 800f6c8:	9105      	str	r1, [sp, #20]
 800f6ca:	e7c3      	b.n	800f654 <_svfiprintf_r+0x130>
 800f6cc:	4604      	mov	r4, r0
 800f6ce:	2301      	movs	r3, #1
 800f6d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800f6d4:	e7f0      	b.n	800f6b8 <_svfiprintf_r+0x194>
 800f6d6:	ab03      	add	r3, sp, #12
 800f6d8:	9300      	str	r3, [sp, #0]
 800f6da:	462a      	mov	r2, r5
 800f6dc:	4638      	mov	r0, r7
 800f6de:	4b0f      	ldr	r3, [pc, #60]	; (800f71c <_svfiprintf_r+0x1f8>)
 800f6e0:	a904      	add	r1, sp, #16
 800f6e2:	f7fc fb99 	bl	800be18 <_printf_float>
 800f6e6:	1c42      	adds	r2, r0, #1
 800f6e8:	4606      	mov	r6, r0
 800f6ea:	d1d6      	bne.n	800f69a <_svfiprintf_r+0x176>
 800f6ec:	89ab      	ldrh	r3, [r5, #12]
 800f6ee:	065b      	lsls	r3, r3, #25
 800f6f0:	f53f af2c 	bmi.w	800f54c <_svfiprintf_r+0x28>
 800f6f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f6f6:	b01d      	add	sp, #116	; 0x74
 800f6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6fc:	ab03      	add	r3, sp, #12
 800f6fe:	9300      	str	r3, [sp, #0]
 800f700:	462a      	mov	r2, r5
 800f702:	4638      	mov	r0, r7
 800f704:	4b05      	ldr	r3, [pc, #20]	; (800f71c <_svfiprintf_r+0x1f8>)
 800f706:	a904      	add	r1, sp, #16
 800f708:	f7fc fe22 	bl	800c350 <_printf_i>
 800f70c:	e7eb      	b.n	800f6e6 <_svfiprintf_r+0x1c2>
 800f70e:	bf00      	nop
 800f710:	08011784 	.word	0x08011784
 800f714:	0801178e 	.word	0x0801178e
 800f718:	0800be19 	.word	0x0800be19
 800f71c:	0800f46d 	.word	0x0800f46d
 800f720:	0801178a 	.word	0x0801178a

0800f724 <__sfputc_r>:
 800f724:	6893      	ldr	r3, [r2, #8]
 800f726:	b410      	push	{r4}
 800f728:	3b01      	subs	r3, #1
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	6093      	str	r3, [r2, #8]
 800f72e:	da07      	bge.n	800f740 <__sfputc_r+0x1c>
 800f730:	6994      	ldr	r4, [r2, #24]
 800f732:	42a3      	cmp	r3, r4
 800f734:	db01      	blt.n	800f73a <__sfputc_r+0x16>
 800f736:	290a      	cmp	r1, #10
 800f738:	d102      	bne.n	800f740 <__sfputc_r+0x1c>
 800f73a:	bc10      	pop	{r4}
 800f73c:	f000 b9a6 	b.w	800fa8c <__swbuf_r>
 800f740:	6813      	ldr	r3, [r2, #0]
 800f742:	1c58      	adds	r0, r3, #1
 800f744:	6010      	str	r0, [r2, #0]
 800f746:	7019      	strb	r1, [r3, #0]
 800f748:	4608      	mov	r0, r1
 800f74a:	bc10      	pop	{r4}
 800f74c:	4770      	bx	lr

0800f74e <__sfputs_r>:
 800f74e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f750:	4606      	mov	r6, r0
 800f752:	460f      	mov	r7, r1
 800f754:	4614      	mov	r4, r2
 800f756:	18d5      	adds	r5, r2, r3
 800f758:	42ac      	cmp	r4, r5
 800f75a:	d101      	bne.n	800f760 <__sfputs_r+0x12>
 800f75c:	2000      	movs	r0, #0
 800f75e:	e007      	b.n	800f770 <__sfputs_r+0x22>
 800f760:	463a      	mov	r2, r7
 800f762:	4630      	mov	r0, r6
 800f764:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f768:	f7ff ffdc 	bl	800f724 <__sfputc_r>
 800f76c:	1c43      	adds	r3, r0, #1
 800f76e:	d1f3      	bne.n	800f758 <__sfputs_r+0xa>
 800f770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f774 <_vfiprintf_r>:
 800f774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f778:	460d      	mov	r5, r1
 800f77a:	4614      	mov	r4, r2
 800f77c:	4698      	mov	r8, r3
 800f77e:	4606      	mov	r6, r0
 800f780:	b09d      	sub	sp, #116	; 0x74
 800f782:	b118      	cbz	r0, 800f78c <_vfiprintf_r+0x18>
 800f784:	6983      	ldr	r3, [r0, #24]
 800f786:	b90b      	cbnz	r3, 800f78c <_vfiprintf_r+0x18>
 800f788:	f7fe fd64 	bl	800e254 <__sinit>
 800f78c:	4b89      	ldr	r3, [pc, #548]	; (800f9b4 <_vfiprintf_r+0x240>)
 800f78e:	429d      	cmp	r5, r3
 800f790:	d11b      	bne.n	800f7ca <_vfiprintf_r+0x56>
 800f792:	6875      	ldr	r5, [r6, #4]
 800f794:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f796:	07d9      	lsls	r1, r3, #31
 800f798:	d405      	bmi.n	800f7a6 <_vfiprintf_r+0x32>
 800f79a:	89ab      	ldrh	r3, [r5, #12]
 800f79c:	059a      	lsls	r2, r3, #22
 800f79e:	d402      	bmi.n	800f7a6 <_vfiprintf_r+0x32>
 800f7a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f7a2:	f7ff f960 	bl	800ea66 <__retarget_lock_acquire_recursive>
 800f7a6:	89ab      	ldrh	r3, [r5, #12]
 800f7a8:	071b      	lsls	r3, r3, #28
 800f7aa:	d501      	bpl.n	800f7b0 <_vfiprintf_r+0x3c>
 800f7ac:	692b      	ldr	r3, [r5, #16]
 800f7ae:	b9eb      	cbnz	r3, 800f7ec <_vfiprintf_r+0x78>
 800f7b0:	4629      	mov	r1, r5
 800f7b2:	4630      	mov	r0, r6
 800f7b4:	f000 f9dc 	bl	800fb70 <__swsetup_r>
 800f7b8:	b1c0      	cbz	r0, 800f7ec <_vfiprintf_r+0x78>
 800f7ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f7bc:	07dc      	lsls	r4, r3, #31
 800f7be:	d50e      	bpl.n	800f7de <_vfiprintf_r+0x6a>
 800f7c0:	f04f 30ff 	mov.w	r0, #4294967295
 800f7c4:	b01d      	add	sp, #116	; 0x74
 800f7c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7ca:	4b7b      	ldr	r3, [pc, #492]	; (800f9b8 <_vfiprintf_r+0x244>)
 800f7cc:	429d      	cmp	r5, r3
 800f7ce:	d101      	bne.n	800f7d4 <_vfiprintf_r+0x60>
 800f7d0:	68b5      	ldr	r5, [r6, #8]
 800f7d2:	e7df      	b.n	800f794 <_vfiprintf_r+0x20>
 800f7d4:	4b79      	ldr	r3, [pc, #484]	; (800f9bc <_vfiprintf_r+0x248>)
 800f7d6:	429d      	cmp	r5, r3
 800f7d8:	bf08      	it	eq
 800f7da:	68f5      	ldreq	r5, [r6, #12]
 800f7dc:	e7da      	b.n	800f794 <_vfiprintf_r+0x20>
 800f7de:	89ab      	ldrh	r3, [r5, #12]
 800f7e0:	0598      	lsls	r0, r3, #22
 800f7e2:	d4ed      	bmi.n	800f7c0 <_vfiprintf_r+0x4c>
 800f7e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f7e6:	f7ff f93f 	bl	800ea68 <__retarget_lock_release_recursive>
 800f7ea:	e7e9      	b.n	800f7c0 <_vfiprintf_r+0x4c>
 800f7ec:	2300      	movs	r3, #0
 800f7ee:	9309      	str	r3, [sp, #36]	; 0x24
 800f7f0:	2320      	movs	r3, #32
 800f7f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f7f6:	2330      	movs	r3, #48	; 0x30
 800f7f8:	f04f 0901 	mov.w	r9, #1
 800f7fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800f800:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800f9c0 <_vfiprintf_r+0x24c>
 800f804:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f808:	4623      	mov	r3, r4
 800f80a:	469a      	mov	sl, r3
 800f80c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f810:	b10a      	cbz	r2, 800f816 <_vfiprintf_r+0xa2>
 800f812:	2a25      	cmp	r2, #37	; 0x25
 800f814:	d1f9      	bne.n	800f80a <_vfiprintf_r+0x96>
 800f816:	ebba 0b04 	subs.w	fp, sl, r4
 800f81a:	d00b      	beq.n	800f834 <_vfiprintf_r+0xc0>
 800f81c:	465b      	mov	r3, fp
 800f81e:	4622      	mov	r2, r4
 800f820:	4629      	mov	r1, r5
 800f822:	4630      	mov	r0, r6
 800f824:	f7ff ff93 	bl	800f74e <__sfputs_r>
 800f828:	3001      	adds	r0, #1
 800f82a:	f000 80aa 	beq.w	800f982 <_vfiprintf_r+0x20e>
 800f82e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f830:	445a      	add	r2, fp
 800f832:	9209      	str	r2, [sp, #36]	; 0x24
 800f834:	f89a 3000 	ldrb.w	r3, [sl]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	f000 80a2 	beq.w	800f982 <_vfiprintf_r+0x20e>
 800f83e:	2300      	movs	r3, #0
 800f840:	f04f 32ff 	mov.w	r2, #4294967295
 800f844:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f848:	f10a 0a01 	add.w	sl, sl, #1
 800f84c:	9304      	str	r3, [sp, #16]
 800f84e:	9307      	str	r3, [sp, #28]
 800f850:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f854:	931a      	str	r3, [sp, #104]	; 0x68
 800f856:	4654      	mov	r4, sl
 800f858:	2205      	movs	r2, #5
 800f85a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f85e:	4858      	ldr	r0, [pc, #352]	; (800f9c0 <_vfiprintf_r+0x24c>)
 800f860:	f7ff f915 	bl	800ea8e <memchr>
 800f864:	9a04      	ldr	r2, [sp, #16]
 800f866:	b9d8      	cbnz	r0, 800f8a0 <_vfiprintf_r+0x12c>
 800f868:	06d1      	lsls	r1, r2, #27
 800f86a:	bf44      	itt	mi
 800f86c:	2320      	movmi	r3, #32
 800f86e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f872:	0713      	lsls	r3, r2, #28
 800f874:	bf44      	itt	mi
 800f876:	232b      	movmi	r3, #43	; 0x2b
 800f878:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f87c:	f89a 3000 	ldrb.w	r3, [sl]
 800f880:	2b2a      	cmp	r3, #42	; 0x2a
 800f882:	d015      	beq.n	800f8b0 <_vfiprintf_r+0x13c>
 800f884:	4654      	mov	r4, sl
 800f886:	2000      	movs	r0, #0
 800f888:	f04f 0c0a 	mov.w	ip, #10
 800f88c:	9a07      	ldr	r2, [sp, #28]
 800f88e:	4621      	mov	r1, r4
 800f890:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f894:	3b30      	subs	r3, #48	; 0x30
 800f896:	2b09      	cmp	r3, #9
 800f898:	d94e      	bls.n	800f938 <_vfiprintf_r+0x1c4>
 800f89a:	b1b0      	cbz	r0, 800f8ca <_vfiprintf_r+0x156>
 800f89c:	9207      	str	r2, [sp, #28]
 800f89e:	e014      	b.n	800f8ca <_vfiprintf_r+0x156>
 800f8a0:	eba0 0308 	sub.w	r3, r0, r8
 800f8a4:	fa09 f303 	lsl.w	r3, r9, r3
 800f8a8:	4313      	orrs	r3, r2
 800f8aa:	46a2      	mov	sl, r4
 800f8ac:	9304      	str	r3, [sp, #16]
 800f8ae:	e7d2      	b.n	800f856 <_vfiprintf_r+0xe2>
 800f8b0:	9b03      	ldr	r3, [sp, #12]
 800f8b2:	1d19      	adds	r1, r3, #4
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	9103      	str	r1, [sp, #12]
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	bfbb      	ittet	lt
 800f8bc:	425b      	neglt	r3, r3
 800f8be:	f042 0202 	orrlt.w	r2, r2, #2
 800f8c2:	9307      	strge	r3, [sp, #28]
 800f8c4:	9307      	strlt	r3, [sp, #28]
 800f8c6:	bfb8      	it	lt
 800f8c8:	9204      	strlt	r2, [sp, #16]
 800f8ca:	7823      	ldrb	r3, [r4, #0]
 800f8cc:	2b2e      	cmp	r3, #46	; 0x2e
 800f8ce:	d10c      	bne.n	800f8ea <_vfiprintf_r+0x176>
 800f8d0:	7863      	ldrb	r3, [r4, #1]
 800f8d2:	2b2a      	cmp	r3, #42	; 0x2a
 800f8d4:	d135      	bne.n	800f942 <_vfiprintf_r+0x1ce>
 800f8d6:	9b03      	ldr	r3, [sp, #12]
 800f8d8:	3402      	adds	r4, #2
 800f8da:	1d1a      	adds	r2, r3, #4
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	9203      	str	r2, [sp, #12]
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	bfb8      	it	lt
 800f8e4:	f04f 33ff 	movlt.w	r3, #4294967295
 800f8e8:	9305      	str	r3, [sp, #20]
 800f8ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f9d0 <_vfiprintf_r+0x25c>
 800f8ee:	2203      	movs	r2, #3
 800f8f0:	4650      	mov	r0, sl
 800f8f2:	7821      	ldrb	r1, [r4, #0]
 800f8f4:	f7ff f8cb 	bl	800ea8e <memchr>
 800f8f8:	b140      	cbz	r0, 800f90c <_vfiprintf_r+0x198>
 800f8fa:	2340      	movs	r3, #64	; 0x40
 800f8fc:	eba0 000a 	sub.w	r0, r0, sl
 800f900:	fa03 f000 	lsl.w	r0, r3, r0
 800f904:	9b04      	ldr	r3, [sp, #16]
 800f906:	3401      	adds	r4, #1
 800f908:	4303      	orrs	r3, r0
 800f90a:	9304      	str	r3, [sp, #16]
 800f90c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f910:	2206      	movs	r2, #6
 800f912:	482c      	ldr	r0, [pc, #176]	; (800f9c4 <_vfiprintf_r+0x250>)
 800f914:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f918:	f7ff f8b9 	bl	800ea8e <memchr>
 800f91c:	2800      	cmp	r0, #0
 800f91e:	d03f      	beq.n	800f9a0 <_vfiprintf_r+0x22c>
 800f920:	4b29      	ldr	r3, [pc, #164]	; (800f9c8 <_vfiprintf_r+0x254>)
 800f922:	bb1b      	cbnz	r3, 800f96c <_vfiprintf_r+0x1f8>
 800f924:	9b03      	ldr	r3, [sp, #12]
 800f926:	3307      	adds	r3, #7
 800f928:	f023 0307 	bic.w	r3, r3, #7
 800f92c:	3308      	adds	r3, #8
 800f92e:	9303      	str	r3, [sp, #12]
 800f930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f932:	443b      	add	r3, r7
 800f934:	9309      	str	r3, [sp, #36]	; 0x24
 800f936:	e767      	b.n	800f808 <_vfiprintf_r+0x94>
 800f938:	460c      	mov	r4, r1
 800f93a:	2001      	movs	r0, #1
 800f93c:	fb0c 3202 	mla	r2, ip, r2, r3
 800f940:	e7a5      	b.n	800f88e <_vfiprintf_r+0x11a>
 800f942:	2300      	movs	r3, #0
 800f944:	f04f 0c0a 	mov.w	ip, #10
 800f948:	4619      	mov	r1, r3
 800f94a:	3401      	adds	r4, #1
 800f94c:	9305      	str	r3, [sp, #20]
 800f94e:	4620      	mov	r0, r4
 800f950:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f954:	3a30      	subs	r2, #48	; 0x30
 800f956:	2a09      	cmp	r2, #9
 800f958:	d903      	bls.n	800f962 <_vfiprintf_r+0x1ee>
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d0c5      	beq.n	800f8ea <_vfiprintf_r+0x176>
 800f95e:	9105      	str	r1, [sp, #20]
 800f960:	e7c3      	b.n	800f8ea <_vfiprintf_r+0x176>
 800f962:	4604      	mov	r4, r0
 800f964:	2301      	movs	r3, #1
 800f966:	fb0c 2101 	mla	r1, ip, r1, r2
 800f96a:	e7f0      	b.n	800f94e <_vfiprintf_r+0x1da>
 800f96c:	ab03      	add	r3, sp, #12
 800f96e:	9300      	str	r3, [sp, #0]
 800f970:	462a      	mov	r2, r5
 800f972:	4630      	mov	r0, r6
 800f974:	4b15      	ldr	r3, [pc, #84]	; (800f9cc <_vfiprintf_r+0x258>)
 800f976:	a904      	add	r1, sp, #16
 800f978:	f7fc fa4e 	bl	800be18 <_printf_float>
 800f97c:	4607      	mov	r7, r0
 800f97e:	1c78      	adds	r0, r7, #1
 800f980:	d1d6      	bne.n	800f930 <_vfiprintf_r+0x1bc>
 800f982:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f984:	07d9      	lsls	r1, r3, #31
 800f986:	d405      	bmi.n	800f994 <_vfiprintf_r+0x220>
 800f988:	89ab      	ldrh	r3, [r5, #12]
 800f98a:	059a      	lsls	r2, r3, #22
 800f98c:	d402      	bmi.n	800f994 <_vfiprintf_r+0x220>
 800f98e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f990:	f7ff f86a 	bl	800ea68 <__retarget_lock_release_recursive>
 800f994:	89ab      	ldrh	r3, [r5, #12]
 800f996:	065b      	lsls	r3, r3, #25
 800f998:	f53f af12 	bmi.w	800f7c0 <_vfiprintf_r+0x4c>
 800f99c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f99e:	e711      	b.n	800f7c4 <_vfiprintf_r+0x50>
 800f9a0:	ab03      	add	r3, sp, #12
 800f9a2:	9300      	str	r3, [sp, #0]
 800f9a4:	462a      	mov	r2, r5
 800f9a6:	4630      	mov	r0, r6
 800f9a8:	4b08      	ldr	r3, [pc, #32]	; (800f9cc <_vfiprintf_r+0x258>)
 800f9aa:	a904      	add	r1, sp, #16
 800f9ac:	f7fc fcd0 	bl	800c350 <_printf_i>
 800f9b0:	e7e4      	b.n	800f97c <_vfiprintf_r+0x208>
 800f9b2:	bf00      	nop
 800f9b4:	08011568 	.word	0x08011568
 800f9b8:	08011588 	.word	0x08011588
 800f9bc:	08011548 	.word	0x08011548
 800f9c0:	08011784 	.word	0x08011784
 800f9c4:	0801178e 	.word	0x0801178e
 800f9c8:	0800be19 	.word	0x0800be19
 800f9cc:	0800f74f 	.word	0x0800f74f
 800f9d0:	0801178a 	.word	0x0801178a

0800f9d4 <nan>:
 800f9d4:	2000      	movs	r0, #0
 800f9d6:	4901      	ldr	r1, [pc, #4]	; (800f9dc <nan+0x8>)
 800f9d8:	4770      	bx	lr
 800f9da:	bf00      	nop
 800f9dc:	7ff80000 	.word	0x7ff80000

0800f9e0 <__sread>:
 800f9e0:	b510      	push	{r4, lr}
 800f9e2:	460c      	mov	r4, r1
 800f9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9e8:	f000 fae8 	bl	800ffbc <_read_r>
 800f9ec:	2800      	cmp	r0, #0
 800f9ee:	bfab      	itete	ge
 800f9f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f9f2:	89a3      	ldrhlt	r3, [r4, #12]
 800f9f4:	181b      	addge	r3, r3, r0
 800f9f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f9fa:	bfac      	ite	ge
 800f9fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800f9fe:	81a3      	strhlt	r3, [r4, #12]
 800fa00:	bd10      	pop	{r4, pc}

0800fa02 <__swrite>:
 800fa02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa06:	461f      	mov	r7, r3
 800fa08:	898b      	ldrh	r3, [r1, #12]
 800fa0a:	4605      	mov	r5, r0
 800fa0c:	05db      	lsls	r3, r3, #23
 800fa0e:	460c      	mov	r4, r1
 800fa10:	4616      	mov	r6, r2
 800fa12:	d505      	bpl.n	800fa20 <__swrite+0x1e>
 800fa14:	2302      	movs	r3, #2
 800fa16:	2200      	movs	r2, #0
 800fa18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa1c:	f000 fa18 	bl	800fe50 <_lseek_r>
 800fa20:	89a3      	ldrh	r3, [r4, #12]
 800fa22:	4632      	mov	r2, r6
 800fa24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fa28:	81a3      	strh	r3, [r4, #12]
 800fa2a:	4628      	mov	r0, r5
 800fa2c:	463b      	mov	r3, r7
 800fa2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa36:	f000 b889 	b.w	800fb4c <_write_r>

0800fa3a <__sseek>:
 800fa3a:	b510      	push	{r4, lr}
 800fa3c:	460c      	mov	r4, r1
 800fa3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa42:	f000 fa05 	bl	800fe50 <_lseek_r>
 800fa46:	1c43      	adds	r3, r0, #1
 800fa48:	89a3      	ldrh	r3, [r4, #12]
 800fa4a:	bf15      	itete	ne
 800fa4c:	6560      	strne	r0, [r4, #84]	; 0x54
 800fa4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fa52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fa56:	81a3      	strheq	r3, [r4, #12]
 800fa58:	bf18      	it	ne
 800fa5a:	81a3      	strhne	r3, [r4, #12]
 800fa5c:	bd10      	pop	{r4, pc}

0800fa5e <__sclose>:
 800fa5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa62:	f000 b911 	b.w	800fc88 <_close_r>

0800fa66 <strncmp>:
 800fa66:	b510      	push	{r4, lr}
 800fa68:	b16a      	cbz	r2, 800fa86 <strncmp+0x20>
 800fa6a:	3901      	subs	r1, #1
 800fa6c:	1884      	adds	r4, r0, r2
 800fa6e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800fa72:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fa76:	4293      	cmp	r3, r2
 800fa78:	d103      	bne.n	800fa82 <strncmp+0x1c>
 800fa7a:	42a0      	cmp	r0, r4
 800fa7c:	d001      	beq.n	800fa82 <strncmp+0x1c>
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d1f5      	bne.n	800fa6e <strncmp+0x8>
 800fa82:	1a98      	subs	r0, r3, r2
 800fa84:	bd10      	pop	{r4, pc}
 800fa86:	4610      	mov	r0, r2
 800fa88:	e7fc      	b.n	800fa84 <strncmp+0x1e>
	...

0800fa8c <__swbuf_r>:
 800fa8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa8e:	460e      	mov	r6, r1
 800fa90:	4614      	mov	r4, r2
 800fa92:	4605      	mov	r5, r0
 800fa94:	b118      	cbz	r0, 800fa9e <__swbuf_r+0x12>
 800fa96:	6983      	ldr	r3, [r0, #24]
 800fa98:	b90b      	cbnz	r3, 800fa9e <__swbuf_r+0x12>
 800fa9a:	f7fe fbdb 	bl	800e254 <__sinit>
 800fa9e:	4b21      	ldr	r3, [pc, #132]	; (800fb24 <__swbuf_r+0x98>)
 800faa0:	429c      	cmp	r4, r3
 800faa2:	d12b      	bne.n	800fafc <__swbuf_r+0x70>
 800faa4:	686c      	ldr	r4, [r5, #4]
 800faa6:	69a3      	ldr	r3, [r4, #24]
 800faa8:	60a3      	str	r3, [r4, #8]
 800faaa:	89a3      	ldrh	r3, [r4, #12]
 800faac:	071a      	lsls	r2, r3, #28
 800faae:	d52f      	bpl.n	800fb10 <__swbuf_r+0x84>
 800fab0:	6923      	ldr	r3, [r4, #16]
 800fab2:	b36b      	cbz	r3, 800fb10 <__swbuf_r+0x84>
 800fab4:	6923      	ldr	r3, [r4, #16]
 800fab6:	6820      	ldr	r0, [r4, #0]
 800fab8:	b2f6      	uxtb	r6, r6
 800faba:	1ac0      	subs	r0, r0, r3
 800fabc:	6963      	ldr	r3, [r4, #20]
 800fabe:	4637      	mov	r7, r6
 800fac0:	4283      	cmp	r3, r0
 800fac2:	dc04      	bgt.n	800face <__swbuf_r+0x42>
 800fac4:	4621      	mov	r1, r4
 800fac6:	4628      	mov	r0, r5
 800fac8:	f000 f974 	bl	800fdb4 <_fflush_r>
 800facc:	bb30      	cbnz	r0, 800fb1c <__swbuf_r+0x90>
 800face:	68a3      	ldr	r3, [r4, #8]
 800fad0:	3001      	adds	r0, #1
 800fad2:	3b01      	subs	r3, #1
 800fad4:	60a3      	str	r3, [r4, #8]
 800fad6:	6823      	ldr	r3, [r4, #0]
 800fad8:	1c5a      	adds	r2, r3, #1
 800fada:	6022      	str	r2, [r4, #0]
 800fadc:	701e      	strb	r6, [r3, #0]
 800fade:	6963      	ldr	r3, [r4, #20]
 800fae0:	4283      	cmp	r3, r0
 800fae2:	d004      	beq.n	800faee <__swbuf_r+0x62>
 800fae4:	89a3      	ldrh	r3, [r4, #12]
 800fae6:	07db      	lsls	r3, r3, #31
 800fae8:	d506      	bpl.n	800faf8 <__swbuf_r+0x6c>
 800faea:	2e0a      	cmp	r6, #10
 800faec:	d104      	bne.n	800faf8 <__swbuf_r+0x6c>
 800faee:	4621      	mov	r1, r4
 800faf0:	4628      	mov	r0, r5
 800faf2:	f000 f95f 	bl	800fdb4 <_fflush_r>
 800faf6:	b988      	cbnz	r0, 800fb1c <__swbuf_r+0x90>
 800faf8:	4638      	mov	r0, r7
 800fafa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fafc:	4b0a      	ldr	r3, [pc, #40]	; (800fb28 <__swbuf_r+0x9c>)
 800fafe:	429c      	cmp	r4, r3
 800fb00:	d101      	bne.n	800fb06 <__swbuf_r+0x7a>
 800fb02:	68ac      	ldr	r4, [r5, #8]
 800fb04:	e7cf      	b.n	800faa6 <__swbuf_r+0x1a>
 800fb06:	4b09      	ldr	r3, [pc, #36]	; (800fb2c <__swbuf_r+0xa0>)
 800fb08:	429c      	cmp	r4, r3
 800fb0a:	bf08      	it	eq
 800fb0c:	68ec      	ldreq	r4, [r5, #12]
 800fb0e:	e7ca      	b.n	800faa6 <__swbuf_r+0x1a>
 800fb10:	4621      	mov	r1, r4
 800fb12:	4628      	mov	r0, r5
 800fb14:	f000 f82c 	bl	800fb70 <__swsetup_r>
 800fb18:	2800      	cmp	r0, #0
 800fb1a:	d0cb      	beq.n	800fab4 <__swbuf_r+0x28>
 800fb1c:	f04f 37ff 	mov.w	r7, #4294967295
 800fb20:	e7ea      	b.n	800faf8 <__swbuf_r+0x6c>
 800fb22:	bf00      	nop
 800fb24:	08011568 	.word	0x08011568
 800fb28:	08011588 	.word	0x08011588
 800fb2c:	08011548 	.word	0x08011548

0800fb30 <__ascii_wctomb>:
 800fb30:	4603      	mov	r3, r0
 800fb32:	4608      	mov	r0, r1
 800fb34:	b141      	cbz	r1, 800fb48 <__ascii_wctomb+0x18>
 800fb36:	2aff      	cmp	r2, #255	; 0xff
 800fb38:	d904      	bls.n	800fb44 <__ascii_wctomb+0x14>
 800fb3a:	228a      	movs	r2, #138	; 0x8a
 800fb3c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb40:	601a      	str	r2, [r3, #0]
 800fb42:	4770      	bx	lr
 800fb44:	2001      	movs	r0, #1
 800fb46:	700a      	strb	r2, [r1, #0]
 800fb48:	4770      	bx	lr
	...

0800fb4c <_write_r>:
 800fb4c:	b538      	push	{r3, r4, r5, lr}
 800fb4e:	4604      	mov	r4, r0
 800fb50:	4608      	mov	r0, r1
 800fb52:	4611      	mov	r1, r2
 800fb54:	2200      	movs	r2, #0
 800fb56:	4d05      	ldr	r5, [pc, #20]	; (800fb6c <_write_r+0x20>)
 800fb58:	602a      	str	r2, [r5, #0]
 800fb5a:	461a      	mov	r2, r3
 800fb5c:	f7f2 ffe4 	bl	8002b28 <_write>
 800fb60:	1c43      	adds	r3, r0, #1
 800fb62:	d102      	bne.n	800fb6a <_write_r+0x1e>
 800fb64:	682b      	ldr	r3, [r5, #0]
 800fb66:	b103      	cbz	r3, 800fb6a <_write_r+0x1e>
 800fb68:	6023      	str	r3, [r4, #0]
 800fb6a:	bd38      	pop	{r3, r4, r5, pc}
 800fb6c:	20000be4 	.word	0x20000be4

0800fb70 <__swsetup_r>:
 800fb70:	4b32      	ldr	r3, [pc, #200]	; (800fc3c <__swsetup_r+0xcc>)
 800fb72:	b570      	push	{r4, r5, r6, lr}
 800fb74:	681d      	ldr	r5, [r3, #0]
 800fb76:	4606      	mov	r6, r0
 800fb78:	460c      	mov	r4, r1
 800fb7a:	b125      	cbz	r5, 800fb86 <__swsetup_r+0x16>
 800fb7c:	69ab      	ldr	r3, [r5, #24]
 800fb7e:	b913      	cbnz	r3, 800fb86 <__swsetup_r+0x16>
 800fb80:	4628      	mov	r0, r5
 800fb82:	f7fe fb67 	bl	800e254 <__sinit>
 800fb86:	4b2e      	ldr	r3, [pc, #184]	; (800fc40 <__swsetup_r+0xd0>)
 800fb88:	429c      	cmp	r4, r3
 800fb8a:	d10f      	bne.n	800fbac <__swsetup_r+0x3c>
 800fb8c:	686c      	ldr	r4, [r5, #4]
 800fb8e:	89a3      	ldrh	r3, [r4, #12]
 800fb90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fb94:	0719      	lsls	r1, r3, #28
 800fb96:	d42c      	bmi.n	800fbf2 <__swsetup_r+0x82>
 800fb98:	06dd      	lsls	r5, r3, #27
 800fb9a:	d411      	bmi.n	800fbc0 <__swsetup_r+0x50>
 800fb9c:	2309      	movs	r3, #9
 800fb9e:	6033      	str	r3, [r6, #0]
 800fba0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fba4:	f04f 30ff 	mov.w	r0, #4294967295
 800fba8:	81a3      	strh	r3, [r4, #12]
 800fbaa:	e03e      	b.n	800fc2a <__swsetup_r+0xba>
 800fbac:	4b25      	ldr	r3, [pc, #148]	; (800fc44 <__swsetup_r+0xd4>)
 800fbae:	429c      	cmp	r4, r3
 800fbb0:	d101      	bne.n	800fbb6 <__swsetup_r+0x46>
 800fbb2:	68ac      	ldr	r4, [r5, #8]
 800fbb4:	e7eb      	b.n	800fb8e <__swsetup_r+0x1e>
 800fbb6:	4b24      	ldr	r3, [pc, #144]	; (800fc48 <__swsetup_r+0xd8>)
 800fbb8:	429c      	cmp	r4, r3
 800fbba:	bf08      	it	eq
 800fbbc:	68ec      	ldreq	r4, [r5, #12]
 800fbbe:	e7e6      	b.n	800fb8e <__swsetup_r+0x1e>
 800fbc0:	0758      	lsls	r0, r3, #29
 800fbc2:	d512      	bpl.n	800fbea <__swsetup_r+0x7a>
 800fbc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fbc6:	b141      	cbz	r1, 800fbda <__swsetup_r+0x6a>
 800fbc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fbcc:	4299      	cmp	r1, r3
 800fbce:	d002      	beq.n	800fbd6 <__swsetup_r+0x66>
 800fbd0:	4630      	mov	r0, r6
 800fbd2:	f7fb ffdd 	bl	800bb90 <_free_r>
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	6363      	str	r3, [r4, #52]	; 0x34
 800fbda:	89a3      	ldrh	r3, [r4, #12]
 800fbdc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fbe0:	81a3      	strh	r3, [r4, #12]
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	6063      	str	r3, [r4, #4]
 800fbe6:	6923      	ldr	r3, [r4, #16]
 800fbe8:	6023      	str	r3, [r4, #0]
 800fbea:	89a3      	ldrh	r3, [r4, #12]
 800fbec:	f043 0308 	orr.w	r3, r3, #8
 800fbf0:	81a3      	strh	r3, [r4, #12]
 800fbf2:	6923      	ldr	r3, [r4, #16]
 800fbf4:	b94b      	cbnz	r3, 800fc0a <__swsetup_r+0x9a>
 800fbf6:	89a3      	ldrh	r3, [r4, #12]
 800fbf8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fbfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fc00:	d003      	beq.n	800fc0a <__swsetup_r+0x9a>
 800fc02:	4621      	mov	r1, r4
 800fc04:	4630      	mov	r0, r6
 800fc06:	f000 f959 	bl	800febc <__smakebuf_r>
 800fc0a:	89a0      	ldrh	r0, [r4, #12]
 800fc0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fc10:	f010 0301 	ands.w	r3, r0, #1
 800fc14:	d00a      	beq.n	800fc2c <__swsetup_r+0xbc>
 800fc16:	2300      	movs	r3, #0
 800fc18:	60a3      	str	r3, [r4, #8]
 800fc1a:	6963      	ldr	r3, [r4, #20]
 800fc1c:	425b      	negs	r3, r3
 800fc1e:	61a3      	str	r3, [r4, #24]
 800fc20:	6923      	ldr	r3, [r4, #16]
 800fc22:	b943      	cbnz	r3, 800fc36 <__swsetup_r+0xc6>
 800fc24:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fc28:	d1ba      	bne.n	800fba0 <__swsetup_r+0x30>
 800fc2a:	bd70      	pop	{r4, r5, r6, pc}
 800fc2c:	0781      	lsls	r1, r0, #30
 800fc2e:	bf58      	it	pl
 800fc30:	6963      	ldrpl	r3, [r4, #20]
 800fc32:	60a3      	str	r3, [r4, #8]
 800fc34:	e7f4      	b.n	800fc20 <__swsetup_r+0xb0>
 800fc36:	2000      	movs	r0, #0
 800fc38:	e7f7      	b.n	800fc2a <__swsetup_r+0xba>
 800fc3a:	bf00      	nop
 800fc3c:	2000001c 	.word	0x2000001c
 800fc40:	08011568 	.word	0x08011568
 800fc44:	08011588 	.word	0x08011588
 800fc48:	08011548 	.word	0x08011548

0800fc4c <__assert_func>:
 800fc4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fc4e:	4614      	mov	r4, r2
 800fc50:	461a      	mov	r2, r3
 800fc52:	4b09      	ldr	r3, [pc, #36]	; (800fc78 <__assert_func+0x2c>)
 800fc54:	4605      	mov	r5, r0
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	68d8      	ldr	r0, [r3, #12]
 800fc5a:	b14c      	cbz	r4, 800fc70 <__assert_func+0x24>
 800fc5c:	4b07      	ldr	r3, [pc, #28]	; (800fc7c <__assert_func+0x30>)
 800fc5e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fc62:	9100      	str	r1, [sp, #0]
 800fc64:	462b      	mov	r3, r5
 800fc66:	4906      	ldr	r1, [pc, #24]	; (800fc80 <__assert_func+0x34>)
 800fc68:	f000 f8e0 	bl	800fe2c <fiprintf>
 800fc6c:	f000 f9b8 	bl	800ffe0 <abort>
 800fc70:	4b04      	ldr	r3, [pc, #16]	; (800fc84 <__assert_func+0x38>)
 800fc72:	461c      	mov	r4, r3
 800fc74:	e7f3      	b.n	800fc5e <__assert_func+0x12>
 800fc76:	bf00      	nop
 800fc78:	2000001c 	.word	0x2000001c
 800fc7c:	08011795 	.word	0x08011795
 800fc80:	080117a2 	.word	0x080117a2
 800fc84:	080117d0 	.word	0x080117d0

0800fc88 <_close_r>:
 800fc88:	b538      	push	{r3, r4, r5, lr}
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	4d05      	ldr	r5, [pc, #20]	; (800fca4 <_close_r+0x1c>)
 800fc8e:	4604      	mov	r4, r0
 800fc90:	4608      	mov	r0, r1
 800fc92:	602b      	str	r3, [r5, #0]
 800fc94:	f7f2 ff72 	bl	8002b7c <_close>
 800fc98:	1c43      	adds	r3, r0, #1
 800fc9a:	d102      	bne.n	800fca2 <_close_r+0x1a>
 800fc9c:	682b      	ldr	r3, [r5, #0]
 800fc9e:	b103      	cbz	r3, 800fca2 <_close_r+0x1a>
 800fca0:	6023      	str	r3, [r4, #0]
 800fca2:	bd38      	pop	{r3, r4, r5, pc}
 800fca4:	20000be4 	.word	0x20000be4

0800fca8 <__sflush_r>:
 800fca8:	898a      	ldrh	r2, [r1, #12]
 800fcaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcae:	4605      	mov	r5, r0
 800fcb0:	0710      	lsls	r0, r2, #28
 800fcb2:	460c      	mov	r4, r1
 800fcb4:	d458      	bmi.n	800fd68 <__sflush_r+0xc0>
 800fcb6:	684b      	ldr	r3, [r1, #4]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	dc05      	bgt.n	800fcc8 <__sflush_r+0x20>
 800fcbc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	dc02      	bgt.n	800fcc8 <__sflush_r+0x20>
 800fcc2:	2000      	movs	r0, #0
 800fcc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fcca:	2e00      	cmp	r6, #0
 800fccc:	d0f9      	beq.n	800fcc2 <__sflush_r+0x1a>
 800fcce:	2300      	movs	r3, #0
 800fcd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fcd4:	682f      	ldr	r7, [r5, #0]
 800fcd6:	602b      	str	r3, [r5, #0]
 800fcd8:	d032      	beq.n	800fd40 <__sflush_r+0x98>
 800fcda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fcdc:	89a3      	ldrh	r3, [r4, #12]
 800fcde:	075a      	lsls	r2, r3, #29
 800fce0:	d505      	bpl.n	800fcee <__sflush_r+0x46>
 800fce2:	6863      	ldr	r3, [r4, #4]
 800fce4:	1ac0      	subs	r0, r0, r3
 800fce6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fce8:	b10b      	cbz	r3, 800fcee <__sflush_r+0x46>
 800fcea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fcec:	1ac0      	subs	r0, r0, r3
 800fcee:	2300      	movs	r3, #0
 800fcf0:	4602      	mov	r2, r0
 800fcf2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fcf4:	4628      	mov	r0, r5
 800fcf6:	6a21      	ldr	r1, [r4, #32]
 800fcf8:	47b0      	blx	r6
 800fcfa:	1c43      	adds	r3, r0, #1
 800fcfc:	89a3      	ldrh	r3, [r4, #12]
 800fcfe:	d106      	bne.n	800fd0e <__sflush_r+0x66>
 800fd00:	6829      	ldr	r1, [r5, #0]
 800fd02:	291d      	cmp	r1, #29
 800fd04:	d82c      	bhi.n	800fd60 <__sflush_r+0xb8>
 800fd06:	4a2a      	ldr	r2, [pc, #168]	; (800fdb0 <__sflush_r+0x108>)
 800fd08:	40ca      	lsrs	r2, r1
 800fd0a:	07d6      	lsls	r6, r2, #31
 800fd0c:	d528      	bpl.n	800fd60 <__sflush_r+0xb8>
 800fd0e:	2200      	movs	r2, #0
 800fd10:	6062      	str	r2, [r4, #4]
 800fd12:	6922      	ldr	r2, [r4, #16]
 800fd14:	04d9      	lsls	r1, r3, #19
 800fd16:	6022      	str	r2, [r4, #0]
 800fd18:	d504      	bpl.n	800fd24 <__sflush_r+0x7c>
 800fd1a:	1c42      	adds	r2, r0, #1
 800fd1c:	d101      	bne.n	800fd22 <__sflush_r+0x7a>
 800fd1e:	682b      	ldr	r3, [r5, #0]
 800fd20:	b903      	cbnz	r3, 800fd24 <__sflush_r+0x7c>
 800fd22:	6560      	str	r0, [r4, #84]	; 0x54
 800fd24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fd26:	602f      	str	r7, [r5, #0]
 800fd28:	2900      	cmp	r1, #0
 800fd2a:	d0ca      	beq.n	800fcc2 <__sflush_r+0x1a>
 800fd2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fd30:	4299      	cmp	r1, r3
 800fd32:	d002      	beq.n	800fd3a <__sflush_r+0x92>
 800fd34:	4628      	mov	r0, r5
 800fd36:	f7fb ff2b 	bl	800bb90 <_free_r>
 800fd3a:	2000      	movs	r0, #0
 800fd3c:	6360      	str	r0, [r4, #52]	; 0x34
 800fd3e:	e7c1      	b.n	800fcc4 <__sflush_r+0x1c>
 800fd40:	6a21      	ldr	r1, [r4, #32]
 800fd42:	2301      	movs	r3, #1
 800fd44:	4628      	mov	r0, r5
 800fd46:	47b0      	blx	r6
 800fd48:	1c41      	adds	r1, r0, #1
 800fd4a:	d1c7      	bne.n	800fcdc <__sflush_r+0x34>
 800fd4c:	682b      	ldr	r3, [r5, #0]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d0c4      	beq.n	800fcdc <__sflush_r+0x34>
 800fd52:	2b1d      	cmp	r3, #29
 800fd54:	d001      	beq.n	800fd5a <__sflush_r+0xb2>
 800fd56:	2b16      	cmp	r3, #22
 800fd58:	d101      	bne.n	800fd5e <__sflush_r+0xb6>
 800fd5a:	602f      	str	r7, [r5, #0]
 800fd5c:	e7b1      	b.n	800fcc2 <__sflush_r+0x1a>
 800fd5e:	89a3      	ldrh	r3, [r4, #12]
 800fd60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fd64:	81a3      	strh	r3, [r4, #12]
 800fd66:	e7ad      	b.n	800fcc4 <__sflush_r+0x1c>
 800fd68:	690f      	ldr	r7, [r1, #16]
 800fd6a:	2f00      	cmp	r7, #0
 800fd6c:	d0a9      	beq.n	800fcc2 <__sflush_r+0x1a>
 800fd6e:	0793      	lsls	r3, r2, #30
 800fd70:	bf18      	it	ne
 800fd72:	2300      	movne	r3, #0
 800fd74:	680e      	ldr	r6, [r1, #0]
 800fd76:	bf08      	it	eq
 800fd78:	694b      	ldreq	r3, [r1, #20]
 800fd7a:	eba6 0807 	sub.w	r8, r6, r7
 800fd7e:	600f      	str	r7, [r1, #0]
 800fd80:	608b      	str	r3, [r1, #8]
 800fd82:	f1b8 0f00 	cmp.w	r8, #0
 800fd86:	dd9c      	ble.n	800fcc2 <__sflush_r+0x1a>
 800fd88:	4643      	mov	r3, r8
 800fd8a:	463a      	mov	r2, r7
 800fd8c:	4628      	mov	r0, r5
 800fd8e:	6a21      	ldr	r1, [r4, #32]
 800fd90:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fd92:	47b0      	blx	r6
 800fd94:	2800      	cmp	r0, #0
 800fd96:	dc06      	bgt.n	800fda6 <__sflush_r+0xfe>
 800fd98:	89a3      	ldrh	r3, [r4, #12]
 800fd9a:	f04f 30ff 	mov.w	r0, #4294967295
 800fd9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fda2:	81a3      	strh	r3, [r4, #12]
 800fda4:	e78e      	b.n	800fcc4 <__sflush_r+0x1c>
 800fda6:	4407      	add	r7, r0
 800fda8:	eba8 0800 	sub.w	r8, r8, r0
 800fdac:	e7e9      	b.n	800fd82 <__sflush_r+0xda>
 800fdae:	bf00      	nop
 800fdb0:	20400001 	.word	0x20400001

0800fdb4 <_fflush_r>:
 800fdb4:	b538      	push	{r3, r4, r5, lr}
 800fdb6:	690b      	ldr	r3, [r1, #16]
 800fdb8:	4605      	mov	r5, r0
 800fdba:	460c      	mov	r4, r1
 800fdbc:	b913      	cbnz	r3, 800fdc4 <_fflush_r+0x10>
 800fdbe:	2500      	movs	r5, #0
 800fdc0:	4628      	mov	r0, r5
 800fdc2:	bd38      	pop	{r3, r4, r5, pc}
 800fdc4:	b118      	cbz	r0, 800fdce <_fflush_r+0x1a>
 800fdc6:	6983      	ldr	r3, [r0, #24]
 800fdc8:	b90b      	cbnz	r3, 800fdce <_fflush_r+0x1a>
 800fdca:	f7fe fa43 	bl	800e254 <__sinit>
 800fdce:	4b14      	ldr	r3, [pc, #80]	; (800fe20 <_fflush_r+0x6c>)
 800fdd0:	429c      	cmp	r4, r3
 800fdd2:	d11b      	bne.n	800fe0c <_fflush_r+0x58>
 800fdd4:	686c      	ldr	r4, [r5, #4]
 800fdd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d0ef      	beq.n	800fdbe <_fflush_r+0xa>
 800fdde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fde0:	07d0      	lsls	r0, r2, #31
 800fde2:	d404      	bmi.n	800fdee <_fflush_r+0x3a>
 800fde4:	0599      	lsls	r1, r3, #22
 800fde6:	d402      	bmi.n	800fdee <_fflush_r+0x3a>
 800fde8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fdea:	f7fe fe3c 	bl	800ea66 <__retarget_lock_acquire_recursive>
 800fdee:	4628      	mov	r0, r5
 800fdf0:	4621      	mov	r1, r4
 800fdf2:	f7ff ff59 	bl	800fca8 <__sflush_r>
 800fdf6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fdf8:	4605      	mov	r5, r0
 800fdfa:	07da      	lsls	r2, r3, #31
 800fdfc:	d4e0      	bmi.n	800fdc0 <_fflush_r+0xc>
 800fdfe:	89a3      	ldrh	r3, [r4, #12]
 800fe00:	059b      	lsls	r3, r3, #22
 800fe02:	d4dd      	bmi.n	800fdc0 <_fflush_r+0xc>
 800fe04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe06:	f7fe fe2f 	bl	800ea68 <__retarget_lock_release_recursive>
 800fe0a:	e7d9      	b.n	800fdc0 <_fflush_r+0xc>
 800fe0c:	4b05      	ldr	r3, [pc, #20]	; (800fe24 <_fflush_r+0x70>)
 800fe0e:	429c      	cmp	r4, r3
 800fe10:	d101      	bne.n	800fe16 <_fflush_r+0x62>
 800fe12:	68ac      	ldr	r4, [r5, #8]
 800fe14:	e7df      	b.n	800fdd6 <_fflush_r+0x22>
 800fe16:	4b04      	ldr	r3, [pc, #16]	; (800fe28 <_fflush_r+0x74>)
 800fe18:	429c      	cmp	r4, r3
 800fe1a:	bf08      	it	eq
 800fe1c:	68ec      	ldreq	r4, [r5, #12]
 800fe1e:	e7da      	b.n	800fdd6 <_fflush_r+0x22>
 800fe20:	08011568 	.word	0x08011568
 800fe24:	08011588 	.word	0x08011588
 800fe28:	08011548 	.word	0x08011548

0800fe2c <fiprintf>:
 800fe2c:	b40e      	push	{r1, r2, r3}
 800fe2e:	b503      	push	{r0, r1, lr}
 800fe30:	4601      	mov	r1, r0
 800fe32:	ab03      	add	r3, sp, #12
 800fe34:	4805      	ldr	r0, [pc, #20]	; (800fe4c <fiprintf+0x20>)
 800fe36:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe3a:	6800      	ldr	r0, [r0, #0]
 800fe3c:	9301      	str	r3, [sp, #4]
 800fe3e:	f7ff fc99 	bl	800f774 <_vfiprintf_r>
 800fe42:	b002      	add	sp, #8
 800fe44:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe48:	b003      	add	sp, #12
 800fe4a:	4770      	bx	lr
 800fe4c:	2000001c 	.word	0x2000001c

0800fe50 <_lseek_r>:
 800fe50:	b538      	push	{r3, r4, r5, lr}
 800fe52:	4604      	mov	r4, r0
 800fe54:	4608      	mov	r0, r1
 800fe56:	4611      	mov	r1, r2
 800fe58:	2200      	movs	r2, #0
 800fe5a:	4d05      	ldr	r5, [pc, #20]	; (800fe70 <_lseek_r+0x20>)
 800fe5c:	602a      	str	r2, [r5, #0]
 800fe5e:	461a      	mov	r2, r3
 800fe60:	f7f2 feb0 	bl	8002bc4 <_lseek>
 800fe64:	1c43      	adds	r3, r0, #1
 800fe66:	d102      	bne.n	800fe6e <_lseek_r+0x1e>
 800fe68:	682b      	ldr	r3, [r5, #0]
 800fe6a:	b103      	cbz	r3, 800fe6e <_lseek_r+0x1e>
 800fe6c:	6023      	str	r3, [r4, #0]
 800fe6e:	bd38      	pop	{r3, r4, r5, pc}
 800fe70:	20000be4 	.word	0x20000be4

0800fe74 <__swhatbuf_r>:
 800fe74:	b570      	push	{r4, r5, r6, lr}
 800fe76:	460e      	mov	r6, r1
 800fe78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe7c:	4614      	mov	r4, r2
 800fe7e:	2900      	cmp	r1, #0
 800fe80:	461d      	mov	r5, r3
 800fe82:	b096      	sub	sp, #88	; 0x58
 800fe84:	da07      	bge.n	800fe96 <__swhatbuf_r+0x22>
 800fe86:	2300      	movs	r3, #0
 800fe88:	602b      	str	r3, [r5, #0]
 800fe8a:	89b3      	ldrh	r3, [r6, #12]
 800fe8c:	061a      	lsls	r2, r3, #24
 800fe8e:	d410      	bmi.n	800feb2 <__swhatbuf_r+0x3e>
 800fe90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fe94:	e00e      	b.n	800feb4 <__swhatbuf_r+0x40>
 800fe96:	466a      	mov	r2, sp
 800fe98:	f000 f8aa 	bl	800fff0 <_fstat_r>
 800fe9c:	2800      	cmp	r0, #0
 800fe9e:	dbf2      	blt.n	800fe86 <__swhatbuf_r+0x12>
 800fea0:	9a01      	ldr	r2, [sp, #4]
 800fea2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fea6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800feaa:	425a      	negs	r2, r3
 800feac:	415a      	adcs	r2, r3
 800feae:	602a      	str	r2, [r5, #0]
 800feb0:	e7ee      	b.n	800fe90 <__swhatbuf_r+0x1c>
 800feb2:	2340      	movs	r3, #64	; 0x40
 800feb4:	2000      	movs	r0, #0
 800feb6:	6023      	str	r3, [r4, #0]
 800feb8:	b016      	add	sp, #88	; 0x58
 800feba:	bd70      	pop	{r4, r5, r6, pc}

0800febc <__smakebuf_r>:
 800febc:	898b      	ldrh	r3, [r1, #12]
 800febe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fec0:	079d      	lsls	r5, r3, #30
 800fec2:	4606      	mov	r6, r0
 800fec4:	460c      	mov	r4, r1
 800fec6:	d507      	bpl.n	800fed8 <__smakebuf_r+0x1c>
 800fec8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fecc:	6023      	str	r3, [r4, #0]
 800fece:	6123      	str	r3, [r4, #16]
 800fed0:	2301      	movs	r3, #1
 800fed2:	6163      	str	r3, [r4, #20]
 800fed4:	b002      	add	sp, #8
 800fed6:	bd70      	pop	{r4, r5, r6, pc}
 800fed8:	466a      	mov	r2, sp
 800feda:	ab01      	add	r3, sp, #4
 800fedc:	f7ff ffca 	bl	800fe74 <__swhatbuf_r>
 800fee0:	9900      	ldr	r1, [sp, #0]
 800fee2:	4605      	mov	r5, r0
 800fee4:	4630      	mov	r0, r6
 800fee6:	f7fb fe9f 	bl	800bc28 <_malloc_r>
 800feea:	b948      	cbnz	r0, 800ff00 <__smakebuf_r+0x44>
 800feec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fef0:	059a      	lsls	r2, r3, #22
 800fef2:	d4ef      	bmi.n	800fed4 <__smakebuf_r+0x18>
 800fef4:	f023 0303 	bic.w	r3, r3, #3
 800fef8:	f043 0302 	orr.w	r3, r3, #2
 800fefc:	81a3      	strh	r3, [r4, #12]
 800fefe:	e7e3      	b.n	800fec8 <__smakebuf_r+0xc>
 800ff00:	4b0d      	ldr	r3, [pc, #52]	; (800ff38 <__smakebuf_r+0x7c>)
 800ff02:	62b3      	str	r3, [r6, #40]	; 0x28
 800ff04:	89a3      	ldrh	r3, [r4, #12]
 800ff06:	6020      	str	r0, [r4, #0]
 800ff08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff0c:	81a3      	strh	r3, [r4, #12]
 800ff0e:	9b00      	ldr	r3, [sp, #0]
 800ff10:	6120      	str	r0, [r4, #16]
 800ff12:	6163      	str	r3, [r4, #20]
 800ff14:	9b01      	ldr	r3, [sp, #4]
 800ff16:	b15b      	cbz	r3, 800ff30 <__smakebuf_r+0x74>
 800ff18:	4630      	mov	r0, r6
 800ff1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ff1e:	f000 f879 	bl	8010014 <_isatty_r>
 800ff22:	b128      	cbz	r0, 800ff30 <__smakebuf_r+0x74>
 800ff24:	89a3      	ldrh	r3, [r4, #12]
 800ff26:	f023 0303 	bic.w	r3, r3, #3
 800ff2a:	f043 0301 	orr.w	r3, r3, #1
 800ff2e:	81a3      	strh	r3, [r4, #12]
 800ff30:	89a0      	ldrh	r0, [r4, #12]
 800ff32:	4305      	orrs	r5, r0
 800ff34:	81a5      	strh	r5, [r4, #12]
 800ff36:	e7cd      	b.n	800fed4 <__smakebuf_r+0x18>
 800ff38:	0800e1ed 	.word	0x0800e1ed

0800ff3c <memmove>:
 800ff3c:	4288      	cmp	r0, r1
 800ff3e:	b510      	push	{r4, lr}
 800ff40:	eb01 0402 	add.w	r4, r1, r2
 800ff44:	d902      	bls.n	800ff4c <memmove+0x10>
 800ff46:	4284      	cmp	r4, r0
 800ff48:	4623      	mov	r3, r4
 800ff4a:	d807      	bhi.n	800ff5c <memmove+0x20>
 800ff4c:	1e43      	subs	r3, r0, #1
 800ff4e:	42a1      	cmp	r1, r4
 800ff50:	d008      	beq.n	800ff64 <memmove+0x28>
 800ff52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff5a:	e7f8      	b.n	800ff4e <memmove+0x12>
 800ff5c:	4601      	mov	r1, r0
 800ff5e:	4402      	add	r2, r0
 800ff60:	428a      	cmp	r2, r1
 800ff62:	d100      	bne.n	800ff66 <memmove+0x2a>
 800ff64:	bd10      	pop	{r4, pc}
 800ff66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ff6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ff6e:	e7f7      	b.n	800ff60 <memmove+0x24>

0800ff70 <_realloc_r>:
 800ff70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff72:	4607      	mov	r7, r0
 800ff74:	4614      	mov	r4, r2
 800ff76:	460e      	mov	r6, r1
 800ff78:	b921      	cbnz	r1, 800ff84 <_realloc_r+0x14>
 800ff7a:	4611      	mov	r1, r2
 800ff7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ff80:	f7fb be52 	b.w	800bc28 <_malloc_r>
 800ff84:	b922      	cbnz	r2, 800ff90 <_realloc_r+0x20>
 800ff86:	f7fb fe03 	bl	800bb90 <_free_r>
 800ff8a:	4625      	mov	r5, r4
 800ff8c:	4628      	mov	r0, r5
 800ff8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff90:	f000 f850 	bl	8010034 <_malloc_usable_size_r>
 800ff94:	42a0      	cmp	r0, r4
 800ff96:	d20f      	bcs.n	800ffb8 <_realloc_r+0x48>
 800ff98:	4621      	mov	r1, r4
 800ff9a:	4638      	mov	r0, r7
 800ff9c:	f7fb fe44 	bl	800bc28 <_malloc_r>
 800ffa0:	4605      	mov	r5, r0
 800ffa2:	2800      	cmp	r0, #0
 800ffa4:	d0f2      	beq.n	800ff8c <_realloc_r+0x1c>
 800ffa6:	4631      	mov	r1, r6
 800ffa8:	4622      	mov	r2, r4
 800ffaa:	f7fe fd7e 	bl	800eaaa <memcpy>
 800ffae:	4631      	mov	r1, r6
 800ffb0:	4638      	mov	r0, r7
 800ffb2:	f7fb fded 	bl	800bb90 <_free_r>
 800ffb6:	e7e9      	b.n	800ff8c <_realloc_r+0x1c>
 800ffb8:	4635      	mov	r5, r6
 800ffba:	e7e7      	b.n	800ff8c <_realloc_r+0x1c>

0800ffbc <_read_r>:
 800ffbc:	b538      	push	{r3, r4, r5, lr}
 800ffbe:	4604      	mov	r4, r0
 800ffc0:	4608      	mov	r0, r1
 800ffc2:	4611      	mov	r1, r2
 800ffc4:	2200      	movs	r2, #0
 800ffc6:	4d05      	ldr	r5, [pc, #20]	; (800ffdc <_read_r+0x20>)
 800ffc8:	602a      	str	r2, [r5, #0]
 800ffca:	461a      	mov	r2, r3
 800ffcc:	f7f2 fd8f 	bl	8002aee <_read>
 800ffd0:	1c43      	adds	r3, r0, #1
 800ffd2:	d102      	bne.n	800ffda <_read_r+0x1e>
 800ffd4:	682b      	ldr	r3, [r5, #0]
 800ffd6:	b103      	cbz	r3, 800ffda <_read_r+0x1e>
 800ffd8:	6023      	str	r3, [r4, #0]
 800ffda:	bd38      	pop	{r3, r4, r5, pc}
 800ffdc:	20000be4 	.word	0x20000be4

0800ffe0 <abort>:
 800ffe0:	2006      	movs	r0, #6
 800ffe2:	b508      	push	{r3, lr}
 800ffe4:	f000 f856 	bl	8010094 <raise>
 800ffe8:	2001      	movs	r0, #1
 800ffea:	f7f2 fd76 	bl	8002ada <_exit>
	...

0800fff0 <_fstat_r>:
 800fff0:	b538      	push	{r3, r4, r5, lr}
 800fff2:	2300      	movs	r3, #0
 800fff4:	4d06      	ldr	r5, [pc, #24]	; (8010010 <_fstat_r+0x20>)
 800fff6:	4604      	mov	r4, r0
 800fff8:	4608      	mov	r0, r1
 800fffa:	4611      	mov	r1, r2
 800fffc:	602b      	str	r3, [r5, #0]
 800fffe:	f7f2 fdc8 	bl	8002b92 <_fstat>
 8010002:	1c43      	adds	r3, r0, #1
 8010004:	d102      	bne.n	801000c <_fstat_r+0x1c>
 8010006:	682b      	ldr	r3, [r5, #0]
 8010008:	b103      	cbz	r3, 801000c <_fstat_r+0x1c>
 801000a:	6023      	str	r3, [r4, #0]
 801000c:	bd38      	pop	{r3, r4, r5, pc}
 801000e:	bf00      	nop
 8010010:	20000be4 	.word	0x20000be4

08010014 <_isatty_r>:
 8010014:	b538      	push	{r3, r4, r5, lr}
 8010016:	2300      	movs	r3, #0
 8010018:	4d05      	ldr	r5, [pc, #20]	; (8010030 <_isatty_r+0x1c>)
 801001a:	4604      	mov	r4, r0
 801001c:	4608      	mov	r0, r1
 801001e:	602b      	str	r3, [r5, #0]
 8010020:	f7f2 fdc6 	bl	8002bb0 <_isatty>
 8010024:	1c43      	adds	r3, r0, #1
 8010026:	d102      	bne.n	801002e <_isatty_r+0x1a>
 8010028:	682b      	ldr	r3, [r5, #0]
 801002a:	b103      	cbz	r3, 801002e <_isatty_r+0x1a>
 801002c:	6023      	str	r3, [r4, #0]
 801002e:	bd38      	pop	{r3, r4, r5, pc}
 8010030:	20000be4 	.word	0x20000be4

08010034 <_malloc_usable_size_r>:
 8010034:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010038:	1f18      	subs	r0, r3, #4
 801003a:	2b00      	cmp	r3, #0
 801003c:	bfbc      	itt	lt
 801003e:	580b      	ldrlt	r3, [r1, r0]
 8010040:	18c0      	addlt	r0, r0, r3
 8010042:	4770      	bx	lr

08010044 <_raise_r>:
 8010044:	291f      	cmp	r1, #31
 8010046:	b538      	push	{r3, r4, r5, lr}
 8010048:	4604      	mov	r4, r0
 801004a:	460d      	mov	r5, r1
 801004c:	d904      	bls.n	8010058 <_raise_r+0x14>
 801004e:	2316      	movs	r3, #22
 8010050:	6003      	str	r3, [r0, #0]
 8010052:	f04f 30ff 	mov.w	r0, #4294967295
 8010056:	bd38      	pop	{r3, r4, r5, pc}
 8010058:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801005a:	b112      	cbz	r2, 8010062 <_raise_r+0x1e>
 801005c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010060:	b94b      	cbnz	r3, 8010076 <_raise_r+0x32>
 8010062:	4620      	mov	r0, r4
 8010064:	f000 f830 	bl	80100c8 <_getpid_r>
 8010068:	462a      	mov	r2, r5
 801006a:	4601      	mov	r1, r0
 801006c:	4620      	mov	r0, r4
 801006e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010072:	f000 b817 	b.w	80100a4 <_kill_r>
 8010076:	2b01      	cmp	r3, #1
 8010078:	d00a      	beq.n	8010090 <_raise_r+0x4c>
 801007a:	1c59      	adds	r1, r3, #1
 801007c:	d103      	bne.n	8010086 <_raise_r+0x42>
 801007e:	2316      	movs	r3, #22
 8010080:	6003      	str	r3, [r0, #0]
 8010082:	2001      	movs	r0, #1
 8010084:	e7e7      	b.n	8010056 <_raise_r+0x12>
 8010086:	2400      	movs	r4, #0
 8010088:	4628      	mov	r0, r5
 801008a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801008e:	4798      	blx	r3
 8010090:	2000      	movs	r0, #0
 8010092:	e7e0      	b.n	8010056 <_raise_r+0x12>

08010094 <raise>:
 8010094:	4b02      	ldr	r3, [pc, #8]	; (80100a0 <raise+0xc>)
 8010096:	4601      	mov	r1, r0
 8010098:	6818      	ldr	r0, [r3, #0]
 801009a:	f7ff bfd3 	b.w	8010044 <_raise_r>
 801009e:	bf00      	nop
 80100a0:	2000001c 	.word	0x2000001c

080100a4 <_kill_r>:
 80100a4:	b538      	push	{r3, r4, r5, lr}
 80100a6:	2300      	movs	r3, #0
 80100a8:	4d06      	ldr	r5, [pc, #24]	; (80100c4 <_kill_r+0x20>)
 80100aa:	4604      	mov	r4, r0
 80100ac:	4608      	mov	r0, r1
 80100ae:	4611      	mov	r1, r2
 80100b0:	602b      	str	r3, [r5, #0]
 80100b2:	f7f2 fd02 	bl	8002aba <_kill>
 80100b6:	1c43      	adds	r3, r0, #1
 80100b8:	d102      	bne.n	80100c0 <_kill_r+0x1c>
 80100ba:	682b      	ldr	r3, [r5, #0]
 80100bc:	b103      	cbz	r3, 80100c0 <_kill_r+0x1c>
 80100be:	6023      	str	r3, [r4, #0]
 80100c0:	bd38      	pop	{r3, r4, r5, pc}
 80100c2:	bf00      	nop
 80100c4:	20000be4 	.word	0x20000be4

080100c8 <_getpid_r>:
 80100c8:	f7f2 bcf0 	b.w	8002aac <_getpid>

080100cc <_init>:
 80100cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100ce:	bf00      	nop
 80100d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100d2:	bc08      	pop	{r3}
 80100d4:	469e      	mov	lr, r3
 80100d6:	4770      	bx	lr

080100d8 <_fini>:
 80100d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100da:	bf00      	nop
 80100dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100de:	bc08      	pop	{r3}
 80100e0:	469e      	mov	lr, r3
 80100e2:	4770      	bx	lr
