--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml UART_TX.twx UART_TX.ncd -o UART_TX.twr UART_TX.pcf -ucf
top.ucf

Design file:              UART_TX.ncd
Physical constraint file: UART_TX.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.34 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
i_TX_DV       |    2.957(R)|   -1.004(R)|i_clk_BUFGP       |   0.000|
i_data_byte<0>|    2.276(R)|   -1.026(R)|i_clk_BUFGP       |   0.000|
i_data_byte<1>|    0.522(R)|    0.378(R)|i_clk_BUFGP       |   0.000|
i_data_byte<2>|    3.032(R)|   -1.629(R)|i_clk_BUFGP       |   0.000|
i_data_byte<3>|    0.973(R)|    0.019(R)|i_clk_BUFGP       |   0.000|
i_data_byte<4>|    1.014(R)|   -0.039(R)|i_clk_BUFGP       |   0.000|
i_data_byte<5>|    1.198(R)|   -0.186(R)|i_clk_BUFGP       |   0.000|
i_data_byte<6>|    2.424(R)|   -1.168(R)|i_clk_BUFGP       |   0.000|
i_data_byte<7>|    0.563(R)|    0.321(R)|i_clk_BUFGP       |   0.000|
--------------+------------+------------+------------------+--------+

Clock i_clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
o_TX        |   10.240(R)|i_clk_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    4.659|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 03 19:10:07 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4600 MB



