Source Block: hdl/library/prcfg/bist/prcfg_dac.v@76:86@HdlIdDef

  reg               dst_dac_dunf   = 0;
  reg     [31:0]    dst_dac_ddata  = 0;
  reg               src_dac_drd    = 0;

  reg     [31:0]    dac_prbs       = 0;

  reg     [ 2:0]    counter        = 0;
  reg               pattern        = 0;
  reg     [15:0]    sin_tone       = 0;
  reg     [15:0]    cos_tone       = 0;

Diff Content:
- 81   reg     [31:0]    dac_prbs       = 0;
+ 81   reg     [31:0]    dac_prbs       = 32'hA2F19C;

Clone Blocks:
Clone Blocks 1:
hdl/library/prcfg/bist/prcfg_dac.v@78:88
  reg     [31:0]    dst_dac_ddata  = 0;
  reg               src_dac_drd    = 0;

  reg     [31:0]    dac_prbs       = 0;

  reg     [ 2:0]    counter        = 0;
  reg               pattern        = 0;
  reg     [15:0]    sin_tone       = 0;
  reg     [15:0]    cos_tone       = 0;

  wire    [ 3:0]    mode;

Clone Blocks 2:
hdl/library/prcfg/bist/prcfg_dac.v@79:89
  reg               src_dac_drd    = 0;

  reg     [31:0]    dac_prbs       = 0;

  reg     [ 2:0]    counter        = 0;
  reg               pattern        = 0;
  reg     [15:0]    sin_tone       = 0;
  reg     [15:0]    cos_tone       = 0;

  wire    [ 3:0]    mode;


Clone Blocks 3:
hdl/library/prcfg/bist/prcfg_dac.v@81:91
  reg     [31:0]    dac_prbs       = 0;

  reg     [ 2:0]    counter        = 0;
  reg               pattern        = 0;
  reg     [15:0]    sin_tone       = 0;
  reg     [15:0]    cos_tone       = 0;

  wire    [ 3:0]    mode;

  wire    [31:0]    dac_data_mode0;
  wire    [31:0]    dac_data_mode1;

Clone Blocks 4:
hdl/library/prcfg/bist/prcfg_dac.v@80:90

  reg     [31:0]    dac_prbs       = 0;

  reg     [ 2:0]    counter        = 0;
  reg               pattern        = 0;
  reg     [15:0]    sin_tone       = 0;
  reg     [15:0]    cos_tone       = 0;

  wire    [ 3:0]    mode;

  wire    [31:0]    dac_data_mode0;

