// Seed: 1988632423
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    id_32,
    output uwire void id_6,
    input wand id_7,
    input tri id_8,
    input wire id_9,
    output supply0 id_10,
    output tri id_11,
    output wor id_12,
    output tri0 id_13,
    input uwire id_14,
    input wand id_15,
    input wand id_16,
    input uwire id_17,
    output supply1 id_18,
    input wire id_19,
    output wand id_20,
    input tri0 id_21,
    output tri0 id_22,
    input tri id_23,
    input supply1 id_24,
    input supply1 id_25,
    output tri0 id_26,
    input wand id_27,
    output tri1 id_28,
    input wor id_29,
    input tri0 id_30
);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output supply0 id_6,
    input uwire id_7,
    output wor id_8,
    input supply0 id_9
);
  supply0 id_11;
  wand id_12, id_13, id_14, id_15;
  always_ff id_8 -= 1;
  assign id_5 = id_14;
  module_0 modCall_1 (
      id_0,
      id_12,
      id_4,
      id_4,
      id_9,
      id_4,
      id_15,
      id_4,
      id_1,
      id_13,
      id_14,
      id_13,
      id_8,
      id_13,
      id_4,
      id_1,
      id_4,
      id_3,
      id_15,
      id_7,
      id_13,
      id_2,
      id_14,
      id_13,
      id_14,
      id_9,
      id_12,
      id_4,
      id_5,
      id_4,
      id_9
  );
  assign modCall_1.type_42 = 0;
  id_16(
      id_9, id_7 && -1 + -1 == id_8, 1 ^ id_11
  );
endmodule
