Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/qsys_top.qsys --block-symbol-file --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/qsys_top --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading qsys/qsys_top.qsys
Progress: Reading input file
Progress: Adding BMC_to_PCIe_IRQ_Generator_0 [altera_generic_component 1.0]
Progress: Parameterizing module BMC_to_PCIe_IRQ_Generator_0
Progress: Adding PCIe_to_BMC_IRQ_Generator_0 [altera_generic_component 1.0]
Progress: Parameterizing module PCIe_to_BMC_IRQ_Generator_0
Progress: Adding PCIe_to_avmm_0 [altera_generic_component 1.0]
Progress: Parameterizing module PCIe_to_avmm_0
Progress: Adding arbiter_bridge [altera_generic_component 1.0]
Progress: Parameterizing module arbiter_bridge
Progress: Adding clk_pcie_user_bridge [altera_generic_component 1.0]
Progress: Parameterizing module clk_pcie_user_bridge
Progress: Adding ocmem [altera_generic_component 1.0]
Progress: Parameterizing module ocmem
Progress: Adding qsys_clk_config [altera_generic_component 1.0]
Progress: Parameterizing module qsys_clk_config
Progress: Adding qsys_clk_pcie_user [altera_generic_component 1.0]
Progress: Parameterizing module qsys_clk_pcie_user
Progress: Adding qsys_sys_mgr [altera_generic_component 1.0]
Progress: Parameterizing module qsys_sys_mgr
Progress: Adding qsys_top_master_0 [altera_generic_component 1.0]
Progress: Parameterizing module qsys_top_master_0
Progress: Adding qsys_top_mm_clock_crossing_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module qsys_top_mm_clock_crossing_bridge_0
Progress: Adding qsys_top_pcie_s10_hip_avmm_gen3x16 [altera_generic_component 1.0]
Progress: Parameterizing module qsys_top_pcie_s10_hip_avmm_gen3x16
Progress: Adding qsys_top_spi_slave_to_avmm_master_bridge [altera_generic_component 1.0]
Progress: Parameterizing module qsys_top_spi_slave_to_avmm_master_bridge
Progress: Adding rst_pcie_user_bridge [altera_generic_component 1.0]
Progress: Parameterizing module rst_pcie_user_bridge
Progress: Adding spi_pb_0 [altera_generic_component 1.0]
Progress: Parameterizing module spi_pb_0
Progress: Adding system_arbiter_0 [altera_generic_component 1.0]
Progress: Parameterizing module system_arbiter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/qsys_top.qsys --synthesis=VERILOG --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/qsys_top --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading qsys/qsys_top.qsys
Progress: Reading input file
Progress: Adding BMC_to_PCIe_IRQ_Generator_0 [altera_generic_component 1.0]
Progress: Parameterizing module BMC_to_PCIe_IRQ_Generator_0
Progress: Adding PCIe_to_BMC_IRQ_Generator_0 [altera_generic_component 1.0]
Progress: Parameterizing module PCIe_to_BMC_IRQ_Generator_0
Progress: Adding PCIe_to_avmm_0 [altera_generic_component 1.0]
Progress: Parameterizing module PCIe_to_avmm_0
Progress: Adding arbiter_bridge [altera_generic_component 1.0]
Progress: Parameterizing module arbiter_bridge
Progress: Adding clk_pcie_user_bridge [altera_generic_component 1.0]
Progress: Parameterizing module clk_pcie_user_bridge
Progress: Adding ocmem [altera_generic_component 1.0]
Progress: Parameterizing module ocmem
Progress: Adding qsys_clk_config [altera_generic_component 1.0]
Progress: Parameterizing module qsys_clk_config
Progress: Adding qsys_clk_pcie_user [altera_generic_component 1.0]
Progress: Parameterizing module qsys_clk_pcie_user
Progress: Adding qsys_sys_mgr [altera_generic_component 1.0]
Progress: Parameterizing module qsys_sys_mgr
Progress: Adding qsys_top_master_0 [altera_generic_component 1.0]
Progress: Parameterizing module qsys_top_master_0
Progress: Adding qsys_top_mm_clock_crossing_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module qsys_top_mm_clock_crossing_bridge_0
Progress: Adding qsys_top_pcie_s10_hip_avmm_gen3x16 [altera_generic_component 1.0]
Progress: Parameterizing module qsys_top_pcie_s10_hip_avmm_gen3x16
Progress: Adding qsys_top_spi_slave_to_avmm_master_bridge [altera_generic_component 1.0]
Progress: Parameterizing module qsys_top_spi_slave_to_avmm_master_bridge
Progress: Adding rst_pcie_user_bridge [altera_generic_component 1.0]
Progress: Parameterizing module rst_pcie_user_bridge
Progress: Adding spi_pb_0 [altera_generic_component 1.0]
Progress: Parameterizing module spi_pb_0
Progress: Adding system_arbiter_0 [altera_generic_component 1.0]
Progress: Parameterizing module system_arbiter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master qsys_top_spi_slave_to_avmm_master_bridge.avalon_master and slave spi_pb_0.s0 because the master has address signal 32 bit wide, but the slave is 15 bit wide.
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_003.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux.sink2
Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_004.sink2
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src2 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src2 and rsp_mux_002.sink1
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: BMC_to_PCIe_IRQ_Generator"
Info: qsys_top: "Generating: PCIe_to_BMC_IRQ_Generator_1"
Info: qsys_top: "Generating: PCIe_to_avmm_0"
Info: qsys_top: "Generating: qsys_top_mm_bridge_0"
Info: qsys_top: "Generating: qsys_top_clock_bridge_0"
Info: qsys_top: "Generating: ocmem"
Info: qsys_top: "Generating: qsys_top_clk_1"
Info: qsys_top: "Generating: qsys_top_clk_0"
Info: qsys_top: "Generating: qsys_top_master_0"
Info: qsys_top: "Generating: qsys_top_mm_clock_crossing_bridge_0"
Info: qsys_top: "Generating: qsys_top_avmm_bridge_512_0"
Info: qsys_top: "Generating: qsys_top_spi_slave_to_avmm_master_bridge"
Info: qsys_top: "Generating: rst_pcie_user_bridge"
Info: qsys_top: "Generating: spi_pb_0"
Info: qsys_top: "Generating: system_arbiter_1"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_kwnluhq"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_lathdgq"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_kphv77y"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_translator_191_ppvxbny"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1930_pqv24kq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_xeqmyuq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_sp6ej7y"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_uiit2jy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_v2z3uta"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_4hge7iq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_5yk4a4a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1920_nqsp4yq"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1920_lqfmovy"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1920_7dcfnya"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1920_hi7mora"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1920_6ofqb2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1920_r4uam4y"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1920_wk4dnvi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1920_xfk7t2q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1920_uawfxmy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1920_atklsvy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1920_edy347i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1920_cghty7a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1920_otolx4y"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1920_l3embyy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_3rwmrgy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_b6zigwa"
Info: qsys_top: "Generating: altera_merlin_waitrequest_adapter"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_handshake_clock_crosser_1930_kklrpbi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_3et2vdi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_cdaumuq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1920_gdm3usq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1920_odfiodi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1920_ykntzea"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1920_it464ma"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_lql4xty"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_maalyoy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_lax5oca"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: qsys_top: Done "qsys_top" with 62 modules, 83 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in qsys_top. No files generated.
Info: Finished: Generate IP Core Documentation
