{"vcs1":{"timestamp_begin":1681593436.168034406, "rt":1.34, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681593437.538320778, "rt":1.05, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681593438.617623248, "rt":1.01, "ut":0.06, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681593435.872414843}
{"VCS_COMP_START_TIME": 1681593435.872414843}
{"VCS_COMP_END_TIME": 1681593440.402265794}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337592}}
{"stitch_vcselab": {"peak_mem": 222624}}
