# all\_registers

## Description

Returns<br /> an object representing register pins or register cells \(default\) in the current<br /> scenario based on the given parameters. If you do not specify an option, this<br /> command returns an object representing registers cells.

```
all_registers [-clock clock_name ] [-async_pins] \ 
[-output_pins] [-data_pins] [-clock_pins]
```

## Arguments

|Parameter|Type|Description|
|---------|----|-----------|
|`clock`|string|Specifies the name of the clock domain to which the registers belong. If no clock is specified, all registers in the design will be targeted.|
|`async_pins`|None|Lists all register pins that are async pins for the specified clock \(or all registers asynchronous pins in the design\).|
|`output_pins`|None|Lists all register pins that are output pins for the specified clock \(or all registers output pins in the design\).|
|`data_pins`|None|Lists all register pins that are data pins for the specified clock \(or all registers data pins in the design\).|
|`clock_pins`|None|Lists all register pins that are clock pins for the specified clock \(or all registers clock pins in the design\).|

|Return Type|Description|
|-----------|-----------|
|`object`|Returns an object representing register pins or cells in the current scenario based on the given parameters.|

## Error Codes

|Error Code|Description|
|----------|-----------|
|Error: SDC0021|Invalid max delay constraint: the -from value is incorrect.|
|Error: SDC0023|Invalid max delay constraint: the -to value is incorrect.|

## Supported Families

<table id="GUID-56F9E300-6CAB-48D0-9D92-B4EC8F62D904"><tbody><tr><td>

PolarFire®

</td></tr><tr><td>

PolarFire SoC

</td></tr><tr><td>

SmartFusion® 2

</td></tr><tr><td>

IGLOO® 2

</td></tr><tr><td>

RTG4™

</td></tr></tbody>
</table>## Exceptions

You can only use this command as part of a `–from`, `-to` argument in the following Tcl commands: `set_min_delay`, `set_max_delay`, `set_multicycle_path`, and `set_false_path`.

## Example

The following example sets a maximum delay by constraining all paths from<br /> `ff_m:CLK` or `ff_s2:CLK` to `ff_m:Q pin` with a delay less than 2.000 ns.

```
set_max_delay 2.000 -from { ff_m:CLK ff_s2:CLK } \
-to [all_registers -clock_pins -clock {ff_m:Q}]
```

## Related Examples on GitHub

-   [all\_registers](https://github.com/MicrochipTech/Libero-SoC-Design-Suite-Tcl-Examples/tree/basic_tcl_examples/SmartTime/all_registers)

**Parent topic:**[SmartTime Tcl Commands](GUID-96623DD0-9D90-4AFA-90C3-B2BAEEE15670.md)

