Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sun Apr 13 15:35:32 2014
| Host         : xploited-W740SU running 64-bit Ubuntu 13.10
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 8 register/latch pins with no clock driven by: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q and possible clock pin by: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q 
 There are 32 register/latch pins with no clock driven by: n_0_11423_BUFG_inst/O and possible clock pin by: adderahb_if/r_reg[addr][2]/Q adderahb_if/r_reg[addr][3]/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 74 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 22 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 69 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.244      -16.416                     41                22076        0.047        0.000                      0                22076        3.000        0.000                       0                  8767  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk           {0.000 5.000}        10.000          100.000         
  CLKFBOUT    {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1  {0.000 5.000}        10.000          100.000         
  CLKOUT0     {0.000 10.000}       20.000          50.000          
  CLKOUT0_1   {0.000 10.000}       20.000          50.000          
  CLKOUT1     {5.000 15.000}       20.000          50.000          
  CLKOUT1_1   {5.000 15.000}       20.000          50.000          
  CLKOUT2     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.116        0.000                      0                   66        0.170        0.000                      0                   66        3.000        0.000                       0                  2101  
  CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                    8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                      17.845        0.000                       0                     2  
  CLKOUT0_1         5.948        0.000                      0                12840        0.047        0.000                      0                12840        8.750        0.000                       0                  6320  
  CLKOUT1          10.879        0.000                      0                  697        0.122        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                    18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                       3.751        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1     clk                 0.186        0.000                      0                 4097        1.178        0.000                      0                 4097  
clk           CLKOUT0_1           3.454        0.000                      0                 2058        0.273        0.000                      0                 2058  
CLKOUT1       CLKOUT0_1           6.240        0.000                      0                  191        4.095        0.000                      0                  191  
CLKOUT0_1     CLKOUT1            -1.244      -16.416                     41                  103       14.525        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1                6.936        0.000                      0                 2182        1.054        0.000                      0                 2182  
**async_default**  CLKOUT0_1          CLKOUT1                  0.384        0.000                      0                    6       15.490        0.000                      0                    6  
**async_default**  CLKOUT0_1          clk                      1.141        0.000                      0                 2090        1.928        0.000                      0                 2090  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 4.932ns (55.756%)  route 3.914ns (44.244%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 14.678 - 10.000 ) 
    Source Clock Delay      (SCD):    4.962ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.604     4.962    io0/inst_top/inst_clk_divider/I1
    SLICE_X35Y125                                                     r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDCE (Prop_fdce_C_Q)         0.456     5.418 r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]/Q
                         net (fo=18, routed)          0.571     5.989    io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.626 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.626    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_49
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.743    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_44
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.860 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.860    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_41
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.079 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_34/O[0]
                         net (fo=8, routed)           0.678     7.757    n_13_io0
    SLICE_X34Y129        LUT2 (Prop_lut2_I0_O)        0.295     8.052 r  clk44kHzbuf_i_37/O
                         net (fo=1, routed)           0.000     8.052    n_2_clk44kHzbuf_i_37
    SLICE_X34Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.695 r  clk44kHzbuf_reg_i_32/O[3]
                         net (fo=1, routed)           0.583     9.278    io0/inst_top/inst_clk_divider/I5[3]
    SLICE_X35Y129        LUT2 (Prop_lut2_I1_O)        0.307     9.585 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_20/O
                         net (fo=1, routed)           0.000     9.585    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_20
    SLICE_X35Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.986 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.986    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_9
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.320 f  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_11/O[1]
                         net (fo=2, routed)           0.609    10.929    io0/inst_top/inst_clk_divider/n_8_clk44kHzbuf_reg_i_11
    SLICE_X28Y130        LUT1 (Prop_lut1_I0_O)        0.303    11.232 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_18/O
                         net (fo=1, routed)           0.000    11.232    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_18
    SLICE_X28Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.782 f  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg_i_8/CO[3]
                         net (fo=5, routed)           0.487    12.269    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_reg_i_8
    SLICE_X32Y130        LUT4 (Prop_lut4_I1_O)        0.429    12.698 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_6/O
                         net (fo=1, routed)           0.986    13.684    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_6
    SLICE_X32Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.808 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_i_1/O
                         net (fo=1, routed)           0.000    13.808    io0/inst_top/inst_clk_divider/n_2_clk44kHzbuf_i_1
    SLICE_X32Y129        FDCE                                         r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.493    14.678    io0/inst_top/inst_clk_divider/I1
    SLICE_X32Y129                                                     r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/C
                         clock pessimism              0.252    14.930    
                         clock uncertainty           -0.035    14.895    
    SLICE_X32Y129        FDCE (Setup_fdce_C_D)        0.029    14.924    io0/inst_top/inst_clk_divider/clk44kHzbuf_reg
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  1.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk705kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.642%)  route 0.132ns (48.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.553     1.386    io0/inst_top/inst_clk_divider/I1
    SLICE_X31Y126                                                     r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDCE (Prop_fdce_C_Q)         0.141     1.527 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/Q
                         net (fo=2, routed)           0.132     1.659    io0/inst_top/inst_clk_divider/clk705kHzbuf
    SLICE_X28Y125        FDCE                                         r  io0/inst_top/inst_clk_divider/clk705kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.820     1.889    io0/inst_top/inst_clk_divider/I1
    SLICE_X28Y125                                                     r  io0/inst_top/inst_clk_divider/clk705kHz_reg/C
                         clock pessimism             -0.469     1.419    
    SLICE_X28Y125        FDCE (Hold_fdce_C_D)         0.070     1.489    io0/inst_top/inst_clk_divider/clk705kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 1.628ns (12.650%)  route 11.241ns (87.350%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.610ns = ( 28.610 - 20.000 ) 
    Source Clock Delay      (SCD):    9.186ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.798     9.186    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X56Y49                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.518     9.704 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/Q
                         net (fo=119, routed)         2.367    12.070    leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]__0
    SLICE_X70Y67         LUT2 (Prop_lut2_I0_O)        0.124    12.194 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[w][result][1]_i_4/O
                         net (fo=39, routed)          1.350    13.544    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[w][result][1]_i_4
    SLICE_X69Y49         LUT6 (Prop_lut6_I5_O)        0.124    13.668 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[wb][data2][0]_i_9/O
                         net (fo=2, routed)           0.686    14.353    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[wb][data2][0]_i_9
    SLICE_X70Y50         LUT2 (Prop_lut2_I0_O)        0.124    14.477 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[wb][data2][0]_i_4/O
                         net (fo=38, routed)          1.346    15.823    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[wb][data2][0]_i_4
    SLICE_X72Y67         LUT6 (Prop_lut6_I2_O)        0.124    15.947 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[wb][data2][15]_i_3/O
                         net (fo=5, routed)           1.134    17.081    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[wb][data2][15]_i_3
    SLICE_X88Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.205 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[wb][data2][31]_i_7/O
                         net (fo=3, routed)           0.816    18.021    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[wb][data2][31]_i_7
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.145 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[wb][data2][31]_i_5/O
                         net (fo=4, routed)           1.394    19.539    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dci[edata][31]
    SLICE_X68Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.663 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[1].r_i_30/O
                         net (fo=1, routed)           0.443    20.105    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_a10.x[1].r_i_30
    SLICE_X68Y72         LUT5 (Prop_lut5_I0_O)        0.124    20.229 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[1].r_i_15/O
                         net (fo=2, routed)           1.016    21.245    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_a10.x[1].r_i_15
    SLICE_X71Y77         LUT3 (Prop_lut3_I0_O)        0.118    21.363 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[1].r_i_1__0/O
                         net (fo=1, routed)           0.692    22.055    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/I17[31]
    RAMB18_X2Y32         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.628    28.610    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/I1
    RAMB18_X2Y32                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/CLKARDCLK
                         clock pessimism              0.413    29.023    
                         clock uncertainty           -0.082    28.941    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.939    28.002    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r
  -------------------------------------------------------------------
                         required time                         28.002    
                         arrival time                         -22.055    
  -------------------------------------------------------------------
                         slack                                  5.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[wb][addr][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.dsugen.dsu0/x0/tb0.tr_reg[haddr][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.079%)  route 0.218ns (53.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.554     2.755    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/I1
    SLICE_X53Y69                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[wb][addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[wb][addr][0]/Q
                         net (fo=2, routed)           0.218     3.114    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/O39[0]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.045     3.159 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/tb0.tr[haddr][0]_i_1/O
                         net (fo=2, unplaced)         0.000     3.159    leon3gen.dsugen.dsu0/x0/I165[0]
    SLICE_X51Y67         FDRE                                         r  leon3gen.dsugen.dsu0/x0/tb0.tr_reg[haddr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.825     3.595    leon3gen.dsugen.dsu0/x0/I1
    SLICE_X51Y67                                                      r  leon3gen.dsugen.dsu0/x0/tb0.tr_reg[haddr][0]/C
                         clock pessimism             -0.573     3.021    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.091     3.112    leon3gen.dsugen.dsu0/x0/tb0.tr_reg[haddr][0]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X10Y60    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X8Y59     eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       10.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.525ns  (logic 1.180ns (13.841%)  route 7.345ns (86.159%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 33.113 - 25.000 ) 
    Source Clock Delay      (SCD):    8.799ns = ( 13.799 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.892    13.799    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X0Y161                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.456    14.255 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][1]/Q
                         net (fo=23, routed)          4.517    18.771    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_1_in19_in
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124    18.895 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[sync_start]_i_3/O
                         net (fo=1, routed)           0.787    19.682    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[sync_start]_i_3
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.150    19.832 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[sync_start]_i_2/O
                         net (fo=2, routed)           0.836    20.668    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[sync_start]_i_2
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.326    20.994 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][9]_i_6/O
                         net (fo=1, routed)           0.165    21.159    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[rx_state][9]_i_6
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124    21.283 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][9]_i_1/O
                         net (fo=10, routed)          1.041    22.324    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[rx_state][9]_i_1
    SLICE_X1Y78          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    28.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538    29.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    29.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    31.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.523 r  bufgclk45/O
                         net (fo=343, routed)         1.590    33.113    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X1Y78                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][1]/C
                         clock pessimism              0.383    33.497    
                         clock uncertainty           -0.089    33.408    
    SLICE_X1Y78          FDRE (Setup_fdre_C_CE)      -0.205    33.203    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][1]
  -------------------------------------------------------------------
                         required time                         33.203    
                         arrival time                         -22.324    
  -------------------------------------------------------------------
                         slack                                 10.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 8.479 - 5.000 ) 
    Source Clock Delay      (SCD):    2.646ns = ( 7.646 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.664     7.646    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X5Y37                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     7.787 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][0]/Q
                         net (fo=1, routed)           0.056     7.843    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random]__0[0]
    SLICE_X5Y37          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.940     8.479    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X5Y37                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]/C
                         clock pessimism             -0.833     7.646    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.075     7.721    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]
  -------------------------------------------------------------------
                         required time                         -7.721    
                         arrival time                           7.843    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C             n/a            0.500     10.000  9.500    SLICE_X0Y76     eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X0Y100    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[cnt][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 io0/sLED_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[73][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.518ns (9.533%)  route 4.916ns (90.467%))
  Logic Levels:           0  
  Clock Path Skew:        -4.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.016ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.628     9.016    io0/I2
    SLICE_X38Y67                                                      r  io0/sLED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     9.534 r  io0/sLED_reg[13]/Q
                         net (fo=129, routed)         4.916    14.449    io0/inst_top/inst_DAC_BUFFER/I7[13]
    SLICE_X13Y94         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[73][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.524    14.710    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X13Y94                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[73][13]/C
                         clock pessimism              0.173    14.883    
                         clock uncertainty           -0.180    14.702    
    SLICE_X13Y94         FDCE (Setup_fdce_C_D)       -0.067    14.635    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[73][13]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 io0/sLED_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[5][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.322%)  route 0.156ns (48.678%))
  Logic Levels:           0  
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.560     2.761    io0/I2
    SLICE_X38Y67                                                      r  io0/sLED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     2.925 r  io0/sLED_reg[13]/Q
                         net (fo=129, routed)         0.156     3.081    io0/inst_top/inst_DAC_BUFFER/I7[13]
    SLICE_X38Y69         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.830     1.899    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X38Y69                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[5][13]/C
                         clock pessimism             -0.235     1.663    
                         clock uncertainty            0.180     1.844    
    SLICE_X38Y69         FDCE (Hold_fdce_C_D)         0.059     1.903    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[5][12]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.878ns  (logic 0.704ns (7.127%)  route 9.174ns (92.873%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.489ns = ( 28.489 - 20.000 ) 
    Source Clock Delay      (SCD):    4.980ns = ( 14.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    13.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.622    14.980    io0/inst_top/inst_clk_divider/I1
    SLICE_X32Y111                                                     r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDCE (Prop_fdce_C_Q)         0.456    15.436 r  io0/inst_top/inst_clk_divider/clk44kHz_reg/Q
                         net (fo=14, routed)          3.924    19.360    io0/inst_ADC_TOP/inst_Buffer/I4
    SLICE_X48Y93         LUT5 (Prop_lut5_I3_O)        0.124    19.484 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[1][15]_i_2__0/O
                         net (fo=16, routed)          2.501    21.985    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[1][15]_i_2__0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.124    22.109 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[5][15]_i_1__0/O
                         net (fo=16, routed)          2.749    24.859    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[5][15]_i_1__0
    SLICE_X30Y104        FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[5][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.507    28.489    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X30Y104                                                     r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[5][12]/C
                         clock pessimism              0.173    28.662    
                         clock uncertainty           -0.180    28.482    
    SLICE_X30Y104        FDCE (Setup_fdce_C_CE)      -0.169    28.313    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[5][12]
  -------------------------------------------------------------------
                         required time                         28.313    
                         arrival time                         -24.859    
  -------------------------------------------------------------------
                         slack                                  3.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Bufferfull_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.292ns (11.503%)  route 2.247ns (88.497%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.563     1.396    io0/inst_top/inst_clk_divider/I1
    SLICE_X32Y111                                                     r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDCE (Prop_fdce_C_Q)         0.141     1.537 r  io0/inst_top/inst_clk_divider/clk44kHz_reg/Q
                         net (fo=14, routed)          1.485     3.023    io0/inst_ADC_TOP/inst_Buffer/I4
    SLICE_X49Y93         LUT5 (Prop_lut5_I3_O)        0.044     3.067 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[97][15]_i_2/O
                         net (fo=16, routed)          0.761     3.828    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[97][15]_i_2
    SLICE_X50Y86         LUT5 (Prop_lut5_I4_O)        0.107     3.935 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[127][15]_i_1__0/O
                         net (fo=17, unplaced)        0.000     3.935    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[127][15]_i_1__0
    SLICE_X50Y86         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Bufferfull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.828     3.598    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X50Y86                                                      r  io0/inst_ADC_TOP/inst_Buffer/Bufferfull_reg/C
                         clock pessimism             -0.235     3.362    
                         clock uncertainty            0.180     3.542    
    SLICE_X50Y86         FDCE (Hold_fdce_C_D)         0.120     3.662    io0/inst_ADC_TOP/inst_Buffer/Bufferfull_reg
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.273    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[byte_count][7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[abufs][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.621ns  (logic 2.635ns (30.564%)  route 5.986ns (69.436%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.583ns = ( 28.583 - 20.000 ) 
    Source Clock Delay      (SCD):    8.616ns = ( 13.616 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.709    13.616    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X3Y78                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[byte_count][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456    14.072 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[byte_count][7]/Q
                         net (fo=12, routed)          1.878    15.950    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rxo[byte_count][7]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.124    16.074 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxlength][10]_i_12/O
                         net (fo=1, routed)           0.466    16.539    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[rxlength][10]_i_12
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.124    16.663 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxlength][10]_i_5/O
                         net (fo=1, routed)           0.821    17.485    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[rxlength][10]_i_5
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.150    17.635 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxlength][10]_i_2/O
                         net (fo=12, routed)          0.654    18.289    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[rxlength][10]_i_2
    SLICE_X7Y70          LUT4 (Prop_lut4_I3_O)        0.328    18.617 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxstatus][4]_i_3/O
                         net (fo=2, routed)           0.718    19.335    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[rxstatus][4]_i_3
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    19.459 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[abufs][2]_i_10/O
                         net (fo=1, routed)           0.000    19.459    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[abufs][2]_i_10
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.009 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[abufs][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.009    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[abufs][2]_i_9
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.123 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[abufs][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.123    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[abufs][2]_i_8
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.351 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[abufs][2]_i_6/CO[2]
                         net (fo=1, routed)           0.626    20.978    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[abufs]2__0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.313    21.291 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[abufs][2]_i_3/O
                         net (fo=5, routed)           0.822    22.113    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[abufs][2]_i_3
    SLICE_X5Y55          LUT4 (Prop_lut4_I2_O)        0.124    22.237 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[abufs][0]_i_1/O
                         net (fo=1, routed)           0.000    22.237    eth0.e1/m100.u0/ethc0/n_83_rx_rmii1.rx0
    SLICE_X5Y55          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[abufs][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.600    28.583    eth0.e1/m100.u0/ethc0/I1
    SLICE_X5Y55                                                       r  eth0.e1/m100.u0/ethc0/r_reg[abufs][0]/C
                         clock pessimism              0.173    28.756    
                         clock uncertainty           -0.310    28.446    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.031    28.477    eth0.e1/m100.u0/ethc0/r_reg[abufs][0]
  -------------------------------------------------------------------
                         required time                         28.477    
                         arrival time                         -22.237    
  -------------------------------------------------------------------
                         slack                                  6.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.095ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxlength][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.561%)  route 0.132ns (41.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    2.574ns = ( 7.574 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.592     7.574    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X3Y71                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     7.715 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][5]/Q
                         net (fo=4, routed)           0.132     7.846    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[lentype][5]
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.045     7.891 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxlength][5]_i_1/O
                         net (fo=1, routed)           0.000     7.891    eth0.e1/m100.u0/ethc0/n_139_rx_rmii1.rx0
    SLICE_X7Y71          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.860     3.630    eth0.e1/m100.u0/ethc0/I1
    SLICE_X7Y71                                                       r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][5]/C
                         clock pessimism             -0.235     3.394    
                         clock uncertainty            0.310     3.704    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.092     3.796    eth0.e1/m100.u0/ethc0/r_reg[rxlength][5]
  -------------------------------------------------------------------
                         required time                         -3.796    
                         arrival time                           7.891    
  -------------------------------------------------------------------
                         slack                                  4.095    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           41  Failing Endpoints,  Worst Slack       -1.244ns,  Total Violation      -16.416ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 2.071ns (43.449%)  route 2.696ns (56.551%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 13.207 - 5.000 ) 
    Source Clock Delay      (SCD):    9.206ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.818     9.206    eth0.e1/m100.u0/ethc0/I1
    SLICE_X15Y46                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     9.662 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=11, routed)          0.966    10.628    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[3]
    SLICE_X14Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.752 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_7/O
                         net (fo=1, routed)           0.000    10.752    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][8]_i_7
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.285 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=8, routed)           0.970    12.254    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.416    12.670 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][6]_i_3/O
                         net (fo=2, routed)           0.325    12.995    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][6]_i_3
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.328    13.323 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000    13.323    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[cnt][3]_i_4
    SLICE_X6Y36          MUXF7 (Prop_muxf7_I1_O)      0.214    13.537 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.435    13.972    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[cnt][3]_i_1
    SLICE_X8Y36          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.684    13.207    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X8Y36                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]/C
                         clock pessimism              0.173    13.380    
                         clock uncertainty           -0.310    13.070    
    SLICE_X8Y36          FDRE (Setup_fdre_C_CE)      -0.342    12.728    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                 -1.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.525ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][22]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 8.452 - 5.000 ) 
    Source Clock Delay      (SCD):    2.840ns = ( 22.840 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.638    22.840    eth0.e1/m100.u0/ethc0/I1
    SLICE_X8Y42                                                       r  eth0.e1/m100.u0/ethc0/r_reg[txdata][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    23.004 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][22]/Q
                         net (fo=1, routed)           0.110    23.114    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[22]
    SLICE_X8Y41          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.913     8.452    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X8Y41                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]/C
                         clock pessimism             -0.235     8.217    
                         clock uncertainty            0.310     8.526    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.063     8.589    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]
  -------------------------------------------------------------------
                         required time                         -8.589    
                         arrival time                          23.114    
  -------------------------------------------------------------------
                         slack                                 14.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/den_in_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        12.229ns  (logic 0.575ns (4.702%)  route 11.654ns (95.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.475ns = ( 28.475 - 20.000 ) 
    Source Clock Delay      (SCD):    9.021ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.633     9.021    rst0/I1
    SLICE_X35Y64                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.456     9.477 r  rst0/async.rstoutl_reg/Q
                         net (fo=277, routed)         0.618    10.095    rst0/O1
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.119    10.214 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4798, routed)       11.036    21.249    io0/inst_ADC_TOP/p_0_in
    SLICE_X28Y126        FDCE                                         f  io0/inst_ADC_TOP/den_in_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.493    28.475    io0/inst_ADC_TOP/I2
    SLICE_X28Y126                                                     r  io0/inst_ADC_TOP/den_in_reg/C
                         clock pessimism              0.405    28.880    
                         clock uncertainty           -0.082    28.798    
    SLICE_X28Y126        FDCE (Recov_fdce_C_CLR)     -0.613    28.185    io0/inst_ADC_TOP/den_in_reg
  -------------------------------------------------------------------
                         required time                         28.185    
                         arrival time                         -21.249    
  -------------------------------------------------------------------
                         slack                                  6.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mg2.sr1/r_reg[ramsn][0]/PRE
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.190ns (20.555%)  route 0.734ns (79.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.564     2.765    rst0/I1
    SLICE_X35Y64                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.141     2.906 r  rst0/async.rstoutl_reg/Q
                         net (fo=277, routed)         0.241     3.148    rst0/O1
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.049     3.197 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4798, routed)        0.493     3.690    mg2.sr1/p_0_in
    SLICE_X32Y69         FDPE                                         f  mg2.sr1/r_reg[ramsn][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.830     3.600    mg2.sr1/I1
    SLICE_X32Y69                                                      r  mg2.sr1/r_reg[ramsn][0]/C
                         clock pessimism             -0.802     2.797    
    SLICE_X32Y69         FDPE (Remov_fdpe_C_PRE)     -0.162     2.635    mg2.sr1/r_reg[ramsn][0]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  1.054    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.580ns (18.262%)  route 2.596ns (81.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.122ns = ( 13.122 - 5.000 ) 
    Source Clock Delay      (SCD):    9.021ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.633     9.021    rst0/I1
    SLICE_X35Y64                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.456     9.477 r  rst0/async.rstoutl_reg/Q
                         net (fo=277, routed)         1.181    10.657    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I78
    SLICE_X24Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.781 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          1.415    12.197    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X5Y57          FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.599    13.122    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X5Y57                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.173    13.295    
                         clock uncertainty           -0.310    12.985    
    SLICE_X5Y57          FDCE (Recov_fdce_C_CLR)     -0.405    12.580    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.490ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.138ns  (logic 0.186ns (16.348%)  route 0.952ns (83.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 8.411 - 5.000 ) 
    Source Clock Delay      (SCD):    2.770ns = ( 22.770 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.569    22.770    eth0.e1/m100.u0/ethc0/I1
    SLICE_X31Y53                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141    22.911 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.376    23.287    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I28
    SLICE_X24Y46         LUT2 (Prop_lut2_I0_O)        0.045    23.332 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.576    23.908    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X6Y56          FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.872     8.411    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X6Y56                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/C
                         clock pessimism             -0.235     8.176    
                         clock uncertainty            0.310     8.485    
    SLICE_X6Y56          FDCE (Remov_fdce_C_CLR)     -0.067     8.418    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.418    
                         arrival time                          23.908    
  -------------------------------------------------------------------
                         slack                                 15.490    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[79][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.575ns (14.725%)  route 3.330ns (85.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    9.021ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        1.633     9.021    rst0/I1
    SLICE_X35Y64                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.456     9.477 r  rst0/async.rstoutl_reg/Q
                         net (fo=277, routed)         0.618    10.095    rst0/O1
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.119    10.214 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4798, routed)        2.712    12.925    io0/inst_top/inst_DAC_BUFFER/p_0_in
    SLICE_X13Y115        FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[79][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.502    14.687    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X13Y115                                                     r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[79][10]/C
                         clock pessimism              0.173    14.860    
                         clock uncertainty           -0.180    14.680    
    SLICE_X13Y115        FDCE (Recov_fdce_C_CLR)     -0.613    14.067    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[79][10]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  1.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[1][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.190ns (21.748%)  route 0.684ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6318, routed)        0.564     2.765    rst0/I1
    SLICE_X35Y64                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.141     2.906 r  rst0/async.rstoutl_reg/Q
                         net (fo=277, routed)         0.241     3.148    rst0/O1
    SLICE_X28Y63         LUT1 (Prop_lut1_I0_O)        0.049     3.197 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4798, routed)        0.442     3.639    io0/inst_top/inst_DAC_BUFFER/p_0_in
    SLICE_X30Y70         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.831     1.900    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X30Y70                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[1][0]/C
                         clock pessimism             -0.235     1.664    
                         clock uncertainty            0.180     1.845    
    SLICE_X30Y70         FDCE (Remov_fdce_C_CLR)     -0.134     1.711    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  1.928    





