Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/xilinx_projects/vga_driver/ipcore_dir/graphic_ram.vhd" in Library work.
Architecture graphic_ram_a of Entity graphic_ram is up to date.
Compiling vhdl file "D:/xilinx_projects/vga_driver/clocking_pll.vhd" in Library work.
Architecture behavioral of Entity clocking_pll is up to date.
Compiling vhdl file "D:/xilinx_projects/vga_driver/vga_driver.vhd" in Library work.
Architecture behavioral of Entity vga_driver is up to date.
Compiling vhdl file "D:/xilinx_projects/vga_driver/pixel_gen.vhd" in Library work.
Architecture behavioral of Entity pixel_gen is up to date.
Compiling vhdl file "D:/xilinx_projects/vga_driver/display_driver.vhd" in Library work.
Architecture behavioral of Entity display_driver is up to date.
Compiling vhdl file "D:/xilinx_projects/vga_driver/top_level.vhd" in Library work.
Architecture behavioral of Entity top_level is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_level> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clocking_pll> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_driver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pixel_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_driver> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_level> in library <work> (Architecture <behavioral>).
WARNING:Xst:752 - "D:/xilinx_projects/vga_driver/top_level.vhd" line 102: Unconnected input port 'RST_IN' of component 'clocking_pll' is tied to default value.
WARNING:Xst:753 - "D:/xilinx_projects/vga_driver/top_level.vhd" line 102: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'clocking_pll'.
WARNING:Xst:753 - "D:/xilinx_projects/vga_driver/top_level.vhd" line 102: Unconnected output port 'CLK0_OUT' of component 'clocking_pll'.
WARNING:Xst:753 - "D:/xilinx_projects/vga_driver/top_level.vhd" line 102: Unconnected output port 'LOCKED_OUT' of component 'clocking_pll'.
Entity <top_level> analyzed. Unit <top_level> generated.

Analyzing Entity <clocking_pll> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clocking_pll>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clocking_pll>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clocking_pll>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clocking_pll>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "CLKFX_DIVIDE =  12" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "CLKIN_PERIOD =  83.3329999999999980" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clocking_pll>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clocking_pll>.
Entity <clocking_pll> analyzed. Unit <clocking_pll> generated.

Analyzing Entity <vga_driver> in library <work> (Architecture <behavioral>).
Entity <vga_driver> analyzed. Unit <vga_driver> generated.

Analyzing Entity <pixel_gen> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/xilinx_projects/vga_driver/pixel_gen.vhd" line 103: Instantiating black box module <graphic_ram>.
Entity <pixel_gen> analyzed. Unit <pixel_gen> generated.

Analyzing Entity <display_driver> in library <work> (Architecture <behavioral>).
Entity <display_driver> analyzed. Unit <display_driver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_driver>.
    Related source file is "D:/xilinx_projects/vga_driver/vga_driver.vhd".
    Found 10-bit up counter for signal <horizontal>.
    Found 10-bit comparator greater for signal <hsync$cmp_gt0000> created at line 91.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 91.
    Found 10-bit comparator less for signal <sblock$cmp_lt0000> created at line 94.
    Found 9-bit comparator less for signal <sblock$cmp_lt0001> created at line 94.
    Found 9-bit up counter for signal <vertical>.
    Found 9-bit comparator greater for signal <vsync$cmp_gt0000> created at line 92.
    Found 9-bit comparator less for signal <vsync$cmp_lt0000> created at line 92.
    Summary:
	inferred   2 Counter(s).
	inferred   6 Comparator(s).
Unit <vga_driver> synthesized.


Synthesizing Unit <display_driver>.
    Related source file is "D:/xilinx_projects/vga_driver/display_driver.vhd".
    Found 32x8-bit ROM for signal <inv_segment>.
    Found 4x3-bit ROM for signal <enable>.
    Found 5-bit 4-to-1 multiplexer for signal <current_seg>.
    Found 2-bit up counter for signal <seg_num>.
    Found 14-bit up counter for signal <timer_counter>.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred   5 Multiplexer(s).
Unit <display_driver> synthesized.


Synthesizing Unit <clocking_pll>.
    Related source file is "D:/xilinx_projects/vga_driver/clocking_pll.vhd".
Unit <clocking_pll> synthesized.


Synthesizing Unit <pixel_gen>.
    Related source file is "D:/xilinx_projects/vga_driver/pixel_gen.vhd".
WARNING:Xst:647 - Input <y<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <temp_x<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 127.
    Found 23-bit register for signal <counter>.
    Found 23-bit adder for signal <counter$addsub0000> created at line 145.
    Found 7-bit comparator equal for signal <cursor_masked$cmp_eq0000> created at line 127.
    Found 7-bit comparator equal for signal <cursor_masked$cmp_eq0001> created at line 127.
    Found 7-bit updown counter for signal <cursor_x>.
    Found 7-bit updown counter for signal <cursor_y>.
    Found 3-bit register for signal <data_in>.
    Found 4-bit up counter for signal <mode>.
    Found 64-bit register for signal <pallete>.
    Found 10-bit subtractor for signal <temp_x>.
    Found 1-bit register for signal <wr_en>.
    Summary:
	inferred   3 Counter(s).
	inferred  91 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <pixel_gen> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "D:/xilinx_projects/vga_driver/top_level.vhd".
Unit <top_level> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x8-bit ROM                                          : 1
 4x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 23-bit adder                                          : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 7-bit updown counter                                  : 2
 9-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 1
 23-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 8
# Comparators                                          : 8
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 2
 7-bit comparator equal                                : 2
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 2
# Multiplexers                                         : 2
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/graphic_ram.ngc>.
Loading core <graphic_ram> for timing and area information for instance <g_ram>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x8-bit ROM                                          : 1
 4x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 23-bit adder                                          : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 7-bit updown counter                                  : 2
 9-bit up counter                                      : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 8
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 2
 7-bit comparator equal                                : 2
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 2
# Multiplexers                                         : 9
 1-bit 8-to-1 multiplexer                              : 8
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_level> ...

Optimizing unit <vga_driver> ...

Optimizing unit <display_driver> ...

Optimizing unit <pixel_gen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 26.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 144
 Flip-Flops                                            : 144

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level.ngr
Top Level Output File Name         : top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 469
#      GND                         : 2
#      INV                         : 19
#      LUT1                        : 52
#      LUT2                        : 34
#      LUT3                        : 70
#      LUT4                        : 128
#      MUXCY                       : 64
#      MUXF5                       : 34
#      MUXF6                       : 8
#      VCC                         : 2
#      XORCY                       : 56
# FlipFlops/Latches                : 144
#      FD_1                        : 23
#      FDE                         : 23
#      FDE_1                       : 68
#      FDR                         : 24
#      FDRE                        : 6
# RAMS                             : 3
#      RAMB16BWE                   : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 44
#      IBUF                        : 14
#      IBUFG                       : 1
#      OBUF                        : 29
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      155  out of    704    22%  
 Number of Slice Flip Flops:            144  out of   1408    10%  
 Number of 4 input LUTs:                303  out of   1408    21%  
 Number of IOs:                          44
 Number of bonded IOBs:                  44  out of    108    40%  
 Number of BRAMs:                         3  out of      3   100%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
clk                                | Inst_clocking_pll/DCM_SP_INST:CLKFX| 150   |
-----------------------------------+------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.977ns (Maximum Frequency: 55.627MHz)
   Minimum input arrival time before clock: 4.422ns
   Maximum output required time after clock: 12.305ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.977ns (frequency: 55.627MHz)
  Total number of paths / destination ports: 45397 / 302
-------------------------------------------------------------------------
Delay:               8.629ns (Levels of Logic = 22)
  Source:            Inst_pixel_gen/counter_1 (FF)
  Destination:       Inst_pixel_gen/mode_3 (FF)
  Source Clock:      clk falling 2.1X
  Destination Clock: clk falling 2.1X

  Data Path: Inst_pixel_gen/counter_1 to Inst_pixel_gen/mode_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.495   0.488  Inst_pixel_gen/counter_1 (Inst_pixel_gen/counter_1)
     LUT1:I0->O            1   0.561   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<1>_rt (Inst_pixel_gen/Madd_counter_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<1> (Inst_pixel_gen/Madd_counter_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<2> (Inst_pixel_gen/Madd_counter_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<3> (Inst_pixel_gen/Madd_counter_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<4> (Inst_pixel_gen/Madd_counter_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<5> (Inst_pixel_gen/Madd_counter_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<6> (Inst_pixel_gen/Madd_counter_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<7> (Inst_pixel_gen/Madd_counter_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<8> (Inst_pixel_gen/Madd_counter_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<9> (Inst_pixel_gen/Madd_counter_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<10> (Inst_pixel_gen/Madd_counter_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<11> (Inst_pixel_gen/Madd_counter_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/Madd_counter_addsub0000_cy<12> (Inst_pixel_gen/Madd_counter_addsub0000_cy<12>)
     XORCY:CI->O           2   0.654   0.446  Inst_pixel_gen/Madd_counter_addsub0000_xor<13> (Inst_pixel_gen/counter_addsub0000<13>)
     LUT2:I1->O            1   0.562   0.359  Inst_pixel_gen/mode_cmp_eq0000_wg_lut<1>_SW0 (N35)
     LUT4:I3->O            1   0.561   0.000  Inst_pixel_gen/mode_cmp_eq0000_wg_lut<1> (Inst_pixel_gen/mode_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.523   0.000  Inst_pixel_gen/mode_cmp_eq0000_wg_cy<1> (Inst_pixel_gen/mode_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/mode_cmp_eq0000_wg_cy<2> (Inst_pixel_gen/mode_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/mode_cmp_eq0000_wg_cy<3> (Inst_pixel_gen/mode_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pixel_gen/mode_cmp_eq0000_wg_cy<4> (Inst_pixel_gen/mode_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          14   0.179   0.873  Inst_pixel_gen/mode_cmp_eq0000_wg_cy<5> (Inst_pixel_gen/mode_cmp_eq0000)
     LUT3:I2->O            4   0.561   0.499  Inst_pixel_gen/mode_and00001 (Inst_pixel_gen/mode_and0000)
     FDRE:R                    0.435          Inst_pixel_gen/mode_0
    ----------------------------------------
    Total                      8.629ns (5.964ns logic, 2.665ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 200 / 170
-------------------------------------------------------------------------
Offset:              4.422ns (Levels of Logic = 4)
  Source:            button<5> (PAD)
  Destination:       Inst_pixel_gen/cursor_x_6 (FF)
  Destination Clock: clk falling 2.1X

  Data Path: button<5> to Inst_pixel_gen/cursor_x_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.824   0.773  button_5_IBUF (button_5_IBUF)
     LUT3:I2->O            2   0.561   0.403  Inst_pixel_gen/Mcount_cursor_x_cy<1>1 (Inst_pixel_gen/Mcount_cursor_x_cy<1>)
     LUT4:I2->O            3   0.561   0.451  Inst_pixel_gen/Mcount_cursor_x_cy<3>1 (Inst_pixel_gen/Mcount_cursor_x_cy<3>)
     MUXF5:S->O            1   0.652   0.000  Inst_pixel_gen/Mcount_cursor_x_xor<6>11_f5 (Inst_pixel_gen/Result<6>)
     FDE:D                     0.197          Inst_pixel_gen/cursor_x_6
    ----------------------------------------
    Total                      4.422ns (2.795ns logic, 1.627ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1472 / 29
-------------------------------------------------------------------------
Offset:              12.305ns (Levels of Logic = 8)
  Source:            Inst_pixel_gen/mode_2 (FF)
  Destination:       segment<6> (PAD)
  Source Clock:      clk falling 2.1X

  Data Path: Inst_pixel_gen/mode_2 to segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            30   0.495   1.095  Inst_pixel_gen/mode_2 (Inst_pixel_gen/mode_2)
     LUT4:I2->O            8   0.561   0.751  Inst_pixel_gen/seg1_cmp_eq00001 (seg1<0>)
     LUT4:I0->O           17   0.561   1.001  Inst_display_driver/Mmux_current_seg81 (Inst_display_driver/current_seg<3>)
     LUT3:I0->O            4   0.561   0.522  Inst_display_driver/Mrom_inv_segment561 (Inst_display_driver/N28)
     LUT4:I2->O            1   0.561   0.000  Inst_display_driver/segment<6>77_SW02 (Inst_display_driver/segment<6>77_SW01)
     MUXF5:I0->O           1   0.229   0.423  Inst_display_driver/segment<6>77_SW0_f5 (N51)
     LUT3:I1->O            1   0.562   0.000  Inst_display_driver/segment<6>178_G (N96)
     MUXF5:I1->O           1   0.229   0.357  Inst_display_driver/segment<6>178 (segment_6_OBUF)
     OBUF:I->O                 4.396          segment_6_OBUF (segment<6>)
    ----------------------------------------
    Total                     12.305ns (8.155ns logic, 4.150ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.28 secs
 
--> 

Total memory usage is 284892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

