--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 608 paths analyzed, 275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.683ns.
--------------------------------------------------------------------------------
Slack:                  14.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/miso_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (0.684 - 0.784)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/miso_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X7Y9.D2        net (fanout=4)        1.441   avr_interface/spi_slave/ss_q
    SLICE_X7Y9.D         Tilo                  0.259   avr_interface/spi_slave/_n0071_inv
                                                       avr_interface/spi_slave/_n0071_inv1
    OLOGIC_X3Y2.OCE      net (fanout=1)        1.061   avr_interface/spi_slave/_n0071_inv
    OLOGIC_X3Y2.CLK0     Tooceck               1.009   miso_q
                                                       avr_interface/spi_slave/miso_q
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (3.046ns logic, 2.502ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  14.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/miso_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.415ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.821 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/miso_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X7Y9.D5        net (fanout=4)        1.308   avr_interface/spi_slave/sck_q
    SLICE_X7Y9.D         Tilo                  0.259   avr_interface/spi_slave/_n0071_inv
                                                       avr_interface/spi_slave/_n0071_inv1
    OLOGIC_X3Y2.OCE      net (fanout=1)        1.061   avr_interface/spi_slave/_n0071_inv
    OLOGIC_X3Y2.CLK0     Tooceck               1.009   miso_q
                                                       avr_interface/spi_slave/miso_q
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (3.046ns logic, 2.369ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack:                  14.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_0 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 2)
  Clock Path Skew:      0.542ns (1.194 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_0 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   txBlock/data_q[3]
                                                       txBlock/data_q_0
    SLICE_X4Y37.D1       net (fanout=1)        1.042   txBlock/data_q[0]
    SLICE_X4Y37.CMUX     Topdc                 0.456   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X5Y37.A4       net (fanout=1)        0.527   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X5Y37.A        Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        2.085   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (2.323ns logic, 3.654ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  14.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_0 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.949ns (Levels of Logic = 2)
  Clock Path Skew:      0.534ns (1.194 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_0 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcko                  0.430   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_0
    SLICE_X4Y37.C1       net (fanout=5)        1.040   txBlock/bit_ctr_q[0]
    SLICE_X4Y37.CMUX     Tilo                  0.430   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X5Y37.A4       net (fanout=1)        0.527   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X5Y37.A        Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        2.085   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.949ns (2.297ns logic, 3.652ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  14.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_1 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.542ns (1.194 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_1 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   txBlock/data_q[3]
                                                       txBlock/data_q_1
    SLICE_X4Y37.D2       net (fanout=1)        0.986   txBlock/data_q[1]
    SLICE_X4Y37.CMUX     Topdc                 0.456   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X5Y37.A4       net (fanout=1)        0.527   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X5Y37.A        Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        2.085   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.921ns (2.323ns logic, 3.598ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  14.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_0 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 2)
  Clock Path Skew:      0.534ns (1.194 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_0 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcko                  0.430   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_0
    SLICE_X4Y37.D3       net (fanout=5)        0.861   txBlock/bit_ctr_q[0]
    SLICE_X4Y37.CMUX     Topdc                 0.456   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X5Y37.A4       net (fanout=1)        0.527   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X5Y37.A        Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        2.085   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (2.323ns logic, 3.473ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  14.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_5 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.801ns (Levels of Logic = 2)
  Clock Path Skew:      0.542ns (1.194 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_5 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BMUX     Tshcko                0.518   txBlock/data_q[3]
                                                       txBlock/data_q_5
    SLICE_X4Y37.C4       net (fanout=1)        0.804   txBlock/data_q[5]
    SLICE_X4Y37.CMUX     Tilo                  0.430   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X5Y37.A4       net (fanout=1)        0.527   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X5Y37.A        Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        2.085   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (2.385ns logic, 3.416ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  14.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_1 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.780ns (Levels of Logic = 2)
  Clock Path Skew:      0.534ns (1.194 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_1 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.BQ       Tcko                  0.430   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_1
    SLICE_X4Y37.C3       net (fanout=4)        0.871   txBlock/bit_ctr_q[1]
    SLICE_X4Y37.CMUX     Tilo                  0.430   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X5Y37.A4       net (fanout=1)        0.527   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X5Y37.A        Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        2.085   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.780ns (2.297ns logic, 3.483ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  14.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_1 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 2)
  Clock Path Skew:      0.534ns (1.194 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_1 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.BQ       Tcko                  0.430   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_1
    SLICE_X4Y37.D4       net (fanout=4)        0.802   txBlock/bit_ctr_q[1]
    SLICE_X4Y37.CMUX     Topdc                 0.456   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X5Y37.A4       net (fanout=1)        0.527   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X5Y37.A        Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        2.085   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (2.323ns logic, 3.414ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  14.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_6 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.711ns (Levels of Logic = 2)
  Clock Path Skew:      0.542ns (1.194 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_6 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.CMUX     Tshcko                0.518   txBlock/data_q[3]
                                                       txBlock/data_q_6
    SLICE_X4Y37.C2       net (fanout=1)        0.714   txBlock/data_q[6]
    SLICE_X4Y37.CMUX     Tilo                  0.430   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X5Y37.A4       net (fanout=1)        0.527   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X5Y37.A        Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        2.085   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.711ns (2.385ns logic, 3.326ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  14.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.541ns (Levels of Logic = 1)
  Clock Path Skew:      -0.610ns (0.324 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D5       net (fanout=4)        1.548   avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X9Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X9Y13.CLK      Tceck                 0.408   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (2.445ns logic, 2.096ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  14.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.610ns (0.324 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D5       net (fanout=4)        1.548   avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X9Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X9Y13.CLK      Tceck                 0.390   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (2.427ns logic, 2.096ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  14.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.610ns (0.324 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D5       net (fanout=4)        1.548   avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X9Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X9Y13.CLK      Tceck                 0.382   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (2.419ns logic, 2.096ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  14.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 1)
  Clock Path Skew:      -0.610ns (0.324 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D5       net (fanout=4)        1.548   avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X9Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X9Y13.CLK      Tceck                 0.365   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (2.402ns logic, 2.096ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/done_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.610ns (0.317 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/done_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X11Y9.B5       net (fanout=4)        1.477   avr_interface/spi_slave/ss_q
    SLICE_X11Y9.B        Tilo                  0.259   transform_N132
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X9Y10.SR       net (fanout=2)        0.540   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X9Y10.CLK      Tsrck                 0.443   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/done_q
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (2.480ns logic, 2.017ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  14.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 1)
  Clock Path Skew:      -0.610ns (0.324 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D5       net (fanout=4)        1.548   avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X8Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X8Y13.CLK      Tceck                 0.313   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (2.350ns logic, 2.096ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  14.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 1)
  Clock Path Skew:      -0.610ns (0.324 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D5       net (fanout=4)        1.548   avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X8Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X8Y13.CLK      Tceck                 0.269   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (2.306ns logic, 2.096ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  14.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.610ns (0.324 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D5       net (fanout=4)        1.548   avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X8Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X8Y13.CLK      Tceck                 0.266   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (2.303ns logic, 2.096ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  14.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_2 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.534ns (1.194 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_2 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.BMUX     Tshcko                0.518   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_2
    SLICE_X4Y37.CX       net (fanout=3)        0.789   txBlock/bit_ctr_q[2]
    SLICE_X4Y37.CMUX     Tcxc                  0.182   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X5Y37.A4       net (fanout=1)        0.527   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X5Y37.A        Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        2.085   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.538ns (2.137ns logic, 3.401ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  14.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 1)
  Clock Path Skew:      -0.610ns (0.324 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/dout_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D5       net (fanout=4)        1.548   avr_interface/spi_slave/sck_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X8Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X8Y13.CLK      Tceck                 0.253   avr_interface/spi_dout[7]
                                                       avr_interface/spi_slave/dout_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (2.290ns logic, 2.096ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack:                  14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 1)
  Clock Path Skew:      -0.619ns (0.315 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X7Y9.D5        net (fanout=4)        1.308   avr_interface/spi_slave/sck_q
    SLICE_X7Y9.DMUX      Tilo                  0.337   avr_interface/spi_slave/_n0071_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o1
    SLICE_X8Y9.CE        net (fanout=2)        0.640   avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o
    SLICE_X8Y9.CLK       Tceck                 0.313   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (2.428ns logic, 1.948ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  14.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.351ns (Levels of Logic = 1)
  Clock Path Skew:      -0.619ns (0.315 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X7Y9.D5        net (fanout=4)        1.308   avr_interface/spi_slave/sck_q
    SLICE_X7Y9.DMUX      Tilo                  0.337   avr_interface/spi_slave/_n0071_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o1
    SLICE_X8Y9.CE        net (fanout=2)        0.640   avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o
    SLICE_X8Y9.CLK       Tceck                 0.288   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (2.403ns logic, 1.948ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  14.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.351ns (Levels of Logic = 1)
  Clock Path Skew:      -0.619ns (0.315 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X7Y9.D5        net (fanout=4)        1.308   avr_interface/spi_slave/sck_q
    SLICE_X7Y9.DMUX      Tilo                  0.337   avr_interface/spi_slave/_n0071_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o1
    SLICE_X8Y9.CE        net (fanout=2)        0.640   avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o
    SLICE_X8Y9.CLK       Tceck                 0.288   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (2.403ns logic, 1.948ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  14.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 1)
  Clock Path Skew:      -0.619ns (0.315 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X7Y9.D5        net (fanout=4)        1.308   avr_interface/spi_slave/sck_q
    SLICE_X7Y9.DMUX      Tilo                  0.337   avr_interface/spi_slave/_n0071_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o1
    SLICE_X8Y9.CE        net (fanout=2)        0.640   avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o
    SLICE_X8Y9.CLK       Tceck                 0.284   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (2.399ns logic, 1.948ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  15.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.324 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/dout_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X9Y10.D6       net (fanout=4)        1.369   avr_interface/spi_slave/ss_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X9Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X9Y13.CLK      Tceck                 0.408   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (2.445ns logic, 1.917ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  15.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.345ns (Levels of Logic = 1)
  Clock Path Skew:      -0.619ns (0.315 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X7Y9.D5        net (fanout=4)        1.308   avr_interface/spi_slave/sck_q
    SLICE_X7Y9.DMUX      Tilo                  0.337   avr_interface/spi_slave/_n0071_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o1
    SLICE_X8Y9.CE        net (fanout=2)        0.640   avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o
    SLICE_X8Y9.CLK       Tceck                 0.282   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (2.397ns logic, 1.948ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  15.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.619ns (0.315 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X7Y9.D5        net (fanout=4)        1.308   avr_interface/spi_slave/sck_q
    SLICE_X7Y9.DMUX      Tilo                  0.337   avr_interface/spi_slave/_n0071_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o1
    SLICE_X8Y9.CE        net (fanout=2)        0.640   avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o
    SLICE_X8Y9.CLK       Tceck                 0.269   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (2.384ns logic, 1.948ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  15.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 1)
  Clock Path Skew:      -0.619ns (0.315 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X7Y9.D5        net (fanout=4)        1.308   avr_interface/spi_slave/sck_q
    SLICE_X7Y9.DMUX      Tilo                  0.337   avr_interface/spi_slave/_n0071_inv
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o1
    SLICE_X8Y9.CE        net (fanout=2)        0.640   avr_interface/spi_slave/sck_old_q_sck_q_AND_512_o
    SLICE_X8Y9.CLK       Tceck                 0.266   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (2.381ns logic, 1.948ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  15.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.324 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/dout_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X9Y10.D6       net (fanout=4)        1.369   avr_interface/spi_slave/ss_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X9Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X9Y13.CLK      Tceck                 0.390   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (2.427ns logic, 1.917ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  15.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/dout_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.324 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/dout_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X9Y10.D6       net (fanout=4)        1.369   avr_interface/spi_slave/ss_q
    SLICE_X9Y10.D        Tilo                  0.259   avr_interface/spi_slave/_n0065_inv
                                                       avr_interface/spi_slave/_n0065_inv1
    SLICE_X9Y13.CE       net (fanout=2)        0.548   avr_interface/spi_slave/_n0065_inv
    SLICE_X9Y13.CLK      Tceck                 0.382   avr_interface/spi_dout[3]
                                                       avr_interface/spi_slave/dout_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (2.419ns logic, 1.917ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: txBlock/tx_q/CK0
  Location pin: OLOGIC_X2Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: miso_q/CLK0
  Logical resource: avr_interface/spi_slave/miso_q/CK0
  Location pin: OLOGIC_X3Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_0/CK
  Location pin: SLICE_X16Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_1/CK
  Location pin: SLICE_X16Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_2/CK
  Location pin: SLICE_X16Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_3/CK
  Location pin: SLICE_X16Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_4/CK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_5/CK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_6/CK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_7/CK
  Location pin: SLICE_X16Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_8/CK
  Location pin: SLICE_X16Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_9/CK
  Location pin: SLICE_X16Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_1/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/spi_slave/data_q[6]/SR
  Logical resource: avr_interface/spi_slave/data_q_1/SR
  Location pin: SLICE_X8Y9.SR
  Clock network: avr_interface/spi_slave/ss_q
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_0/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_3/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/spi_slave/data_q[6]/SR
  Logical resource: avr_interface/spi_slave/data_q_3/SR
  Location pin: SLICE_X8Y9.SR
  Clock network: avr_interface/spi_slave/ss_q
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_2/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_5/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/spi_slave/data_q[6]/SR
  Logical resource: avr_interface/spi_slave/data_q_5/SR
  Location pin: SLICE_X8Y9.SR
  Clock network: avr_interface/spi_slave/ss_q
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_4/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_7/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/spi_slave/data_q[6]/SR
  Logical resource: avr_interface/spi_slave/data_q_7/SR
  Location pin: SLICE_X8Y9.SR
  Clock network: avr_interface/spi_slave/ss_q
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_6/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_dout[7]/CLK
  Logical resource: avr_interface/spi_slave/dout_q_4/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_dout[7]/CLK
  Logical resource: avr_interface/spi_slave/dout_q_5/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.683|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 608 paths, 0 nets, and 258 connections

Design statistics:
   Minimum period:   5.683ns{1}   (Maximum frequency: 175.963MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 10 13:49:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 420 MB



