vendor_name = ModelSim
source_file = 1, D:/DATAFiles/QuartusII/YeHuo/19_ip_core_pll/sim/tb_pll.v
source_file = 1, D:/DATAFiles/QuartusII/YeHuo/19_ip_core_pll/rtl/pll.v
source_file = 1, D:/DATAFiles/QuartusII/YeHuo/19_ip_core_pll/quartus_prj/ip_core/io/pll/ip_core_pll.qip
source_file = 1, D:/DATAFiles/QuartusII/YeHuo/19_ip_core_pll/quartus_prj/ip_core/io/pll/ip_core_pll.v
source_file = 1, D:/DATAFiles/QuartusII/YeHuo/19_ip_core_pll/quartus_prj/db/ip_core_pll.cbx.xml
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/DATAFiles/QuartusII/YeHuo/19_ip_core_pll/quartus_prj/db/ip_core_pll_altpll.v
design_name = pll
instance = comp, \my_clk_0~output , my_clk_0~output, pll, 1
instance = comp, \my_clk_1~output , my_clk_1~output, pll, 1
instance = comp, \my_clk_2~output , my_clk_2~output, pll, 1
instance = comp, \my_clk_3~output , my_clk_3~output, pll, 1
instance = comp, \locked~output , locked~output, pll, 1
instance = comp, \sys_clk~input , sys_clk~input, pll, 1
instance = comp, \ip_core_pll_inst|altpll_component|auto_generated|pll1 , ip_core_pll_inst|altpll_component|auto_generated|pll1, pll, 1
instance = comp, \ip_core_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_my_clk_0 , ip_core_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_my_clk_0, pll, 1
instance = comp, \ip_core_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , ip_core_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, pll, 1
instance = comp, \ip_core_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , ip_core_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, pll, 1
instance = comp, \ip_core_pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , ip_core_pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, pll, 1
