`timescale 1ns / 1ps
module data_memory(
    input [63:0] mem_addr,
    input[63:0] write_data,
    input clk,
    input mem_write,
    input mem_read,
    output reg [63:0] read_data
);



endmodule
