`timescale 1ns / 1ps

module Circuit1(input A, input B, input C,output F);

wire W;
not #(1) g0(w1,c);
or #(2) g1(w2,a,w1);
or #(2) g2(w3,b,c);
and #(3) g3(y,w2,w3);

endmodule
