##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_IntClock
		4.2::Critical Path Report for Clock_6
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_CH_IntClock
		4.5::Critical Path Report for UART_JY_IntClock
		4.6::Critical Path Report for UART_net_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_6:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_JY_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_net_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_CH_IntClock:R)
		5.7::Critical Path Report for (ADC_IntClock:R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (ADC_IntClock:R vs. ADC_IntClock:R)
		5.9::Critical Path Report for (Clock_6:R vs. Clock_6:R)
		5.10::Critical Path Report for (UART_JY_IntClock:R vs. UART_JY_IntClock:R)
		5.11::Critical Path Report for (UART_net_IntClock:R vs. UART_net_IntClock:R)
		5.12::Critical Path Report for (UART_CH_IntClock:R vs. UART_CH_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_IntClock             | Frequency: 26.55 MHz  | Target: 1.60 MHz   | 
Clock: ADC_IntClock(routed)     | N/A                   | Target: 1.60 MHz   | 
Clock: Clock_1                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_6                  | Frequency: 41.05 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                | Frequency: 59.24 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 48.00 MHz  | 
Clock: UART_CH_IntClock         | Frequency: 48.98 MHz  | Target: 0.02 MHz   | 
Clock: UART_JY_IntClock         | Frequency: 45.49 MHz  | Target: 0.92 MHz   | 
Clock: UART_net_IntClock        | Frequency: 52.97 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_IntClock       ADC_IntClock       625000           587336      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_IntClock       CyBUS_CLK          41666.7          34287       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6            Clock_6            1e+006           975641      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          ADC_IntClock       41666.7          32739       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Clock_6            41666.7          30996       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          25884       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_CH_IntClock   41666.7          25346       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_JY_IntClock   41666.7          24803       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_net_IntClock  41666.7          24787       N/A              N/A         N/A              N/A         N/A              N/A         
UART_CH_IntClock   UART_CH_IntClock   5.20833e+007     52062916    N/A              N/A         N/A              N/A         N/A              N/A         
UART_JY_IntClock   UART_JY_IntClock   1.08333e+006     1061348     N/A              N/A         N/A              N/A         N/A              N/A         
UART_net_IntClock  UART_net_IntClock  1.08333e+006     1064455     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase           
-------------  ------------  -------------------------  
IN1(0)_PAD     22388         Clock_6:R                  
IN2(0)_PAD     23275         Clock_6:R                  
IN3(0)_PAD     24180         Clock_6:R                  
IN4(0)_PAD     24215         Clock_6:R                  
LED1(0)_PAD    24619         Clock_1(fixed-function):R  
LED2(0)_PAD    24929         Clock_1(fixed-function):R  
LED3(0)_PAD    24614         Clock_1(fixed-function):R  
LED4(0)_PAD    25110         Clock_1(fixed-function):R  
LED5(0)_PAD    27307         Clock_1(fixed-function):R  
LED6(0)_PAD    26560         Clock_1(fixed-function):R  
LED7(0)_PAD    25695         Clock_1(fixed-function):R  
LED8(0)_PAD    25065         Clock_1(fixed-function):R  
Tx_net(0)_PAD  35084         UART_net_IntClock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_IntClock
******************************************
Clock: ADC_IntClock
Frequency: 26.55 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 587336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34154
-------------------------------------   ----- 
End-of-path arrival time (ps)           34154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell85   13833  34154  587336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell85         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_6
*************************************
Clock: Clock_6
Frequency: 41.05 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20129
-------------------------------------   ----- 
End-of-path arrival time (ps)           20129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/main_1                macrocell17      5535   9035  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/q                     macrocell17      3350  12385  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2614  14999  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  20129  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  20129  975641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock            datapathcell12      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.24 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_net(0)/fb
Path End       : \UART_net:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_net:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24787p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_net_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13410
-------------------------------------   ----- 
End-of-path arrival time (ps)           13410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_net(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_net(0)/fb                                iocell1         2133   2133  24787  RISE       1
\UART_net:BUART:rx_postpoll\/main_0         macrocell7      5027   7160  24787  RISE       1
\UART_net:BUART:rx_postpoll\/q              macrocell7      3350  10510  24787  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2900  13410  24787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_CH_IntClock
**********************************************
Clock: UART_CH_IntClock
Frequency: 48.98 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CH:BUART:sRX:RxBitCounter\/clock
Path slack     : 52062916p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15057
-------------------------------------   ----- 
End-of-path arrival time (ps)           15057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q     macrocell164   1250   1250  52062916  RISE       1
\UART_CH:BUART:rx_counter_load\/main_0  macrocell27    8196   9446  52062916  RISE       1
\UART_CH:BUART:rx_counter_load\/q       macrocell27    3350  12796  52062916  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/load   count7cell     2261  15057  52062916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_JY_IntClock
**********************************************
Clock: UART_JY_IntClock
Frequency: 45.49 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_JY:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061348p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16625
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q            macrocell61   1250   1250  1061348  RISE       1
\UART_JY:BUART:rx_counter_load\/main_0  macrocell11   9726  10976  1061348  RISE       1
\UART_JY:BUART:rx_counter_load\/q       macrocell11   3350  14326  1061348  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/load   count7cell    2299  16625  1061348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_net_IntClock
***********************************************
Clock: UART_net_IntClock
Frequency: 52.97 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_0\/q
Path End       : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12689
-------------------------------------   ----- 
End-of-path arrival time (ps)           12689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_0\/q                      macrocell40     1250   1250  1064455  RISE       1
\UART_net:BUART:counter_load_not\/main_1           macrocell3      5826   7076  1064455  RISE       1
\UART_net:BUART:counter_load_not\/q                macrocell3      3350  10426  1064455  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2263  12689  1064455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25884p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   2923   6423  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   5130  11553  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  11553  25884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IntClock:R)
**************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4135/main_0
Capture Clock  : Net_4135/clock_0
Path slack     : 32739p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell143        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell143   1250   1250  32739  RISE       1
Net_4135/main_0                   macrocell142   4168   5418  32739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4135/clock_0                                           macrocell142        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_6:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECDR_B(0)/fb
Path End       : \ECDR:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \ECDR:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 30996p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_6:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECDR_B(0)/in_clock                                          iocell29            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
ECDR_B(0)/fb                             iocell29      2485   2485  30996  RISE       1
\ECDR:bQuadDec:quad_B_delayed_0\/main_0  macrocell34   4676   7161  30996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_delayed_0\/clock_0                   macrocell34         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_JY_IntClock:R)
******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY(0)/fb
Path End       : \UART_JY:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_JY:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24803p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_JY_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13394
-------------------------------------   ----- 
End-of-path arrival time (ps)           13394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_JY(0)/fb                                iocell5          1303   1303  24803  RISE       1
\UART_JY:BUART:rx_postpoll\/main_0         macrocell12      5827   7130  24803  RISE       1
\UART_JY:BUART:rx_postpoll\/q              macrocell12      3350  10480  24803  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2914  13394  24803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_net_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_net(0)/fb
Path End       : \UART_net:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_net:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24787p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_net_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13410
-------------------------------------   ----- 
End-of-path arrival time (ps)           13410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_net(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_net(0)/fb                                iocell1         2133   2133  24787  RISE       1
\UART_net:BUART:rx_postpoll\/main_0         macrocell7      5027   7160  24787  RISE       1
\UART_net:BUART:rx_postpoll\/q              macrocell7      3350  10510  24787  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2900  13410  24787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_CH_IntClock:R)
******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CH(0)/fb
Path End       : \UART_CH:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CH:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_CH_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12851
-------------------------------------   ----- 
End-of-path arrival time (ps)           12851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CH(0)/in_clock                                           iocell30            0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_CH(0)/fb                                iocell30         2141   2141  25346  RISE       1
\UART_CH:BUART:rx_postpoll\/main_1         macrocell28      5113   7254  25346  RISE       1
\UART_CH:BUART:rx_postpoll\/q              macrocell28      3350  10604  25346  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2247  12851  25346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/clock                     datapathcell15      0      0  RISE       1


5.7::Critical Path Report for (ADC_IntClock:R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4135/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4135/clock_0                                           macrocell142        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4135/q                             macrocell142   1250   1250  34287  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell143   2620   3870  34287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell143        0      0  RISE       1


5.8::Critical Path Report for (ADC_IntClock:R vs. ADC_IntClock:R)
*****************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 587336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34154
-------------------------------------   ----- 
End-of-path arrival time (ps)           34154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell85   13833  34154  587336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell85         0      0  RISE       1


5.9::Critical Path Report for (Clock_6:R vs. Clock_6:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20129
-------------------------------------   ----- 
End-of-path arrival time (ps)           20129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/main_1                macrocell17      5535   9035  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/q                     macrocell17      3350  12385  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2614  14999  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  20129  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  20129  975641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock            datapathcell12      0      0  RISE       1


5.10::Critical Path Report for (UART_JY_IntClock:R vs. UART_JY_IntClock:R)
**************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_JY:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061348p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16625
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q            macrocell61   1250   1250  1061348  RISE       1
\UART_JY:BUART:rx_counter_load\/main_0  macrocell11   9726  10976  1061348  RISE       1
\UART_JY:BUART:rx_counter_load\/q       macrocell11   3350  14326  1061348  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/load   count7cell    2299  16625  1061348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


5.11::Critical Path Report for (UART_net_IntClock:R vs. UART_net_IntClock:R)
****************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_0\/q
Path End       : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12689
-------------------------------------   ----- 
End-of-path arrival time (ps)           12689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_0\/q                      macrocell40     1250   1250  1064455  RISE       1
\UART_net:BUART:counter_load_not\/main_1           macrocell3      5826   7076  1064455  RISE       1
\UART_net:BUART:counter_load_not\/q                macrocell3      3350  10426  1064455  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2263  12689  1064455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.12::Critical Path Report for (UART_CH_IntClock:R vs. UART_CH_IntClock:R)
**************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CH:BUART:sRX:RxBitCounter\/clock
Path slack     : 52062916p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15057
-------------------------------------   ----- 
End-of-path arrival time (ps)           15057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q     macrocell164   1250   1250  52062916  RISE       1
\UART_CH:BUART:rx_counter_load\/main_0  macrocell27    8196   9446  52062916  RISE       1
\UART_CH:BUART:rx_counter_load\/q       macrocell27    3350  12796  52062916  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/load   count7cell     2261  15057  52062916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_net(0)/fb
Path End       : \UART_net:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_net:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24787p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_net_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13410
-------------------------------------   ----- 
End-of-path arrival time (ps)           13410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_net(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_net(0)/fb                                iocell1         2133   2133  24787  RISE       1
\UART_net:BUART:rx_postpoll\/main_0         macrocell7      5027   7160  24787  RISE       1
\UART_net:BUART:rx_postpoll\/q              macrocell7      3350  10510  24787  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2900  13410  24787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY(0)/fb
Path End       : \UART_JY:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_JY:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24803p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_JY_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13394
-------------------------------------   ----- 
End-of-path arrival time (ps)           13394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_JY(0)/fb                                iocell5          1303   1303  24803  RISE       1
\UART_JY:BUART:rx_postpoll\/main_0         macrocell12      5827   7130  24803  RISE       1
\UART_JY:BUART:rx_postpoll\/q              macrocell12      3350  10480  24803  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2914  13394  24803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CH(0)/fb
Path End       : \UART_CH:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CH:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_CH_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12851
-------------------------------------   ----- 
End-of-path arrival time (ps)           12851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CH(0)/in_clock                                           iocell30            0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_CH(0)/fb                                iocell30         2141   2141  25346  RISE       1
\UART_CH:BUART:rx_postpoll\/main_1         macrocell28      5113   7254  25346  RISE       1
\UART_CH:BUART:rx_postpoll\/q              macrocell28      3350  10604  25346  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2247  12851  25346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/clock                     datapathcell15      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25884p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   2923   6423  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   5130  11553  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  11553  25884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13266
-------------------------------------   ----- 
End-of-path arrival time (ps)           13266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    760    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   2740   3500  25884  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell10     3519   7019  27901  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell10     3350  10369  27901  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2897  13266  27901  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29182p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell9   2924   6424  29182  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 29184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   2923   6423  29184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:Sync:genblk1[0]:INST\/out
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 29685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  29685  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell143   7452   8472  29685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell143        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CH(0)/fb
Path End       : \UART_CH:BUART:rx_state_2\/main_8
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 30023p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_CH_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CH(0)/in_clock                                           iocell30            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_CH(0)/fb                        iocell30       2141   2141  25346  RISE       1
\UART_CH:BUART:rx_state_2\/main_8  macrocell168   5993   8134  30023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CH(0)/fb
Path End       : \UART_CH:BUART:rx_last\/main_0
Capture Clock  : \UART_CH:BUART:rx_last\/clock_0
Path slack     : 30023p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_CH_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CH(0)/in_clock                                           iocell30            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_CH(0)/fb                     iocell30       2141   2141  25346  RISE       1
\UART_CH:BUART:rx_last\/main_0  macrocell174   5993   8134  30023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_last\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_net(0)/fb
Path End       : \UART_net:BUART:rx_state_0\/main_5
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 30072p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_net_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_net(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_net(0)/fb                        iocell1       2133   2133  24787  RISE       1
\UART_net:BUART:rx_state_0\/main_5  macrocell44   5951   8084  30072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_net(0)/fb
Path End       : \UART_net:BUART:rx_status_3\/main_5
Capture Clock  : \UART_net:BUART:rx_status_3\/clock_0
Path slack     : 30072p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_net_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_net(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_net(0)/fb                         iocell1       2133   2133  24787  RISE       1
\UART_net:BUART:rx_status_3\/main_5  macrocell52   5951   8084  30072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY(0)/fb
Path End       : \UART_JY:BUART:rx_state_0\/main_5
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 30101p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_JY_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY(0)/fb                        iocell5       1303   1303  24803  RISE       1
\UART_JY:BUART:rx_state_0\/main_5  macrocell62   6752   8055  30101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY(0)/fb
Path End       : \UART_JY:BUART:rx_status_3\/main_5
Capture Clock  : \UART_JY:BUART:rx_status_3\/clock_0
Path slack     : 30101p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_JY_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY(0)/fb                         iocell5       1303   1303  24803  RISE       1
\UART_JY:BUART:rx_status_3\/main_5  macrocell70   6752   8055  30101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_net(0)/fb
Path End       : \UART_net:BUART:rx_state_2\/main_5
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 30201p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_net_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_net(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_net(0)/fb                        iocell1       2133   2133  24787  RISE       1
\UART_net:BUART:rx_state_2\/main_5  macrocell47   5823   7956  30201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CH(0)/fb
Path End       : \UART_CH:BUART:rx_state_0\/main_9
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 30878p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_CH_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CH(0)/in_clock                                           iocell30            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_CH(0)/fb                        iocell30       2141   2141  25346  RISE       1
\UART_CH:BUART:rx_state_0\/main_9  macrocell165   5137   7278  30878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CH(0)/fb
Path End       : \UART_CH:BUART:rx_status_3\/main_6
Capture Clock  : \UART_CH:BUART:rx_status_3\/clock_0
Path slack     : 30878p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_CH_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CH(0)/in_clock                                           iocell30            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_CH(0)/fb                         iocell30       2141   2141  25346  RISE       1
\UART_CH:BUART:rx_status_3\/main_6  macrocell173   5137   7278  30878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_status_3\/clock_0                        macrocell173        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CH(0)/fb
Path End       : \UART_CH:BUART:pollcount_1\/main_3
Capture Clock  : \UART_CH:BUART:pollcount_1\/clock_0
Path slack     : 30903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_CH_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CH(0)/in_clock                                           iocell30            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_CH(0)/fb                         iocell30       2141   2141  25346  RISE       1
\UART_CH:BUART:pollcount_1\/main_3  macrocell171   5113   7254  30903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_1\/clock_0                        macrocell171        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CH(0)/fb
Path End       : \UART_CH:BUART:pollcount_0\/main_2
Capture Clock  : \UART_CH:BUART:pollcount_0\/clock_0
Path slack     : 30903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_CH_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CH(0)/in_clock                                           iocell30            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_CH(0)/fb                         iocell30       2141   2141  25346  RISE       1
\UART_CH:BUART:pollcount_0\/main_2  macrocell172   5113   7254  30903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_0\/clock_0                        macrocell172        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECDR_B(0)/fb
Path End       : \ECDR:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \ECDR:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 30996p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_6:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECDR_B(0)/in_clock                                          iocell29            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
ECDR_B(0)/fb                             iocell29      2485   2485  30996  RISE       1
\ECDR:bQuadDec:quad_B_delayed_0\/main_0  macrocell34   4676   7161  30996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_delayed_0\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_net(0)/fb
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 30997p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_net_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_net(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_net(0)/fb     iocell1       2133   2133  24787  RISE       1
MODIN3_1/main_2  macrocell50   5027   7160  30997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_net(0)/fb
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 30997p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_net_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_net(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_net(0)/fb     iocell1       2133   2133  24787  RISE       1
MODIN3_0/main_2  macrocell51   5027   7160  30997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_net(0)/fb
Path End       : \UART_net:BUART:rx_last\/main_0
Capture Clock  : \UART_net:BUART:rx_last\/clock_0
Path slack     : 30997p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_net_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_net(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_net(0)/fb                     iocell1       2133   2133  24787  RISE       1
\UART_net:BUART:rx_last\/main_0  macrocell53   5027   7160  30997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_last\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 31027p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_JY_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_JY(0)/fb      iocell5       1303   1303  24803  RISE       1
MODIN9_1/main_2  macrocell68   5827   7130  31027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 31027p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_JY_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_JY(0)/fb      iocell5       1303   1303  24803  RISE       1
MODIN9_0/main_2  macrocell69   5827   7130  31027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_591/main_1
Capture Clock  : Net_591/clock_0
Path slack     : 31138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7019
-------------------------------------   ---- 
End-of-path arrival time (ps)           7019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    760    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    760  25884  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   2740   3500  25884  RISE       1
Net_591/main_1                              macrocell60     3519   7019  31138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_591/clock_0                                             macrocell60         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECDR_A(0)/fb
Path End       : \ECDR:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \ECDR:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 31279p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_6:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECDR_A(0)/in_clock                                          iocell28            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
ECDR_A(0)/fb                             iocell28      2183   2183  31279  RISE       1
\ECDR:bQuadDec:quad_A_delayed_0\/main_0  macrocell31   4695   6878  31279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_delayed_0\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY(0)/fb
Path End       : \UART_JY:BUART:rx_state_2\/main_5
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 31777p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_JY_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY(0)/fb                        iocell5       1303   1303  24803  RISE       1
\UART_JY:BUART:rx_state_2\/main_5  macrocell65   5076   6379  31777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY(0)/fb
Path End       : \UART_JY:BUART:rx_last\/main_0
Capture Clock  : \UART_JY:BUART:rx_last\/clock_0
Path slack     : 31777p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_JY_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY(0)/fb                     iocell5       1303   1303  24803  RISE       1
\UART_JY:BUART:rx_last\/main_0  macrocell71   5076   6379  31777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_last\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  28487  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell9   2613   3823  31784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3820
-------------------------------------   ---- 
End-of-path arrival time (ps)           3820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  28487  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell8   2610   3820  31787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4135/main_0
Capture Clock  : Net_4135/clock_0
Path slack     : 32739p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell143        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell143   1250   1250  32739  RISE       1
Net_4135/main_0                   macrocell142   4168   5418  32739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4135/clock_0                                           macrocell142        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 32739p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell143        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell143   1250   1250  32739  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell144   4168   5418  32739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell144        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell143        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell143   1250   1250  33291  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell143   3616   4866  33291  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell143        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_591/main_0
Capture Clock  : Net_591/clock_0
Path slack     : 33471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  28487  RISE       1
Net_591/main_0                                         macrocell60    3476   4686  33471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_591/clock_0                                             macrocell60         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4135/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4135/clock_0                                           macrocell142        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4135/q                             macrocell142   1250   1250  34287  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell143   2620   3870  34287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell143        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 587336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34154
-------------------------------------   ----- 
End-of-path arrival time (ps)           34154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell85   13833  34154  587336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 587336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34154
-------------------------------------   ----- 
End-of-path arrival time (ps)           34154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell91   13833  34154  587336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 587336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34154
-------------------------------------   ----- 
End-of-path arrival time (ps)           34154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell106  13833  34154  587336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 587336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34154
-------------------------------------   ----- 
End-of-path arrival time (ps)           34154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell135  13833  34154  587336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 587402p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34088
-------------------------------------   ----- 
End-of-path arrival time (ps)           34088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell110  13766  34088  587402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 587402p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34088
-------------------------------------   ----- 
End-of-path arrival time (ps)           34088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell117  13766  34088  587402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 587402p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34088
-------------------------------------   ----- 
End-of-path arrival time (ps)           34088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell129  13766  34088  587402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 587402p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34088
-------------------------------------   ----- 
End-of-path arrival time (ps)           34088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell131  13766  34088  587402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 587910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33580
-------------------------------------   ----- 
End-of-path arrival time (ps)           33580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell84   13258  33580  587910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 587910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33580
-------------------------------------   ----- 
End-of-path arrival time (ps)           33580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell87   13258  33580  587910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 587910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33580
-------------------------------------   ----- 
End-of-path arrival time (ps)           33580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell111  13258  33580  587910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 587910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33580
-------------------------------------   ----- 
End-of-path arrival time (ps)           33580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell126  13258  33580  587910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 589254p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32236
-------------------------------------   ----- 
End-of-path arrival time (ps)           32236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell93   11914  32236  589254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 589254p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32236
-------------------------------------   ----- 
End-of-path arrival time (ps)           32236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell113  11914  32236  589254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 589254p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32236
-------------------------------------   ----- 
End-of-path arrival time (ps)           32236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell116  11914  32236  589254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 589254p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32236
-------------------------------------   ----- 
End-of-path arrival time (ps)           32236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell130  11914  32236  589254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 589752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31738
-------------------------------------   ----- 
End-of-path arrival time (ps)           31738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell82   11416  31738  589752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 589752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31738
-------------------------------------   ----- 
End-of-path arrival time (ps)           31738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell102  11416  31738  589752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 589752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31738
-------------------------------------   ----- 
End-of-path arrival time (ps)           31738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell114  11416  31738  589752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 589752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31738
-------------------------------------   ----- 
End-of-path arrival time (ps)           31738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell118  11416  31738  589752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 589779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31711
-------------------------------------   ----- 
End-of-path arrival time (ps)           31711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell89   11389  31711  589779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 589779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31711
-------------------------------------   ----- 
End-of-path arrival time (ps)           31711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell122  11389  31711  589779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 589779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31711
-------------------------------------   ----- 
End-of-path arrival time (ps)           31711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell136  11389  31711  589779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 589779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31711
-------------------------------------   ----- 
End-of-path arrival time (ps)           31711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell140  11389  31711  589779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell140        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 591082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30408
-------------------------------------   ----- 
End-of-path arrival time (ps)           30408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell103  10086  30408  591082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 591082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30408
-------------------------------------   ----- 
End-of-path arrival time (ps)           30408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell121  10086  30408  591082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 591508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29982
-------------------------------------   ----- 
End-of-path arrival time (ps)           29982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell112   9660  29982  591508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 591508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29982
-------------------------------------   ----- 
End-of-path arrival time (ps)           29982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell124   9660  29982  591508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 591508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29982
-------------------------------------   ----- 
End-of-path arrival time (ps)           29982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell127   9660  29982  591508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 591508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29982
-------------------------------------   ----- 
End-of-path arrival time (ps)           29982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell134   9660  29982  591508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 591510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29980
-------------------------------------   ----- 
End-of-path arrival time (ps)           29980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell99    9658  29980  591510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 591510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29980
-------------------------------------   ----- 
End-of-path arrival time (ps)           29980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell123   9658  29980  591510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 591510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29980
-------------------------------------   ----- 
End-of-path arrival time (ps)           29980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell128   9658  29980  591510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 591510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29980
-------------------------------------   ----- 
End-of-path arrival time (ps)           29980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell139   9658  29980  591510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 591997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29493
-------------------------------------   ----- 
End-of-path arrival time (ps)           29493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell80    9171  29493  591997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 591997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29493
-------------------------------------   ----- 
End-of-path arrival time (ps)           29493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell94    9171  29493  591997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 591997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29493
-------------------------------------   ----- 
End-of-path arrival time (ps)           29493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell109   9171  29493  591997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 591997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29493
-------------------------------------   ----- 
End-of-path arrival time (ps)           29493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell133   9171  29493  591997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 592535p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28955
-------------------------------------   ----- 
End-of-path arrival time (ps)           28955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell95    8633  28955  592535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 592535p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28955
-------------------------------------   ----- 
End-of-path arrival time (ps)           28955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell97    8633  28955  592535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 592535p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28955
-------------------------------------   ----- 
End-of-path arrival time (ps)           28955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell108   8633  28955  592535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 592535p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28955
-------------------------------------   ----- 
End-of-path arrival time (ps)           28955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell120   8633  28955  592535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 594301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27189
-------------------------------------   ----- 
End-of-path arrival time (ps)           27189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell79    6867  27189  594301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 594301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27189
-------------------------------------   ----- 
End-of-path arrival time (ps)           27189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell81    6867  27189  594301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 594301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27189
-------------------------------------   ----- 
End-of-path arrival time (ps)           27189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell88    6867  27189  594301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 594301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27189
-------------------------------------   ----- 
End-of-path arrival time (ps)           27189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell98    6867  27189  594301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 595836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25654
-------------------------------------   ----- 
End-of-path arrival time (ps)           25654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell104   5332  25654  595836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 595836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25654
-------------------------------------   ----- 
End-of-path arrival time (ps)           25654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell105   5332  25654  595836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 595836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25654
-------------------------------------   ----- 
End-of-path arrival time (ps)           25654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell119   5332  25654  595836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 595892p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25598
-------------------------------------   ----- 
End-of-path arrival time (ps)           25598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell100   5276  25598  595892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 595892p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25598
-------------------------------------   ----- 
End-of-path arrival time (ps)           25598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell125   5276  25598  595892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 595892p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25598
-------------------------------------   ----- 
End-of-path arrival time (ps)           25598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell132   5276  25598  595892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 595892p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25598
-------------------------------------   ----- 
End-of-path arrival time (ps)           25598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell141   5276  25598  595892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell141        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 597479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24011
-------------------------------------   ----- 
End-of-path arrival time (ps)           24011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell78    3689  24011  597479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 597479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24011
-------------------------------------   ----- 
End-of-path arrival time (ps)           24011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell83    3689  24011  597479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 597479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24011
-------------------------------------   ----- 
End-of-path arrival time (ps)           24011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell90    3689  24011  597479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 597479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24011
-------------------------------------   ----- 
End-of-path arrival time (ps)           24011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell107   3689  24011  597479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 598368p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23122
-------------------------------------   ----- 
End-of-path arrival time (ps)           23122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell92    2800  23122  598368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 598368p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23122
-------------------------------------   ----- 
End-of-path arrival time (ps)           23122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell101   2800  23122  598368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 598368p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23122
-------------------------------------   ----- 
End-of-path arrival time (ps)           23122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell137   2800  23122  598368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 598381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23109
-------------------------------------   ----- 
End-of-path arrival time (ps)           23109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell86    2787  23109  598381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 598381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23109
-------------------------------------   ----- 
End-of-path arrival time (ps)           23109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell96    2787  23109  598381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 598381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23109
-------------------------------------   ----- 
End-of-path arrival time (ps)           23109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell115   2787  23109  598381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 598381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23109
-------------------------------------   ----- 
End-of-path arrival time (ps)           23109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell150   9453  10703  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell150   3350  14053  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell15    2919  16972  587336  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell15    3350  20322  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell138   2787  23109  598381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 605911p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15579
-------------------------------------   ----- 
End-of-path arrival time (ps)           15579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell110  14329  15579  605911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 605911p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15579
-------------------------------------   ----- 
End-of-path arrival time (ps)           15579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell117  14329  15579  605911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605911p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15579
-------------------------------------   ----- 
End-of-path arrival time (ps)           15579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell129  14329  15579  605911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 605911p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15579
-------------------------------------   ----- 
End-of-path arrival time (ps)           15579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell131  14329  15579  605911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 606039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15451
-------------------------------------   ----- 
End-of-path arrival time (ps)           15451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell93  14201  15451  606039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15451
-------------------------------------   ----- 
End-of-path arrival time (ps)           15451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell113  14201  15451  606039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15451
-------------------------------------   ----- 
End-of-path arrival time (ps)           15451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell116  14201  15451  606039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15451
-------------------------------------   ----- 
End-of-path arrival time (ps)           15451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell130  14201  15451  606039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14924
-------------------------------------   ----- 
End-of-path arrival time (ps)           14924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell89  13674  14924  606566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14924
-------------------------------------   ----- 
End-of-path arrival time (ps)           14924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell122  13674  14924  606566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14924
-------------------------------------   ----- 
End-of-path arrival time (ps)           14924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell136  13674  14924  606566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14924
-------------------------------------   ----- 
End-of-path arrival time (ps)           14924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell140  13674  14924  606566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell140        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606827p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14663
-------------------------------------   ----- 
End-of-path arrival time (ps)           14663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell84  13413  14663  606827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606827p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14663
-------------------------------------   ----- 
End-of-path arrival time (ps)           14663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell87  13413  14663  606827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606827p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14663
-------------------------------------   ----- 
End-of-path arrival time (ps)           14663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell111  13413  14663  606827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606827p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14663
-------------------------------------   ----- 
End-of-path arrival time (ps)           14663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell126  13413  14663  606827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606846p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14644
-------------------------------------   ----- 
End-of-path arrival time (ps)           14644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell78  13394  14644  606846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606846p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14644
-------------------------------------   ----- 
End-of-path arrival time (ps)           14644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell83  13394  14644  606846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606846p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14644
-------------------------------------   ----- 
End-of-path arrival time (ps)           14644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell90  13394  14644  606846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606846p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14644
-------------------------------------   ----- 
End-of-path arrival time (ps)           14644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell107  13394  14644  606846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell85  12845  14095  607395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell91  12845  14095  607395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell106  12845  14095  607395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell135  12845  14095  607395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell110  12720  13970  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell117  12720  13970  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell129  12720  13970  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell131  12720  13970  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell82  12630  13880  607610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell102  12630  13880  607610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell114  12630  13880  607610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell118  12630  13880  607610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607741p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13749
-------------------------------------   ----- 
End-of-path arrival time (ps)           13749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell86  12499  13749  607741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607741p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13749
-------------------------------------   ----- 
End-of-path arrival time (ps)           13749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell96  12499  13749  607741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607741p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13749
-------------------------------------   ----- 
End-of-path arrival time (ps)           13749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell115  12499  13749  607741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607741p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13749
-------------------------------------   ----- 
End-of-path arrival time (ps)           13749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell138  12499  13749  607741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608295p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell92  11945  13195  608295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608295p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell101  11945  13195  608295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608295p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell137  11945  13195  608295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell112  11912  13162  608328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell124  11912  13162  608328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell127  11912  13162  608328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell134  11912  13162  608328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608329p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13161
-------------------------------------   ----- 
End-of-path arrival time (ps)           13161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell99  11911  13161  608329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608329p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13161
-------------------------------------   ----- 
End-of-path arrival time (ps)           13161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell123  11911  13161  608329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608329p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13161
-------------------------------------   ----- 
End-of-path arrival time (ps)           13161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell128  11911  13161  608329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608329p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13161
-------------------------------------   ----- 
End-of-path arrival time (ps)           13161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell139  11911  13161  608329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell84  11805  13055  608435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell87  11805  13055  608435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell111  11805  13055  608435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell126  11805  13055  608435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 608452p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13038
-------------------------------------   ----- 
End-of-path arrival time (ps)           13038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell85  11788  13038  608452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608452p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13038
-------------------------------------   ----- 
End-of-path arrival time (ps)           13038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell91  11788  13038  608452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608452p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13038
-------------------------------------   ----- 
End-of-path arrival time (ps)           13038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell106  11788  13038  608452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608452p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13038
-------------------------------------   ----- 
End-of-path arrival time (ps)           13038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell135  11788  13038  608452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608475p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13015
-------------------------------------   ----- 
End-of-path arrival time (ps)           13015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell103  11765  13015  608475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608475p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13015
-------------------------------------   ----- 
End-of-path arrival time (ps)           13015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell121  11765  13015  608475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608710p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12780
-------------------------------------   ----- 
End-of-path arrival time (ps)           12780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell92  11530  12780  608710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608710p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12780
-------------------------------------   ----- 
End-of-path arrival time (ps)           12780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell101  11530  12780  608710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608710p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12780
-------------------------------------   ----- 
End-of-path arrival time (ps)           12780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell137  11530  12780  608710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12715
-------------------------------------   ----- 
End-of-path arrival time (ps)           12715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell78  11465  12715  608775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12715
-------------------------------------   ----- 
End-of-path arrival time (ps)           12715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell83  11465  12715  608775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12715
-------------------------------------   ----- 
End-of-path arrival time (ps)           12715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell90  11465  12715  608775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12715
-------------------------------------   ----- 
End-of-path arrival time (ps)           12715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell107  11465  12715  608775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12463
-------------------------------------   ----- 
End-of-path arrival time (ps)           12463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell95  11213  12463  609027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12463
-------------------------------------   ----- 
End-of-path arrival time (ps)           12463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell97  11213  12463  609027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12463
-------------------------------------   ----- 
End-of-path arrival time (ps)           12463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell108  11213  12463  609027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12463
-------------------------------------   ----- 
End-of-path arrival time (ps)           12463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell120  11213  12463  609027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12451
-------------------------------------   ----- 
End-of-path arrival time (ps)           12451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell80  11201  12451  609039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12451
-------------------------------------   ----- 
End-of-path arrival time (ps)           12451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell94  11201  12451  609039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12451
-------------------------------------   ----- 
End-of-path arrival time (ps)           12451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell109  11201  12451  609039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12451
-------------------------------------   ----- 
End-of-path arrival time (ps)           12451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell133  11201  12451  609039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12397
-------------------------------------   ----- 
End-of-path arrival time (ps)           12397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell93  11147  12397  609093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12397
-------------------------------------   ----- 
End-of-path arrival time (ps)           12397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell113  11147  12397  609093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12397
-------------------------------------   ----- 
End-of-path arrival time (ps)           12397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell116  11147  12397  609093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12397
-------------------------------------   ----- 
End-of-path arrival time (ps)           12397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell130  11147  12397  609093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609101p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell89  11139  12389  609101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609101p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell122  11139  12389  609101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609101p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell136  11139  12389  609101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609101p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell140  11139  12389  609101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell140        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609195p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12295
-------------------------------------   ----- 
End-of-path arrival time (ps)           12295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell82  11045  12295  609195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609195p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12295
-------------------------------------   ----- 
End-of-path arrival time (ps)           12295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell102  11045  12295  609195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609195p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12295
-------------------------------------   ----- 
End-of-path arrival time (ps)           12295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell114  11045  12295  609195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609195p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12295
-------------------------------------   ----- 
End-of-path arrival time (ps)           12295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell118  11045  12295  609195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12223
-------------------------------------   ----- 
End-of-path arrival time (ps)           12223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell86  10973  12223  609267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12223
-------------------------------------   ----- 
End-of-path arrival time (ps)           12223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell96  10973  12223  609267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12223
-------------------------------------   ----- 
End-of-path arrival time (ps)           12223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell115  10973  12223  609267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12223
-------------------------------------   ----- 
End-of-path arrival time (ps)           12223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell138  10973  12223  609267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609288p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12202
-------------------------------------   ----- 
End-of-path arrival time (ps)           12202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell93  10952  12202  609288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609288p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12202
-------------------------------------   ----- 
End-of-path arrival time (ps)           12202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell113  10952  12202  609288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609288p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12202
-------------------------------------   ----- 
End-of-path arrival time (ps)           12202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell116  10952  12202  609288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609288p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12202
-------------------------------------   ----- 
End-of-path arrival time (ps)           12202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell130  10952  12202  609288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell89  10941  12191  609299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell122  10941  12191  609299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell136  10941  12191  609299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell140  10941  12191  609299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell140        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609515p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11975
-------------------------------------   ----- 
End-of-path arrival time (ps)           11975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell82  10725  11975  609515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609515p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11975
-------------------------------------   ----- 
End-of-path arrival time (ps)           11975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell102  10725  11975  609515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609515p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11975
-------------------------------------   ----- 
End-of-path arrival time (ps)           11975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell114  10725  11975  609515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609515p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11975
-------------------------------------   ----- 
End-of-path arrival time (ps)           11975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell118  10725  11975  609515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609833p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11657
-------------------------------------   ----- 
End-of-path arrival time (ps)           11657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell80  10407  11657  609833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609833p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11657
-------------------------------------   ----- 
End-of-path arrival time (ps)           11657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell94  10407  11657  609833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609833p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11657
-------------------------------------   ----- 
End-of-path arrival time (ps)           11657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell109  10407  11657  609833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609833p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11657
-------------------------------------   ----- 
End-of-path arrival time (ps)           11657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell133  10407  11657  609833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11601
-------------------------------------   ----- 
End-of-path arrival time (ps)           11601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell85  10351  11601  609889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11601
-------------------------------------   ----- 
End-of-path arrival time (ps)           11601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell91  10351  11601  609889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11601
-------------------------------------   ----- 
End-of-path arrival time (ps)           11601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell106  10351  11601  609889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11601
-------------------------------------   ----- 
End-of-path arrival time (ps)           11601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell135  10351  11601  609889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609925p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell93  10315  11565  609925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609925p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell113  10315  11565  609925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609925p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell116  10315  11565  609925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609925p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell130  10315  11565  609925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609936p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell89  10304  11554  609936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609936p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell122  10304  11554  609936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609936p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell136  10304  11554  609936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609936p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell140  10304  11554  609936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell140        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609946p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11544
-------------------------------------   ----- 
End-of-path arrival time (ps)           11544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell110  10294  11544  609946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609946p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11544
-------------------------------------   ----- 
End-of-path arrival time (ps)           11544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell117  10294  11544  609946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609946p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11544
-------------------------------------   ----- 
End-of-path arrival time (ps)           11544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell129  10294  11544  609946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609946p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11544
-------------------------------------   ----- 
End-of-path arrival time (ps)           11544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell131  10294  11544  609946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11498
-------------------------------------   ----- 
End-of-path arrival time (ps)           11498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell110  10248  11498  609992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11498
-------------------------------------   ----- 
End-of-path arrival time (ps)           11498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell117  10248  11498  609992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11498
-------------------------------------   ----- 
End-of-path arrival time (ps)           11498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell129  10248  11498  609992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11498
-------------------------------------   ----- 
End-of-path arrival time (ps)           11498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell131  10248  11498  609992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610017p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11473
-------------------------------------   ----- 
End-of-path arrival time (ps)           11473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell103  10223  11473  610017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610017p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11473
-------------------------------------   ----- 
End-of-path arrival time (ps)           11473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell121  10223  11473  610017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell99  10222  11472  610018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell123  10222  11472  610018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell128  10222  11472  610018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell139  10222  11472  610018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11450
-------------------------------------   ----- 
End-of-path arrival time (ps)           11450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell95  10200  11450  610040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11450
-------------------------------------   ----- 
End-of-path arrival time (ps)           11450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell97  10200  11450  610040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11450
-------------------------------------   ----- 
End-of-path arrival time (ps)           11450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell108  10200  11450  610040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11450
-------------------------------------   ----- 
End-of-path arrival time (ps)           11450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell120  10200  11450  610040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11444
-------------------------------------   ----- 
End-of-path arrival time (ps)           11444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell80  10194  11444  610046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11444
-------------------------------------   ----- 
End-of-path arrival time (ps)           11444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell94  10194  11444  610046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11444
-------------------------------------   ----- 
End-of-path arrival time (ps)           11444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell109  10194  11444  610046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11444
-------------------------------------   ----- 
End-of-path arrival time (ps)           11444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell133  10194  11444  610046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell112  10173  11423  610067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell124  10173  11423  610067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell127  10173  11423  610067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell134  10173  11423  610067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610091p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell79  10149  11399  610091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610091p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell81  10149  11399  610091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610091p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell88  10149  11399  610091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610091p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell98  10149  11399  610091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell112   9917  11167  610323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell124   9917  11167  610323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell127   9917  11167  610323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell134   9917  11167  610323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610342p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11148
-------------------------------------   ----- 
End-of-path arrival time (ps)           11148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell103   9898  11148  610342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610342p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11148
-------------------------------------   ----- 
End-of-path arrival time (ps)           11148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell121   9898  11148  610342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell95   9877  11127  610363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell97   9877  11127  610363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell108   9877  11127  610363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell120   9877  11127  610363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610430p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11060
-------------------------------------   ----- 
End-of-path arrival time (ps)           11060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell99   9810  11060  610430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610430p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11060
-------------------------------------   ----- 
End-of-path arrival time (ps)           11060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell123   9810  11060  610430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610430p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11060
-------------------------------------   ----- 
End-of-path arrival time (ps)           11060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell128   9810  11060  610430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610430p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11060
-------------------------------------   ----- 
End-of-path arrival time (ps)           11060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell139   9810  11060  610430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11035
-------------------------------------   ----- 
End-of-path arrival time (ps)           11035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell84   9785  11035  610455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11035
-------------------------------------   ----- 
End-of-path arrival time (ps)           11035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell87   9785  11035  610455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11035
-------------------------------------   ----- 
End-of-path arrival time (ps)           11035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell111   9785  11035  610455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610455p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11035
-------------------------------------   ----- 
End-of-path arrival time (ps)           11035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell126   9785  11035  610455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610707p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell104   9533  10783  610707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610707p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell105   9533  10783  610707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610707p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell119   9533  10783  610707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610790p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10700
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell100   9450  10700  610790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610790p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10700
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell125   9450  10700  610790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610790p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10700
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell132   9450  10700  610790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610790p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10700
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell141   9450  10700  610790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell141        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell79   9432  10682  610808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell81   9432  10682  610808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell88   9432  10682  610808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell98   9432  10682  610808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610906p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell84   9334  10584  610906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610906p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell87   9334  10584  610906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610906p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell111   9334  10584  610906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610906p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell126   9334  10584  610906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell85   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell91   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell106   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell135   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610954p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -4060
------------------------------------------------------   ------ 
End-of-path required time (ps)                           620940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell4        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell4   1210   1210  610954  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell16    2540   3750  610954  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/q           macrocell16    3350   7100  610954  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2886   9986  610954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell78   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell83   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell90   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell107   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610985p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10505
-------------------------------------   ----- 
End-of-path arrival time (ps)           10505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell103   9255  10505  610985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610985p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10505
-------------------------------------   ----- 
End-of-path arrival time (ps)           10505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell121   9255  10505  610985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell112   9248  10498  610992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell124   9248  10498  610992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell127   9248  10498  610992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell134   9248  10498  610992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610999p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell99   9241  10491  610999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610999p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell123   9241  10491  610999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610999p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell128   9241  10491  610999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610999p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell139   9241  10491  610999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10450
-------------------------------------   ----- 
End-of-path arrival time (ps)           10450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell104   9200  10450  611040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10450
-------------------------------------   ----- 
End-of-path arrival time (ps)           10450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell105   9200  10450  611040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10450
-------------------------------------   ----- 
End-of-path arrival time (ps)           10450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell119   9200  10450  611040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611051p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell100   9189  10439  611051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611051p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell125   9189  10439  611051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611051p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell132   9189  10439  611051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611051p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell141   9189  10439  611051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell141        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell104   9145  10395  611095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell105   9145  10395  611095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell119   9145  10395  611095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell100   9043  10293  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell125   9043  10293  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell132   9043  10293  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell141   9043  10293  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell141        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9874
-------------------------------------   ---- 
End-of-path arrival time (ps)           9874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell85   8624   9874  611616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9874
-------------------------------------   ---- 
End-of-path arrival time (ps)           9874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell91   8624   9874  611616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9874
-------------------------------------   ---- 
End-of-path arrival time (ps)           9874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell106   8624   9874  611616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9874
-------------------------------------   ---- 
End-of-path arrival time (ps)           9874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell135   8624   9874  611616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell84   8616   9866  611624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell87   8616   9866  611624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell111   8616   9866  611624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell126   8616   9866  611624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell95   8558   9808  611682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell97   8558   9808  611682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell108   8558   9808  611682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell120   8558   9808  611682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell80   8547   9797  611693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell94   8547   9797  611693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell109   8547   9797  611693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell133   8547   9797  611693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell86   8377   9627  611863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell96   8377   9627  611863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell115   8377   9627  611863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell138   8377   9627  611863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell110   8109   9359  612131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell117   8109   9359  612131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell129   8109   9359  612131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell131   8109   9359  612131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell79   8089   9339  612151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell81   8089   9339  612151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell88   8089   9339  612151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell98   8089   9339  612151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612259p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell82   7981   9231  612259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612259p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell102   7981   9231  612259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612259p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell114   7981   9231  612259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612259p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell118   7981   9231  612259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 612335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  592897  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell74   7215   9155  612335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell82   7849   9099  612391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell102   7849   9099  612391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell114   7849   9099  612391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell118   7849   9099  612391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 612682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10218
-------------------------------------   ----- 
End-of-path arrival time (ps)           10218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell4   1210   1210  612682  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    9008  10218  612682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8744
-------------------------------------   ---- 
End-of-path arrival time (ps)           8744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell79   7494   8744  612746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8744
-------------------------------------   ---- 
End-of-path arrival time (ps)           8744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell81   7494   8744  612746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8744
-------------------------------------   ---- 
End-of-path arrival time (ps)           8744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell88   7494   8744  612746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8744
-------------------------------------   ---- 
End-of-path arrival time (ps)           8744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell98   7494   8744  612746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612758p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell100   7482   8732  612758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612758p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell125   7482   8732  612758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612758p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell132   7482   8732  612758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612758p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell141   7482   8732  612758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell141        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell95   7461   8711  612779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell97   7461   8711  612779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell108   7461   8711  612779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell120   7461   8711  612779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612790p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell80   7450   8700  612790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612790p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell94   7450   8700  612790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612790p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell109   7450   8700  612790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612790p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell133   7450   8700  612790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 612973p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  592278  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell77   6577   8517  612973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 612986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  592812  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell75   6564   8504  612986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell93   7192   8442  613048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell113   7192   8442  613048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell116   7192   8442  613048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell130   7192   8442  613048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell84   7192   8442  613048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell87   7192   8442  613048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell111   7192   8442  613048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613048p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell126   7192   8442  613048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8423
-------------------------------------   ---- 
End-of-path arrival time (ps)           8423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell85   7173   8423  613067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8423
-------------------------------------   ---- 
End-of-path arrival time (ps)           8423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell91   7173   8423  613067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8423
-------------------------------------   ---- 
End-of-path arrival time (ps)           8423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell106   7173   8423  613067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8423
-------------------------------------   ---- 
End-of-path arrival time (ps)           8423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell135   7173   8423  613067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613139p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell110   7101   8351  613139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613139p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell117   7101   8351  613139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613139p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell129   7101   8351  613139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613139p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell131   7101   8351  613139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8339
-------------------------------------   ---- 
End-of-path arrival time (ps)           8339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell82   7089   8339  613151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8339
-------------------------------------   ---- 
End-of-path arrival time (ps)           8339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell102   7089   8339  613151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8339
-------------------------------------   ---- 
End-of-path arrival time (ps)           8339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell114   7089   8339  613151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8339
-------------------------------------   ---- 
End-of-path arrival time (ps)           8339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell118   7089   8339  613151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4135/clk_en
Capture Clock  : Net_4135/clock_0
Path slack     : 613606p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9294
-------------------------------------   ---- 
End-of-path arrival time (ps)           9294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell4   1210   1210  612682  RISE       1
Net_4135/clk_en                   macrocell142   8084   9294  613606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4135/clock_0                                           macrocell142        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 613606p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9294
-------------------------------------   ---- 
End-of-path arrival time (ps)           9294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell4   1210   1210  612682  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell144   8084   9294  613606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell144        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613854p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell79   6386   7636  613854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613854p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell81   6386   7636  613854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613854p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell88   6386   7636  613854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613854p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell98   6386   7636  613854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell104   6376   7626  613864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell105   6376   7626  613864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell119   6376   7626  613864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7577
-------------------------------------   ---- 
End-of-path arrival time (ps)           7577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell100   6327   7577  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7577
-------------------------------------   ---- 
End-of-path arrival time (ps)           7577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell125   6327   7577  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7577
-------------------------------------   ---- 
End-of-path arrival time (ps)           7577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell132   6327   7577  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7577
-------------------------------------   ---- 
End-of-path arrival time (ps)           7577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell141   6327   7577  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell141        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell103   6309   7559  613931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell121   6309   7559  613931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613977p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7513
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell104   6263   7513  613977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613977p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7513
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell105   6263   7513  613977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613977p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7513
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell119   6263   7513  613977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614108p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell78   6132   7382  614108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614108p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell83   6132   7382  614108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614108p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell90   6132   7382  614108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614108p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell107   6132   7382  614108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell89   5798   7048  614442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell122   5798   7048  614442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell136   5798   7048  614442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell140   5798   7048  614442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell140        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6876
-------------------------------------   ---- 
End-of-path arrival time (ps)           6876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell93   5626   6876  614614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6876
-------------------------------------   ---- 
End-of-path arrival time (ps)           6876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell113   5626   6876  614614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6876
-------------------------------------   ---- 
End-of-path arrival time (ps)           6876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell116   5626   6876  614614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6876
-------------------------------------   ---- 
End-of-path arrival time (ps)           6876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell130   5626   6876  614614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614626p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell89   5614   6864  614626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614626p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell122   5614   6864  614626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614626p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell136   5614   6864  614626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614626p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell140   5614   6864  614626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell140        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614676p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell80   5564   6814  614676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614676p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell94   5564   6814  614676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614676p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell109   5564   6814  614676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614676p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell133   5564   6814  614676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 614678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  593776  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell73   4872   6812  614678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 614855p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  593789  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell76   4695   6635  614855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell86   5203   6453  615037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell96   5203   6453  615037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell115   5203   6453  615037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell138   5203   6453  615037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615050p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell92   5190   6440  615050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615050p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell101   5190   6440  615050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615050p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell137   5190   6440  615050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell92   5153   6403  615087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell101   5153   6403  615087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell137   5153   6403  615087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615115p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -5360
------------------------------------------------------   ------ 
End-of-path required time (ps)                           619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell4        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell4   1210   1210  610954  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3315   4525  615115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell86   5107   6357  615133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell96   5107   6357  615133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell115   5107   6357  615133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell138   5107   6357  615133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615209p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell95   5031   6281  615209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615209p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell97   5031   6281  615209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615209p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell108   5031   6281  615209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615209p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell120   5031   6281  615209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615355p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell112   4885   6135  615355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615355p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell124   4885   6135  615355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615355p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell127   4885   6135  615355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615355p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell134   4885   6135  615355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615640p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell112   4600   5850  615640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615640p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell124   4600   5850  615640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615640p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell127   4600   5850  615640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615640p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell134   4600   5850  615640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615675p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell103   4565   5815  615675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615675p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell121   4565   5815  615675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616008p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell4        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell4   1210   1210  612682  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     5682   6892  616008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell78   4107   5357  616133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell83   4107   5357  616133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell90   4107   5357  616133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  588304  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell107   4107   5357  616133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell86   4035   5285  616205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell96   4035   5285  616205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell115   4035   5285  616205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell138   4035   5285  616205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616213p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell92   4027   5277  616213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616213p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell101   4027   5277  616213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616213p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell137   4027   5277  616213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell99   3933   5183  616307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell123   3933   5183  616307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell128   3933   5183  616307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  587336  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell139   3933   5183  616307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616477p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell99   3763   5013  616477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616477p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell123   3763   5013  616477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616477p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell128   3763   5013  616477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616477p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587596  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell139   3763   5013  616477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616572p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell92   3668   4918  616572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616572p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell101   3668   4918  616572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616572p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  589992  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell137   3668   4918  616572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 616715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  593280  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell72   2835   4775  616715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616996p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell100   3244   4494  616996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616996p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell125   3244   4494  616996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616996p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell132   3244   4494  616996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616996p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell141   3244   4494  616996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell141        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell104   3243   4493  616997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell105   3243   4493  616997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell119   3243   4493  616997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell79   3242   4492  616998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell81   3242   4492  616998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell88   3242   4492  616998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  593547  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell98   3242   4492  616998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 617304p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell78   2936   4186  617304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617304p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell83   2936   4186  617304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617304p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell90   2936   4186  617304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 617304p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  590456  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell107   2936   4186  617304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4135/main_1
Capture Clock  : Net_4135/clock_0
Path slack     : 617952p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell144        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:nrq_reg\/q  macrocell144   1250   1250  617952  RISE       1
Net_4135/main_1           macrocell142   2288   3538  617952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4135/clock_0                                           macrocell142        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4135/q
Path End       : \ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 619040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   625000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4135/clock_0                                           macrocell142        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
Net_4135/q                      macrocell142   1250   1250  619040  RISE       1
\ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1    4210   5460  619040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20129
-------------------------------------   ----- 
End-of-path arrival time (ps)           20129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/main_1                macrocell17      5535   9035  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/q                     macrocell17      3350  12385  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2614  14999  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  20129  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  20129  975641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock            datapathcell12      0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/main_1                macrocell17      5535   9035  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/q                     macrocell17      3350  12385  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell12   2616  15001  978939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock            datapathcell12      0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 978941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14999
-------------------------------------   ----- 
End-of-path arrival time (ps)           14999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/main_1                macrocell17      5535   9035  975641  RISE       1
\ECDR:Cnt16:CounterUDB:reload\/q                     macrocell17      3350  12385  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2614  14999  978941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 978969p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20531
-------------------------------------   ----- 
End-of-path arrival time (ps)           20531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  978969  RISE       1
\ECDR:Cnt16:CounterUDB:status_0\/main_0             macrocell18      6189   9819  978969  RISE       1
\ECDR:Cnt16:CounterUDB:status_0\/q                  macrocell18      3350  13169  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5     7363  20531  978969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock               statusicell5        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_filt\/q
Path End       : \ECDR:Net_1251\/main_7
Capture Clock  : \ECDR:Net_1251\/clock_0
Path slack     : 979319p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17171
-------------------------------------   ----- 
End-of-path arrival time (ps)           17171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_filt\/q  macrocell153   1250   1250  979319  RISE       1
\ECDR:Net_1251_split\/main_2   macrocell1     9641  10891  979319  RISE       1
\ECDR:Net_1251_split\/q        macrocell1     3350  14241  979319  RISE       1
\ECDR:Net_1251\/main_7         macrocell145   2930  17171  979319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979845p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19655
-------------------------------------   ----- 
End-of-path arrival time (ps)           19655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  975641  RISE       1
\ECDR:Cnt16:CounterUDB:status_3\/main_0            macrocell20      7621  11121  979845  RISE       1
\ECDR:Cnt16:CounterUDB:status_3\/q                 macrocell20      3350  14471  979845  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5     5184  19655  979845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock               statusicell5        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14536
-------------------------------------   ----- 
End-of-path arrival time (ps)           14536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q         macrocell57     1250   1250  981234  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   8156   9406  981234  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  14536  981234  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  14536  981234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell7       0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 982526p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:count_stored_i\/clock_0             macrocell151        0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:count_stored_i\/q             macrocell151     1250   1250  980206  RISE       1
\ECDR:Cnt16:CounterUDB:count_enable\/main_1          macrocell21      2302   3552  980206  RISE       1
\ECDR:Cnt16:CounterUDB:count_enable\/q               macrocell21      3350   6902  980206  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell12   4512  11414  982526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock            datapathcell12      0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983506p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:count_stored_i\/clock_0             macrocell151        0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:count_stored_i\/q             macrocell151     1250   1250  980206  RISE       1
\ECDR:Cnt16:CounterUDB:count_enable\/main_1          macrocell21      2302   3552  980206  RISE       1
\ECDR:Cnt16:CounterUDB:count_enable\/q               macrocell21      3350   6902  980206  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell11   3532  10434  983506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 983920p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11850
-------------------------------------   ----- 
End-of-path arrival time (ps)           11850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3220   6720  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11850  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11850  983920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 983992p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9948
-------------------------------------   ---- 
End-of-path arrival time (ps)           9948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q         macrocell57     1250   1250  981234  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   8698   9948  983992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell7       0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984534p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9406
-------------------------------------   ---- 
End-of-path arrival time (ps)           9406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q         macrocell57     1250   1250  981234  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   8156   9406  984534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell6       0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_filt\/q
Path End       : \ECDR:Net_1203\/main_2
Capture Clock  : \ECDR:Net_1203\/clock_0
Path slack     : 985047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11443
-------------------------------------   ----- 
End-of-path arrival time (ps)           11443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_filt\/q  macrocell153   1250   1250  979319  RISE       1
\ECDR:Net_1203\/main_2         macrocell152  10193  11443  985047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1203\/clock_0                                    macrocell152        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_filt\/q
Path End       : \ECDR:bQuadDec:state_0\/main_1
Capture Clock  : \ECDR:bQuadDec:state_0\/clock_0
Path slack     : 985047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11443
-------------------------------------   ----- 
End-of-path arrival time (ps)           11443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_filt\/q   macrocell153   1250   1250  979319  RISE       1
\ECDR:bQuadDec:state_0\/main_1  macrocell158  10193  11443  985047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \ECDR:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \ECDR:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 985369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  975641  RISE       1
\ECDR:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell147     7621  11121  985369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:underflow_reg_i\/clock_0            macrocell147        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_filt\/q
Path End       : \ECDR:Net_1251\/main_2
Capture Clock  : \ECDR:Net_1251\/clock_0
Path slack     : 986459p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10031
-------------------------------------   ----- 
End-of-path arrival time (ps)           10031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_filt\/q  macrocell153   1250   1250  979319  RISE       1
\ECDR:Net_1251\/main_2         macrocell145   8781  10031  986459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1251\/q
Path End       : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 986641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Net_1251\/q                                    macrocell145     1250   1250  982910  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell12   6049   7299  986641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/clock            datapathcell12      0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_filt\/q
Path End       : \ECDR:Net_1251\/main_3
Capture Clock  : \ECDR:Net_1251\/clock_0
Path slack     : 987004p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_filt\/q  macrocell154   1250   1250  981814  RISE       1
\ECDR:Net_1251\/main_3         macrocell145   8236   9486  987004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_filt\/q
Path End       : \ECDR:bQuadDec:error\/main_2
Capture Clock  : \ECDR:bQuadDec:error\/clock_0
Path slack     : 987013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_filt\/q  macrocell154   1250   1250  981814  RISE       1
\ECDR:bQuadDec:error\/main_2   macrocell156   8227   9477  987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_filt\/q
Path End       : \ECDR:bQuadDec:state_1\/main_2
Capture Clock  : \ECDR:bQuadDec:state_1\/clock_0
Path slack     : 987013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_filt\/q   macrocell154   1250   1250  981814  RISE       1
\ECDR:bQuadDec:state_1\/main_2  macrocell157   8227   9477  987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_filt\/q
Path End       : \ECDR:bQuadDec:error\/main_1
Capture Clock  : \ECDR:bQuadDec:error\/clock_0
Path slack     : 987019p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9471
-------------------------------------   ---- 
End-of-path arrival time (ps)           9471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_filt\/q  macrocell153   1250   1250  979319  RISE       1
\ECDR:bQuadDec:error\/main_1   macrocell156   8221   9471  987019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_filt\/q
Path End       : \ECDR:bQuadDec:state_1\/main_1
Capture Clock  : \ECDR:bQuadDec:state_1\/clock_0
Path slack     : 987019p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9471
-------------------------------------   ---- 
End-of-path arrival time (ps)           9471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_filt\/q   macrocell153   1250   1250  979319  RISE       1
\ECDR:bQuadDec:state_1\/main_1  macrocell157   8221   9471  987019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_delayed_1\/q
Path End       : \ECDR:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \ECDR:bQuadDec:quad_A_filt\/clock_0
Path slack     : 987168p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_delayed_1\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_delayed_1\/q  macrocell32    1250   1250  987168  RISE       1
\ECDR:bQuadDec:quad_A_filt\/main_1  macrocell153   8072   9322  987168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987220p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3220   6720  987220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1251\/q
Path End       : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 987321p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Net_1251\/q                                    macrocell145     1250   1250  982910  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell11   5369   6619  987321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \ECDR:Net_1275\/main_0
Capture Clock  : \ECDR:Net_1275\/clock_0
Path slack     : 987455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9035
-------------------------------------   ---- 
End-of-path arrival time (ps)           9035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  975641  RISE       1
\ECDR:Net_1275\/main_0                             macrocell148     5535   9035  987455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1275\/clock_0                                    macrocell148        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_15821/main_1
Capture Clock  : Net_15821/clock_0
Path slack     : 987479p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600  987479  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600  987479  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870  987479  RISE       1
Net_15821/main_1                                macrocell59     5141   9011  987479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_15821/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_delayed_2\/q
Path End       : \ECDR:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \ECDR:bQuadDec:quad_A_filt\/clock_0
Path slack     : 987543p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_delayed_2\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_delayed_2\/q  macrocell33    1250   1250  987543  RISE       1
\ECDR:bQuadDec:quad_A_filt\/main_2  macrocell153   7697   8947  987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_delayed_0\/q
Path End       : \ECDR:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \ECDR:bQuadDec:quad_A_filt\/clock_0
Path slack     : 987554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8936
-------------------------------------   ---- 
End-of-path arrival time (ps)           8936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_delayed_0\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_delayed_0\/q  macrocell31    1250   1250  987554  RISE       1
\ECDR:bQuadDec:quad_A_filt\/main_0  macrocell153   7686   8936  987554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_15717/main_1
Capture Clock  : Net_15717/clock_0
Path slack     : 987597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8893
-------------------------------------   ---- 
End-of-path arrival time (ps)           8893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  987597  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  987597  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  987597  RISE       1
Net_15717/main_1                                macrocell58     5143   8893  987597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_15717/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987656p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  984356  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  984356  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  984356  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2784   6284  987656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell6       0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  984356  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  984356  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  984356  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2765   6265  987675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell7       0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1251\/q
Path End       : \ECDR:bQuadDec:Stsreg\/status_0
Capture Clock  : \ECDR:bQuadDec:Stsreg\/clock
Path slack     : 987744p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11756
-------------------------------------   ----- 
End-of-path arrival time (ps)           11756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1251\/q                macrocell145   1250   1250  982910  RISE       1
\ECDR:Net_530\/main_1            macrocell22    4832   6082  987744  RISE       1
\ECDR:Net_530\/q                 macrocell22    3350   9432  987744  RISE       1
\ECDR:bQuadDec:Stsreg\/status_0  statusicell6   2324  11756  987744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:Stsreg\/clock                               statusicell6        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1251\/q
Path End       : \ECDR:bQuadDec:Stsreg\/status_1
Capture Clock  : \ECDR:bQuadDec:Stsreg\/clock
Path slack     : 987769p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11731
-------------------------------------   ----- 
End-of-path arrival time (ps)           11731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1251\/q                macrocell145   1250   1250  982910  RISE       1
\ECDR:Net_611\/main_1            macrocell23    4832   6082  987769  RISE       1
\ECDR:Net_611\/q                 macrocell23    3350   9432  987769  RISE       1
\ECDR:bQuadDec:Stsreg\/status_1  statusicell6   2299  11731  987769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:Stsreg\/clock                               statusicell6        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_filt\/q
Path End       : \ECDR:Net_1203\/main_3
Capture Clock  : \ECDR:Net_1203\/clock_0
Path slack     : 988100p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8390
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_filt\/q  macrocell154   1250   1250  981814  RISE       1
\ECDR:Net_1203\/main_3         macrocell152   7140   8390  988100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1203\/clock_0                                    macrocell152        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_filt\/q
Path End       : \ECDR:bQuadDec:state_0\/main_2
Capture Clock  : \ECDR:bQuadDec:state_0\/clock_0
Path slack     : 988100p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8390
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_filt\/q   macrocell154   1250   1250  981814  RISE       1
\ECDR:bQuadDec:state_0\/main_2  macrocell158   7140   8390  988100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  983920  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2304   5804  988136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  978969  RISE       1
\ECDR:Cnt16:CounterUDB:status_2\/main_0            macrocell19      2317   5707  988140  RISE       1
\ECDR:Cnt16:CounterUDB:status_2\/q                 macrocell19      3350   9057  988140  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5     2303  11360  988140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock               statusicell5        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_15948/main_1
Capture Clock  : Net_15948/clock_0
Path slack     : 988972p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1600   1600  988972  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1600  988972  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   2270   3870  988972  RISE       1
Net_15948/main_1                                 macrocell56     3648   7518  988972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_15948/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_15946/main_1
Capture Clock  : Net_15946/clock_0
Path slack     : 989091p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7399
-------------------------------------   ---- 
End-of-path arrival time (ps)           7399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  989091  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  989091  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  989091  RISE       1
Net_15946/main_1                                 macrocell55     3649   7399  989091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_15946/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989138p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10362
-------------------------------------   ----- 
End-of-path arrival time (ps)           10362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  975641  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5     6862  10362  989138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock               statusicell5        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:error\/q
Path End       : \ECDR:Net_1203\/main_4
Capture Clock  : \ECDR:Net_1203\/clock_0
Path slack     : 989383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:error\/q  macrocell156   1250   1250  983090  RISE       1
\ECDR:Net_1203\/main_4   macrocell152   5857   7107  989383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1203\/clock_0                                    macrocell152        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:error\/q
Path End       : \ECDR:bQuadDec:state_0\/main_3
Capture Clock  : \ECDR:bQuadDec:state_0\/clock_0
Path slack     : 989383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:error\/q         macrocell156   1250   1250  983090  RISE       1
\ECDR:bQuadDec:state_0\/main_3  macrocell158   5857   7107  989383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989453p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/q         macrocell54     1250   1250  987071  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   3237   4487  989453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \ECDR:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \ECDR:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 989611p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  978969  RISE       1
\ECDR:Cnt16:CounterUDB:prevCompare\/main_0          macrocell149     3249   6879  989611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:prevCompare\/clock_0                macrocell149        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1260\/q
Path End       : \ECDR:Net_1203\/main_0
Capture Clock  : \ECDR:Net_1203\/clock_0
Path slack     : 989891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1260\/q       macrocell155   1250   1250  978653  RISE       1
\ECDR:Net_1203\/main_0  macrocell152   5349   6599  989891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1203\/clock_0                                    macrocell152        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1260\/q
Path End       : \ECDR:bQuadDec:state_0\/main_0
Capture Clock  : \ECDR:bQuadDec:state_0\/clock_0
Path slack     : 989891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1260\/q               macrocell155   1250   1250  978653  RISE       1
\ECDR:bQuadDec:state_0\/main_0  macrocell158   5349   6599  989891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_0\/q
Path End       : \ECDR:Net_1251\/main_6
Capture Clock  : \ECDR:Net_1251\/clock_0
Path slack     : 989964p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_0\/q  macrocell158   1250   1250  985338  RISE       1
\ECDR:Net_1251\/main_6     macrocell145   5276   6526  989964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_0\/q
Path End       : \ECDR:Net_1260\/main_3
Capture Clock  : \ECDR:Net_1260\/clock_0
Path slack     : 989964p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_0\/q  macrocell158   1250   1250  985338  RISE       1
\ECDR:Net_1260\/main_3     macrocell155   5276   6526  989964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_0\/q
Path End       : \ECDR:bQuadDec:error\/main_5
Capture Clock  : \ECDR:bQuadDec:error\/clock_0
Path slack     : 989966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_0\/q     macrocell158   1250   1250  985338  RISE       1
\ECDR:bQuadDec:error\/main_5  macrocell156   5274   6524  989966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_0\/q
Path End       : \ECDR:bQuadDec:state_1\/main_5
Capture Clock  : \ECDR:bQuadDec:state_1\/clock_0
Path slack     : 989966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_0\/q       macrocell158   1250   1250  985338  RISE       1
\ECDR:bQuadDec:state_1\/main_5  macrocell157   5274   6524  989966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_1\/q
Path End       : \ECDR:Net_1203\/main_5
Capture Clock  : \ECDR:Net_1203\/clock_0
Path slack     : 990170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_1\/q  macrocell157   1250   1250  984453  RISE       1
\ECDR:Net_1203\/main_5     macrocell152   5070   6320  990170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1203\/clock_0                                    macrocell152        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_1\/q
Path End       : \ECDR:bQuadDec:state_0\/main_4
Capture Clock  : \ECDR:bQuadDec:state_0\/clock_0
Path slack     : 990170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_1\/q       macrocell157   1250   1250  984453  RISE       1
\ECDR:bQuadDec:state_0\/main_4  macrocell158   5070   6320  990170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/q
Path End       : Net_15946/main_0
Capture Clock  : Net_15946/clock_0
Path slack     : 990340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/q  macrocell54   1250   1250  987071  RISE       1
Net_15946/main_0                           macrocell55   4900   6150  990340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_15946/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/q
Path End       : Net_15948/main_0
Capture Clock  : Net_15948/clock_0
Path slack     : 990340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/q  macrocell54   1250   1250  987071  RISE       1
Net_15948/main_0                           macrocell56   4900   6150  990340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_15948/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/q         macrocell54     1250   1250  987071  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   2319   3569  990371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_delayed_1\/q
Path End       : \ECDR:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \ECDR:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 990538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_delayed_1\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_delayed_1\/q       macrocell35   1250   1250  990538  RISE       1
\ECDR:bQuadDec:quad_B_delayed_2\/main_0  macrocell36   4702   5952  990538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_delayed_2\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:error\/q
Path End       : \ECDR:bQuadDec:error\/main_3
Capture Clock  : \ECDR:bQuadDec:error\/clock_0
Path slack     : 990554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:error\/q       macrocell156   1250   1250  983090  RISE       1
\ECDR:bQuadDec:error\/main_3  macrocell156   4686   5936  990554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:error\/q
Path End       : \ECDR:bQuadDec:state_1\/main_3
Capture Clock  : \ECDR:bQuadDec:state_1\/clock_0
Path slack     : 990554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:error\/q         macrocell156   1250   1250  983090  RISE       1
\ECDR:bQuadDec:state_1\/main_3  macrocell157   4686   5936  990554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:error\/q
Path End       : \ECDR:Net_1251\/main_4
Capture Clock  : \ECDR:Net_1251\/clock_0
Path slack     : 990573p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:error\/q  macrocell156   1250   1250  983090  RISE       1
\ECDR:Net_1251\/main_4   macrocell145   4667   5917  990573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:error\/q
Path End       : \ECDR:Net_1260\/main_1
Capture Clock  : \ECDR:Net_1260\/clock_0
Path slack     : 990573p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:error\/q  macrocell156   1250   1250  983090  RISE       1
\ECDR:Net_1260\/main_1   macrocell155   4667   5917  990573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \ECDR:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \ECDR:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990783p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  978969  RISE       1
\ECDR:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell146     2317   5707  990783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:overflow_reg_i\/clock_0             macrocell146        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \ECDR:Net_1275\/main_1
Capture Clock  : \ECDR:Net_1275\/clock_0
Path slack     : 990783p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  978969  RISE       1
\ECDR:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  978969  RISE       1
\ECDR:Net_1275\/main_1                             macrocell148     2317   5707  990783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1275\/clock_0                                    macrocell148        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_delayed_2\/q
Path End       : \ECDR:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \ECDR:bQuadDec:quad_B_filt\/clock_0
Path slack     : 990863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_delayed_2\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_delayed_2\/q  macrocell36    1250   1250  990863  RISE       1
\ECDR:bQuadDec:quad_B_filt\/main_2  macrocell154   4377   5627  990863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_0\/q
Path End       : \ECDR:Net_1203\/main_6
Capture Clock  : \ECDR:Net_1203\/clock_0
Path slack     : 991063p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_0\/q  macrocell158   1250   1250  985338  RISE       1
\ECDR:Net_1203\/main_6     macrocell152   4177   5427  991063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1203\/clock_0                                    macrocell152        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_0\/q
Path End       : \ECDR:bQuadDec:state_0\/main_5
Capture Clock  : \ECDR:bQuadDec:state_0\/clock_0
Path slack     : 991063p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_0\/q       macrocell158   1250   1250  985338  RISE       1
\ECDR:bQuadDec:state_0\/main_5  macrocell158   4177   5427  991063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_0\/clock_0                            macrocell158        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:error\/q
Path End       : \ECDR:bQuadDec:Stsreg\/status_3
Capture Clock  : \ECDR:bQuadDec:Stsreg\/clock
Path slack     : 991294p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8206
-------------------------------------   ---- 
End-of-path arrival time (ps)           8206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:error\/q          macrocell156   1250   1250  983090  RISE       1
\ECDR:bQuadDec:Stsreg\/status_3  statusicell6   6956   8206  991294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:Stsreg\/clock                               statusicell6        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_delayed_0\/q
Path End       : \ECDR:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \ECDR:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 991747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_delayed_0\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_delayed_0\/q       macrocell31   1250   1250  987554  RISE       1
\ECDR:bQuadDec:quad_A_delayed_1\/main_0  macrocell32   3493   4743  991747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_delayed_1\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_delayed_1\/q
Path End       : \ECDR:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \ECDR:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 991814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_delayed_1\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_delayed_1\/q       macrocell32   1250   1250  987168  RISE       1
\ECDR:bQuadDec:quad_A_delayed_2\/main_0  macrocell33   3426   4676  991814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_delayed_2\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_filt\/q
Path End       : \ECDR:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \ECDR:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991831p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_filt\/q       macrocell154   1250   1250  981814  RISE       1
\ECDR:bQuadDec:quad_B_filt\/main_3  macrocell154   3409   4659  991831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1251\/q
Path End       : \ECDR:Net_1251\/main_0
Capture Clock  : \ECDR:Net_1251\/clock_0
Path slack     : 992041p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1251\/q       macrocell145   1250   1250  982910  RISE       1
\ECDR:Net_1251\/main_0  macrocell145   3199   4449  992041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q
Path End       : Net_15717/main_0
Capture Clock  : Net_15717/clock_0
Path slack     : 992141p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q  macrocell57   1250   1250  981234  RISE       1
Net_15717/main_0                          macrocell58   3099   4349  992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_15717/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q
Path End       : Net_15821/main_0
Capture Clock  : Net_15821/clock_0
Path slack     : 992141p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/q  macrocell57   1250   1250  981234  RISE       1
Net_15821/main_0                          macrocell59   3099   4349  992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_15821/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_1\/q
Path End       : \ECDR:bQuadDec:error\/main_4
Capture Clock  : \ECDR:bQuadDec:error\/clock_0
Path slack     : 992299p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_1\/q     macrocell157   1250   1250  984453  RISE       1
\ECDR:bQuadDec:error\/main_4  macrocell156   2941   4191  992299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_1\/q
Path End       : \ECDR:bQuadDec:state_1\/main_4
Capture Clock  : \ECDR:bQuadDec:state_1\/clock_0
Path slack     : 992299p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_1\/q       macrocell157   1250   1250  984453  RISE       1
\ECDR:bQuadDec:state_1\/main_4  macrocell157   2941   4191  992299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_1\/q
Path End       : \ECDR:Net_1251\/main_5
Capture Clock  : \ECDR:Net_1251\/clock_0
Path slack     : 992303p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_1\/q  macrocell157   1250   1250  984453  RISE       1
\ECDR:Net_1251\/main_5     macrocell145   2937   4187  992303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:state_1\/q
Path End       : \ECDR:Net_1260\/main_2
Capture Clock  : \ECDR:Net_1260\/clock_0
Path slack     : 992303p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:state_1\/q  macrocell157   1250   1250  984453  RISE       1
\ECDR:Net_1260\/main_2     macrocell155   2937   4187  992303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1260\/q
Path End       : \ECDR:bQuadDec:Stsreg\/status_2
Capture Clock  : \ECDR:bQuadDec:Stsreg\/clock
Path slack     : 992394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1260\/q                macrocell155   1250   1250  978653  RISE       1
\ECDR:bQuadDec:Stsreg\/status_2  statusicell6   5856   7106  992394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:Stsreg\/clock                               statusicell6        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1260\/q
Path End       : \ECDR:Net_1251\/main_1
Capture Clock  : \ECDR:Net_1251\/clock_0
Path slack     : 992629p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1260\/q       macrocell155   1250   1250  978653  RISE       1
\ECDR:Net_1251\/main_1  macrocell145   2611   3861  992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1251\/clock_0                                    macrocell145        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1260\/q
Path End       : \ECDR:Net_1260\/main_0
Capture Clock  : \ECDR:Net_1260\/clock_0
Path slack     : 992629p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1260\/q       macrocell155   1250   1250  978653  RISE       1
\ECDR:Net_1260\/main_0  macrocell155   2611   3861  992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1260\/q
Path End       : \ECDR:bQuadDec:error\/main_0
Capture Clock  : \ECDR:bQuadDec:error\/clock_0
Path slack     : 992629p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1260\/q             macrocell155   1250   1250  978653  RISE       1
\ECDR:bQuadDec:error\/main_0  macrocell156   2611   3861  992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:error\/clock_0                              macrocell156        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1260\/q
Path End       : \ECDR:bQuadDec:state_1\/main_0
Capture Clock  : \ECDR:bQuadDec:state_1\/clock_0
Path slack     : 992629p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1260\/q               macrocell155   1250   1250  978653  RISE       1
\ECDR:bQuadDec:state_1\/main_0  macrocell157   2611   3861  992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:state_1\/clock_0                            macrocell157        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_A_filt\/q
Path End       : \ECDR:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \ECDR:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_A_filt\/q       macrocell153   1250   1250  979319  RISE       1
\ECDR:bQuadDec:quad_A_filt\/main_3  macrocell153   2609   3859  992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_A_filt\/clock_0                        macrocell153        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_delayed_0\/q
Path End       : \ECDR:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \ECDR:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_delayed_0\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_delayed_0\/q       macrocell34   1250   1250  992941  RISE       1
\ECDR:bQuadDec:quad_B_delayed_1\/main_0  macrocell35   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_delayed_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_delayed_0\/q
Path End       : \ECDR:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \ECDR:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_delayed_0\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_delayed_0\/q  macrocell34    1250   1250  992941  RISE       1
\ECDR:bQuadDec:quad_B_filt\/main_0  macrocell154   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_LEFT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:genblk1:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_MOTOR_LEFT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992943  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/main_0      macrocell57    2337   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_LEFT:PWMUDB:runmode_enable\/clock_0             macrocell57         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTOR_RIGHT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:genblk1:ctrlreg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_MOTOR_RIGHT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992944  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/main_0      macrocell54    2336   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_MOTOR_RIGHT:PWMUDB:runmode_enable\/clock_0            macrocell54         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:bQuadDec:quad_B_delayed_1\/q
Path End       : \ECDR:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \ECDR:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_delayed_1\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:bQuadDec:quad_B_delayed_1\/q  macrocell35    1250   1250  990538  RISE       1
\ECDR:bQuadDec:quad_B_filt\/main_1  macrocell154   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:bQuadDec:quad_B_filt\/clock_0                        macrocell154        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1203\/q
Path End       : \ECDR:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ECDR:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1203\/clock_0                                    macrocell152        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1203\/q                              macrocell152   1250   1250  980214  RISE       1
\ECDR:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell151   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:count_stored_i\/clock_0             macrocell151        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1203\/q
Path End       : \ECDR:Net_1203\/main_1
Capture Clock  : \ECDR:Net_1203\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1203\/clock_0                                    macrocell152        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1203\/q       macrocell152   1250   1250  980214  RISE       1
\ECDR:Net_1203\/main_1  macrocell152   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1203\/clock_0                                    macrocell152        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECDR:Net_1260\/q
Path End       : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 994359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5641
-------------------------------------   ---- 
End-of-path arrival time (ps)           5641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Net_1260\/clock_0                                    macrocell155        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ECDR:Net_1260\/q                             macrocell155   1250   1250  978653  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   4391   5641  994359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ECDR:Cnt16:CounterUDB:sSTSReg:stsreg\/clock               statusicell5        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_JY:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061348p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16625
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q            macrocell61   1250   1250  1061348  RISE       1
\UART_JY:BUART:rx_counter_load\/main_0  macrocell11   9726  10976  1061348  RISE       1
\UART_JY:BUART:rx_counter_load\/q       macrocell11   3350  14326  1061348  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/load   count7cell    2299  16625  1061348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_0\/q
Path End       : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12689
-------------------------------------   ----- 
End-of-path arrival time (ps)           12689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_0\/q                      macrocell40     1250   1250  1064455  RISE       1
\UART_net:BUART:counter_load_not\/main_1           macrocell3      5826   7076  1064455  RISE       1
\UART_net:BUART:counter_load_not\/q                macrocell3      3350  10426  1064455  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2263  12689  1064455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_net:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_net:BUART:sRX:RxSts\/clock
Path slack     : 1065363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17471
-------------------------------------   ----- 
End-of-path arrival time (ps)           17471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1065363  RISE       1
\UART_net:BUART:rx_status_4\/main_1                 macrocell8      3682   7262  1065363  RISE       1
\UART_net:BUART:rx_status_4\/q                      macrocell8      3350  10612  1065363  RISE       1
\UART_net:BUART:sRX:RxSts\/status_4                 statusicell2    6859  17471  1065363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_net:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_net:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066349p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11625
-------------------------------------   ----- 
End-of-path arrival time (ps)           11625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_ctrl_mark_last\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_ctrl_mark_last\/q     macrocell43   1250   1250  1066349  RISE       1
\UART_net:BUART:rx_counter_load\/main_0  macrocell6    4120   5370  1066349  RISE       1
\UART_net:BUART:rx_counter_load\/q       macrocell6    3350   8720  1066349  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/load   count7cell    2905  11625  1066349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_net:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_net:BUART:sTX:TxSts\/clock
Path slack     : 1067002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15831
-------------------------------------   ----- 
End-of-path arrival time (ps)           15831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067002  RISE       1
\UART_net:BUART:tx_status_0\/main_3                 macrocell4      5992   9572  1067002  RISE       1
\UART_net:BUART:tx_status_0\/q                      macrocell4      3350  12922  1067002  RISE       1
\UART_net:BUART:sTX:TxSts\/status_0                 statusicell1    2909  15831  1067002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_JY:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067599p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q                macrocell61      1250   1250  1061348  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   8474   9724  1067599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_JY:BUART:rx_load_fifo\/clock_0
Path slack     : 1068847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10976
-------------------------------------   ----- 
End-of-path arrival time (ps)           10976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q         macrocell61   1250   1250  1061348  RISE       1
\UART_JY:BUART:rx_load_fifo\/main_0  macrocell63   9726  10976  1068847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:rx_state_2\/main_0
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 1068847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10976
-------------------------------------   ----- 
End-of-path arrival time (ps)           10976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q       macrocell61   1250   1250  1061348  RISE       1
\UART_JY:BUART:rx_state_2\/main_0  macrocell65   9726  10976  1068847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:rx_state_0\/main_0
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1069501p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q       macrocell61   1250   1250  1061348  RISE       1
\UART_JY:BUART:rx_state_0\/main_0  macrocell62   9072  10322  1069501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:rx_state_3\/main_0
Capture Clock  : \UART_JY:BUART:rx_state_3\/clock_0
Path slack     : 1069501p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q       macrocell61   1250   1250  1061348  RISE       1
\UART_JY:BUART:rx_state_3\/main_0  macrocell64   9072  10322  1069501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_JY:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069501p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q               macrocell61   1250   1250  1061348  RISE       1
\UART_JY:BUART:rx_state_stop1_reg\/main_0  macrocell67   9072  10322  1069501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_stop1_reg\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_1\/q
Path End       : \UART_JY:BUART:rx_status_3\/main_0
Capture Clock  : \UART_JY:BUART:rx_status_3\/clock_0
Path slack     : 1069501p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_1\/q        macrocell61   1250   1250  1061348  RISE       1
\UART_JY:BUART:rx_status_3\/main_0  macrocell70   9072  10322  1069501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_net:BUART:tx_state_0\/main_3
Capture Clock  : \UART_net:BUART:tx_state_0\/clock_0
Path slack     : 1069696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10127
-------------------------------------   ----- 
End-of-path arrival time (ps)           10127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067002  RISE       1
\UART_net:BUART:tx_state_0\/main_3                  macrocell40     6547  10127  1069696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_0\/q
Path End       : \UART_net:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_net:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069867p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_0\/q                macrocell40     1250   1250  1064455  RISE       1
\UART_net:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6206   7456  1069867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_JY:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_JY:BUART:sRX:RxSts\/clock
Path slack     : 1070077p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12756
-------------------------------------   ----- 
End-of-path arrival time (ps)           12756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  1070077  RISE       1
\UART_JY:BUART:rx_status_4\/main_1                 macrocell13      2935   6515  1070077  RISE       1
\UART_JY:BUART:rx_status_4\/q                      macrocell13      3350   9865  1070077  RISE       1
\UART_JY:BUART:sRX:RxSts\/status_4                 statusicell4     2891  12756  1070077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_bitclk\/q
Path End       : \UART_net:BUART:txn\/main_6
Capture Clock  : \UART_net:BUART:txn\/clock_0
Path slack     : 1070475p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9348
-------------------------------------   ---- 
End-of-path arrival time (ps)           9348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_bitclk\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_bitclk\/q  macrocell42   1250   1250  1070475  RISE       1
\UART_net:BUART:txn\/main_6   macrocell38   8098   9348  1070475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:txn\/clock_0                               macrocell38         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_JY:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070789p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_bitclk_enable\/q          macrocell66      1250   1250  1070789  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   5284   6534  1070789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY:BUART:rx_state_0\/main_8
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1070848p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070848  RISE       1
\UART_JY:BUART:rx_state_0\/main_8         macrocell62   7036   8976  1070848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY:BUART:rx_state_3\/main_5
Capture Clock  : \UART_JY:BUART:rx_state_3\/clock_0
Path slack     : 1070848p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070848  RISE       1
\UART_JY:BUART:rx_state_3\/main_5         macrocell64   7036   8976  1070848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_bitclk\/q
Path End       : \UART_net:BUART:tx_state_1\/main_5
Capture Clock  : \UART_net:BUART:tx_state_1\/clock_0
Path slack     : 1071008p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8815
-------------------------------------   ---- 
End-of-path arrival time (ps)           8815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_bitclk\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_bitclk\/q        macrocell42   1250   1250  1070475  RISE       1
\UART_net:BUART:tx_state_1\/main_5  macrocell39   7565   8815  1071008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_bitclk\/q
Path End       : \UART_net:BUART:tx_state_2\/main_5
Capture Clock  : \UART_net:BUART:tx_state_2\/clock_0
Path slack     : 1071008p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8815
-------------------------------------   ---- 
End-of-path arrival time (ps)           8815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_bitclk\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_bitclk\/q        macrocell42   1250   1250  1070475  RISE       1
\UART_net:BUART:tx_state_2\/main_5  macrocell41   7565   8815  1071008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_1\/q
Path End       : \UART_net:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_net:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071167p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_1\/q                macrocell39     1250   1250  1066053  RISE       1
\UART_net:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4906   6156  1071167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_net:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_net:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_ctrl_mark_last\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_ctrl_mark_last\/q         macrocell43     1250   1250  1066349  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4668   5918  1071405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_0\/q
Path End       : \UART_JY:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_JY:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071606p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_0\/q                macrocell62      1250   1250  1065909  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   4467   5717  1071606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_1\/q
Path End       : \UART_net:BUART:tx_state_0\/main_0
Capture Clock  : \UART_net:BUART:tx_state_0\/clock_0
Path slack     : 1071682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8142
-------------------------------------   ---- 
End-of-path arrival time (ps)           8142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_1\/q       macrocell39   1250   1250  1066053  RISE       1
\UART_net:BUART:tx_state_0\/main_0  macrocell40   6892   8142  1071682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_1\/q
Path End       : \UART_net:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_net:BUART:tx_bitclk\/clock_0
Path slack     : 1071682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8142
-------------------------------------   ---- 
End-of-path arrival time (ps)           8142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_1\/q      macrocell39   1250   1250  1066053  RISE       1
\UART_net:BUART:tx_bitclk\/main_0  macrocell42   6892   8142  1071682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_bitclk\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_0\/q
Path End       : \UART_net:BUART:txn\/main_2
Capture Clock  : \UART_net:BUART:txn\/clock_0
Path slack     : 1071849p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7974
-------------------------------------   ---- 
End-of-path arrival time (ps)           7974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_0\/q  macrocell40   1250   1250  1064455  RISE       1
\UART_net:BUART:txn\/main_2    macrocell38   6724   7974  1071849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:txn\/clock_0                               macrocell38         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_2\/q
Path End       : \UART_net:BUART:tx_state_0\/main_4
Capture Clock  : \UART_net:BUART:tx_state_0\/clock_0
Path slack     : 1071954p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_2\/q       macrocell41   1250   1250  1067576  RISE       1
\UART_net:BUART:tx_state_0\/main_4  macrocell40   6619   7869  1071954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_2\/q
Path End       : \UART_net:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_net:BUART:tx_bitclk\/clock_0
Path slack     : 1071954p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_2\/q      macrocell41   1250   1250  1067576  RISE       1
\UART_net:BUART:tx_bitclk\/main_3  macrocell42   6619   7869  1071954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_bitclk\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_0\/q
Path End       : \UART_net:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_net:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072138p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_0\/q                macrocell44     1250   1250  1066970  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3935   5185  1072138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_0\/q
Path End       : \UART_net:BUART:tx_state_1\/main_1
Capture Clock  : \UART_net:BUART:tx_state_1\/clock_0
Path slack     : 1072748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_0\/q       macrocell40   1250   1250  1064455  RISE       1
\UART_net:BUART:tx_state_1\/main_1  macrocell39   5826   7076  1072748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_0\/q
Path End       : \UART_net:BUART:tx_state_2\/main_1
Capture Clock  : \UART_net:BUART:tx_state_2\/clock_0
Path slack     : 1072748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_0\/q       macrocell40   1250   1250  1064455  RISE       1
\UART_net:BUART:tx_state_2\/main_1  macrocell41   5826   7076  1072748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_bitclk_enable\/q
Path End       : \UART_net:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_net:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_bitclk_enable\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_bitclk_enable\/q          macrocell48     1250   1250  1072804  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3269   4519  1072804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_net:BUART:tx_state_0\/main_2
Capture Clock  : \UART_net:BUART:tx_state_0\/clock_0
Path slack     : 1073190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068634  RISE       1
\UART_net:BUART:tx_state_0\/main_2               macrocell40     6444   6634  1073190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_net:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_net:BUART:tx_bitclk\/clock_0
Path slack     : 1073190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068634  RISE       1
\UART_net:BUART:tx_bitclk\/main_2                macrocell42     6444   6634  1073190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_bitclk\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_net:BUART:txn\/main_3
Capture Clock  : \UART_net:BUART:txn\/clock_0
Path slack     : 1073216p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6607
-------------------------------------   ---- 
End-of-path arrival time (ps)           6607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073216  RISE       1
\UART_net:BUART:txn\/main_3                macrocell38     2237   6607  1073216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:txn\/clock_0                               macrocell38         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY:BUART:rx_state_0\/main_2
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1073264p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1070789  RISE       1
\UART_JY:BUART:rx_state_0\/main_2   macrocell62   5310   6560  1073264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY:BUART:rx_state_3\/main_2
Capture Clock  : \UART_JY:BUART:rx_state_3\/clock_0
Path slack     : 1073264p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1070789  RISE       1
\UART_JY:BUART:rx_state_3\/main_2   macrocell64   5310   6560  1073264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY:BUART:rx_status_3\/main_2
Capture Clock  : \UART_JY:BUART:rx_status_3\/clock_0
Path slack     : 1073264p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1070789  RISE       1
\UART_JY:BUART:rx_status_3\/main_2  macrocell70   5310   6560  1073264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_2\/q
Path End       : \UART_JY:BUART:rx_state_0\/main_4
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1073296p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_2\/q       macrocell65   1250   1250  1067894  RISE       1
\UART_JY:BUART:rx_state_0\/main_4  macrocell62   5277   6527  1073296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_2\/q
Path End       : \UART_JY:BUART:rx_state_3\/main_4
Capture Clock  : \UART_JY:BUART:rx_state_3\/clock_0
Path slack     : 1073296p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_2\/q       macrocell65   1250   1250  1067894  RISE       1
\UART_JY:BUART:rx_state_3\/main_4  macrocell64   5277   6527  1073296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_2\/q
Path End       : \UART_JY:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_JY:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073296p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_2\/q               macrocell65   1250   1250  1067894  RISE       1
\UART_JY:BUART:rx_state_stop1_reg\/main_3  macrocell67   5277   6527  1073296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_stop1_reg\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_2\/q
Path End       : \UART_JY:BUART:rx_status_3\/main_4
Capture Clock  : \UART_JY:BUART:rx_status_3\/clock_0
Path slack     : 1073296p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_2\/q        macrocell65   1250   1250  1067894  RISE       1
\UART_JY:BUART:rx_status_3\/main_4  macrocell70   5277   6527  1073296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_0\/q
Path End       : \UART_JY:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_JY:BUART:rx_load_fifo\/clock_0
Path slack     : 1073408p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_0\/q         macrocell62   1250   1250  1065909  RISE       1
\UART_JY:BUART:rx_load_fifo\/main_1  macrocell63   5165   6415  1073408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_0\/q
Path End       : \UART_JY:BUART:rx_state_2\/main_1
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 1073408p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_0\/q       macrocell62   1250   1250  1065909  RISE       1
\UART_JY:BUART:rx_state_2\/main_1  macrocell65   5165   6415  1073408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_net:BUART:rx_state_0\/main_9
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1073498p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073498  RISE       1
\UART_net:BUART:rx_state_0\/main_9         macrocell44   4386   6326  1073498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_net:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_net:BUART:rx_load_fifo\/clock_0
Path slack     : 1073498p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073498  RISE       1
\UART_net:BUART:rx_load_fifo\/main_6       macrocell45   4386   6326  1073498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_load_fifo\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_net:BUART:rx_state_3\/main_6
Capture Clock  : \UART_net:BUART:rx_state_3\/clock_0
Path slack     : 1073498p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073498  RISE       1
\UART_net:BUART:rx_state_3\/main_6         macrocell46   4386   6326  1073498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_JY:BUART:rx_load_fifo\/clock_0
Path slack     : 1073660p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070848  RISE       1
\UART_JY:BUART:rx_load_fifo\/main_5       macrocell63   4224   6164  1073660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY:BUART:rx_state_2\/main_7
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 1073660p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070848  RISE       1
\UART_JY:BUART:rx_state_2\/main_7         macrocell65   4224   6164  1073660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_1\/q
Path End       : \UART_net:BUART:txn\/main_1
Capture Clock  : \UART_net:BUART:txn\/clock_0
Path slack     : 1073676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_1\/q  macrocell39   1250   1250  1066053  RISE       1
\UART_net:BUART:txn\/main_1    macrocell38   4898   6148  1073676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:txn\/clock_0                               macrocell38         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY:BUART:rx_state_0\/main_10
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073719  RISE       1
\UART_JY:BUART:rx_state_0\/main_10        macrocell62   4164   6104  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY:BUART:rx_state_3\/main_7
Capture Clock  : \UART_JY:BUART:rx_state_3\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073719  RISE       1
\UART_JY:BUART:rx_state_3\/main_7         macrocell64   4164   6104  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY:BUART:rx_state_0\/main_9
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1073725p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073725  RISE       1
\UART_JY:BUART:rx_state_0\/main_9         macrocell62   4159   6099  1073725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY:BUART:rx_state_3\/main_6
Capture Clock  : \UART_JY:BUART:rx_state_3\/clock_0
Path slack     : 1073725p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073725  RISE       1
\UART_JY:BUART:rx_state_3\/main_6         macrocell64   4159   6099  1073725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1073944p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073944  RISE       1
MODIN3_1/main_1                            macrocell50   3939   5879  1073944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1073944p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073944  RISE       1
MODIN3_0/main_1                            macrocell51   3939   5879  1073944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1073953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073953  RISE       1
MODIN3_1/main_0                            macrocell50   3930   5870  1073953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1073953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073953  RISE       1
MODIN3_0/main_0                            macrocell51   3930   5870  1073953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_net:BUART:rx_state_0\/main_6
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1074045p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                          macrocell50   1250   1250  1069170  RISE       1
\UART_net:BUART:rx_state_0\/main_6  macrocell44   4529   5779  1074045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_net:BUART:rx_status_3\/main_6
Capture Clock  : \UART_net:BUART:rx_status_3\/clock_0
Path slack     : 1074045p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                           macrocell50   1250   1250  1069170  RISE       1
\UART_net:BUART:rx_status_3\/main_6  macrocell52   4529   5779  1074045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_net:BUART:rx_state_2\/main_8
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 1074048p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073498  RISE       1
\UART_net:BUART:rx_state_2\/main_8         macrocell47   3835   5775  1074048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_net:BUART:rx_state_0\/main_7
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1074068p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                          macrocell51   1250   1250  1069199  RISE       1
\UART_net:BUART:rx_state_0\/main_7  macrocell44   4506   5756  1074068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_net:BUART:rx_status_3\/main_7
Capture Clock  : \UART_net:BUART:rx_status_3\/clock_0
Path slack     : 1074068p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                           macrocell51   1250   1250  1069199  RISE       1
\UART_net:BUART:rx_status_3\/main_7  macrocell52   4506   5756  1074068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_0\/q
Path End       : \UART_net:BUART:rx_state_0\/main_1
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1074072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_0\/q       macrocell44   1250   1250  1066970  RISE       1
\UART_net:BUART:rx_state_0\/main_1  macrocell44   4502   5752  1074072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_0\/q
Path End       : \UART_net:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_net:BUART:rx_load_fifo\/clock_0
Path slack     : 1074072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_0\/q         macrocell44   1250   1250  1066970  RISE       1
\UART_net:BUART:rx_load_fifo\/main_1  macrocell45   4502   5752  1074072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_load_fifo\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_0\/q
Path End       : \UART_net:BUART:rx_state_3\/main_1
Capture Clock  : \UART_net:BUART:rx_state_3\/clock_0
Path slack     : 1074072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_0\/q       macrocell44   1250   1250  1066970  RISE       1
\UART_net:BUART:rx_state_3\/main_1  macrocell46   4502   5752  1074072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_0\/q
Path End       : \UART_net:BUART:rx_status_3\/main_1
Capture Clock  : \UART_net:BUART:rx_status_3\/clock_0
Path slack     : 1074072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_0\/q        macrocell44   1250   1250  1066970  RISE       1
\UART_net:BUART:rx_status_3\/main_1  macrocell52   4502   5752  1074072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_bitclk\/q
Path End       : \UART_net:BUART:tx_state_0\/main_5
Capture Clock  : \UART_net:BUART:tx_state_0\/clock_0
Path slack     : 1074285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_bitclk\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_bitclk\/q        macrocell42   1250   1250  1070475  RISE       1
\UART_net:BUART:tx_state_0\/main_5  macrocell40   4289   5539  1074285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_1\/q
Path End       : \UART_net:BUART:tx_state_1\/main_0
Capture Clock  : \UART_net:BUART:tx_state_1\/clock_0
Path slack     : 1074346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_1\/q       macrocell39   1250   1250  1066053  RISE       1
\UART_net:BUART:tx_state_1\/main_0  macrocell39   4227   5477  1074346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_1\/q
Path End       : \UART_net:BUART:tx_state_2\/main_0
Capture Clock  : \UART_net:BUART:tx_state_2\/clock_0
Path slack     : 1074346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_1\/q       macrocell39   1250   1250  1066053  RISE       1
\UART_net:BUART:tx_state_2\/main_0  macrocell41   4227   5477  1074346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_net:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_net:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074448p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2875
-------------------------------------   ---- 
End-of-path arrival time (ps)           2875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068634  RISE       1
\UART_net:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   2685   2875  1074448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_net:BUART:rx_state_2\/main_0
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 1074453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_ctrl_mark_last\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_ctrl_mark_last\/q  macrocell43   1250   1250  1066349  RISE       1
\UART_net:BUART:rx_state_2\/main_0    macrocell47   4120   5370  1074453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_net:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_net:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_ctrl_mark_last\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_ctrl_mark_last\/q        macrocell43   1250   1250  1066349  RISE       1
\UART_net:BUART:rx_state_stop1_reg\/main_0  macrocell49   4120   5370  1074453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_stop1_reg\/clock_0                macrocell49         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_3\/q
Path End       : \UART_JY:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_JY:BUART:rx_load_fifo\/clock_0
Path slack     : 1074613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_3\/q         macrocell64   1250   1250  1067114  RISE       1
\UART_JY:BUART:rx_load_fifo\/main_3  macrocell63   3960   5210  1074613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_3\/q
Path End       : \UART_JY:BUART:rx_state_2\/main_3
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 1074613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_3\/q       macrocell64   1250   1250  1067114  RISE       1
\UART_JY:BUART:rx_state_2\/main_3  macrocell65   3960   5210  1074613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_net:BUART:rx_state_2\/main_9
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 1074804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074804  RISE       1
\UART_net:BUART:rx_state_2\/main_9         macrocell47   3079   5019  1074804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_net:BUART:rx_state_2\/main_7
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 1074819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074819  RISE       1
\UART_net:BUART:rx_state_2\/main_7         macrocell47   3064   5004  1074819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_net:BUART:rx_state_0\/main_10
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1074823p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074804  RISE       1
\UART_net:BUART:rx_state_0\/main_10        macrocell44   3060   5000  1074823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_net:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_net:BUART:rx_load_fifo\/clock_0
Path slack     : 1074823p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074804  RISE       1
\UART_net:BUART:rx_load_fifo\/main_7       macrocell45   3060   5000  1074823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_load_fifo\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_net:BUART:rx_state_3\/main_7
Capture Clock  : \UART_net:BUART:rx_state_3\/clock_0
Path slack     : 1074823p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074804  RISE       1
\UART_net:BUART:rx_state_3\/main_7         macrocell46   3060   5000  1074823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_net:BUART:rx_state_0\/main_8
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1074836p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074819  RISE       1
\UART_net:BUART:rx_state_0\/main_8         macrocell44   3047   4987  1074836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_net:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_net:BUART:rx_load_fifo\/clock_0
Path slack     : 1074836p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074819  RISE       1
\UART_net:BUART:rx_load_fifo\/main_5       macrocell45   3047   4987  1074836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_load_fifo\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_net:BUART:rx_state_3\/main_5
Capture Clock  : \UART_net:BUART:rx_state_3\/clock_0
Path slack     : 1074836p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074819  RISE       1
\UART_net:BUART:rx_state_3\/main_5         macrocell46   3047   4987  1074836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_JY:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_JY:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074928p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074928  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/main_2   macrocell66   2955   4895  1074928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_JY:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_JY:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074953  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/main_1   macrocell66   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074953  RISE       1
MODIN9_1/main_1                           macrocell68   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074953  RISE       1
MODIN9_0/main_1                           macrocell69   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_JY:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_JY:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074955p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074955  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/main_0   macrocell66   2928   4868  1074955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1074955p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074955  RISE       1
MODIN9_1/main_0                           macrocell68   2928   4868  1074955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1074955p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074955  RISE       1
MODIN9_0/main_0                           macrocell69   2928   4868  1074955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_0\/q
Path End       : \UART_net:BUART:rx_state_2\/main_1
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 1075074p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_0\/q       macrocell44   1250   1250  1066970  RISE       1
\UART_net:BUART:rx_state_2\/main_1  macrocell47   3499   4749  1075074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_0\/q
Path End       : \UART_net:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_net:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075074p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_0\/q               macrocell44   1250   1250  1066970  RISE       1
\UART_net:BUART:rx_state_stop1_reg\/main_1  macrocell49   3499   4749  1075074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_stop1_reg\/clock_0                macrocell49         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_0\/q
Path End       : \UART_JY:BUART:rx_state_0\/main_1
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_0\/q       macrocell62   1250   1250  1065909  RISE       1
\UART_JY:BUART:rx_state_0\/main_1  macrocell62   3485   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_0\/q
Path End       : \UART_JY:BUART:rx_state_3\/main_1
Capture Clock  : \UART_JY:BUART:rx_state_3\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_0\/q       macrocell62   1250   1250  1065909  RISE       1
\UART_JY:BUART:rx_state_3\/main_1  macrocell64   3485   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_0\/q
Path End       : \UART_JY:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_JY:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_0\/q               macrocell62   1250   1250  1065909  RISE       1
\UART_JY:BUART:rx_state_stop1_reg\/main_1  macrocell67   3485   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_stop1_reg\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_0\/q
Path End       : \UART_JY:BUART:rx_status_3\/main_1
Capture Clock  : \UART_JY:BUART:rx_status_3\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_0\/q        macrocell62   1250   1250  1065909  RISE       1
\UART_JY:BUART:rx_status_3\/main_1  macrocell70   3485   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_JY:BUART:rx_load_fifo\/clock_0
Path slack     : 1075246p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073719  RISE       1
\UART_JY:BUART:rx_load_fifo\/main_7       macrocell63   2637   4577  1075246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY:BUART:rx_state_2\/main_9
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 1075246p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073719  RISE       1
\UART_JY:BUART:rx_state_2\/main_9         macrocell65   2637   4577  1075246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_JY:BUART:rx_load_fifo\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073725  RISE       1
\UART_JY:BUART:rx_load_fifo\/main_6       macrocell63   2635   4575  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY:BUART:rx_state_2\/main_8
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073725  RISE       1
\UART_JY:BUART:rx_state_2\/main_8         macrocell65   2635   4575  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_net:BUART:rx_state_0\/main_0
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1075286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_ctrl_mark_last\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_ctrl_mark_last\/q  macrocell43   1250   1250  1066349  RISE       1
\UART_net:BUART:rx_state_0\/main_0    macrocell44   3288   4538  1075286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_net:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_net:BUART:rx_load_fifo\/clock_0
Path slack     : 1075286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_ctrl_mark_last\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_ctrl_mark_last\/q  macrocell43   1250   1250  1066349  RISE       1
\UART_net:BUART:rx_load_fifo\/main_0  macrocell45   3288   4538  1075286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_load_fifo\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_net:BUART:rx_state_3\/main_0
Capture Clock  : \UART_net:BUART:rx_state_3\/clock_0
Path slack     : 1075286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_ctrl_mark_last\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_ctrl_mark_last\/q  macrocell43   1250   1250  1066349  RISE       1
\UART_net:BUART:rx_state_3\/main_0    macrocell46   3288   4538  1075286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_net:BUART:rx_status_3\/main_0
Capture Clock  : \UART_net:BUART:rx_status_3\/clock_0
Path slack     : 1075286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_ctrl_mark_last\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_ctrl_mark_last\/q  macrocell43   1250   1250  1066349  RISE       1
\UART_net:BUART:rx_status_3\/main_0   macrocell52   3288   4538  1075286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_load_fifo\/q
Path End       : \UART_JY:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_JY:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_load_fifo\/q            macrocell63      1250   1250  1070739  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   3666   4916  1075287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_bitclk_enable\/q
Path End       : \UART_net:BUART:rx_state_2\/main_2
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 1075310p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_bitclk_enable\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1072804  RISE       1
\UART_net:BUART:rx_state_2\/main_2   macrocell47   3264   4514  1075310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_bitclk_enable\/q
Path End       : \UART_net:BUART:rx_state_0\/main_2
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1075331p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_bitclk_enable\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1072804  RISE       1
\UART_net:BUART:rx_state_0\/main_2   macrocell44   3242   4492  1075331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_bitclk_enable\/q
Path End       : \UART_net:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_net:BUART:rx_load_fifo\/clock_0
Path slack     : 1075331p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_bitclk_enable\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_bitclk_enable\/q   macrocell48   1250   1250  1072804  RISE       1
\UART_net:BUART:rx_load_fifo\/main_2  macrocell45   3242   4492  1075331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_load_fifo\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_bitclk_enable\/q
Path End       : \UART_net:BUART:rx_state_3\/main_2
Capture Clock  : \UART_net:BUART:rx_state_3\/clock_0
Path slack     : 1075331p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_bitclk_enable\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1072804  RISE       1
\UART_net:BUART:rx_state_3\/main_2   macrocell46   3242   4492  1075331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_bitclk_enable\/q
Path End       : \UART_net:BUART:rx_status_3\/main_2
Capture Clock  : \UART_net:BUART:rx_status_3\/clock_0
Path slack     : 1075331p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_bitclk_enable\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1072804  RISE       1
\UART_net:BUART:rx_status_3\/main_2  macrocell52   3242   4492  1075331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_status_3\/q
Path End       : \UART_net:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_net:BUART:sRX:RxSts\/clock
Path slack     : 1075337p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_status_3\/q       macrocell52    1250   1250  1075337  RISE       1
\UART_net:BUART:sRX:RxSts\/status_3  statusicell2   6246   7496  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_JY:BUART:rx_state_0\/main_6
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1075338p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_1/q                         macrocell68   1250   1250  1070041  RISE       1
\UART_JY:BUART:rx_state_0\/main_6  macrocell62   3236   4486  1075338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_JY:BUART:rx_status_3\/main_6
Capture Clock  : \UART_JY:BUART:rx_status_3\/clock_0
Path slack     : 1075338p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_1/q                          macrocell68   1250   1250  1070041  RISE       1
\UART_JY:BUART:rx_status_3\/main_6  macrocell70   3236   4486  1075338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_JY:BUART:rx_state_0\/main_7
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1075340p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q                         macrocell69   1250   1250  1070043  RISE       1
\UART_JY:BUART:rx_state_0\/main_7  macrocell62   3233   4483  1075340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_JY:BUART:rx_status_3\/main_7
Capture Clock  : \UART_JY:BUART:rx_status_3\/clock_0
Path slack     : 1075340p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q                          macrocell69   1250   1250  1070043  RISE       1
\UART_JY:BUART:rx_status_3\/main_7  macrocell70   3233   4483  1075340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1075380p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell50   1250   1250  1069170  RISE       1
MODIN3_1/main_3  macrocell50   3194   4444  1075380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_2\/q
Path End       : \UART_JY:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_JY:BUART:rx_load_fifo\/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_2\/q         macrocell65   1250   1250  1067894  RISE       1
\UART_JY:BUART:rx_load_fifo\/main_4  macrocell63   3180   4430  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_2\/q
Path End       : \UART_JY:BUART:rx_state_2\/main_4
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_2\/q       macrocell65   1250   1250  1067894  RISE       1
\UART_JY:BUART:rx_state_2\/main_4  macrocell65   3180   4430  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1075409p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell51   1250   1250  1069199  RISE       1
MODIN3_1/main_4  macrocell50   3165   4415  1075409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1075409p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell51   1250   1250  1069199  RISE       1
MODIN3_0/main_3  macrocell51   3165   4415  1075409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_net:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_net:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073944  RISE       1
\UART_net:BUART:rx_bitclk_enable\/main_1   macrocell48   2322   4262  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_bitclk_enable\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_net:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_net:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075571  RISE       1
\UART_net:BUART:rx_bitclk_enable\/main_2   macrocell48   2313   4253  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_bitclk_enable\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_net:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_net:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073953  RISE       1
\UART_net:BUART:rx_bitclk_enable\/main_0   macrocell48   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_bitclk_enable\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_net:BUART:txn\/main_5
Capture Clock  : \UART_net:BUART:txn\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075587  RISE       1
\UART_net:BUART:txn\/main_5                      macrocell38     4047   4237  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:txn\/clock_0                               macrocell38         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_last\/q
Path End       : \UART_net:BUART:rx_state_2\/main_6
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 1075657p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_last\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_last\/q          macrocell53   1250   1250  1075657  RISE       1
\UART_net:BUART:rx_state_2\/main_6  macrocell47   2916   4166  1075657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_JY:BUART:rx_load_fifo\/clock_0
Path slack     : 1075669p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_bitclk_enable\/q   macrocell66   1250   1250  1070789  RISE       1
\UART_JY:BUART:rx_load_fifo\/main_2  macrocell63   2904   4154  1075669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY:BUART:rx_state_2\/main_2
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 1075669p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  1070789  RISE       1
\UART_JY:BUART:rx_state_2\/main_2   macrocell65   2904   4154  1075669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_0\/q
Path End       : \UART_net:BUART:tx_state_0\/main_1
Capture Clock  : \UART_net:BUART:tx_state_0\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_0\/q       macrocell40   1250   1250  1064455  RISE       1
\UART_net:BUART:tx_state_0\/main_1  macrocell40   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_0\/q
Path End       : \UART_net:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_net:BUART:tx_bitclk\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_0\/q      macrocell40   1250   1250  1064455  RISE       1
\UART_net:BUART:tx_bitclk\/main_1  macrocell42   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_bitclk\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_2\/q
Path End       : \UART_net:BUART:txn\/main_4
Capture Clock  : \UART_net:BUART:txn\/clock_0
Path slack     : 1075858p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_2\/q  macrocell41   1250   1250  1067576  RISE       1
\UART_net:BUART:txn\/main_4    macrocell38   2715   3965  1075858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:txn\/clock_0                               macrocell38         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_2\/q
Path End       : \UART_net:BUART:tx_state_1\/main_3
Capture Clock  : \UART_net:BUART:tx_state_1\/clock_0
Path slack     : 1075869p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_2\/q       macrocell41   1250   1250  1067576  RISE       1
\UART_net:BUART:tx_state_1\/main_3  macrocell39   2704   3954  1075869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:tx_state_2\/q
Path End       : \UART_net:BUART:tx_state_2\/main_3
Capture Clock  : \UART_net:BUART:tx_state_2\/clock_0
Path slack     : 1075869p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:tx_state_2\/q       macrocell41   1250   1250  1067576  RISE       1
\UART_net:BUART:tx_state_2\/main_3  macrocell41   2704   3954  1075869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_3\/q
Path End       : \UART_net:BUART:rx_state_2\/main_3
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_3\/q       macrocell46   1250   1250  1067853  RISE       1
\UART_net:BUART:rx_state_2\/main_3  macrocell47   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_3\/q
Path End       : \UART_net:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_net:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_3\/q               macrocell46   1250   1250  1067853  RISE       1
\UART_net:BUART:rx_state_stop1_reg\/main_2  macrocell49   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_stop1_reg\/clock_0                macrocell49         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_3\/q
Path End       : \UART_net:BUART:rx_state_0\/main_3
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_3\/q       macrocell46   1250   1250  1067853  RISE       1
\UART_net:BUART:rx_state_0\/main_3  macrocell44   2615   3865  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_3\/q
Path End       : \UART_net:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_net:BUART:rx_load_fifo\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_3\/q         macrocell46   1250   1250  1067853  RISE       1
\UART_net:BUART:rx_load_fifo\/main_3  macrocell45   2615   3865  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_load_fifo\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_3\/q
Path End       : \UART_net:BUART:rx_state_3\/main_3
Capture Clock  : \UART_net:BUART:rx_state_3\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_3\/q       macrocell46   1250   1250  1067853  RISE       1
\UART_net:BUART:rx_state_3\/main_3  macrocell46   2615   3865  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_3\/q
Path End       : \UART_net:BUART:rx_status_3\/main_3
Capture Clock  : \UART_net:BUART:rx_status_3\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_3\/q        macrocell46   1250   1250  1067853  RISE       1
\UART_net:BUART:rx_status_3\/main_3  macrocell52   2615   3865  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_2\/q
Path End       : \UART_net:BUART:rx_state_0\/main_4
Capture Clock  : \UART_net:BUART:rx_state_0\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_2\/q       macrocell47   1250   1250  1067861  RISE       1
\UART_net:BUART:rx_state_0\/main_4  macrocell44   2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_2\/q
Path End       : \UART_net:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_net:BUART:rx_load_fifo\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_2\/q         macrocell47   1250   1250  1067861  RISE       1
\UART_net:BUART:rx_load_fifo\/main_4  macrocell45   2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_load_fifo\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_2\/q
Path End       : \UART_net:BUART:rx_state_3\/main_4
Capture Clock  : \UART_net:BUART:rx_state_3\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_2\/q       macrocell47   1250   1250  1067861  RISE       1
\UART_net:BUART:rx_state_3\/main_4  macrocell46   2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_3\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_2\/q
Path End       : \UART_net:BUART:rx_status_3\/main_4
Capture Clock  : \UART_net:BUART:rx_status_3\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_2\/q        macrocell47   1250   1250  1067861  RISE       1
\UART_net:BUART:rx_status_3\/main_4  macrocell52   2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_status_3\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_2\/q
Path End       : \UART_net:BUART:rx_state_2\/main_4
Capture Clock  : \UART_net:BUART:rx_state_2\/clock_0
Path slack     : 1075966p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_2\/q       macrocell47   1250   1250  1067861  RISE       1
\UART_net:BUART:rx_state_2\/main_4  macrocell47   2607   3857  1075966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_state_2\/q
Path End       : \UART_net:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_net:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075966p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_2\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_state_2\/q               macrocell47   1250   1250  1067861  RISE       1
\UART_net:BUART:rx_state_stop1_reg\/main_3  macrocell49   2607   3857  1075966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_state_stop1_reg\/clock_0                macrocell49         0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_net:BUART:tx_state_1\/main_4
Capture Clock  : \UART_net:BUART:tx_state_1\/clock_0
Path slack     : 1076114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3710
-------------------------------------   ---- 
End-of-path arrival time (ps)           3710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075587  RISE       1
\UART_net:BUART:tx_state_1\/main_4               macrocell39     3520   3710  1076114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_net:BUART:tx_state_2\/main_4
Capture Clock  : \UART_net:BUART:tx_state_2\/clock_0
Path slack     : 1076114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3710
-------------------------------------   ---- 
End-of-path arrival time (ps)           3710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075587  RISE       1
\UART_net:BUART:tx_state_2\/main_4               macrocell41     3520   3710  1076114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN9_1/q       macrocell68   1250   1250  1070041  RISE       1
MODIN9_1/main_3  macrocell68   2308   3558  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell69   1250   1250  1070043  RISE       1
MODIN9_1/main_4  macrocell68   2306   3556  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell69   1250   1250  1070043  RISE       1
MODIN9_0/main_3  macrocell69   2306   3556  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_3\/q
Path End       : \UART_JY:BUART:rx_state_0\/main_3
Capture Clock  : \UART_JY:BUART:rx_state_0\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_3\/q       macrocell64   1250   1250  1067114  RISE       1
\UART_JY:BUART:rx_state_0\/main_3  macrocell62   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_3\/q
Path End       : \UART_JY:BUART:rx_state_3\/main_3
Capture Clock  : \UART_JY:BUART:rx_state_3\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_3\/q       macrocell64   1250   1250  1067114  RISE       1
\UART_JY:BUART:rx_state_3\/main_3  macrocell64   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_3\/q
Path End       : \UART_JY:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_JY:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_3\/q               macrocell64   1250   1250  1067114  RISE       1
\UART_JY:BUART:rx_state_stop1_reg\/main_2  macrocell67   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_stop1_reg\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_state_3\/q
Path End       : \UART_JY:BUART:rx_status_3\/main_3
Capture Clock  : \UART_JY:BUART:rx_status_3\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_state_3\/q        macrocell64   1250   1250  1067114  RISE       1
\UART_JY:BUART:rx_status_3\/main_3  macrocell70   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_last\/q
Path End       : \UART_JY:BUART:rx_state_2\/main_6
Capture Clock  : \UART_JY:BUART:rx_state_2\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_last\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_last\/q          macrocell71   1250   1250  1076280  RISE       1
\UART_JY:BUART:rx_state_2\/main_6  macrocell65   2293   3543  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:rx_load_fifo\/q
Path End       : \UART_net:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_net:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076292p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:rx_load_fifo\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:rx_load_fifo\/q            macrocell45     1250   1250  1067193  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2661   3911  1076292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:txn\/q
Path End       : \UART_net:BUART:txn\/main_0
Capture Clock  : \UART_net:BUART:txn\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:txn\/clock_0                               macrocell38         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_net:BUART:txn\/q       macrocell38   1250   1250  1076338  RISE       1
\UART_net:BUART:txn\/main_0  macrocell38   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:txn\/clock_0                               macrocell38         0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_net:BUART:tx_state_1\/main_2
Capture Clock  : \UART_net:BUART:tx_state_1\/clock_0
Path slack     : 1076927p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2897
-------------------------------------   ---- 
End-of-path arrival time (ps)           2897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068634  RISE       1
\UART_net:BUART:tx_state_1\/main_2               macrocell39     2707   2897  1076927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_1\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_net:BUART:tx_state_2\/main_2
Capture Clock  : \UART_net:BUART:tx_state_2\/clock_0
Path slack     : 1076927p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_net_IntClock:R#1 vs. UART_net_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2897
-------------------------------------   ---- 
End-of-path arrival time (ps)           2897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068634  RISE       1
\UART_net:BUART:tx_state_2\/main_2               macrocell41     2707   2897  1076927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_net:BUART:tx_state_2\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY:BUART:rx_status_3\/q
Path End       : \UART_JY:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_JY:BUART:sRX:RxSts\/clock
Path slack     : 1077937p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_JY_IntClock:R#1 vs. UART_JY_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_JY:BUART:rx_status_3\/q       macrocell70    1250   1250  1077937  RISE       1
\UART_JY:BUART:sRX:RxSts\/status_3  statusicell4   3646   4896  1077937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_JY:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CH:BUART:sRX:RxBitCounter\/clock
Path slack     : 52062916p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15057
-------------------------------------   ----- 
End-of-path arrival time (ps)           15057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q     macrocell164   1250   1250  52062916  RISE       1
\UART_CH:BUART:rx_counter_load\/main_0  macrocell27    8196   9446  52062916  RISE       1
\UART_CH:BUART:rx_counter_load\/q       macrocell27    3350  12796  52062916  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/load   count7cell     2261  15057  52062916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_2\/q
Path End       : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 52063816p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13327
-------------------------------------   ----- 
End-of-path arrival time (ps)           13327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_2\/q                      macrocell162     1250   1250  52063816  RISE       1
\UART_CH:BUART:counter_load_not\/main_3           macrocell24      5068   6318  52063816  RISE       1
\UART_CH:BUART:counter_load_not\/q                macrocell24      3350   9668  52063816  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   3659  13327  52063816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell14      0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CH:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52067333p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9991
-------------------------------------   ---- 
End-of-path arrival time (ps)           9991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q         macrocell164     1250   1250  52062916  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   8741   9991  52067333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/clock                     datapathcell15      0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_2\/q
Path End       : \UART_CH:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_CH:BUART:sTX:TxSts\/clock
Path slack     : 52069108p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13725
-------------------------------------   ----- 
End-of-path arrival time (ps)           13725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_2\/q        macrocell162   1250   1250  52063816  RISE       1
\UART_CH:BUART:tx_status_0\/main_4  macrocell25    6801   8051  52069108  RISE       1
\UART_CH:BUART:tx_status_0\/q       macrocell25    3350  11401  52069108  RISE       1
\UART_CH:BUART:sTX:TxSts\/status_0  statusicell7   2324  13725  52069108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:TxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CH:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_CH:BUART:sRX:RxSts\/clock
Path slack     : 52070010p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12823
-------------------------------------   ----- 
End-of-path arrival time (ps)           12823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  52070010  RISE       1
\UART_CH:BUART:rx_status_4\/main_1                 macrocell29      3577   7157  52070010  RISE       1
\UART_CH:BUART:rx_status_4\/q                      macrocell29      3350  10507  52070010  RISE       1
\UART_CH:BUART:sRX:RxSts\/status_4                 statusicell8     2317  12823  52070010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxSts\/clock                            statusicell8        0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:rx_state_0\/main_0
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52070378p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q  macrocell164   1250   1250  52062916  RISE       1
\UART_CH:BUART:rx_state_0\/main_0    macrocell165   8196   9446  52070378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:rx_state_3\/main_0
Capture Clock  : \UART_CH:BUART:rx_state_3\/clock_0
Path slack     : 52070378p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q  macrocell164   1250   1250  52062916  RISE       1
\UART_CH:BUART:rx_state_3\/main_0    macrocell167   8196   9446  52070378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:rx_status_3\/main_0
Capture Clock  : \UART_CH:BUART:rx_status_3\/clock_0
Path slack     : 52070378p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q  macrocell164   1250   1250  52062916  RISE       1
\UART_CH:BUART:rx_status_3\/main_0   macrocell173   8196   9446  52070378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_status_3\/clock_0                        macrocell173        0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_0\/q
Path End       : \UART_CH:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CH:BUART:sTX:TxShifter:u0\/clock
Path slack     : 52070994p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6329
-------------------------------------   ---- 
End-of-path arrival time (ps)           6329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_0\/q                macrocell161     1250   1250  52064377  RISE       1
\UART_CH:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   5079   6329  52070994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:TxShifter:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_2\/q
Path End       : \UART_CH:BUART:txn\/main_4
Capture Clock  : \UART_CH:BUART:txn\/clock_0
Path slack     : 52071213p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_2\/q  macrocell162   1250   1250  52063816  RISE       1
\UART_CH:BUART:txn\/main_4    macrocell159   7360   8610  52071213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:txn\/clock_0                                macrocell159        0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_0\/q
Path End       : \UART_CH:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CH:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52071764p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_0\/q                macrocell165     1250   1250  52067341  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   4309   5559  52071764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/clock                     datapathcell15      0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_2\/q
Path End       : \UART_CH:BUART:tx_state_0\/main_4
Capture Clock  : \UART_CH:BUART:tx_state_0\/clock_0
Path slack     : 52071772p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_2\/q       macrocell162   1250   1250  52063816  RISE       1
\UART_CH:BUART:tx_state_0\/main_4  macrocell161   6801   8051  52071772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_2\/q
Path End       : \UART_CH:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_CH:BUART:tx_bitclk\/clock_0
Path slack     : 52071772p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_2\/q      macrocell162   1250   1250  52063816  RISE       1
\UART_CH:BUART:tx_bitclk\/main_3  macrocell163   6801   8051  52071772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_bitclk\/clock_0                          macrocell163        0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CH:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CH:BUART:sTX:TxShifter:u0\/clock
Path slack     : 52071844p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  52065209  RISE       1
\UART_CH:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   5289   5479  52071844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:TxShifter:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_CH:BUART:rx_load_fifo\/clock_0
Path slack     : 52072018p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7805
-------------------------------------   ---- 
End-of-path arrival time (ps)           7805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q  macrocell164   1250   1250  52062916  RISE       1
\UART_CH:BUART:rx_load_fifo\/main_0  macrocell166   6555   7805  52072018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_load_fifo\/clock_0                       macrocell166        0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:rx_state_2\/main_0
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 52072018p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7805
-------------------------------------   ---- 
End-of-path arrival time (ps)           7805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q  macrocell164   1250   1250  52062916  RISE       1
\UART_CH:BUART:rx_state_2\/main_0    macrocell168   6555   7805  52072018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CH:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_CH:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52072018p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7805
-------------------------------------   ---- 
End-of-path arrival time (ps)           7805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_ctrl_mark_last\/clock_0                  macrocell164        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_ctrl_mark_last\/q        macrocell164   1250   1250  52062916  RISE       1
\UART_CH:BUART:rx_state_stop1_reg\/main_0  macrocell170   6555   7805  52072018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_stop1_reg\/clock_0                 macrocell170        0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CH:BUART:tx_state_0\/main_3
Capture Clock  : \UART_CH:BUART:tx_state_0\/clock_0
Path slack     : 52072386p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:TxShifter:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  52069721  RISE       1
\UART_CH:BUART:tx_state_0\/main_3                  macrocell161     3858   7438  52072386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_CH:BUART:txn\/main_3
Capture Clock  : \UART_CH:BUART:txn\/clock_0
Path slack     : 52072515p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:TxShifter:u0\/clock                     datapathcell13      0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  52072515  RISE       1
\UART_CH:BUART:txn\/main_3                macrocell159     2938   7308  52072515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:txn\/clock_0                                macrocell159        0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_1\/q
Path End       : \UART_CH:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CH:BUART:sTX:TxShifter:u0\/clock
Path slack     : 52072955p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_1\/q                macrocell160     1250   1250  52065223  RISE       1
\UART_CH:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   3118   4368  52072955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:TxShifter:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_1\/q
Path End       : \UART_CH:BUART:txn\/main_1
Capture Clock  : \UART_CH:BUART:txn\/clock_0
Path slack     : 52073398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_1\/q  macrocell160   1250   1250  52065223  RISE       1
\UART_CH:BUART:txn\/main_1    macrocell159   5175   6425  52073398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:txn\/clock_0                                macrocell159        0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_1\/q
Path End       : \UART_CH:BUART:tx_state_0\/main_0
Capture Clock  : \UART_CH:BUART:tx_state_0\/clock_0
Path slack     : 52073404p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_1\/q       macrocell160   1250   1250  52065223  RISE       1
\UART_CH:BUART:tx_state_0\/main_0  macrocell161   5169   6419  52073404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 772 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_1\/q
Path End       : \UART_CH:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_CH:BUART:tx_bitclk\/clock_0
Path slack     : 52073404p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_1\/q      macrocell160   1250   1250  52065223  RISE       1
\UART_CH:BUART:tx_bitclk\/main_0  macrocell163   5169   6419  52073404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_bitclk\/clock_0                          macrocell163        0      0  RISE       1



++++ Path 773 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_2\/q
Path End       : \UART_CH:BUART:tx_state_1\/main_3
Capture Clock  : \UART_CH:BUART:tx_state_1\/clock_0
Path slack     : 52073505p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_2\/q       macrocell162   1250   1250  52063816  RISE       1
\UART_CH:BUART:tx_state_1\/main_3  macrocell160   5068   6318  52073505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 774 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_2\/q
Path End       : \UART_CH:BUART:tx_state_2\/main_3
Capture Clock  : \UART_CH:BUART:tx_state_2\/clock_0
Path slack     : 52073505p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_2\/q       macrocell162   1250   1250  52063816  RISE       1
\UART_CH:BUART:tx_state_2\/main_3  macrocell162   5068   6318  52073505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1



++++ Path 775 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_bitclk_enable\/q
Path End       : \UART_CH:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CH:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52073544p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/clock_0                   macrocell169        0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_bitclk_enable\/q          macrocell169     1250   1250  52073544  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   2529   3779  52073544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/clock                     datapathcell15      0      0  RISE       1



++++ Path 776 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_0\/q
Path End       : \UART_CH:BUART:tx_state_1\/main_1
Capture Clock  : \UART_CH:BUART:tx_state_1\/clock_0
Path slack     : 52074066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_0\/q       macrocell161   1250   1250  52064377  RISE       1
\UART_CH:BUART:tx_state_1\/main_1  macrocell160   4508   5758  52074066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 777 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_0\/q
Path End       : \UART_CH:BUART:tx_state_2\/main_1
Capture Clock  : \UART_CH:BUART:tx_state_2\/clock_0
Path slack     : 52074066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_0\/q       macrocell161   1250   1250  52064377  RISE       1
\UART_CH:BUART:tx_state_2\/main_1  macrocell162   4508   5758  52074066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1



++++ Path 778 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_3\/q
Path End       : \UART_CH:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_CH:BUART:rx_load_fifo\/clock_0
Path slack     : 52074230p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_3\/q         macrocell167   1250   1250  52068063  RISE       1
\UART_CH:BUART:rx_load_fifo\/main_3  macrocell166   4344   5594  52074230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_load_fifo\/clock_0                       macrocell166        0      0  RISE       1



++++ Path 779 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_3\/q
Path End       : \UART_CH:BUART:rx_state_2\/main_3
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 52074230p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_3\/q       macrocell167   1250   1250  52068063  RISE       1
\UART_CH:BUART:rx_state_2\/main_3  macrocell168   4344   5594  52074230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 780 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_3\/q
Path End       : \UART_CH:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_CH:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52074230p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_3\/q               macrocell167   1250   1250  52068063  RISE       1
\UART_CH:BUART:rx_state_stop1_reg\/main_2  macrocell170   4344   5594  52074230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_stop1_reg\/clock_0                 macrocell170        0      0  RISE       1



++++ Path 781 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CH:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_CH:BUART:rx_load_fifo\/clock_0
Path slack     : 52074610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  52074610  RISE       1
\UART_CH:BUART:rx_load_fifo\/main_5       macrocell166   3273   5213  52074610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_load_fifo\/clock_0                       macrocell166        0      0  RISE       1



++++ Path 782 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CH:BUART:rx_state_2\/main_5
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 52074610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  52074610  RISE       1
\UART_CH:BUART:rx_state_2\/main_5         macrocell168   3273   5213  52074610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 783 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CH:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_CH:BUART:rx_load_fifo\/clock_0
Path slack     : 52074746p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  52074746  RISE       1
\UART_CH:BUART:rx_load_fifo\/main_6       macrocell166   3138   5078  52074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_load_fifo\/clock_0                       macrocell166        0      0  RISE       1



++++ Path 784 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CH:BUART:rx_state_2\/main_6
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 52074746p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  52074746  RISE       1
\UART_CH:BUART:rx_state_2\/main_6         macrocell168   3138   5078  52074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 785 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CH:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_CH:BUART:rx_load_fifo\/clock_0
Path slack     : 52074746p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  52074746  RISE       1
\UART_CH:BUART:rx_load_fifo\/main_7       macrocell166   3137   5077  52074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_load_fifo\/clock_0                       macrocell166        0      0  RISE       1



++++ Path 786 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CH:BUART:rx_state_2\/main_7
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 52074746p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  52074746  RISE       1
\UART_CH:BUART:rx_state_2\/main_7         macrocell168   3137   5077  52074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 787 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_0\/q
Path End       : \UART_CH:BUART:rx_state_0\/main_1
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52074802p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_0\/q       macrocell165   1250   1250  52067341  RISE       1
\UART_CH:BUART:rx_state_0\/main_1  macrocell165   3771   5021  52074802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 788 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_0\/q
Path End       : \UART_CH:BUART:rx_state_3\/main_1
Capture Clock  : \UART_CH:BUART:rx_state_3\/clock_0
Path slack     : 52074802p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_0\/q       macrocell165   1250   1250  52067341  RISE       1
\UART_CH:BUART:rx_state_3\/main_1  macrocell167   3771   5021  52074802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1



++++ Path 789 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_0\/q
Path End       : \UART_CH:BUART:rx_status_3\/main_1
Capture Clock  : \UART_CH:BUART:rx_status_3\/clock_0
Path slack     : 52074802p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_0\/q        macrocell165   1250   1250  52067341  RISE       1
\UART_CH:BUART:rx_status_3\/main_1  macrocell173   3771   5021  52074802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_status_3\/clock_0                        macrocell173        0      0  RISE       1



++++ Path 790 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_0\/q
Path End       : \UART_CH:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_CH:BUART:rx_load_fifo\/clock_0
Path slack     : 52074820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_0\/q         macrocell165   1250   1250  52067341  RISE       1
\UART_CH:BUART:rx_load_fifo\/main_1  macrocell166   3753   5003  52074820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_load_fifo\/clock_0                       macrocell166        0      0  RISE       1



++++ Path 791 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_0\/q
Path End       : \UART_CH:BUART:rx_state_2\/main_1
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 52074820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_0\/q       macrocell165   1250   1250  52067341  RISE       1
\UART_CH:BUART:rx_state_2\/main_1  macrocell168   3753   5003  52074820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 792 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_0\/q
Path End       : \UART_CH:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_CH:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52074820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_0\/q               macrocell165   1250   1250  52067341  RISE       1
\UART_CH:BUART:rx_state_stop1_reg\/main_1  macrocell170   3753   5003  52074820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_stop1_reg\/clock_0                 macrocell170        0      0  RISE       1



++++ Path 793 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_bitclk\/q
Path End       : \UART_CH:BUART:tx_state_1\/main_5
Capture Clock  : \UART_CH:BUART:tx_state_1\/clock_0
Path slack     : 52074876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_bitclk\/clock_0                          macrocell163        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_bitclk\/q        macrocell163   1250   1250  52074876  RISE       1
\UART_CH:BUART:tx_state_1\/main_5  macrocell160   3698   4948  52074876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 794 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_bitclk\/q
Path End       : \UART_CH:BUART:tx_state_2\/main_5
Capture Clock  : \UART_CH:BUART:tx_state_2\/clock_0
Path slack     : 52074876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_bitclk\/clock_0                          macrocell163        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_bitclk\/q        macrocell163   1250   1250  52074876  RISE       1
\UART_CH:BUART:tx_state_2\/main_5  macrocell162   3698   4948  52074876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1



++++ Path 795 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CH:BUART:tx_state_1\/main_2
Capture Clock  : \UART_CH:BUART:tx_state_1\/clock_0
Path slack     : 52074898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  52065209  RISE       1
\UART_CH:BUART:tx_state_1\/main_2               macrocell160     4735   4925  52074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 796 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CH:BUART:tx_state_2\/main_2
Capture Clock  : \UART_CH:BUART:tx_state_2\/clock_0
Path slack     : 52074898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  52065209  RISE       1
\UART_CH:BUART:tx_state_2\/main_2               macrocell162     4735   4925  52074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1



++++ Path 797 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_1\/q
Path End       : \UART_CH:BUART:tx_state_1\/main_0
Capture Clock  : \UART_CH:BUART:tx_state_1\/clock_0
Path slack     : 52074912p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_1\/q       macrocell160   1250   1250  52065223  RISE       1
\UART_CH:BUART:tx_state_1\/main_0  macrocell160   3662   4912  52074912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 798 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_1\/q
Path End       : \UART_CH:BUART:tx_state_2\/main_0
Capture Clock  : \UART_CH:BUART:tx_state_2\/clock_0
Path slack     : 52074912p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_1\/q       macrocell160   1250   1250  52065223  RISE       1
\UART_CH:BUART:tx_state_2\/main_0  macrocell162   3662   4912  52074912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1



++++ Path 799 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_bitclk_enable\/q
Path End       : \UART_CH:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_CH:BUART:rx_load_fifo\/clock_0
Path slack     : 52075153p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/clock_0                   macrocell169        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_bitclk_enable\/q   macrocell169   1250   1250  52073544  RISE       1
\UART_CH:BUART:rx_load_fifo\/main_2  macrocell166   3420   4670  52075153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_load_fifo\/clock_0                       macrocell166        0      0  RISE       1



++++ Path 800 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_bitclk_enable\/q
Path End       : \UART_CH:BUART:rx_state_2\/main_2
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 52075153p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/clock_0                   macrocell169        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_bitclk_enable\/q  macrocell169   1250   1250  52073544  RISE       1
\UART_CH:BUART:rx_state_2\/main_2   macrocell168   3420   4670  52075153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 801 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CH:BUART:rx_state_0\/main_5
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52075342p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  52074610  RISE       1
\UART_CH:BUART:rx_state_0\/main_5         macrocell165   2542   4482  52075342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 802 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CH:BUART:rx_state_3\/main_5
Capture Clock  : \UART_CH:BUART:rx_state_3\/clock_0
Path slack     : 52075342p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  52074610  RISE       1
\UART_CH:BUART:rx_state_3\/main_5         macrocell167   2542   4482  52075342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1



++++ Path 803 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_2\/q
Path End       : \UART_CH:BUART:rx_state_0\/main_4
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52075376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_2\/q       macrocell168   1250   1250  52067915  RISE       1
\UART_CH:BUART:rx_state_0\/main_4  macrocell165   3197   4447  52075376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 804 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_2\/q
Path End       : \UART_CH:BUART:rx_state_3\/main_4
Capture Clock  : \UART_CH:BUART:rx_state_3\/clock_0
Path slack     : 52075376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_2\/q       macrocell168   1250   1250  52067915  RISE       1
\UART_CH:BUART:rx_state_3\/main_4  macrocell167   3197   4447  52075376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1



++++ Path 805 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_2\/q
Path End       : \UART_CH:BUART:rx_status_3\/main_4
Capture Clock  : \UART_CH:BUART:rx_status_3\/clock_0
Path slack     : 52075376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_2\/q        macrocell168   1250   1250  52067915  RISE       1
\UART_CH:BUART:rx_status_3\/main_4  macrocell173   3197   4447  52075376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_status_3\/clock_0                        macrocell173        0      0  RISE       1



++++ Path 806 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_3\/q
Path End       : \UART_CH:BUART:rx_state_0\/main_3
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52075524p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4299
-------------------------------------   ---- 
End-of-path arrival time (ps)           4299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_3\/q       macrocell167   1250   1250  52068063  RISE       1
\UART_CH:BUART:rx_state_0\/main_3  macrocell165   3049   4299  52075524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 807 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_3\/q
Path End       : \UART_CH:BUART:rx_state_3\/main_3
Capture Clock  : \UART_CH:BUART:rx_state_3\/clock_0
Path slack     : 52075524p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4299
-------------------------------------   ---- 
End-of-path arrival time (ps)           4299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_3\/q       macrocell167   1250   1250  52068063  RISE       1
\UART_CH:BUART:rx_state_3\/main_3  macrocell167   3049   4299  52075524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1



++++ Path 808 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_3\/q
Path End       : \UART_CH:BUART:rx_status_3\/main_3
Capture Clock  : \UART_CH:BUART:rx_status_3\/clock_0
Path slack     : 52075524p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4299
-------------------------------------   ---- 
End-of-path arrival time (ps)           4299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_3\/q        macrocell167   1250   1250  52068063  RISE       1
\UART_CH:BUART:rx_status_3\/main_3  macrocell173   3049   4299  52075524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_status_3\/clock_0                        macrocell173        0      0  RISE       1



++++ Path 809 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CH:BUART:rx_state_0\/main_6
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52075607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  52074746  RISE       1
\UART_CH:BUART:rx_state_0\/main_6         macrocell165   2276   4216  52075607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 810 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CH:BUART:rx_state_3\/main_6
Capture Clock  : \UART_CH:BUART:rx_state_3\/clock_0
Path slack     : 52075607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  52074746  RISE       1
\UART_CH:BUART:rx_state_3\/main_6         macrocell167   2276   4216  52075607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1



++++ Path 811 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CH:BUART:rx_state_0\/main_7
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52075610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  52074746  RISE       1
\UART_CH:BUART:rx_state_0\/main_7         macrocell165   2274   4214  52075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 812 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CH:BUART:rx_state_3\/main_7
Capture Clock  : \UART_CH:BUART:rx_state_3\/clock_0
Path slack     : 52075610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  52074746  RISE       1
\UART_CH:BUART:rx_state_3\/main_7         macrocell167   2274   4214  52075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1



++++ Path 813 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_CH:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_CH:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52075622p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  52075622  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/main_2   macrocell169   2262   4202  52075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/clock_0                   macrocell169        0      0  RISE       1



++++ Path 814 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_0\/q
Path End       : \UART_CH:BUART:tx_state_0\/main_1
Capture Clock  : \UART_CH:BUART:tx_state_0\/clock_0
Path slack     : 52075633p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_0\/q       macrocell161   1250   1250  52064377  RISE       1
\UART_CH:BUART:tx_state_0\/main_1  macrocell161   2941   4191  52075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 815 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_0\/q
Path End       : \UART_CH:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_CH:BUART:tx_bitclk\/clock_0
Path slack     : 52075633p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_0\/q      macrocell161   1250   1250  52064377  RISE       1
\UART_CH:BUART:tx_bitclk\/main_1  macrocell163   2941   4191  52075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_bitclk\/clock_0                          macrocell163        0      0  RISE       1



++++ Path 816 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CH:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_CH:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52075635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  52075635  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/main_1   macrocell169   2248   4188  52075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/clock_0                   macrocell169        0      0  RISE       1



++++ Path 817 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CH:BUART:pollcount_1\/main_1
Capture Clock  : \UART_CH:BUART:pollcount_1\/clock_0
Path slack     : 52075635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  52075635  RISE       1
\UART_CH:BUART:pollcount_1\/main_1        macrocell171   2248   4188  52075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_1\/clock_0                        macrocell171        0      0  RISE       1



++++ Path 818 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CH:BUART:pollcount_0\/main_1
Capture Clock  : \UART_CH:BUART:pollcount_0\/clock_0
Path slack     : 52075635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  52075635  RISE       1
\UART_CH:BUART:pollcount_0\/main_1        macrocell172   2248   4188  52075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_0\/clock_0                        macrocell172        0      0  RISE       1



++++ Path 819 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_state_0\/q
Path End       : \UART_CH:BUART:txn\/main_2
Capture Clock  : \UART_CH:BUART:txn\/clock_0
Path slack     : 52075638p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_state_0\/q  macrocell161   1250   1250  52064377  RISE       1
\UART_CH:BUART:txn\/main_2    macrocell159   2935   4185  52075638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:txn\/clock_0                                macrocell159        0      0  RISE       1



++++ Path 820 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CH:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_CH:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52075639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  52075639  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/main_0   macrocell169   2244   4184  52075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/clock_0                   macrocell169        0      0  RISE       1



++++ Path 821 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CH:BUART:pollcount_1\/main_0
Capture Clock  : \UART_CH:BUART:pollcount_1\/clock_0
Path slack     : 52075639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  52075639  RISE       1
\UART_CH:BUART:pollcount_1\/main_0        macrocell171   2244   4184  52075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_1\/clock_0                        macrocell171        0      0  RISE       1



++++ Path 822 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CH:BUART:pollcount_0\/main_0
Capture Clock  : \UART_CH:BUART:pollcount_0\/clock_0
Path slack     : 52075639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  52075639  RISE       1
\UART_CH:BUART:pollcount_0\/main_0        macrocell172   2244   4184  52075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_0\/clock_0                        macrocell172        0      0  RISE       1



++++ Path 823 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_load_fifo\/q
Path End       : \UART_CH:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_CH:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52075768p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_load_fifo\/clock_0                       macrocell166        0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_load_fifo\/q            macrocell166     1250   1250  52072690  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   3185   4435  52075768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxShifter:u0\/clock                     datapathcell15      0      0  RISE       1



++++ Path 824 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_bitclk\/q
Path End       : \UART_CH:BUART:txn\/main_6
Capture Clock  : \UART_CH:BUART:txn\/clock_0
Path slack     : 52075789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_bitclk\/clock_0                          macrocell163        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_bitclk\/q  macrocell163   1250   1250  52074876  RISE       1
\UART_CH:BUART:txn\/main_6   macrocell159   2784   4034  52075789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:txn\/clock_0                                macrocell159        0      0  RISE       1



++++ Path 825 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:tx_bitclk\/q
Path End       : \UART_CH:BUART:tx_state_0\/main_5
Capture Clock  : \UART_CH:BUART:tx_state_0\/clock_0
Path slack     : 52075795p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_bitclk\/clock_0                          macrocell163        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:tx_bitclk\/q        macrocell163   1250   1250  52074876  RISE       1
\UART_CH:BUART:tx_state_0\/main_5  macrocell161   2778   4028  52075795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 826 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CH:BUART:tx_state_1\/main_4
Capture Clock  : \UART_CH:BUART:tx_state_1\/clock_0
Path slack     : 52075819p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  52075819  RISE       1
\UART_CH:BUART:tx_state_1\/main_4               macrocell160     3815   4005  52075819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_1\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 827 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CH:BUART:tx_state_2\/main_4
Capture Clock  : \UART_CH:BUART:tx_state_2\/clock_0
Path slack     : 52075819p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  52075819  RISE       1
\UART_CH:BUART:tx_state_2\/main_4               macrocell162     3815   4005  52075819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_2\/clock_0                         macrocell162        0      0  RISE       1



++++ Path 828 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:pollcount_0\/q
Path End       : \UART_CH:BUART:rx_state_0\/main_10
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52076029p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_0\/clock_0                        macrocell172        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:pollcount_0\/q       macrocell172   1250   1250  52070473  RISE       1
\UART_CH:BUART:rx_state_0\/main_10  macrocell165   2544   3794  52076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 829 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:pollcount_0\/q
Path End       : \UART_CH:BUART:rx_status_3\/main_7
Capture Clock  : \UART_CH:BUART:rx_status_3\/clock_0
Path slack     : 52076029p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_0\/clock_0                        macrocell172        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:pollcount_0\/q       macrocell172   1250   1250  52070473  RISE       1
\UART_CH:BUART:rx_status_3\/main_7  macrocell173   2544   3794  52076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_status_3\/clock_0                        macrocell173        0      0  RISE       1



++++ Path 830 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:pollcount_0\/q
Path End       : \UART_CH:BUART:pollcount_1\/main_4
Capture Clock  : \UART_CH:BUART:pollcount_1\/clock_0
Path slack     : 52076030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_0\/clock_0                        macrocell172        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:pollcount_0\/q       macrocell172   1250   1250  52070473  RISE       1
\UART_CH:BUART:pollcount_1\/main_4  macrocell171   2544   3794  52076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_1\/clock_0                        macrocell171        0      0  RISE       1



++++ Path 831 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:pollcount_0\/q
Path End       : \UART_CH:BUART:pollcount_0\/main_3
Capture Clock  : \UART_CH:BUART:pollcount_0\/clock_0
Path slack     : 52076030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_0\/clock_0                        macrocell172        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:pollcount_0\/q       macrocell172   1250   1250  52070473  RISE       1
\UART_CH:BUART:pollcount_0\/main_3  macrocell172   2544   3794  52076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_0\/clock_0                        macrocell172        0      0  RISE       1



++++ Path 832 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:pollcount_1\/q
Path End       : \UART_CH:BUART:rx_state_0\/main_8
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52076047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_1\/clock_0                        macrocell171        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:pollcount_1\/q      macrocell171   1250   1250  52070491  RISE       1
\UART_CH:BUART:rx_state_0\/main_8  macrocell165   2526   3776  52076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 833 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:pollcount_1\/q
Path End       : \UART_CH:BUART:rx_status_3\/main_5
Capture Clock  : \UART_CH:BUART:rx_status_3\/clock_0
Path slack     : 52076047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_1\/clock_0                        macrocell171        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:pollcount_1\/q       macrocell171   1250   1250  52070491  RISE       1
\UART_CH:BUART:rx_status_3\/main_5  macrocell173   2526   3776  52076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_status_3\/clock_0                        macrocell173        0      0  RISE       1



++++ Path 834 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:pollcount_1\/q
Path End       : \UART_CH:BUART:pollcount_1\/main_2
Capture Clock  : \UART_CH:BUART:pollcount_1\/clock_0
Path slack     : 52076047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_1\/clock_0                        macrocell171        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:pollcount_1\/q       macrocell171   1250   1250  52070491  RISE       1
\UART_CH:BUART:pollcount_1\/main_2  macrocell171   2526   3776  52076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:pollcount_1\/clock_0                        macrocell171        0      0  RISE       1



++++ Path 835 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_bitclk_enable\/q
Path End       : \UART_CH:BUART:rx_state_0\/main_2
Capture Clock  : \UART_CH:BUART:rx_state_0\/clock_0
Path slack     : 52076052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/clock_0                   macrocell169        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_bitclk_enable\/q  macrocell169   1250   1250  52073544  RISE       1
\UART_CH:BUART:rx_state_0\/main_2   macrocell165   2521   3771  52076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_0\/clock_0                         macrocell165        0      0  RISE       1



++++ Path 836 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_bitclk_enable\/q
Path End       : \UART_CH:BUART:rx_state_3\/main_2
Capture Clock  : \UART_CH:BUART:rx_state_3\/clock_0
Path slack     : 52076052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/clock_0                   macrocell169        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_bitclk_enable\/q  macrocell169   1250   1250  52073544  RISE       1
\UART_CH:BUART:rx_state_3\/main_2   macrocell167   2521   3771  52076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_3\/clock_0                         macrocell167        0      0  RISE       1



++++ Path 837 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_bitclk_enable\/q
Path End       : \UART_CH:BUART:rx_status_3\/main_2
Capture Clock  : \UART_CH:BUART:rx_status_3\/clock_0
Path slack     : 52076052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_bitclk_enable\/clock_0                   macrocell169        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_bitclk_enable\/q  macrocell169   1250   1250  52073544  RISE       1
\UART_CH:BUART:rx_status_3\/main_2  macrocell173   2521   3771  52076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_status_3\/clock_0                        macrocell173        0      0  RISE       1



++++ Path 838 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:txn\/q
Path End       : \UART_CH:BUART:txn\/main_0
Capture Clock  : \UART_CH:BUART:txn\/clock_0
Path slack     : 52076267p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:txn\/clock_0                                macrocell159        0      0  RISE       1

Data path
pin name                    model name    delay     AT     slack  edge  Fanout
--------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:txn\/q       macrocell159   1250   1250  52076267  RISE       1
\UART_CH:BUART:txn\/main_0  macrocell159   2307   3557  52076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:txn\/clock_0                                macrocell159        0      0  RISE       1



++++ Path 839 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_2\/q
Path End       : \UART_CH:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_CH:BUART:rx_load_fifo\/clock_0
Path slack     : 52076267p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_2\/q         macrocell168   1250   1250  52067915  RISE       1
\UART_CH:BUART:rx_load_fifo\/main_4  macrocell166   2307   3557  52076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_load_fifo\/clock_0                       macrocell166        0      0  RISE       1



++++ Path 840 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_2\/q
Path End       : \UART_CH:BUART:rx_state_2\/main_4
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 52076267p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_2\/q       macrocell168   1250   1250  52067915  RISE       1
\UART_CH:BUART:rx_state_2\/main_4  macrocell168   2307   3557  52076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 841 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_state_2\/q
Path End       : \UART_CH:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_CH:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52076267p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_state_2\/q               macrocell168   1250   1250  52067915  RISE       1
\UART_CH:BUART:rx_state_stop1_reg\/main_3  macrocell170   2307   3557  52076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_stop1_reg\/clock_0                 macrocell170        0      0  RISE       1



++++ Path 842 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_last\/q
Path End       : \UART_CH:BUART:rx_state_2\/main_9
Capture Clock  : \UART_CH:BUART:rx_state_2\/clock_0
Path slack     : 52076286p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_last\/clock_0                            macrocell174        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_last\/q          macrocell174   1250   1250  52076286  RISE       1
\UART_CH:BUART:rx_state_2\/main_9  macrocell168   2288   3538  52076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_state_2\/clock_0                         macrocell168        0      0  RISE       1



++++ Path 843 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CH:BUART:tx_state_0\/main_2
Capture Clock  : \UART_CH:BUART:tx_state_0\/clock_0
Path slack     : 52076731p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3092
-------------------------------------   ---- 
End-of-path arrival time (ps)           3092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  52065209  RISE       1
\UART_CH:BUART:tx_state_0\/main_2               macrocell161     2902   3092  52076731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_state_0\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 844 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CH:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_CH:BUART:tx_bitclk\/clock_0
Path slack     : 52076731p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3092
-------------------------------------   ---- 
End-of-path arrival time (ps)           3092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  52065209  RISE       1
\UART_CH:BUART:tx_bitclk\/main_2                macrocell163     2902   3092  52076731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:tx_bitclk\/clock_0                          macrocell163        0      0  RISE       1



++++ Path 845 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CH:BUART:txn\/main_5
Capture Clock  : \UART_CH:BUART:txn\/clock_0
Path slack     : 52076743p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3080
-------------------------------------   ---- 
End-of-path arrival time (ps)           3080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_CH:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  52075819  RISE       1
\UART_CH:BUART:txn\/main_5                      macrocell159     2890   3080  52076743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:txn\/clock_0                                macrocell159        0      0  RISE       1



++++ Path 846 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CH:BUART:rx_status_3\/q
Path End       : \UART_CH:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_CH:BUART:sRX:RxSts\/clock
Path slack     : 52077969p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_CH_IntClock:R#1 vs. UART_CH_IntClock:R#2)   52083333
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   52082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:rx_status_3\/clock_0                        macrocell173        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_CH:BUART:rx_status_3\/q       macrocell173   1250   1250  52077969  RISE       1
\UART_CH:BUART:sRX:RxSts\/status_3  statusicell8   3615   4865  52077969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_CH:BUART:sRX:RxSts\/clock                            statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

