
M_Car_MCU2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004188  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000126  00800060  00004188  0000421c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000024  00800186  00800186  00004342  2**0
                  ALLOC
  3 .stab         00004b3c  00000000  00000000  00004344  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001e6b  00000000  00000000  00008e80  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000aceb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000ae8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000b07d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000d488  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000e80e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000f9e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000fba4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000fe9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00010808  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 45 0f 	jmp	0x1e8a	; 0x1e8a <__vector_1>
       8:	0c 94 78 0f 	jmp	0x1ef0	; 0x1ef0 <__vector_2>
       c:	0c 94 ab 0f 	jmp	0x1f56	; 0x1f56 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__vector_6>
      1c:	0c 94 2a 0c 	jmp	0x1854	; 0x1854 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 0b 0d 	jmp	0x1a16	; 0x1a16 <__vector_12>
      34:	0c 94 61 0a 	jmp	0x14c2	; 0x14c2 <__vector_13>
      38:	0c 94 94 0a 	jmp	0x1528	; 0x1528 <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 9e 13 	jmp	0x273c	; 0x273c <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e8       	ldi	r30, 0x88	; 136
      68:	f1 e4       	ldi	r31, 0x41	; 65
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 38       	cpi	r26, 0x86	; 134
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a6 e8       	ldi	r26, 0x86	; 134
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 3a       	cpi	r26, 0xAA	; 170
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 33 08 	call	0x1066	; 0x1066 <main>
      8a:	0c 94 c2 20 	jmp	0x4184	; 0x4184 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 8b 20 	jmp	0x4116	; 0x4116 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 a7 20 	jmp	0x414e	; 0x414e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 97 20 	jmp	0x412e	; 0x412e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 b3 20 	jmp	0x4166	; 0x4166 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 97 20 	jmp	0x412e	; 0x412e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 b3 20 	jmp	0x4166	; 0x4166 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 8b 20 	jmp	0x4116	; 0x4116 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 a7 20 	jmp	0x414e	; 0x414e <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 93 20 	jmp	0x4126	; 0x4126 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 af 20 	jmp	0x415e	; 0x415e <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 97 20 	jmp	0x412e	; 0x412e <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 b3 20 	jmp	0x4166	; 0x4166 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 97 20 	jmp	0x412e	; 0x412e <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 b3 20 	jmp	0x4166	; 0x4166 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 97 20 	jmp	0x412e	; 0x412e <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 b3 20 	jmp	0x4166	; 0x4166 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 9b 20 	jmp	0x4136	; 0x4136 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 b7 20 	jmp	0x416e	; 0x416e <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 93 20 	jmp	0x4126	; 0x4126 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 af 20 	jmp	0x415e	; 0x415e <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <USART_RXCallback>:

volatile f32 readings[2];
volatile u8 current_ADC = 0;
volatile u8 state = 0;

void USART_RXCallback(){
     e2e:	0f 93       	push	r16
     e30:	1f 93       	push	r17
     e32:	df 93       	push	r29
     e34:	cf 93       	push	r28
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
	if( Data_Count == 0 )
     e3a:	80 91 88 01 	lds	r24, 0x0188
     e3e:	88 23       	and	r24, r24
     e40:	c1 f4       	brne	.+48     	; 0xe72 <USART_RXCallback+0x44>
	{
		Global_ID = USART_u8ReceiveInterruptByte();
     e42:	0e 94 d1 09 	call	0x13a2	; 0x13a2 <USART_u8ReceiveInterruptByte>
     e46:	80 93 89 01 	sts	0x0189, r24
		LCD_voidGoToPosition(0,0);
     e4a:	80 e0       	ldi	r24, 0x00	; 0
     e4c:	60 e0       	ldi	r22, 0x00	; 0
     e4e:	0e 94 07 1f 	call	0x3e0e	; 0x3e0e <LCD_voidGoToPosition>
		LCD_voidWriteIntData(Global_ID);
     e52:	80 91 89 01 	lds	r24, 0x0189
     e56:	88 2f       	mov	r24, r24
     e58:	90 e0       	ldi	r25, 0x00	; 0
     e5a:	a0 e0       	ldi	r26, 0x00	; 0
     e5c:	b0 e0       	ldi	r27, 0x00	; 0
     e5e:	bc 01       	movw	r22, r24
     e60:	cd 01       	movw	r24, r26
     e62:	0e 94 33 1e 	call	0x3c66	; 0x3c66 <LCD_voidWriteIntData>
		Data_Count++;
     e66:	80 91 88 01 	lds	r24, 0x0188
     e6a:	8f 5f       	subi	r24, 0xFF	; 255
     e6c:	80 93 88 01 	sts	0x0188, r24
     e70:	5c c0       	rjmp	.+184    	; 0xf2a <USART_RXCallback+0xfc>
	}
	else if(Data_Count == 1)
     e72:	80 91 88 01 	lds	r24, 0x0188
     e76:	81 30       	cpi	r24, 0x01	; 1
     e78:	f1 f5       	brne	.+124    	; 0xef6 <USART_RXCallback+0xc8>
	{
		R_W = USART_u8ReceiveInterruptByte();
     e7a:	0e 94 d1 09 	call	0x13a2	; 0x13a2 <USART_u8ReceiveInterruptByte>
     e7e:	80 93 68 01 	sts	0x0168, r24
		LCD_voidGoToPosition(1,0);
     e82:	81 e0       	ldi	r24, 0x01	; 1
     e84:	60 e0       	ldi	r22, 0x00	; 0
     e86:	0e 94 07 1f 	call	0x3e0e	; 0x3e0e <LCD_voidGoToPosition>
		LCD_voidWriteIntData(R_W);
     e8a:	80 91 68 01 	lds	r24, 0x0168
     e8e:	88 2f       	mov	r24, r24
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	a0 e0       	ldi	r26, 0x00	; 0
     e94:	b0 e0       	ldi	r27, 0x00	; 0
     e96:	bc 01       	movw	r22, r24
     e98:	cd 01       	movw	r24, r26
     e9a:	0e 94 33 1e 	call	0x3c66	; 0x3c66 <LCD_voidWriteIntData>
		Data_Count++;
     e9e:	80 91 88 01 	lds	r24, 0x0188
     ea2:	8f 5f       	subi	r24, 0xFF	; 255
     ea4:	80 93 88 01 	sts	0x0188, r24
		USART_RX_Flag = 1;
     ea8:	81 e0       	ldi	r24, 0x01	; 1
     eaa:	80 93 87 01 	sts	0x0187, r24
		ADC_voidStartConversion(Global_ID - TEMP_ID);
     eae:	80 91 89 01 	lds	r24, 0x0189
     eb2:	84 50       	subi	r24, 0x04	; 4
     eb4:	0e 94 de 12 	call	0x25bc	; 0x25bc <ADC_voidStartConversion>
		readings[Global_ID - TEMP_ID] = ADC_u16ReadADCInMV();
     eb8:	80 91 89 01 	lds	r24, 0x0189
     ebc:	88 2f       	mov	r24, r24
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	8c 01       	movw	r16, r24
     ec2:	04 50       	subi	r16, 0x04	; 4
     ec4:	10 40       	sbci	r17, 0x00	; 0
     ec6:	0e 94 30 13 	call	0x2660	; 0x2660 <ADC_u16ReadADCInMV>
     eca:	cc 01       	movw	r24, r24
     ecc:	a0 e0       	ldi	r26, 0x00	; 0
     ece:	b0 e0       	ldi	r27, 0x00	; 0
     ed0:	bc 01       	movw	r22, r24
     ed2:	cd 01       	movw	r24, r26
     ed4:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
     ed8:	9b 01       	movw	r18, r22
     eda:	ac 01       	movw	r20, r24
     edc:	c8 01       	movw	r24, r16
     ede:	88 0f       	add	r24, r24
     ee0:	99 1f       	adc	r25, r25
     ee2:	88 0f       	add	r24, r24
     ee4:	99 1f       	adc	r25, r25
     ee6:	fc 01       	movw	r30, r24
     ee8:	e0 56       	subi	r30, 0x60	; 96
     eea:	fe 4f       	sbci	r31, 0xFE	; 254
     eec:	20 83       	st	Z, r18
     eee:	31 83       	std	Z+1, r19	; 0x01
     ef0:	42 83       	std	Z+2, r20	; 0x02
     ef2:	53 83       	std	Z+3, r21	; 0x03
     ef4:	1a c0       	rjmp	.+52     	; 0xf2a <USART_RXCallback+0xfc>
	}
	else
	{
		state = USART_u8ReceiveInterruptByte();
     ef6:	0e 94 d1 09 	call	0x13a2	; 0x13a2 <USART_u8ReceiveInterruptByte>
     efa:	80 93 8b 01 	sts	0x018B, r24
		if(R_W == 0){
     efe:	80 91 68 01 	lds	r24, 0x0168
     f02:	88 23       	and	r24, r24
     f04:	19 f4       	brne	.+6      	; 0xf0c <USART_RXCallback+0xde>
			Data_Count = 0;
     f06:	10 92 88 01 	sts	0x0188, r1
     f0a:	0f c0       	rjmp	.+30     	; 0xf2a <USART_RXCallback+0xfc>
		}
		else if(Data_Count < 4){
     f0c:	80 91 88 01 	lds	r24, 0x0188
     f10:	84 30       	cpi	r24, 0x04	; 4
     f12:	48 f4       	brcc	.+18     	; 0xf26 <USART_RXCallback+0xf8>
			USART_RX_Flag = 1;
     f14:	81 e0       	ldi	r24, 0x01	; 1
     f16:	80 93 87 01 	sts	0x0187, r24
			Data_Count++;
     f1a:	80 91 88 01 	lds	r24, 0x0188
     f1e:	8f 5f       	subi	r24, 0xFF	; 255
     f20:	80 93 88 01 	sts	0x0188, r24
     f24:	02 c0       	rjmp	.+4      	; 0xf2a <USART_RXCallback+0xfc>
		}
		else{
			Data_Count = 0;
     f26:	10 92 88 01 	sts	0x0188, r1
		}
	}
}
     f2a:	cf 91       	pop	r28
     f2c:	df 91       	pop	r29
     f2e:	1f 91       	pop	r17
     f30:	0f 91       	pop	r16
     f32:	08 95       	ret

00000f34 <APP_voidInit>:
//		current_ADC = 0;
//	}
//}

void APP_voidInit(void)
{
     f34:	df 93       	push	r29
     f36:	cf 93       	push	r28
     f38:	cd b7       	in	r28, 0x3d	; 61
     f3a:	de b7       	in	r29, 0x3e	; 62
     f3c:	2e 97       	sbiw	r28, 0x0e	; 14
     f3e:	0f b6       	in	r0, 0x3f	; 63
     f40:	f8 94       	cli
     f42:	de bf       	out	0x3e, r29	; 62
     f44:	0f be       	out	0x3f, r0	; 63
     f46:	cd bf       	out	0x3d, r28	; 61
	// Pin IN/OUT Init
	PORT_voidInit();
     f48:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <PORT_voidInit>

	// Gobale Interrupt Enable
	GIE_voidEnable();
     f4c:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GIE_voidEnable>
     f50:	80 e0       	ldi	r24, 0x00	; 0
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	a0 ea       	ldi	r26, 0xA0	; 160
     f56:	b1 e4       	ldi	r27, 0x41	; 65
     f58:	8b 87       	std	Y+11, r24	; 0x0b
     f5a:	9c 87       	std	Y+12, r25	; 0x0c
     f5c:	ad 87       	std	Y+13, r26	; 0x0d
     f5e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f60:	6b 85       	ldd	r22, Y+11	; 0x0b
     f62:	7c 85       	ldd	r23, Y+12	; 0x0c
     f64:	8d 85       	ldd	r24, Y+13	; 0x0d
     f66:	9e 85       	ldd	r25, Y+14	; 0x0e
     f68:	20 e0       	ldi	r18, 0x00	; 0
     f6a:	30 e0       	ldi	r19, 0x00	; 0
     f6c:	4a ef       	ldi	r20, 0xFA	; 250
     f6e:	54 e4       	ldi	r21, 0x44	; 68
     f70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f74:	dc 01       	movw	r26, r24
     f76:	cb 01       	movw	r24, r22
     f78:	8f 83       	std	Y+7, r24	; 0x07
     f7a:	98 87       	std	Y+8, r25	; 0x08
     f7c:	a9 87       	std	Y+9, r26	; 0x09
     f7e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     f80:	6f 81       	ldd	r22, Y+7	; 0x07
     f82:	78 85       	ldd	r23, Y+8	; 0x08
     f84:	89 85       	ldd	r24, Y+9	; 0x09
     f86:	9a 85       	ldd	r25, Y+10	; 0x0a
     f88:	20 e0       	ldi	r18, 0x00	; 0
     f8a:	30 e0       	ldi	r19, 0x00	; 0
     f8c:	40 e8       	ldi	r20, 0x80	; 128
     f8e:	5f e3       	ldi	r21, 0x3F	; 63
     f90:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     f94:	88 23       	and	r24, r24
     f96:	2c f4       	brge	.+10     	; 0xfa2 <APP_voidInit+0x6e>
		__ticks = 1;
     f98:	81 e0       	ldi	r24, 0x01	; 1
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	9e 83       	std	Y+6, r25	; 0x06
     f9e:	8d 83       	std	Y+5, r24	; 0x05
     fa0:	3f c0       	rjmp	.+126    	; 0x1020 <APP_voidInit+0xec>
	else if (__tmp > 65535)
     fa2:	6f 81       	ldd	r22, Y+7	; 0x07
     fa4:	78 85       	ldd	r23, Y+8	; 0x08
     fa6:	89 85       	ldd	r24, Y+9	; 0x09
     fa8:	9a 85       	ldd	r25, Y+10	; 0x0a
     faa:	20 e0       	ldi	r18, 0x00	; 0
     fac:	3f ef       	ldi	r19, 0xFF	; 255
     fae:	4f e7       	ldi	r20, 0x7F	; 127
     fb0:	57 e4       	ldi	r21, 0x47	; 71
     fb2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     fb6:	18 16       	cp	r1, r24
     fb8:	4c f5       	brge	.+82     	; 0x100c <APP_voidInit+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fba:	6b 85       	ldd	r22, Y+11	; 0x0b
     fbc:	7c 85       	ldd	r23, Y+12	; 0x0c
     fbe:	8d 85       	ldd	r24, Y+13	; 0x0d
     fc0:	9e 85       	ldd	r25, Y+14	; 0x0e
     fc2:	20 e0       	ldi	r18, 0x00	; 0
     fc4:	30 e0       	ldi	r19, 0x00	; 0
     fc6:	40 e2       	ldi	r20, 0x20	; 32
     fc8:	51 e4       	ldi	r21, 0x41	; 65
     fca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fce:	dc 01       	movw	r26, r24
     fd0:	cb 01       	movw	r24, r22
     fd2:	bc 01       	movw	r22, r24
     fd4:	cd 01       	movw	r24, r26
     fd6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fda:	dc 01       	movw	r26, r24
     fdc:	cb 01       	movw	r24, r22
     fde:	9e 83       	std	Y+6, r25	; 0x06
     fe0:	8d 83       	std	Y+5, r24	; 0x05
     fe2:	0f c0       	rjmp	.+30     	; 0x1002 <APP_voidInit+0xce>
     fe4:	88 ec       	ldi	r24, 0xC8	; 200
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	9c 83       	std	Y+4, r25	; 0x04
     fea:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     fec:	8b 81       	ldd	r24, Y+3	; 0x03
     fee:	9c 81       	ldd	r25, Y+4	; 0x04
     ff0:	01 97       	sbiw	r24, 0x01	; 1
     ff2:	f1 f7       	brne	.-4      	; 0xff0 <APP_voidInit+0xbc>
     ff4:	9c 83       	std	Y+4, r25	; 0x04
     ff6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ff8:	8d 81       	ldd	r24, Y+5	; 0x05
     ffa:	9e 81       	ldd	r25, Y+6	; 0x06
     ffc:	01 97       	sbiw	r24, 0x01	; 1
     ffe:	9e 83       	std	Y+6, r25	; 0x06
    1000:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1002:	8d 81       	ldd	r24, Y+5	; 0x05
    1004:	9e 81       	ldd	r25, Y+6	; 0x06
    1006:	00 97       	sbiw	r24, 0x00	; 0
    1008:	69 f7       	brne	.-38     	; 0xfe4 <APP_voidInit+0xb0>
    100a:	14 c0       	rjmp	.+40     	; 0x1034 <APP_voidInit+0x100>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    100c:	6f 81       	ldd	r22, Y+7	; 0x07
    100e:	78 85       	ldd	r23, Y+8	; 0x08
    1010:	89 85       	ldd	r24, Y+9	; 0x09
    1012:	9a 85       	ldd	r25, Y+10	; 0x0a
    1014:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1018:	dc 01       	movw	r26, r24
    101a:	cb 01       	movw	r24, r22
    101c:	9e 83       	std	Y+6, r25	; 0x06
    101e:	8d 83       	std	Y+5, r24	; 0x05
    1020:	8d 81       	ldd	r24, Y+5	; 0x05
    1022:	9e 81       	ldd	r25, Y+6	; 0x06
    1024:	9a 83       	std	Y+2, r25	; 0x02
    1026:	89 83       	std	Y+1, r24	; 0x01
    1028:	89 81       	ldd	r24, Y+1	; 0x01
    102a:	9a 81       	ldd	r25, Y+2	; 0x02
    102c:	01 97       	sbiw	r24, 0x01	; 1
    102e:	f1 f7       	brne	.-4      	; 0x102c <APP_voidInit+0xf8>
    1030:	9a 83       	std	Y+2, r25	; 0x02
    1032:	89 83       	std	Y+1, r24	; 0x01

	// SPI Init
	//	SPI_voidSetCallBack(SPI_RX);
	_delay_ms(20);
	SPI_voidSlaveInit();
    1034:	0e 94 9c 0c 	call	0x1938	; 0x1938 <SPI_voidSlaveInit>
	USART_voidRXCSetCallBack(USART_RXCallback);
    1038:	87 e1       	ldi	r24, 0x17	; 23
    103a:	97 e0       	ldi	r25, 0x07	; 7
    103c:	0e 94 3d 0a 	call	0x147a	; 0x147a <USART_voidRXCSetCallBack>
	USART_voidEnableRXCInterrupt();
    1040:	0e 94 8d 09 	call	0x131a	; 0x131a <USART_voidEnableRXCInterrupt>
	USART_voidInit();
    1044:	0e 94 16 09 	call	0x122c	; 0x122c <USART_voidInit>
	// LCD
	LCD_voidInit();
    1048:	0e 94 a5 14 	call	0x294a	; 0x294a <LCD_voidInit>
//	ADC_voidSetCallback(ADC_Chain);
	ADC_voidInit();
    104c:	0e 94 3c 12 	call	0x2478	; 0x2478 <ADC_voidInit>
	ADC_voidEnable();
    1050:	0e 94 79 12 	call	0x24f2	; 0x24f2 <ADC_voidEnable>
//	ADC_voidInterrputEnable();
//	ADC_voidStartInterruptConversion(current_ADC);
}
    1054:	2e 96       	adiw	r28, 0x0e	; 14
    1056:	0f b6       	in	r0, 0x3f	; 63
    1058:	f8 94       	cli
    105a:	de bf       	out	0x3e, r29	; 62
    105c:	0f be       	out	0x3f, r0	; 63
    105e:	cd bf       	out	0x3d, r28	; 61
    1060:	cf 91       	pop	r28
    1062:	df 91       	pop	r29
    1064:	08 95       	ret

00001066 <main>:


int main(void)
{
    1066:	df 93       	push	r29
    1068:	cf 93       	push	r28
    106a:	00 d0       	rcall	.+0      	; 0x106c <main+0x6>
    106c:	0f 92       	push	r0
    106e:	cd b7       	in	r28, 0x3d	; 61
    1070:	de b7       	in	r29, 0x3e	; 62

	APP_voidInit();
    1072:	0e 94 9a 07 	call	0xf34	; 0xf34 <APP_voidInit>

	while(1)
	{
		/****************************************************************************/
		// USART Communication
		if( USART_RX_Flag == 1 && ((R_W == READ && Data_Count > 1) || (R_W == WRITE && Data_Count == 0)))
    1076:	80 91 87 01 	lds	r24, 0x0187
    107a:	81 30       	cpi	r24, 0x01	; 1
    107c:	e1 f7       	brne	.-8      	; 0x1076 <main+0x10>
    107e:	80 91 68 01 	lds	r24, 0x0168
    1082:	81 30       	cpi	r24, 0x01	; 1
    1084:	21 f4       	brne	.+8      	; 0x108e <main+0x28>
    1086:	80 91 88 01 	lds	r24, 0x0188
    108a:	82 30       	cpi	r24, 0x02	; 2
    108c:	40 f4       	brcc	.+16     	; 0x109e <main+0x38>
    108e:	80 91 68 01 	lds	r24, 0x0168
    1092:	88 23       	and	r24, r24
    1094:	81 f7       	brne	.-32     	; 0x1076 <main+0x10>
    1096:	80 91 88 01 	lds	r24, 0x0188
    109a:	88 23       	and	r24, r24
    109c:	61 f7       	brne	.-40     	; 0x1076 <main+0x10>
		{
			u8 temp = SPI_u8ReadDataISR();
    109e:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <SPI_u8ReadDataISR>
    10a2:	89 83       	std	Y+1, r24	; 0x01
			USART_RX_Flag = 0;
    10a4:	10 92 87 01 	sts	0x0187, r1
			if(Data_Count == 4){
    10a8:	80 91 88 01 	lds	r24, 0x0188
    10ac:	84 30       	cpi	r24, 0x04	; 4
    10ae:	11 f4       	brne	.+4      	; 0x10b4 <main+0x4e>
				Data_Count = 0;
    10b0:	10 92 88 01 	sts	0x0188, r1
			}
			switch (Global_ID)
    10b4:	80 91 89 01 	lds	r24, 0x0189
    10b8:	28 2f       	mov	r18, r24
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	3b 83       	std	Y+3, r19	; 0x03
    10be:	2a 83       	std	Y+2, r18	; 0x02
    10c0:	8a 81       	ldd	r24, Y+2	; 0x02
    10c2:	9b 81       	ldd	r25, Y+3	; 0x03
    10c4:	84 30       	cpi	r24, 0x04	; 4
    10c6:	91 05       	cpc	r25, r1
    10c8:	39 f0       	breq	.+14     	; 0x10d8 <main+0x72>
    10ca:	2a 81       	ldd	r18, Y+2	; 0x02
    10cc:	3b 81       	ldd	r19, Y+3	; 0x03
    10ce:	25 30       	cpi	r18, 0x05	; 5
    10d0:	31 05       	cpc	r19, r1
    10d2:	09 f4       	brne	.+2      	; 0x10d6 <main+0x70>
    10d4:	56 c0       	rjmp	.+172    	; 0x1182 <main+0x11c>
    10d6:	cf cf       	rjmp	.-98     	; 0x1076 <main+0x10>
			{

			case TEMP_ID:
				SPI_voidSendDataISR((u32)(readings[0]/10));
    10d8:	80 91 a0 01 	lds	r24, 0x01A0
    10dc:	90 91 a1 01 	lds	r25, 0x01A1
    10e0:	a0 91 a2 01 	lds	r26, 0x01A2
    10e4:	b0 91 a3 01 	lds	r27, 0x01A3
    10e8:	bc 01       	movw	r22, r24
    10ea:	cd 01       	movw	r24, r26
    10ec:	20 e0       	ldi	r18, 0x00	; 0
    10ee:	30 e0       	ldi	r19, 0x00	; 0
    10f0:	40 e2       	ldi	r20, 0x20	; 32
    10f2:	51 e4       	ldi	r21, 0x41	; 65
    10f4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    10f8:	dc 01       	movw	r26, r24
    10fa:	cb 01       	movw	r24, r22
    10fc:	bc 01       	movw	r22, r24
    10fe:	cd 01       	movw	r24, r26
    1100:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1104:	dc 01       	movw	r26, r24
    1106:	cb 01       	movw	r24, r22
    1108:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <SPI_voidSendDataISR>
				USART_voidSendInterruptByte((u32)(readings[0]/10));
    110c:	80 91 a0 01 	lds	r24, 0x01A0
    1110:	90 91 a1 01 	lds	r25, 0x01A1
    1114:	a0 91 a2 01 	lds	r26, 0x01A2
    1118:	b0 91 a3 01 	lds	r27, 0x01A3
    111c:	bc 01       	movw	r22, r24
    111e:	cd 01       	movw	r24, r26
    1120:	20 e0       	ldi	r18, 0x00	; 0
    1122:	30 e0       	ldi	r19, 0x00	; 0
    1124:	40 e2       	ldi	r20, 0x20	; 32
    1126:	51 e4       	ldi	r21, 0x41	; 65
    1128:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    112c:	dc 01       	movw	r26, r24
    112e:	cb 01       	movw	r24, r22
    1130:	bc 01       	movw	r22, r24
    1132:	cd 01       	movw	r24, r26
    1134:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1138:	dc 01       	movw	r26, r24
    113a:	cb 01       	movw	r24, r22
    113c:	0e 94 c3 09 	call	0x1386	; 0x1386 <USART_voidSendInterruptByte>
				LCD_voidGoToPosition(1,1);
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	61 e0       	ldi	r22, 0x01	; 1
    1144:	0e 94 07 1f 	call	0x3e0e	; 0x3e0e <LCD_voidGoToPosition>
				LCD_voidWriteIntData((u32)(readings[0]/10));
    1148:	80 91 a0 01 	lds	r24, 0x01A0
    114c:	90 91 a1 01 	lds	r25, 0x01A1
    1150:	a0 91 a2 01 	lds	r26, 0x01A2
    1154:	b0 91 a3 01 	lds	r27, 0x01A3
    1158:	bc 01       	movw	r22, r24
    115a:	cd 01       	movw	r24, r26
    115c:	20 e0       	ldi	r18, 0x00	; 0
    115e:	30 e0       	ldi	r19, 0x00	; 0
    1160:	40 e2       	ldi	r20, 0x20	; 32
    1162:	51 e4       	ldi	r21, 0x41	; 65
    1164:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1168:	dc 01       	movw	r26, r24
    116a:	cb 01       	movw	r24, r22
    116c:	bc 01       	movw	r22, r24
    116e:	cd 01       	movw	r24, r26
    1170:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1174:	dc 01       	movw	r26, r24
    1176:	cb 01       	movw	r24, r22
    1178:	bc 01       	movw	r22, r24
    117a:	cd 01       	movw	r24, r26
    117c:	0e 94 33 1e 	call	0x3c66	; 0x3c66 <LCD_voidWriteIntData>
    1180:	7a cf       	rjmp	.-268    	; 0x1076 <main+0x10>
				break;

			case LIGHT_ID:
				SPI_voidSendDataISR((u32)(readings[1]/10));
    1182:	80 91 a4 01 	lds	r24, 0x01A4
    1186:	90 91 a5 01 	lds	r25, 0x01A5
    118a:	a0 91 a6 01 	lds	r26, 0x01A6
    118e:	b0 91 a7 01 	lds	r27, 0x01A7
    1192:	bc 01       	movw	r22, r24
    1194:	cd 01       	movw	r24, r26
    1196:	20 e0       	ldi	r18, 0x00	; 0
    1198:	30 e0       	ldi	r19, 0x00	; 0
    119a:	40 e2       	ldi	r20, 0x20	; 32
    119c:	51 e4       	ldi	r21, 0x41	; 65
    119e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    11a2:	dc 01       	movw	r26, r24
    11a4:	cb 01       	movw	r24, r22
    11a6:	bc 01       	movw	r22, r24
    11a8:	cd 01       	movw	r24, r26
    11aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11ae:	dc 01       	movw	r26, r24
    11b0:	cb 01       	movw	r24, r22
    11b2:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <SPI_voidSendDataISR>
				USART_voidSendInterruptByte((u32)(readings[1]/10));
    11b6:	80 91 a4 01 	lds	r24, 0x01A4
    11ba:	90 91 a5 01 	lds	r25, 0x01A5
    11be:	a0 91 a6 01 	lds	r26, 0x01A6
    11c2:	b0 91 a7 01 	lds	r27, 0x01A7
    11c6:	bc 01       	movw	r22, r24
    11c8:	cd 01       	movw	r24, r26
    11ca:	20 e0       	ldi	r18, 0x00	; 0
    11cc:	30 e0       	ldi	r19, 0x00	; 0
    11ce:	40 e2       	ldi	r20, 0x20	; 32
    11d0:	51 e4       	ldi	r21, 0x41	; 65
    11d2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    11d6:	dc 01       	movw	r26, r24
    11d8:	cb 01       	movw	r24, r22
    11da:	bc 01       	movw	r22, r24
    11dc:	cd 01       	movw	r24, r26
    11de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11e2:	dc 01       	movw	r26, r24
    11e4:	cb 01       	movw	r24, r22
    11e6:	0e 94 c3 09 	call	0x1386	; 0x1386 <USART_voidSendInterruptByte>
				LCD_voidGoToPosition(1,5);
    11ea:	81 e0       	ldi	r24, 0x01	; 1
    11ec:	65 e0       	ldi	r22, 0x05	; 5
    11ee:	0e 94 07 1f 	call	0x3e0e	; 0x3e0e <LCD_voidGoToPosition>
				LCD_voidWriteIntData((u32)(readings[1]/10));
    11f2:	80 91 a4 01 	lds	r24, 0x01A4
    11f6:	90 91 a5 01 	lds	r25, 0x01A5
    11fa:	a0 91 a6 01 	lds	r26, 0x01A6
    11fe:	b0 91 a7 01 	lds	r27, 0x01A7
    1202:	bc 01       	movw	r22, r24
    1204:	cd 01       	movw	r24, r26
    1206:	20 e0       	ldi	r18, 0x00	; 0
    1208:	30 e0       	ldi	r19, 0x00	; 0
    120a:	40 e2       	ldi	r20, 0x20	; 32
    120c:	51 e4       	ldi	r21, 0x41	; 65
    120e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1212:	dc 01       	movw	r26, r24
    1214:	cb 01       	movw	r24, r22
    1216:	bc 01       	movw	r22, r24
    1218:	cd 01       	movw	r24, r26
    121a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    121e:	dc 01       	movw	r26, r24
    1220:	cb 01       	movw	r24, r22
    1222:	bc 01       	movw	r22, r24
    1224:	cd 01       	movw	r24, r26
    1226:	0e 94 33 1e 	call	0x3c66	; 0x3c66 <LCD_voidWriteIntData>
    122a:	25 cf       	rjmp	.-438    	; 0x1076 <main+0x10>

0000122c <USART_voidInit>:
static void (*Global_UDRECallBack)(void)= NULL;
static void (*Global_RXCCallBack)(void)= NULL;


void USART_voidInit()
{
    122c:	df 93       	push	r29
    122e:	cf 93       	push	r28
    1230:	cd b7       	in	r28, 0x3d	; 61
    1232:	de b7       	in	r29, 0x3e	; 62
	 * UPM1:0 = 0 (Disable parity)
	 * USBS   = 0 (One bit stop bit)
	 * UCSZ1  = UCSZ0 = 1 (8-bit data size)
	 * UCPOL  = 0  (0 for Asynch. mode)
	 */
	SET_BIT(UCSRC, UCSRC_URSEL);
    1234:	a0 e4       	ldi	r26, 0x40	; 64
    1236:	b0 e0       	ldi	r27, 0x00	; 0
    1238:	e0 e4       	ldi	r30, 0x40	; 64
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	80 81       	ld	r24, Z
    123e:	80 68       	ori	r24, 0x80	; 128
    1240:	8c 93       	st	X, r24

#if MODE_OF_OPERATION == USART_ASYNCHRONOUS
	CLR_BIT(UCSRC, UCSRC_UMSEL);
    1242:	a0 e4       	ldi	r26, 0x40	; 64
    1244:	b0 e0       	ldi	r27, 0x00	; 0
    1246:	e0 e4       	ldi	r30, 0x40	; 64
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	80 81       	ld	r24, Z
    124c:	8f 7b       	andi	r24, 0xBF	; 191
    124e:	8c 93       	st	X, r24
	CLR_BIT(UCSRC, UCSRC_UCPOL);
    1250:	a0 e4       	ldi	r26, 0x40	; 64
    1252:	b0 e0       	ldi	r27, 0x00	; 0
    1254:	e0 e4       	ldi	r30, 0x40	; 64
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	8e 7f       	andi	r24, 0xFE	; 254
    125c:	8c 93       	st	X, r24
	CLR_BIT(UCSRC, UCSRC_UCPOL);
#endif
#endif

#if FRAME_SIZE == 8
	SET_BIT(UCSRC, UCSRC_UCSZ0);
    125e:	a0 e4       	ldi	r26, 0x40	; 64
    1260:	b0 e0       	ldi	r27, 0x00	; 0
    1262:	e0 e4       	ldi	r30, 0x40	; 64
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	80 81       	ld	r24, Z
    1268:	82 60       	ori	r24, 0x02	; 2
    126a:	8c 93       	st	X, r24
	SET_BIT(UCSRC, UCSRC_UCSZ1);
    126c:	a0 e4       	ldi	r26, 0x40	; 64
    126e:	b0 e0       	ldi	r27, 0x00	; 0
    1270:	e0 e4       	ldi	r30, 0x40	; 64
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
    1276:	84 60       	ori	r24, 0x04	; 4
    1278:	8c 93       	st	X, r24
#endif

#if PARITY_MODE == USART_PARITY_DISABLED
	CLR_BIT(UCSRC, UCSRC_UPM1);
    127a:	a0 e4       	ldi	r26, 0x40	; 64
    127c:	b0 e0       	ldi	r27, 0x00	; 0
    127e:	e0 e4       	ldi	r30, 0x40	; 64
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	80 81       	ld	r24, Z
    1284:	8f 7d       	andi	r24, 0xDF	; 223
    1286:	8c 93       	st	X, r24
	CLR_BIT(UCSRC, UCSRC_UPM0);
    1288:	a0 e4       	ldi	r26, 0x40	; 64
    128a:	b0 e0       	ldi	r27, 0x00	; 0
    128c:	e0 e4       	ldi	r30, 0x40	; 64
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	8f 7e       	andi	r24, 0xEF	; 239
    1294:	8c 93       	st	X, r24
#endif

#if STOP_BIT_SELECT == USART_STOP_2BIT
	SET_BIT(UCSRC, UCSRC_USBS);
#elif STOP_BIT_SELECT == USART_STOP_1BIT
	CLR_BIT(UCSRC, UCSRC_USBS);
    1296:	a0 e4       	ldi	r26, 0x40	; 64
    1298:	b0 e0       	ldi	r27, 0x00	; 0
    129a:	e0 e4       	ldi	r30, 0x40	; 64
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	87 7f       	andi	r24, 0xF7	; 247
    12a2:	8c 93       	st	X, r24
#endif

	/* Write data in UBRR*/
	CLR_BIT(UCSRC, UCSRC_URSEL);
    12a4:	a0 e4       	ldi	r26, 0x40	; 64
    12a6:	b0 e0       	ldi	r27, 0x00	; 0
    12a8:	e0 e4       	ldi	r30, 0x40	; 64
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	8f 77       	andi	r24, 0x7F	; 127
    12b0:	8c 93       	st	X, r24

	UCSRC = 0; // writing to UBRRH
    12b2:	e0 e4       	ldi	r30, 0x40	; 64
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	10 82       	st	Z, r1
	UBRRL = UBRR_VALUE;
    12b8:	e9 e2       	ldi	r30, 0x29	; 41
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	83 e3       	ldi	r24, 0x33	; 51
    12be:	80 83       	st	Z, r24
	/* RXCIE = TXCIE = UDRIE = 0  (No interrupt Mode)
	 * RXEN = TXEN = 1 (Enable receive and transmit)
	 * UCSZ2 = 0 (8-bit data size)
	 * RXB8 & TXB8 not used
	 */
	SET_BIT(UCSRB, UCSRB_RXEN);
    12c0:	aa e2       	ldi	r26, 0x2A	; 42
    12c2:	b0 e0       	ldi	r27, 0x00	; 0
    12c4:	ea e2       	ldi	r30, 0x2A	; 42
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 81       	ld	r24, Z
    12ca:	80 61       	ori	r24, 0x10	; 16
    12cc:	8c 93       	st	X, r24
	SET_BIT(UCSRB, UCSRB_TXEN);
    12ce:	aa e2       	ldi	r26, 0x2A	; 42
    12d0:	b0 e0       	ldi	r27, 0x00	; 0
    12d2:	ea e2       	ldi	r30, 0x2A	; 42
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	88 60       	ori	r24, 0x08	; 8
    12da:	8c 93       	st	X, r24
}
    12dc:	cf 91       	pop	r28
    12de:	df 91       	pop	r29
    12e0:	08 95       	ret

000012e2 <USART_voidEnableUDREInterrupt>:


void USART_voidEnableUDREInterrupt(){
    12e2:	df 93       	push	r29
    12e4:	cf 93       	push	r28
    12e6:	cd b7       	in	r28, 0x3d	; 61
    12e8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,UCSRB_UDRIE);
    12ea:	aa e2       	ldi	r26, 0x2A	; 42
    12ec:	b0 e0       	ldi	r27, 0x00	; 0
    12ee:	ea e2       	ldi	r30, 0x2A	; 42
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	80 62       	ori	r24, 0x20	; 32
    12f6:	8c 93       	st	X, r24
}
    12f8:	cf 91       	pop	r28
    12fa:	df 91       	pop	r29
    12fc:	08 95       	ret

000012fe <USART_voidDisableUDREInterrupt>:

void USART_voidDisableUDREInterrupt(){
    12fe:	df 93       	push	r29
    1300:	cf 93       	push	r28
    1302:	cd b7       	in	r28, 0x3d	; 61
    1304:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(UCSRB,UCSRB_UDRIE);
    1306:	aa e2       	ldi	r26, 0x2A	; 42
    1308:	b0 e0       	ldi	r27, 0x00	; 0
    130a:	ea e2       	ldi	r30, 0x2A	; 42
    130c:	f0 e0       	ldi	r31, 0x00	; 0
    130e:	80 81       	ld	r24, Z
    1310:	8f 7d       	andi	r24, 0xDF	; 223
    1312:	8c 93       	st	X, r24
}
    1314:	cf 91       	pop	r28
    1316:	df 91       	pop	r29
    1318:	08 95       	ret

0000131a <USART_voidEnableRXCInterrupt>:

void USART_voidEnableRXCInterrupt(){
    131a:	df 93       	push	r29
    131c:	cf 93       	push	r28
    131e:	cd b7       	in	r28, 0x3d	; 61
    1320:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,UCSRB_RXCIE);
    1322:	aa e2       	ldi	r26, 0x2A	; 42
    1324:	b0 e0       	ldi	r27, 0x00	; 0
    1326:	ea e2       	ldi	r30, 0x2A	; 42
    1328:	f0 e0       	ldi	r31, 0x00	; 0
    132a:	80 81       	ld	r24, Z
    132c:	80 68       	ori	r24, 0x80	; 128
    132e:	8c 93       	st	X, r24
}
    1330:	cf 91       	pop	r28
    1332:	df 91       	pop	r29
    1334:	08 95       	ret

00001336 <USART_voidDisableRXCInterrupt>:

void USART_voidDisableRXCInterrupt(){
    1336:	df 93       	push	r29
    1338:	cf 93       	push	r28
    133a:	cd b7       	in	r28, 0x3d	; 61
    133c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(UCSRB,UCSRB_RXCIE);
    133e:	aa e2       	ldi	r26, 0x2A	; 42
    1340:	b0 e0       	ldi	r27, 0x00	; 0
    1342:	ea e2       	ldi	r30, 0x2A	; 42
    1344:	f0 e0       	ldi	r31, 0x00	; 0
    1346:	80 81       	ld	r24, Z
    1348:	8f 77       	andi	r24, 0x7F	; 127
    134a:	8c 93       	st	X, r24
}
    134c:	cf 91       	pop	r28
    134e:	df 91       	pop	r29
    1350:	08 95       	ret

00001352 <USART_voidSendByte>:

void USART_voidSendByte(const u8 data)
{
    1352:	df 93       	push	r29
    1354:	cf 93       	push	r28
    1356:	0f 92       	push	r0
    1358:	cd b7       	in	r28, 0x3d	; 61
    135a:	de b7       	in	r29, 0x3e	; 62
    135c:	89 83       	std	Y+1, r24	; 0x01
	/*UDRE is 1 once UDR register is empty*/
	while(!GET_BIT(UCSRA,UCSRA_UDRE));
    135e:	eb e2       	ldi	r30, 0x2B	; 43
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	80 81       	ld	r24, Z
    1364:	82 95       	swap	r24
    1366:	86 95       	lsr	r24
    1368:	87 70       	andi	r24, 0x07	; 7
    136a:	88 2f       	mov	r24, r24
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	81 70       	andi	r24, 0x01	; 1
    1370:	90 70       	andi	r25, 0x00	; 0
    1372:	00 97       	sbiw	r24, 0x00	; 0
    1374:	a1 f3       	breq	.-24     	; 0x135e <USART_voidSendByte+0xc>
	/*Once polling finished (UDR is empty) load ur new data in the UDR register*/
	UDR = data;
    1376:	ec e2       	ldi	r30, 0x2C	; 44
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	89 81       	ldd	r24, Y+1	; 0x01
    137c:	80 83       	st	Z, r24
}
    137e:	0f 90       	pop	r0
    1380:	cf 91       	pop	r28
    1382:	df 91       	pop	r29
    1384:	08 95       	ret

00001386 <USART_voidSendInterruptByte>:

void USART_voidSendInterruptByte(const u8 data){
    1386:	df 93       	push	r29
    1388:	cf 93       	push	r28
    138a:	0f 92       	push	r0
    138c:	cd b7       	in	r28, 0x3d	; 61
    138e:	de b7       	in	r29, 0x3e	; 62
    1390:	89 83       	std	Y+1, r24	; 0x01
	UDR = data;
    1392:	ec e2       	ldi	r30, 0x2C	; 44
    1394:	f0 e0       	ldi	r31, 0x00	; 0
    1396:	89 81       	ldd	r24, Y+1	; 0x01
    1398:	80 83       	st	Z, r24
}
    139a:	0f 90       	pop	r0
    139c:	cf 91       	pop	r28
    139e:	df 91       	pop	r29
    13a0:	08 95       	ret

000013a2 <USART_u8ReceiveInterruptByte>:

u8 USART_u8ReceiveInterruptByte(){
    13a2:	df 93       	push	r29
    13a4:	cf 93       	push	r28
    13a6:	cd b7       	in	r28, 0x3d	; 61
    13a8:	de b7       	in	r29, 0x3e	; 62
	return UDR;
    13aa:	ec e2       	ldi	r30, 0x2C	; 44
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
}
    13b0:	cf 91       	pop	r28
    13b2:	df 91       	pop	r29
    13b4:	08 95       	ret

000013b6 <USART_u8ReceiveByte>:

u8 USART_u8ReceiveByte()
{
    13b6:	df 93       	push	r29
    13b8:	cf 93       	push	r28
    13ba:	cd b7       	in	r28, 0x3d	; 61
    13bc:	de b7       	in	r29, 0x3e	; 62
	while(!GET_BIT(UCSRA, UCSRA_RXC));
    13be:	eb e2       	ldi	r30, 0x2B	; 43
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	88 23       	and	r24, r24
    13c6:	dc f7       	brge	.-10     	; 0x13be <USART_u8ReceiveByte+0x8>
	return UDR;
    13c8:	ec e2       	ldi	r30, 0x2C	; 44
    13ca:	f0 e0       	ldi	r31, 0x00	; 0
    13cc:	80 81       	ld	r24, Z
}
    13ce:	cf 91       	pop	r28
    13d0:	df 91       	pop	r29
    13d2:	08 95       	ret

000013d4 <USART_voidSendString>:

void USART_voidSendString(const u8* str)
{
    13d4:	df 93       	push	r29
    13d6:	cf 93       	push	r28
    13d8:	00 d0       	rcall	.+0      	; 0x13da <USART_voidSendString+0x6>
    13da:	cd b7       	in	r28, 0x3d	; 61
    13dc:	de b7       	in	r29, 0x3e	; 62
    13de:	9a 83       	std	Y+2, r25	; 0x02
    13e0:	89 83       	std	Y+1, r24	; 0x01
    13e2:	0a c0       	rjmp	.+20     	; 0x13f8 <USART_voidSendString+0x24>
	while(*str != '\0')
	{
		USART_voidSendByte(*str);
    13e4:	e9 81       	ldd	r30, Y+1	; 0x01
    13e6:	fa 81       	ldd	r31, Y+2	; 0x02
    13e8:	80 81       	ld	r24, Z
    13ea:	0e 94 a9 09 	call	0x1352	; 0x1352 <USART_voidSendByte>
		str++;
    13ee:	89 81       	ldd	r24, Y+1	; 0x01
    13f0:	9a 81       	ldd	r25, Y+2	; 0x02
    13f2:	01 96       	adiw	r24, 0x01	; 1
    13f4:	9a 83       	std	Y+2, r25	; 0x02
    13f6:	89 83       	std	Y+1, r24	; 0x01
	return UDR;
}

void USART_voidSendString(const u8* str)
{
	while(*str != '\0')
    13f8:	e9 81       	ldd	r30, Y+1	; 0x01
    13fa:	fa 81       	ldd	r31, Y+2	; 0x02
    13fc:	80 81       	ld	r24, Z
    13fe:	88 23       	and	r24, r24
    1400:	89 f7       	brne	.-30     	; 0x13e4 <USART_voidSendString+0x10>
	{
		USART_voidSendByte(*str);
		str++;
	}
}
    1402:	0f 90       	pop	r0
    1404:	0f 90       	pop	r0
    1406:	cf 91       	pop	r28
    1408:	df 91       	pop	r29
    140a:	08 95       	ret

0000140c <USART_voidReceiveString>:

void USART_voidReceiveString(u8* str)
{
    140c:	0f 93       	push	r16
    140e:	1f 93       	push	r17
    1410:	df 93       	push	r29
    1412:	cf 93       	push	r28
    1414:	00 d0       	rcall	.+0      	; 0x1416 <USART_voidReceiveString+0xa>
    1416:	0f 92       	push	r0
    1418:	cd b7       	in	r28, 0x3d	; 61
    141a:	de b7       	in	r29, 0x3e	; 62
    141c:	9b 83       	std	Y+3, r25	; 0x03
    141e:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0;
    1420:	19 82       	std	Y+1, r1	; 0x01
    1422:	0f c0       	rjmp	.+30     	; 0x1442 <USART_voidReceiveString+0x36>
	while(str[i] != '\0')
	{
		str[i++] = USART_u8ReceiveByte();
    1424:	89 81       	ldd	r24, Y+1	; 0x01
    1426:	28 2f       	mov	r18, r24
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	8a 81       	ldd	r24, Y+2	; 0x02
    142c:	9b 81       	ldd	r25, Y+3	; 0x03
    142e:	8c 01       	movw	r16, r24
    1430:	02 0f       	add	r16, r18
    1432:	13 1f       	adc	r17, r19
    1434:	0e 94 db 09 	call	0x13b6	; 0x13b6 <USART_u8ReceiveByte>
    1438:	f8 01       	movw	r30, r16
    143a:	80 83       	st	Z, r24
    143c:	89 81       	ldd	r24, Y+1	; 0x01
    143e:	8f 5f       	subi	r24, 0xFF	; 255
    1440:	89 83       	std	Y+1, r24	; 0x01
}

void USART_voidReceiveString(u8* str)
{
	u8 i = 0;
	while(str[i] != '\0')
    1442:	89 81       	ldd	r24, Y+1	; 0x01
    1444:	28 2f       	mov	r18, r24
    1446:	30 e0       	ldi	r19, 0x00	; 0
    1448:	8a 81       	ldd	r24, Y+2	; 0x02
    144a:	9b 81       	ldd	r25, Y+3	; 0x03
    144c:	fc 01       	movw	r30, r24
    144e:	e2 0f       	add	r30, r18
    1450:	f3 1f       	adc	r31, r19
    1452:	80 81       	ld	r24, Z
    1454:	88 23       	and	r24, r24
    1456:	31 f7       	brne	.-52     	; 0x1424 <USART_voidReceiveString+0x18>
	{
		str[i++] = USART_u8ReceiveByte();
	}
	str[i]= '\0';
    1458:	89 81       	ldd	r24, Y+1	; 0x01
    145a:	28 2f       	mov	r18, r24
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	8a 81       	ldd	r24, Y+2	; 0x02
    1460:	9b 81       	ldd	r25, Y+3	; 0x03
    1462:	fc 01       	movw	r30, r24
    1464:	e2 0f       	add	r30, r18
    1466:	f3 1f       	adc	r31, r19
    1468:	10 82       	st	Z, r1
}
    146a:	0f 90       	pop	r0
    146c:	0f 90       	pop	r0
    146e:	0f 90       	pop	r0
    1470:	cf 91       	pop	r28
    1472:	df 91       	pop	r29
    1474:	1f 91       	pop	r17
    1476:	0f 91       	pop	r16
    1478:	08 95       	ret

0000147a <USART_voidRXCSetCallBack>:

void USART_voidRXCSetCallBack(void (*Copy_pvCallBackFunc)(void)){
    147a:	df 93       	push	r29
    147c:	cf 93       	push	r28
    147e:	00 d0       	rcall	.+0      	; 0x1480 <USART_voidRXCSetCallBack+0x6>
    1480:	cd b7       	in	r28, 0x3d	; 61
    1482:	de b7       	in	r29, 0x3e	; 62
    1484:	9a 83       	std	Y+2, r25	; 0x02
    1486:	89 83       	std	Y+1, r24	; 0x01
	Global_RXCCallBack = Copy_pvCallBackFunc;
    1488:	89 81       	ldd	r24, Y+1	; 0x01
    148a:	9a 81       	ldd	r25, Y+2	; 0x02
    148c:	90 93 8f 01 	sts	0x018F, r25
    1490:	80 93 8e 01 	sts	0x018E, r24
}
    1494:	0f 90       	pop	r0
    1496:	0f 90       	pop	r0
    1498:	cf 91       	pop	r28
    149a:	df 91       	pop	r29
    149c:	08 95       	ret

0000149e <USART_voidUDRESetCallBack>:

void USART_voidUDRESetCallBack(void (*Copy_pvCallBackFunc)(void)){
    149e:	df 93       	push	r29
    14a0:	cf 93       	push	r28
    14a2:	00 d0       	rcall	.+0      	; 0x14a4 <USART_voidUDRESetCallBack+0x6>
    14a4:	cd b7       	in	r28, 0x3d	; 61
    14a6:	de b7       	in	r29, 0x3e	; 62
    14a8:	9a 83       	std	Y+2, r25	; 0x02
    14aa:	89 83       	std	Y+1, r24	; 0x01
	Global_UDRECallBack = Copy_pvCallBackFunc;
    14ac:	89 81       	ldd	r24, Y+1	; 0x01
    14ae:	9a 81       	ldd	r25, Y+2	; 0x02
    14b0:	90 93 8d 01 	sts	0x018D, r25
    14b4:	80 93 8c 01 	sts	0x018C, r24
}
    14b8:	0f 90       	pop	r0
    14ba:	0f 90       	pop	r0
    14bc:	cf 91       	pop	r28
    14be:	df 91       	pop	r29
    14c0:	08 95       	ret

000014c2 <__vector_13>:

void  __vector_13 (void)	__attribute__((signal));
void  __vector_13 (void)
{
    14c2:	1f 92       	push	r1
    14c4:	0f 92       	push	r0
    14c6:	0f b6       	in	r0, 0x3f	; 63
    14c8:	0f 92       	push	r0
    14ca:	11 24       	eor	r1, r1
    14cc:	2f 93       	push	r18
    14ce:	3f 93       	push	r19
    14d0:	4f 93       	push	r20
    14d2:	5f 93       	push	r21
    14d4:	6f 93       	push	r22
    14d6:	7f 93       	push	r23
    14d8:	8f 93       	push	r24
    14da:	9f 93       	push	r25
    14dc:	af 93       	push	r26
    14de:	bf 93       	push	r27
    14e0:	ef 93       	push	r30
    14e2:	ff 93       	push	r31
    14e4:	df 93       	push	r29
    14e6:	cf 93       	push	r28
    14e8:	cd b7       	in	r28, 0x3d	; 61
    14ea:	de b7       	in	r29, 0x3e	; 62
	if(Global_RXCCallBack != NULL)
    14ec:	80 91 8e 01 	lds	r24, 0x018E
    14f0:	90 91 8f 01 	lds	r25, 0x018F
    14f4:	00 97       	sbiw	r24, 0x00	; 0
    14f6:	29 f0       	breq	.+10     	; 0x1502 <__vector_13+0x40>
	{
		Global_RXCCallBack();
    14f8:	e0 91 8e 01 	lds	r30, 0x018E
    14fc:	f0 91 8f 01 	lds	r31, 0x018F
    1500:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    1502:	cf 91       	pop	r28
    1504:	df 91       	pop	r29
    1506:	ff 91       	pop	r31
    1508:	ef 91       	pop	r30
    150a:	bf 91       	pop	r27
    150c:	af 91       	pop	r26
    150e:	9f 91       	pop	r25
    1510:	8f 91       	pop	r24
    1512:	7f 91       	pop	r23
    1514:	6f 91       	pop	r22
    1516:	5f 91       	pop	r21
    1518:	4f 91       	pop	r20
    151a:	3f 91       	pop	r19
    151c:	2f 91       	pop	r18
    151e:	0f 90       	pop	r0
    1520:	0f be       	out	0x3f, r0	; 63
    1522:	0f 90       	pop	r0
    1524:	1f 90       	pop	r1
    1526:	18 95       	reti

00001528 <__vector_14>:


void  __vector_14 (void)	__attribute__((signal));
void  __vector_14 (void)
{
    1528:	1f 92       	push	r1
    152a:	0f 92       	push	r0
    152c:	0f b6       	in	r0, 0x3f	; 63
    152e:	0f 92       	push	r0
    1530:	11 24       	eor	r1, r1
    1532:	2f 93       	push	r18
    1534:	3f 93       	push	r19
    1536:	4f 93       	push	r20
    1538:	5f 93       	push	r21
    153a:	6f 93       	push	r22
    153c:	7f 93       	push	r23
    153e:	8f 93       	push	r24
    1540:	9f 93       	push	r25
    1542:	af 93       	push	r26
    1544:	bf 93       	push	r27
    1546:	ef 93       	push	r30
    1548:	ff 93       	push	r31
    154a:	df 93       	push	r29
    154c:	cf 93       	push	r28
    154e:	cd b7       	in	r28, 0x3d	; 61
    1550:	de b7       	in	r29, 0x3e	; 62
	if(Global_UDRECallBack != NULL)
    1552:	80 91 8c 01 	lds	r24, 0x018C
    1556:	90 91 8d 01 	lds	r25, 0x018D
    155a:	00 97       	sbiw	r24, 0x00	; 0
    155c:	29 f0       	breq	.+10     	; 0x1568 <__vector_14+0x40>
	{
		Global_UDRECallBack();
    155e:	e0 91 8c 01 	lds	r30, 0x018C
    1562:	f0 91 8d 01 	lds	r31, 0x018D
    1566:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    1568:	cf 91       	pop	r28
    156a:	df 91       	pop	r29
    156c:	ff 91       	pop	r31
    156e:	ef 91       	pop	r30
    1570:	bf 91       	pop	r27
    1572:	af 91       	pop	r26
    1574:	9f 91       	pop	r25
    1576:	8f 91       	pop	r24
    1578:	7f 91       	pop	r23
    157a:	6f 91       	pop	r22
    157c:	5f 91       	pop	r21
    157e:	4f 91       	pop	r20
    1580:	3f 91       	pop	r19
    1582:	2f 91       	pop	r18
    1584:	0f 90       	pop	r0
    1586:	0f be       	out	0x3f, r0	; 63
    1588:	0f 90       	pop	r0
    158a:	1f 90       	pop	r1
    158c:	18 95       	reti

0000158e <TIMER1_voidInit>:

static void (*Global_pvTimerICUCallBack)(void)= NULL;
static void (*Global_pvTimerCTCCallBack)(void)= NULL;

void TIMER1_voidInit()
{
    158e:	df 93       	push	r29
    1590:	cf 93       	push	r28
    1592:	cd b7       	in	r28, 0x3d	; 61
    1594:	de b7       	in	r29, 0x3e	; 62
	//Configure TIMER1
	TCCR1A = 0;
    1596:	ef e4       	ldi	r30, 0x4F	; 79
    1598:	f0 e0       	ldi	r31, 0x00	; 0
    159a:	10 82       	st	Z, r1
	TCCR1B = 0;
    159c:	ee e4       	ldi	r30, 0x4E	; 78
    159e:	f0 e0       	ldi	r31, 0x00	; 0
    15a0:	10 82       	st	Z, r1

#if PWM_MODE	== TIMER1_FPWM

#if INVERTING_MODE == TIMER1_Noninverting
	//NON Inverted PWM
	SET_BIT(TCCR1A,TCCR1A_COM1A1);
    15a2:	af e4       	ldi	r26, 0x4F	; 79
    15a4:	b0 e0       	ldi	r27, 0x00	; 0
    15a6:	ef e4       	ldi	r30, 0x4F	; 79
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	80 81       	ld	r24, Z
    15ac:	80 68       	ori	r24, 0x80	; 128
    15ae:	8c 93       	st	X, r24
	Clear_Bit(TCCR1A,TCCR1A_COM1A0);
    15b0:	af e4       	ldi	r26, 0x4F	; 79
    15b2:	b0 e0       	ldi	r27, 0x00	; 0
    15b4:	ef e4       	ldi	r30, 0x4F	; 79
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	80 81       	ld	r24, Z
    15ba:	8f 7b       	andi	r24, 0xBF	; 191
    15bc:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,TCCR1A_COM1B1);
    15be:	af e4       	ldi	r26, 0x4F	; 79
    15c0:	b0 e0       	ldi	r27, 0x00	; 0
    15c2:	ef e4       	ldi	r30, 0x4F	; 79
    15c4:	f0 e0       	ldi	r31, 0x00	; 0
    15c6:	80 81       	ld	r24, Z
    15c8:	80 62       	ori	r24, 0x20	; 32
    15ca:	8c 93       	st	X, r24
	Clear_Bit(TCCR1A,TCCR1A_COM1B0);
    15cc:	af e4       	ldi	r26, 0x4F	; 79
    15ce:	b0 e0       	ldi	r27, 0x00	; 0
    15d0:	ef e4       	ldi	r30, 0x4F	; 79
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	80 81       	ld	r24, Z
    15d6:	8f 7e       	andi	r24, 0xEF	; 239
    15d8:	8c 93       	st	X, r24

	//MODE 14(FAST PWM)
	Clear_Bit(TCCR1A,TCCR1A_WGM10);
    15da:	af e4       	ldi	r26, 0x4F	; 79
    15dc:	b0 e0       	ldi	r27, 0x00	; 0
    15de:	ef e4       	ldi	r30, 0x4F	; 79
    15e0:	f0 e0       	ldi	r31, 0x00	; 0
    15e2:	80 81       	ld	r24, Z
    15e4:	8e 7f       	andi	r24, 0xFE	; 254
    15e6:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,TCCR1A_WGM11);
    15e8:	af e4       	ldi	r26, 0x4F	; 79
    15ea:	b0 e0       	ldi	r27, 0x00	; 0
    15ec:	ef e4       	ldi	r30, 0x4F	; 79
    15ee:	f0 e0       	ldi	r31, 0x00	; 0
    15f0:	80 81       	ld	r24, Z
    15f2:	82 60       	ori	r24, 0x02	; 2
    15f4:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,TCCR1B_WGM12);
    15f6:	ae e4       	ldi	r26, 0x4E	; 78
    15f8:	b0 e0       	ldi	r27, 0x00	; 0
    15fa:	ee e4       	ldi	r30, 0x4E	; 78
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	80 81       	ld	r24, Z
    1600:	88 60       	ori	r24, 0x08	; 8
    1602:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,TCCR1B_WGM13);
    1604:	ae e4       	ldi	r26, 0x4E	; 78
    1606:	b0 e0       	ldi	r27, 0x00	; 0
    1608:	ee e4       	ldi	r30, 0x4E	; 78
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	80 81       	ld	r24, Z
    160e:	80 61       	ori	r24, 0x10	; 16
    1610:	8c 93       	st	X, r24

	/* Enable ICU Interrupt*/
	SET_BIT(TIMSK,TIMSK_TICIE1);
#endif

	Clear_Bit(TCCR1B,TCCR1B_CS10);
    1612:	ae e4       	ldi	r26, 0x4E	; 78
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	ee e4       	ldi	r30, 0x4E	; 78
    1618:	f0 e0       	ldi	r31, 0x00	; 0
    161a:	80 81       	ld	r24, Z
    161c:	8e 7f       	andi	r24, 0xFE	; 254
    161e:	8c 93       	st	X, r24
	Set_Bit(TCCR1B,TCCR1B_CS11);
    1620:	ae e4       	ldi	r26, 0x4E	; 78
    1622:	b0 e0       	ldi	r27, 0x00	; 0
    1624:	ee e4       	ldi	r30, 0x4E	; 78
    1626:	f0 e0       	ldi	r31, 0x00	; 0
    1628:	80 81       	ld	r24, Z
    162a:	82 60       	ori	r24, 0x02	; 2
    162c:	8c 93       	st	X, r24
	Clear_Bit(TCCR1B,TCCR1B_CS12);
    162e:	ae e4       	ldi	r26, 0x4E	; 78
    1630:	b0 e0       	ldi	r27, 0x00	; 0
    1632:	ee e4       	ldi	r30, 0x4E	; 78
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	80 81       	ld	r24, Z
    1638:	8b 7f       	andi	r24, 0xFB	; 251
    163a:	8c 93       	st	X, r24

}
    163c:	cf 91       	pop	r28
    163e:	df 91       	pop	r29
    1640:	08 95       	ret

00001642 <TIMER1_voidSetICR>:

void TIMER1_voidSetICR(u16 value)
{
    1642:	df 93       	push	r29
    1644:	cf 93       	push	r28
    1646:	00 d0       	rcall	.+0      	; 0x1648 <TIMER1_voidSetICR+0x6>
    1648:	cd b7       	in	r28, 0x3d	; 61
    164a:	de b7       	in	r29, 0x3e	; 62
    164c:	9a 83       	std	Y+2, r25	; 0x02
    164e:	89 83       	std	Y+1, r24	; 0x01
	ICR1 = value;
    1650:	e6 e4       	ldi	r30, 0x46	; 70
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	89 81       	ldd	r24, Y+1	; 0x01
    1656:	9a 81       	ldd	r25, Y+2	; 0x02
    1658:	91 83       	std	Z+1, r25	; 0x01
    165a:	80 83       	st	Z, r24
}
    165c:	0f 90       	pop	r0
    165e:	0f 90       	pop	r0
    1660:	cf 91       	pop	r28
    1662:	df 91       	pop	r29
    1664:	08 95       	ret

00001666 <TIMER1_voidSetTimerValue>:

void TIMER1_voidSetTimerValue(u16 value)
{
    1666:	df 93       	push	r29
    1668:	cf 93       	push	r28
    166a:	00 d0       	rcall	.+0      	; 0x166c <TIMER1_voidSetTimerValue+0x6>
    166c:	cd b7       	in	r28, 0x3d	; 61
    166e:	de b7       	in	r29, 0x3e	; 62
    1670:	9a 83       	std	Y+2, r25	; 0x02
    1672:	89 83       	std	Y+1, r24	; 0x01
	TCNT1 = value;
    1674:	ec e4       	ldi	r30, 0x4C	; 76
    1676:	f0 e0       	ldi	r31, 0x00	; 0
    1678:	89 81       	ldd	r24, Y+1	; 0x01
    167a:	9a 81       	ldd	r25, Y+2	; 0x02
    167c:	91 83       	std	Z+1, r25	; 0x01
    167e:	80 83       	st	Z, r24
}
    1680:	0f 90       	pop	r0
    1682:	0f 90       	pop	r0
    1684:	cf 91       	pop	r28
    1686:	df 91       	pop	r29
    1688:	08 95       	ret

0000168a <TIMER1_u16ReadTimerValue>:
u16 TIMER1_u16ReadTimerValue()
{
    168a:	df 93       	push	r29
    168c:	cf 93       	push	r28
    168e:	cd b7       	in	r28, 0x3d	; 61
    1690:	de b7       	in	r29, 0x3e	; 62
	return TCNT1;
    1692:	ec e4       	ldi	r30, 0x4C	; 76
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	80 81       	ld	r24, Z
    1698:	91 81       	ldd	r25, Z+1	; 0x01
}
    169a:	cf 91       	pop	r28
    169c:	df 91       	pop	r29
    169e:	08 95       	ret

000016a0 <TIMER1_voidSetDutyCycle>:

void TIMER1_voidSetDutyCycle(u16 duty)
{
    16a0:	df 93       	push	r29
    16a2:	cf 93       	push	r28
    16a4:	00 d0       	rcall	.+0      	; 0x16a6 <TIMER1_voidSetDutyCycle+0x6>
    16a6:	cd b7       	in	r28, 0x3d	; 61
    16a8:	de b7       	in	r29, 0x3e	; 62
    16aa:	9a 83       	std	Y+2, r25	; 0x02
    16ac:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = duty;
    16ae:	ea e4       	ldi	r30, 0x4A	; 74
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	89 81       	ldd	r24, Y+1	; 0x01
    16b4:	9a 81       	ldd	r25, Y+2	; 0x02
    16b6:	91 83       	std	Z+1, r25	; 0x01
    16b8:	80 83       	st	Z, r24
}
    16ba:	0f 90       	pop	r0
    16bc:	0f 90       	pop	r0
    16be:	cf 91       	pop	r28
    16c0:	df 91       	pop	r29
    16c2:	08 95       	ret

000016c4 <TIMER1_voidStop>:

void TIMER1_voidStop()
{
    16c4:	df 93       	push	r29
    16c6:	cf 93       	push	r28
    16c8:	cd b7       	in	r28, 0x3d	; 61
    16ca:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    16cc:	ec e4       	ldi	r30, 0x4C	; 76
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	11 82       	std	Z+1, r1	; 0x01
    16d2:	10 82       	st	Z, r1

	Clear_Bit(TCCR1B,TCCR1B_CS10);
    16d4:	ae e4       	ldi	r26, 0x4E	; 78
    16d6:	b0 e0       	ldi	r27, 0x00	; 0
    16d8:	ee e4       	ldi	r30, 0x4E	; 78
    16da:	f0 e0       	ldi	r31, 0x00	; 0
    16dc:	80 81       	ld	r24, Z
    16de:	8e 7f       	andi	r24, 0xFE	; 254
    16e0:	8c 93       	st	X, r24
	Clear_Bit(TCCR1B,TCCR1B_CS11);
    16e2:	ae e4       	ldi	r26, 0x4E	; 78
    16e4:	b0 e0       	ldi	r27, 0x00	; 0
    16e6:	ee e4       	ldi	r30, 0x4E	; 78
    16e8:	f0 e0       	ldi	r31, 0x00	; 0
    16ea:	80 81       	ld	r24, Z
    16ec:	8d 7f       	andi	r24, 0xFD	; 253
    16ee:	8c 93       	st	X, r24
	Clear_Bit(TCCR1B,TCCR1B_CS12);
    16f0:	ae e4       	ldi	r26, 0x4E	; 78
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	ee e4       	ldi	r30, 0x4E	; 78
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	8b 7f       	andi	r24, 0xFB	; 251
    16fc:	8c 93       	st	X, r24

}
    16fe:	cf 91       	pop	r28
    1700:	df 91       	pop	r29
    1702:	08 95       	ret

00001704 <TIMER1_ICUsetEdgeDetectionMode>:

void TIMER1_ICUsetEdgeDetectionMode(u8 edge)
{
    1704:	df 93       	push	r29
    1706:	cf 93       	push	r28
    1708:	0f 92       	push	r0
    170a:	cd b7       	in	r28, 0x3d	; 61
    170c:	de b7       	in	r29, 0x3e	; 62
    170e:	89 83       	std	Y+1, r24	; 0x01
	if(edge == TIMER1_RISING){
    1710:	89 81       	ldd	r24, Y+1	; 0x01
    1712:	81 30       	cpi	r24, 0x01	; 1
    1714:	41 f4       	brne	.+16     	; 0x1726 <TIMER1_ICUsetEdgeDetectionMode+0x22>
		SET_BIT(TCCR1B,TCCR1B_ICES);
    1716:	ae e4       	ldi	r26, 0x4E	; 78
    1718:	b0 e0       	ldi	r27, 0x00	; 0
    171a:	ee e4       	ldi	r30, 0x4E	; 78
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	80 64       	ori	r24, 0x40	; 64
    1722:	8c 93       	st	X, r24
    1724:	0a c0       	rjmp	.+20     	; 0x173a <TIMER1_ICUsetEdgeDetectionMode+0x36>
	}
	else if(edge == TIMER1_FALLING){
    1726:	89 81       	ldd	r24, Y+1	; 0x01
    1728:	88 23       	and	r24, r24
    172a:	39 f4       	brne	.+14     	; 0x173a <TIMER1_ICUsetEdgeDetectionMode+0x36>
		Clear_Bit(TCCR1B,TCCR1B_ICES);
    172c:	ae e4       	ldi	r26, 0x4E	; 78
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	ee e4       	ldi	r30, 0x4E	; 78
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	80 81       	ld	r24, Z
    1736:	8f 7b       	andi	r24, 0xBF	; 191
    1738:	8c 93       	st	X, r24
	}
}
    173a:	0f 90       	pop	r0
    173c:	cf 91       	pop	r28
    173e:	df 91       	pop	r29
    1740:	08 95       	ret

00001742 <TIMER1_ICUgetInputCaptureValue>:

u16 TIMER1_ICUgetInputCaptureValue()
{
    1742:	df 93       	push	r29
    1744:	cf 93       	push	r28
    1746:	cd b7       	in	r28, 0x3d	; 61
    1748:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    174a:	e6 e4       	ldi	r30, 0x46	; 70
    174c:	f0 e0       	ldi	r31, 0x00	; 0
    174e:	80 81       	ld	r24, Z
    1750:	91 81       	ldd	r25, Z+1	; 0x01
}
    1752:	cf 91       	pop	r28
    1754:	df 91       	pop	r29
    1756:	08 95       	ret

00001758 <TIMER1_ICUclearTimerValue>:

void TIMER1_ICUclearTimerValue()
{
    1758:	df 93       	push	r29
    175a:	cf 93       	push	r28
    175c:	cd b7       	in	r28, 0x3d	; 61
    175e:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    1760:	ec e4       	ldi	r30, 0x4C	; 76
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	11 82       	std	Z+1, r1	; 0x01
    1766:	10 82       	st	Z, r1
}
    1768:	cf 91       	pop	r28
    176a:	df 91       	pop	r29
    176c:	08 95       	ret

0000176e <TIMER1_ICUDeInit>:

void TIMER1_ICUDeInit()
{
    176e:	df 93       	push	r29
    1770:	cf 93       	push	r28
    1772:	cd b7       	in	r28, 0x3d	; 61
    1774:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0;
    1776:	ef e4       	ldi	r30, 0x4F	; 79
    1778:	f0 e0       	ldi	r31, 0x00	; 0
    177a:	10 82       	st	Z, r1
	TCCR1B = 0;
    177c:	ee e4       	ldi	r30, 0x4E	; 78
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	10 82       	st	Z, r1
	TCNT1  = 0;
    1782:	ec e4       	ldi	r30, 0x4C	; 76
    1784:	f0 e0       	ldi	r31, 0x00	; 0
    1786:	11 82       	std	Z+1, r1	; 0x01
    1788:	10 82       	st	Z, r1
	ICR1   = 0;
    178a:	e6 e4       	ldi	r30, 0x46	; 70
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	11 82       	std	Z+1, r1	; 0x01
    1790:	10 82       	st	Z, r1

	/* Disable the interrupt */
	Clear_Bit(TIMSK,TIMSK_TICIE1);
    1792:	a9 e5       	ldi	r26, 0x59	; 89
    1794:	b0 e0       	ldi	r27, 0x00	; 0
    1796:	e9 e5       	ldi	r30, 0x59	; 89
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	80 81       	ld	r24, Z
    179c:	8f 7d       	andi	r24, 0xDF	; 223
    179e:	8c 93       	st	X, r24
}
    17a0:	cf 91       	pop	r28
    17a2:	df 91       	pop	r29
    17a4:	08 95       	ret

000017a6 <TIMER1_voidTIMER1ICUSetCallBack>:

void TIMER1_voidTIMER1ICUSetCallBack(void (*Copy_pvCallBackFunc)(void))
{
    17a6:	df 93       	push	r29
    17a8:	cf 93       	push	r28
    17aa:	00 d0       	rcall	.+0      	; 0x17ac <TIMER1_voidTIMER1ICUSetCallBack+0x6>
    17ac:	cd b7       	in	r28, 0x3d	; 61
    17ae:	de b7       	in	r29, 0x3e	; 62
    17b0:	9a 83       	std	Y+2, r25	; 0x02
    17b2:	89 83       	std	Y+1, r24	; 0x01
	Global_pvTimerICUCallBack = Copy_pvCallBackFunc;
    17b4:	89 81       	ldd	r24, Y+1	; 0x01
    17b6:	9a 81       	ldd	r25, Y+2	; 0x02
    17b8:	90 93 91 01 	sts	0x0191, r25
    17bc:	80 93 90 01 	sts	0x0190, r24
}
    17c0:	0f 90       	pop	r0
    17c2:	0f 90       	pop	r0
    17c4:	cf 91       	pop	r28
    17c6:	df 91       	pop	r29
    17c8:	08 95       	ret

000017ca <TIMER1_voidTIMER1CTCSetCallBack>:

void TIMER1_voidTIMER1CTCSetCallBack(void (*Copy_pvCallBackFunc)(void)){
    17ca:	df 93       	push	r29
    17cc:	cf 93       	push	r28
    17ce:	00 d0       	rcall	.+0      	; 0x17d0 <TIMER1_voidTIMER1CTCSetCallBack+0x6>
    17d0:	cd b7       	in	r28, 0x3d	; 61
    17d2:	de b7       	in	r29, 0x3e	; 62
    17d4:	9a 83       	std	Y+2, r25	; 0x02
    17d6:	89 83       	std	Y+1, r24	; 0x01
	Global_pvTimerCTCCallBack = Copy_pvCallBackFunc;
    17d8:	89 81       	ldd	r24, Y+1	; 0x01
    17da:	9a 81       	ldd	r25, Y+2	; 0x02
    17dc:	90 93 93 01 	sts	0x0193, r25
    17e0:	80 93 92 01 	sts	0x0192, r24
}
    17e4:	0f 90       	pop	r0
    17e6:	0f 90       	pop	r0
    17e8:	cf 91       	pop	r28
    17ea:	df 91       	pop	r29
    17ec:	08 95       	ret

000017ee <__vector_6>:

void __vector_6(void) __attribute__((signal));
void __vector_6(void)
{
    17ee:	1f 92       	push	r1
    17f0:	0f 92       	push	r0
    17f2:	0f b6       	in	r0, 0x3f	; 63
    17f4:	0f 92       	push	r0
    17f6:	11 24       	eor	r1, r1
    17f8:	2f 93       	push	r18
    17fa:	3f 93       	push	r19
    17fc:	4f 93       	push	r20
    17fe:	5f 93       	push	r21
    1800:	6f 93       	push	r22
    1802:	7f 93       	push	r23
    1804:	8f 93       	push	r24
    1806:	9f 93       	push	r25
    1808:	af 93       	push	r26
    180a:	bf 93       	push	r27
    180c:	ef 93       	push	r30
    180e:	ff 93       	push	r31
    1810:	df 93       	push	r29
    1812:	cf 93       	push	r28
    1814:	cd b7       	in	r28, 0x3d	; 61
    1816:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvTimerICUCallBack != NULL){
    1818:	80 91 90 01 	lds	r24, 0x0190
    181c:	90 91 91 01 	lds	r25, 0x0191
    1820:	00 97       	sbiw	r24, 0x00	; 0
    1822:	29 f0       	breq	.+10     	; 0x182e <__vector_6+0x40>
		Global_pvTimerICUCallBack();
    1824:	e0 91 90 01 	lds	r30, 0x0190
    1828:	f0 91 91 01 	lds	r31, 0x0191
    182c:	09 95       	icall
	}
}
    182e:	cf 91       	pop	r28
    1830:	df 91       	pop	r29
    1832:	ff 91       	pop	r31
    1834:	ef 91       	pop	r30
    1836:	bf 91       	pop	r27
    1838:	af 91       	pop	r26
    183a:	9f 91       	pop	r25
    183c:	8f 91       	pop	r24
    183e:	7f 91       	pop	r23
    1840:	6f 91       	pop	r22
    1842:	5f 91       	pop	r21
    1844:	4f 91       	pop	r20
    1846:	3f 91       	pop	r19
    1848:	2f 91       	pop	r18
    184a:	0f 90       	pop	r0
    184c:	0f be       	out	0x3f, r0	; 63
    184e:	0f 90       	pop	r0
    1850:	1f 90       	pop	r1
    1852:	18 95       	reti

00001854 <__vector_7>:

void __vector_7(void) __attribute__((signal));
void __vector_7(void)
{
    1854:	1f 92       	push	r1
    1856:	0f 92       	push	r0
    1858:	0f b6       	in	r0, 0x3f	; 63
    185a:	0f 92       	push	r0
    185c:	11 24       	eor	r1, r1
    185e:	2f 93       	push	r18
    1860:	3f 93       	push	r19
    1862:	4f 93       	push	r20
    1864:	5f 93       	push	r21
    1866:	6f 93       	push	r22
    1868:	7f 93       	push	r23
    186a:	8f 93       	push	r24
    186c:	9f 93       	push	r25
    186e:	af 93       	push	r26
    1870:	bf 93       	push	r27
    1872:	ef 93       	push	r30
    1874:	ff 93       	push	r31
    1876:	df 93       	push	r29
    1878:	cf 93       	push	r28
    187a:	cd b7       	in	r28, 0x3d	; 61
    187c:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvTimerCTCCallBack != NULL){
    187e:	80 91 92 01 	lds	r24, 0x0192
    1882:	90 91 93 01 	lds	r25, 0x0193
    1886:	00 97       	sbiw	r24, 0x00	; 0
    1888:	29 f0       	breq	.+10     	; 0x1894 <__vector_7+0x40>
		Global_pvTimerCTCCallBack();
    188a:	e0 91 92 01 	lds	r30, 0x0192
    188e:	f0 91 93 01 	lds	r31, 0x0193
    1892:	09 95       	icall
	}
}
    1894:	cf 91       	pop	r28
    1896:	df 91       	pop	r29
    1898:	ff 91       	pop	r31
    189a:	ef 91       	pop	r30
    189c:	bf 91       	pop	r27
    189e:	af 91       	pop	r26
    18a0:	9f 91       	pop	r25
    18a2:	8f 91       	pop	r24
    18a4:	7f 91       	pop	r23
    18a6:	6f 91       	pop	r22
    18a8:	5f 91       	pop	r21
    18aa:	4f 91       	pop	r20
    18ac:	3f 91       	pop	r19
    18ae:	2f 91       	pop	r18
    18b0:	0f 90       	pop	r0
    18b2:	0f be       	out	0x3f, r0	; 63
    18b4:	0f 90       	pop	r0
    18b6:	1f 90       	pop	r1
    18b8:	18 95       	reti

000018ba <SPI_voidMasterInit>:
#include "SPI_Private.h"
#include "SPI_Interface.h"

static void (*Global_pvSPICallBack)(void)= NULL;

void SPI_voidMasterInit(void){
    18ba:	df 93       	push	r29
    18bc:	cf 93       	push	r28
    18be:	cd b7       	in	r28, 0x3d	; 61
    18c0:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SPCR,SPCR_MSTR);
    18c2:	ad e2       	ldi	r26, 0x2D	; 45
    18c4:	b0 e0       	ldi	r27, 0x00	; 0
    18c6:	ed e2       	ldi	r30, 0x2D	; 45
    18c8:	f0 e0       	ldi	r31, 0x00	; 0
    18ca:	80 81       	ld	r24, Z
    18cc:	80 61       	ori	r24, 0x10	; 16
    18ce:	8c 93       	st	X, r24
	SET_BIT(SPCR,SPCR_SPE);
    18d0:	ad e2       	ldi	r26, 0x2D	; 45
    18d2:	b0 e0       	ldi	r27, 0x00	; 0
    18d4:	ed e2       	ldi	r30, 0x2D	; 45
    18d6:	f0 e0       	ldi	r31, 0x00	; 0
    18d8:	80 81       	ld	r24, Z
    18da:	80 64       	ori	r24, 0x40	; 64
    18dc:	8c 93       	st	X, r24
#if INTERRUPT_MODE == ENABLE_INTERRUPT
	SET_BIT(SPCR,SPCR_SPIE);
#endif

#if CLOCK_POLARITY == IDLE_LOW
	CLR_BIT(SPCR,SPCR_CPOL);
    18de:	ad e2       	ldi	r26, 0x2D	; 45
    18e0:	b0 e0       	ldi	r27, 0x00	; 0
    18e2:	ed e2       	ldi	r30, 0x2D	; 45
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	80 81       	ld	r24, Z
    18e8:	87 7f       	andi	r24, 0xF7	; 247
    18ea:	8c 93       	st	X, r24
#elif CLOCK_POLARITY == IDLE_HIGH
	SET_BIT(SPCR,SPCR_CPOL);
#endif

#if CLOCK_PHASE == SPI_ZERO
	CLR_BIT(SPCR,SPCR_CPHA);
    18ec:	ad e2       	ldi	r26, 0x2D	; 45
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	ed e2       	ldi	r30, 0x2D	; 45
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	8b 7f       	andi	r24, 0xFB	; 251
    18f8:	8c 93       	st	X, r24


#if DATA_ORDER == LSB_FIRST
	SET_BIT(SPCR,SPCR_DORD);
#elif DATA_ORDER == MSB_FIRST
	CLR_BIT(SPCR,SPCR_DORD);
    18fa:	ad e2       	ldi	r26, 0x2D	; 45
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	ed e2       	ldi	r30, 0x2D	; 45
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	8f 7d       	andi	r24, 0xDF	; 223
    1906:	8c 93       	st	X, r24
#endif

#if SPI_FREQUENCY == QUARTER_FREQ
	CLR_BIT(SPSR,SPSR_SPI2X);
    1908:	ae e2       	ldi	r26, 0x2E	; 46
    190a:	b0 e0       	ldi	r27, 0x00	; 0
    190c:	ee e2       	ldi	r30, 0x2E	; 46
    190e:	f0 e0       	ldi	r31, 0x00	; 0
    1910:	80 81       	ld	r24, Z
    1912:	8e 7f       	andi	r24, 0xFE	; 254
    1914:	8c 93       	st	X, r24
	CLR_BIT(SPCR,SPCR_SPR0);
    1916:	ad e2       	ldi	r26, 0x2D	; 45
    1918:	b0 e0       	ldi	r27, 0x00	; 0
    191a:	ed e2       	ldi	r30, 0x2D	; 45
    191c:	f0 e0       	ldi	r31, 0x00	; 0
    191e:	80 81       	ld	r24, Z
    1920:	8e 7f       	andi	r24, 0xFE	; 254
    1922:	8c 93       	st	X, r24
	CLR_BIT(SPCR,SPCR_SPR1);
    1924:	ad e2       	ldi	r26, 0x2D	; 45
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	ed e2       	ldi	r30, 0x2D	; 45
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	8d 7f       	andi	r24, 0xFD	; 253
    1930:	8c 93       	st	X, r24
#elif SPI_FREQUENCY == HALF_FREQ
	SET_BIT(SPSR,SPSR_SPI2X);
	CLR_BIT(SPCR,SPCR_SPR0);
	CLR_BIT(SPCR,SPCR_SPR1);
#endif
}
    1932:	cf 91       	pop	r28
    1934:	df 91       	pop	r29
    1936:	08 95       	ret

00001938 <SPI_voidSlaveInit>:

void SPI_voidSlaveInit(void)
{
    1938:	df 93       	push	r29
    193a:	cf 93       	push	r28
    193c:	cd b7       	in	r28, 0x3d	; 61
    193e:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SPCR,SPCR_MSTR);
    1940:	ad e2       	ldi	r26, 0x2D	; 45
    1942:	b0 e0       	ldi	r27, 0x00	; 0
    1944:	ed e2       	ldi	r30, 0x2D	; 45
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	80 81       	ld	r24, Z
    194a:	8f 7e       	andi	r24, 0xEF	; 239
    194c:	8c 93       	st	X, r24
#if INTERRUPT_MODE == ENABLE_INTERRUPT
	SET_BIT(SPCR,SPCR_SPIE);
#endif

#if CLOCK_POLARITY == IDLE_LOW
	CLR_BIT(SPCR,SPCR_CPOL);
    194e:	ad e2       	ldi	r26, 0x2D	; 45
    1950:	b0 e0       	ldi	r27, 0x00	; 0
    1952:	ed e2       	ldi	r30, 0x2D	; 45
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	80 81       	ld	r24, Z
    1958:	87 7f       	andi	r24, 0xF7	; 247
    195a:	8c 93       	st	X, r24
#elif CLOCK_POLARITY == IDLE_HIGH
	SET_BIT(SPCR,SPCR_CPOL);
#endif

#if CLOCK_PHASE == SPI_ZERO
	CLR_BIT(SPCR,SPCR_CPHA);
    195c:	ad e2       	ldi	r26, 0x2D	; 45
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	ed e2       	ldi	r30, 0x2D	; 45
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	8b 7f       	andi	r24, 0xFB	; 251
    1968:	8c 93       	st	X, r24
#endif

#if DATA_ORDER == LSB_FIRST
	SET_BIT(SPCR,SPCR_DORD);
#elif DATA_ORDER == MSB_FIRST
	CLR_BIT(SPCR,SPCR_DORD);
    196a:	ad e2       	ldi	r26, 0x2D	; 45
    196c:	b0 e0       	ldi	r27, 0x00	; 0
    196e:	ed e2       	ldi	r30, 0x2D	; 45
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	80 81       	ld	r24, Z
    1974:	8f 7d       	andi	r24, 0xDF	; 223
    1976:	8c 93       	st	X, r24
#endif

	SET_BIT(SPCR,SPCR_SPE);
    1978:	ad e2       	ldi	r26, 0x2D	; 45
    197a:	b0 e0       	ldi	r27, 0x00	; 0
    197c:	ed e2       	ldi	r30, 0x2D	; 45
    197e:	f0 e0       	ldi	r31, 0x00	; 0
    1980:	80 81       	ld	r24, Z
    1982:	80 64       	ori	r24, 0x40	; 64
    1984:	8c 93       	st	X, r24
}
    1986:	cf 91       	pop	r28
    1988:	df 91       	pop	r29
    198a:	08 95       	ret

0000198c <SPI_u8Transfer>:

u8 SPI_u8Transfer(u8 Copy_Data){
    198c:	df 93       	push	r29
    198e:	cf 93       	push	r28
    1990:	0f 92       	push	r0
    1992:	cd b7       	in	r28, 0x3d	; 61
    1994:	de b7       	in	r29, 0x3e	; 62
    1996:	89 83       	std	Y+1, r24	; 0x01
	/* Start transmission */
	SPDR = Copy_Data;
    1998:	ef e2       	ldi	r30, 0x2F	; 47
    199a:	f0 e0       	ldi	r31, 0x00	; 0
    199c:	89 81       	ldd	r24, Y+1	; 0x01
    199e:	80 83       	st	Z, r24
	static u8 counter = '0';
	counter++;
    19a0:	80 91 69 01 	lds	r24, 0x0169
    19a4:	8f 5f       	subi	r24, 0xFF	; 255
    19a6:	80 93 69 01 	sts	0x0169, r24
	/* Wait for transmission complete */
	//	LCD_voidGoToPosition(1,0);
	//	LCD_voidWriteChar(counter);
	while(!GET_BIT(SPSR,SPSR_SPIF));
    19aa:	ee e2       	ldi	r30, 0x2E	; 46
    19ac:	f0 e0       	ldi	r31, 0x00	; 0
    19ae:	80 81       	ld	r24, Z
    19b0:	88 23       	and	r24, r24
    19b2:	dc f7       	brge	.-10     	; 0x19aa <SPI_u8Transfer+0x1e>
	return SPDR;
    19b4:	ef e2       	ldi	r30, 0x2F	; 47
    19b6:	f0 e0       	ldi	r31, 0x00	; 0
    19b8:	80 81       	ld	r24, Z
}
    19ba:	0f 90       	pop	r0
    19bc:	cf 91       	pop	r28
    19be:	df 91       	pop	r29
    19c0:	08 95       	ret

000019c2 <SPI_voidSetCallBack>:

void SPI_voidSetCallBack( void (*PtrToFunc) (void) ){
    19c2:	df 93       	push	r29
    19c4:	cf 93       	push	r28
    19c6:	00 d0       	rcall	.+0      	; 0x19c8 <SPI_voidSetCallBack+0x6>
    19c8:	cd b7       	in	r28, 0x3d	; 61
    19ca:	de b7       	in	r29, 0x3e	; 62
    19cc:	9a 83       	std	Y+2, r25	; 0x02
    19ce:	89 83       	std	Y+1, r24	; 0x01
	Global_pvSPICallBack = PtrToFunc;
    19d0:	89 81       	ldd	r24, Y+1	; 0x01
    19d2:	9a 81       	ldd	r25, Y+2	; 0x02
    19d4:	90 93 95 01 	sts	0x0195, r25
    19d8:	80 93 94 01 	sts	0x0194, r24
}
    19dc:	0f 90       	pop	r0
    19de:	0f 90       	pop	r0
    19e0:	cf 91       	pop	r28
    19e2:	df 91       	pop	r29
    19e4:	08 95       	ret

000019e6 <SPI_u8ReadDataISR>:

u8 SPI_u8ReadDataISR(void){
    19e6:	df 93       	push	r29
    19e8:	cf 93       	push	r28
    19ea:	cd b7       	in	r28, 0x3d	; 61
    19ec:	de b7       	in	r29, 0x3e	; 62
	return SPDR;
    19ee:	ef e2       	ldi	r30, 0x2F	; 47
    19f0:	f0 e0       	ldi	r31, 0x00	; 0
    19f2:	80 81       	ld	r24, Z
}
    19f4:	cf 91       	pop	r28
    19f6:	df 91       	pop	r29
    19f8:	08 95       	ret

000019fa <SPI_voidSendDataISR>:

void SPI_voidSendDataISR(u8 Copy_Data)
{
    19fa:	df 93       	push	r29
    19fc:	cf 93       	push	r28
    19fe:	0f 92       	push	r0
    1a00:	cd b7       	in	r28, 0x3d	; 61
    1a02:	de b7       	in	r29, 0x3e	; 62
    1a04:	89 83       	std	Y+1, r24	; 0x01
	SPDR = Copy_Data;
    1a06:	ef e2       	ldi	r30, 0x2F	; 47
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	89 81       	ldd	r24, Y+1	; 0x01
    1a0c:	80 83       	st	Z, r24
}
    1a0e:	0f 90       	pop	r0
    1a10:	cf 91       	pop	r28
    1a12:	df 91       	pop	r29
    1a14:	08 95       	ret

00001a16 <__vector_12>:

void  __vector_12 (void)	__attribute__((signal));
void  __vector_12 (void)
{
    1a16:	1f 92       	push	r1
    1a18:	0f 92       	push	r0
    1a1a:	0f b6       	in	r0, 0x3f	; 63
    1a1c:	0f 92       	push	r0
    1a1e:	11 24       	eor	r1, r1
    1a20:	2f 93       	push	r18
    1a22:	3f 93       	push	r19
    1a24:	4f 93       	push	r20
    1a26:	5f 93       	push	r21
    1a28:	6f 93       	push	r22
    1a2a:	7f 93       	push	r23
    1a2c:	8f 93       	push	r24
    1a2e:	9f 93       	push	r25
    1a30:	af 93       	push	r26
    1a32:	bf 93       	push	r27
    1a34:	ef 93       	push	r30
    1a36:	ff 93       	push	r31
    1a38:	df 93       	push	r29
    1a3a:	cf 93       	push	r28
    1a3c:	cd b7       	in	r28, 0x3d	; 61
    1a3e:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvSPICallBack != NULL)
    1a40:	80 91 94 01 	lds	r24, 0x0194
    1a44:	90 91 95 01 	lds	r25, 0x0195
    1a48:	00 97       	sbiw	r24, 0x00	; 0
    1a4a:	29 f0       	breq	.+10     	; 0x1a56 <__vector_12+0x40>
	{
		Global_pvSPICallBack();
    1a4c:	e0 91 94 01 	lds	r30, 0x0194
    1a50:	f0 91 95 01 	lds	r31, 0x0195
    1a54:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    1a56:	cf 91       	pop	r28
    1a58:	df 91       	pop	r29
    1a5a:	ff 91       	pop	r31
    1a5c:	ef 91       	pop	r30
    1a5e:	bf 91       	pop	r27
    1a60:	af 91       	pop	r26
    1a62:	9f 91       	pop	r25
    1a64:	8f 91       	pop	r24
    1a66:	7f 91       	pop	r23
    1a68:	6f 91       	pop	r22
    1a6a:	5f 91       	pop	r21
    1a6c:	4f 91       	pop	r20
    1a6e:	3f 91       	pop	r19
    1a70:	2f 91       	pop	r18
    1a72:	0f 90       	pop	r0
    1a74:	0f be       	out	0x3f, r0	; 63
    1a76:	0f 90       	pop	r0
    1a78:	1f 90       	pop	r1
    1a7a:	18 95       	reti

00001a7c <PORT_voidInit>:
#include "Port_Interface.h"
#include "Port_Register.h"


void PORT_voidInit(void)
{
    1a7c:	df 93       	push	r29
    1a7e:	cf 93       	push	r28
    1a80:	cd b7       	in	r28, 0x3d	; 61
    1a82:	de b7       	in	r29, 0x3e	; 62
    DDRA = PORTA_DIR ;
    1a84:	ea e3       	ldi	r30, 0x3A	; 58
    1a86:	f0 e0       	ldi	r31, 0x00	; 0
    1a88:	8c ef       	ldi	r24, 0xFC	; 252
    1a8a:	80 83       	st	Z, r24
    DDRB = PORTB_DIR ;
    1a8c:	e7 e3       	ldi	r30, 0x37	; 55
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	8f e4       	ldi	r24, 0x4F	; 79
    1a92:	80 83       	st	Z, r24
    DDRC = PORTC_DIR ;
    1a94:	e4 e3       	ldi	r30, 0x34	; 52
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	8f ef       	ldi	r24, 0xFF	; 255
    1a9a:	80 83       	st	Z, r24
    DDRD = PORTD_DIR ;
    1a9c:	e1 e3       	ldi	r30, 0x31	; 49
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	8e ef       	ldi	r24, 0xFE	; 254
    1aa2:	80 83       	st	Z, r24

    PORTA = PORTA_INIT_VALUE;
    1aa4:	eb e3       	ldi	r30, 0x3B	; 59
    1aa6:	f0 e0       	ldi	r31, 0x00	; 0
    1aa8:	10 82       	st	Z, r1
    PORTB = PORTB_INIT_VALUE;
    1aaa:	e8 e3       	ldi	r30, 0x38	; 56
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	80 ea       	ldi	r24, 0xA0	; 160
    1ab0:	80 83       	st	Z, r24
    PORTC = PORTC_INIT_VALUE;
    1ab2:	e5 e3       	ldi	r30, 0x35	; 53
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	10 82       	st	Z, r1
    PORTD = PORTD_INIT_VALUE;
    1ab8:	e2 e3       	ldi	r30, 0x32	; 50
    1aba:	f0 e0       	ldi	r31, 0x00	; 0
    1abc:	10 82       	st	Z, r1


}
    1abe:	cf 91       	pop	r28
    1ac0:	df 91       	pop	r29
    1ac2:	08 95       	ret

00001ac4 <GIE_voidEnable>:

#include "GIE_Register.h"
#include "GIE_Interface.h"

void GIE_voidEnable(void)
{
    1ac4:	df 93       	push	r29
    1ac6:	cf 93       	push	r28
    1ac8:	cd b7       	in	r28, 0x3d	; 61
    1aca:	de b7       	in	r29, 0x3e	; 62
	/* Enable Global Interrupt  */
	Set_Bit(SREG, SREG_I);
    1acc:	af e5       	ldi	r26, 0x5F	; 95
    1ace:	b0 e0       	ldi	r27, 0x00	; 0
    1ad0:	ef e5       	ldi	r30, 0x5F	; 95
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	80 81       	ld	r24, Z
    1ad6:	80 68       	ori	r24, 0x80	; 128
    1ad8:	8c 93       	st	X, r24
}
    1ada:	cf 91       	pop	r28
    1adc:	df 91       	pop	r29
    1ade:	08 95       	ret

00001ae0 <GIE_voidDisable>:
void GIE_voidDisable(void)
{
    1ae0:	df 93       	push	r29
    1ae2:	cf 93       	push	r28
    1ae4:	cd b7       	in	r28, 0x3d	; 61
    1ae6:	de b7       	in	r29, 0x3e	; 62
	/* Disable Global Interrupt  */
	Clear_Bit(SREG, SREG_I);
    1ae8:	af e5       	ldi	r26, 0x5F	; 95
    1aea:	b0 e0       	ldi	r27, 0x00	; 0
    1aec:	ef e5       	ldi	r30, 0x5F	; 95
    1aee:	f0 e0       	ldi	r31, 0x00	; 0
    1af0:	80 81       	ld	r24, Z
    1af2:	8f 77       	andi	r24, 0x7F	; 127
    1af4:	8c 93       	st	X, r24
}
    1af6:	cf 91       	pop	r28
    1af8:	df 91       	pop	r29
    1afa:	08 95       	ret

00001afc <EXTI0_voidInit>:
void (*EXTI_pvINT1Func)(void) = NULL;
void (*EXTI_pvINT2Func)(void) = NULL;


void EXTI0_voidInit(void)
{
    1afc:	df 93       	push	r29
    1afe:	cf 93       	push	r28
    1b00:	cd b7       	in	r28, 0x3d	; 61
    1b02:	de b7       	in	r29, 0x3e	; 62
#if		SELECT_INT0_SENSE_CONTROL == FALLING_EADGE
	/* ISC01 -> 1, ISC00 -> 0  */
	Set_Bit(MCUCR, MCUCR_ISC01);
    1b04:	a5 e5       	ldi	r26, 0x55	; 85
    1b06:	b0 e0       	ldi	r27, 0x00	; 0
    1b08:	e5 e5       	ldi	r30, 0x55	; 85
    1b0a:	f0 e0       	ldi	r31, 0x00	; 0
    1b0c:	80 81       	ld	r24, Z
    1b0e:	82 60       	ori	r24, 0x02	; 2
    1b10:	8c 93       	st	X, r24
	Clear_Bit(MCUCR, MCUCR_ISC00);
    1b12:	a5 e5       	ldi	r26, 0x55	; 85
    1b14:	b0 e0       	ldi	r27, 0x00	; 0
    1b16:	e5 e5       	ldi	r30, 0x55	; 85
    1b18:	f0 e0       	ldi	r31, 0x00	; 0
    1b1a:	80 81       	ld	r24, Z
    1b1c:	8e 7f       	andi	r24, 0xFE	; 254
    1b1e:	8c 93       	st	X, r24
	Set_Bit(MCUCR, MCUCR_ISC00);
	Clear_Bit(MCUCR, MCUCR_ISC01);
#else
#error "WRONG SENCE CONTROL"
#endif
}
    1b20:	cf 91       	pop	r28
    1b22:	df 91       	pop	r29
    1b24:	08 95       	ret

00001b26 <EXTI0_voidEnable>:

void EXTI0_voidEnable(void)
{
    1b26:	df 93       	push	r29
    1b28:	cf 93       	push	r28
    1b2a:	cd b7       	in	r28, 0x3d	; 61
    1b2c:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(GICR, GICR_INT0);
    1b2e:	ab e5       	ldi	r26, 0x5B	; 91
    1b30:	b0 e0       	ldi	r27, 0x00	; 0
    1b32:	eb e5       	ldi	r30, 0x5B	; 91
    1b34:	f0 e0       	ldi	r31, 0x00	; 0
    1b36:	80 81       	ld	r24, Z
    1b38:	80 64       	ori	r24, 0x40	; 64
    1b3a:	8c 93       	st	X, r24
}
    1b3c:	cf 91       	pop	r28
    1b3e:	df 91       	pop	r29
    1b40:	08 95       	ret

00001b42 <EXTI0_voidDisable>:

void EXTI0_voidDisable(void)
{
    1b42:	df 93       	push	r29
    1b44:	cf 93       	push	r28
    1b46:	cd b7       	in	r28, 0x3d	; 61
    1b48:	de b7       	in	r29, 0x3e	; 62
	Clear_Bit(GICR, GICR_INT0);
    1b4a:	ab e5       	ldi	r26, 0x5B	; 91
    1b4c:	b0 e0       	ldi	r27, 0x00	; 0
    1b4e:	eb e5       	ldi	r30, 0x5B	; 91
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	80 81       	ld	r24, Z
    1b54:	8f 7b       	andi	r24, 0xBF	; 191
    1b56:	8c 93       	st	X, r24
}
    1b58:	cf 91       	pop	r28
    1b5a:	df 91       	pop	r29
    1b5c:	08 95       	ret

00001b5e <EXT0_voidSetSignalch>:

void EXT0_voidSetSignalch(u8 SenseCpy)
{
    1b5e:	df 93       	push	r29
    1b60:	cf 93       	push	r28
    1b62:	00 d0       	rcall	.+0      	; 0x1b64 <EXT0_voidSetSignalch+0x6>
    1b64:	0f 92       	push	r0
    1b66:	cd b7       	in	r28, 0x3d	; 61
    1b68:	de b7       	in	r29, 0x3e	; 62
    1b6a:	89 83       	std	Y+1, r24	; 0x01
	switch( SenseCpy )
    1b6c:	89 81       	ldd	r24, Y+1	; 0x01
    1b6e:	28 2f       	mov	r18, r24
    1b70:	30 e0       	ldi	r19, 0x00	; 0
    1b72:	3b 83       	std	Y+3, r19	; 0x03
    1b74:	2a 83       	std	Y+2, r18	; 0x02
    1b76:	8a 81       	ldd	r24, Y+2	; 0x02
    1b78:	9b 81       	ldd	r25, Y+3	; 0x03
    1b7a:	82 30       	cpi	r24, 0x02	; 2
    1b7c:	91 05       	cpc	r25, r1
    1b7e:	99 f1       	breq	.+102    	; 0x1be6 <EXT0_voidSetSignalch+0x88>
    1b80:	2a 81       	ldd	r18, Y+2	; 0x02
    1b82:	3b 81       	ldd	r19, Y+3	; 0x03
    1b84:	23 30       	cpi	r18, 0x03	; 3
    1b86:	31 05       	cpc	r19, r1
    1b88:	34 f4       	brge	.+12     	; 0x1b96 <EXT0_voidSetSignalch+0x38>
    1b8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8c:	9b 81       	ldd	r25, Y+3	; 0x03
    1b8e:	81 30       	cpi	r24, 0x01	; 1
    1b90:	91 05       	cpc	r25, r1
    1b92:	c1 f1       	breq	.+112    	; 0x1c04 <EXT0_voidSetSignalch+0xa6>
    1b94:	45 c0       	rjmp	.+138    	; 0x1c20 <EXT0_voidSetSignalch+0xc2>
    1b96:	2a 81       	ldd	r18, Y+2	; 0x02
    1b98:	3b 81       	ldd	r19, Y+3	; 0x03
    1b9a:	23 30       	cpi	r18, 0x03	; 3
    1b9c:	31 05       	cpc	r19, r1
    1b9e:	a1 f0       	breq	.+40     	; 0x1bc8 <EXT0_voidSetSignalch+0x6a>
    1ba0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba2:	9b 81       	ldd	r25, Y+3	; 0x03
    1ba4:	84 30       	cpi	r24, 0x04	; 4
    1ba6:	91 05       	cpc	r25, r1
    1ba8:	d9 f5       	brne	.+118    	; 0x1c20 <EXT0_voidSetSignalch+0xc2>
	{
	case FALLING_EADGE:
		/* ISC01 -> 1, ISC00 -> 0  */
		Set_Bit(MCUCR, MCUCR_ISC01);
    1baa:	a5 e5       	ldi	r26, 0x55	; 85
    1bac:	b0 e0       	ldi	r27, 0x00	; 0
    1bae:	e5 e5       	ldi	r30, 0x55	; 85
    1bb0:	f0 e0       	ldi	r31, 0x00	; 0
    1bb2:	80 81       	ld	r24, Z
    1bb4:	82 60       	ori	r24, 0x02	; 2
    1bb6:	8c 93       	st	X, r24
		Clear_Bit(MCUCR, MCUCR_ISC00);
    1bb8:	a5 e5       	ldi	r26, 0x55	; 85
    1bba:	b0 e0       	ldi	r27, 0x00	; 0
    1bbc:	e5 e5       	ldi	r30, 0x55	; 85
    1bbe:	f0 e0       	ldi	r31, 0x00	; 0
    1bc0:	80 81       	ld	r24, Z
    1bc2:	8e 7f       	andi	r24, 0xFE	; 254
    1bc4:	8c 93       	st	X, r24
    1bc6:	2c c0       	rjmp	.+88     	; 0x1c20 <EXT0_voidSetSignalch+0xc2>
		break;
	case RISING_EADGE:
		/* ISC01 -> 1, ISC00 -> 1  */
		Set_Bit(MCUCR, MCUCR_ISC01);
    1bc8:	a5 e5       	ldi	r26, 0x55	; 85
    1bca:	b0 e0       	ldi	r27, 0x00	; 0
    1bcc:	e5 e5       	ldi	r30, 0x55	; 85
    1bce:	f0 e0       	ldi	r31, 0x00	; 0
    1bd0:	80 81       	ld	r24, Z
    1bd2:	82 60       	ori	r24, 0x02	; 2
    1bd4:	8c 93       	st	X, r24
		Set_Bit(MCUCR, MCUCR_ISC00);
    1bd6:	a5 e5       	ldi	r26, 0x55	; 85
    1bd8:	b0 e0       	ldi	r27, 0x00	; 0
    1bda:	e5 e5       	ldi	r30, 0x55	; 85
    1bdc:	f0 e0       	ldi	r31, 0x00	; 0
    1bde:	80 81       	ld	r24, Z
    1be0:	81 60       	ori	r24, 0x01	; 1
    1be2:	8c 93       	st	X, r24
    1be4:	1d c0       	rjmp	.+58     	; 0x1c20 <EXT0_voidSetSignalch+0xc2>
		break;
	case LOW_LEVEL:
		/* ISC01 -> 0, ISC00 -> 0  */
		Clear_Bit(MCUCR, MCUCR_ISC01);
    1be6:	a5 e5       	ldi	r26, 0x55	; 85
    1be8:	b0 e0       	ldi	r27, 0x00	; 0
    1bea:	e5 e5       	ldi	r30, 0x55	; 85
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z
    1bf0:	8d 7f       	andi	r24, 0xFD	; 253
    1bf2:	8c 93       	st	X, r24
		Clear_Bit(MCUCR, MCUCR_ISC00);
    1bf4:	a5 e5       	ldi	r26, 0x55	; 85
    1bf6:	b0 e0       	ldi	r27, 0x00	; 0
    1bf8:	e5 e5       	ldi	r30, 0x55	; 85
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	80 81       	ld	r24, Z
    1bfe:	8e 7f       	andi	r24, 0xFE	; 254
    1c00:	8c 93       	st	X, r24
    1c02:	0e c0       	rjmp	.+28     	; 0x1c20 <EXT0_voidSetSignalch+0xc2>

		break;
	case ON_CHANGE:
		/* ISC01 -> 0, ISC00 -> 1  */
		Set_Bit(MCUCR, MCUCR_ISC00);
    1c04:	a5 e5       	ldi	r26, 0x55	; 85
    1c06:	b0 e0       	ldi	r27, 0x00	; 0
    1c08:	e5 e5       	ldi	r30, 0x55	; 85
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	80 81       	ld	r24, Z
    1c0e:	81 60       	ori	r24, 0x01	; 1
    1c10:	8c 93       	st	X, r24
		Clear_Bit(MCUCR, MCUCR_ISC01);
    1c12:	a5 e5       	ldi	r26, 0x55	; 85
    1c14:	b0 e0       	ldi	r27, 0x00	; 0
    1c16:	e5 e5       	ldi	r30, 0x55	; 85
    1c18:	f0 e0       	ldi	r31, 0x00	; 0
    1c1a:	80 81       	ld	r24, Z
    1c1c:	8d 7f       	andi	r24, 0xFD	; 253
    1c1e:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
    1c20:	0f 90       	pop	r0
    1c22:	0f 90       	pop	r0
    1c24:	0f 90       	pop	r0
    1c26:	cf 91       	pop	r28
    1c28:	df 91       	pop	r29
    1c2a:	08 95       	ret

00001c2c <EXTI1_voidInit>:

void EXTI1_voidInit(void)
{
    1c2c:	df 93       	push	r29
    1c2e:	cf 93       	push	r28
    1c30:	cd b7       	in	r28, 0x3d	; 61
    1c32:	de b7       	in	r29, 0x3e	; 62
#if		SELECT_INT1_SENSE_CONTROL == FALLING_EADGE
	/* ISC11 -> 1, ISC10 -> 0  */
	Clear_Bit(MCUCR, MCUCR_ISC10);
    1c34:	a5 e5       	ldi	r26, 0x55	; 85
    1c36:	b0 e0       	ldi	r27, 0x00	; 0
    1c38:	e5 e5       	ldi	r30, 0x55	; 85
    1c3a:	f0 e0       	ldi	r31, 0x00	; 0
    1c3c:	80 81       	ld	r24, Z
    1c3e:	8b 7f       	andi	r24, 0xFB	; 251
    1c40:	8c 93       	st	X, r24
	Set_Bit(MCUCR, MCUCR_ISC11);
    1c42:	a5 e5       	ldi	r26, 0x55	; 85
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	e5 e5       	ldi	r30, 0x55	; 85
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	80 81       	ld	r24, Z
    1c4c:	88 60       	ori	r24, 0x08	; 8
    1c4e:	8c 93       	st	X, r24
	Clear_Bit(MCUCR, MCUCR_ISC11);
	Set_Bit(MCUCR, MCUCR_ISC10);

#error "WRONG SENCE CONTROL"
#endif
}
    1c50:	cf 91       	pop	r28
    1c52:	df 91       	pop	r29
    1c54:	08 95       	ret

00001c56 <EXTI1_voidEnable>:

void EXTI1_voidEnable(void)
{
    1c56:	df 93       	push	r29
    1c58:	cf 93       	push	r28
    1c5a:	cd b7       	in	r28, 0x3d	; 61
    1c5c:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(GICR, GICR_INT1);
    1c5e:	ab e5       	ldi	r26, 0x5B	; 91
    1c60:	b0 e0       	ldi	r27, 0x00	; 0
    1c62:	eb e5       	ldi	r30, 0x5B	; 91
    1c64:	f0 e0       	ldi	r31, 0x00	; 0
    1c66:	80 81       	ld	r24, Z
    1c68:	80 68       	ori	r24, 0x80	; 128
    1c6a:	8c 93       	st	X, r24
}
    1c6c:	cf 91       	pop	r28
    1c6e:	df 91       	pop	r29
    1c70:	08 95       	ret

00001c72 <EXTI1_voidDisable>:

void EXTI1_voidDisable(void)
{
    1c72:	df 93       	push	r29
    1c74:	cf 93       	push	r28
    1c76:	cd b7       	in	r28, 0x3d	; 61
    1c78:	de b7       	in	r29, 0x3e	; 62
	Clear_Bit(GICR, GICR_INT1);
    1c7a:	ab e5       	ldi	r26, 0x5B	; 91
    1c7c:	b0 e0       	ldi	r27, 0x00	; 0
    1c7e:	eb e5       	ldi	r30, 0x5B	; 91
    1c80:	f0 e0       	ldi	r31, 0x00	; 0
    1c82:	80 81       	ld	r24, Z
    1c84:	8f 77       	andi	r24, 0x7F	; 127
    1c86:	8c 93       	st	X, r24
}
    1c88:	cf 91       	pop	r28
    1c8a:	df 91       	pop	r29
    1c8c:	08 95       	ret

00001c8e <EXT1_voidSetSignalch>:

void EXT1_voidSetSignalch(u8 SenseCpy)
{
    1c8e:	df 93       	push	r29
    1c90:	cf 93       	push	r28
    1c92:	00 d0       	rcall	.+0      	; 0x1c94 <EXT1_voidSetSignalch+0x6>
    1c94:	0f 92       	push	r0
    1c96:	cd b7       	in	r28, 0x3d	; 61
    1c98:	de b7       	in	r29, 0x3e	; 62
    1c9a:	89 83       	std	Y+1, r24	; 0x01

	switch (SenseCpy)
    1c9c:	89 81       	ldd	r24, Y+1	; 0x01
    1c9e:	28 2f       	mov	r18, r24
    1ca0:	30 e0       	ldi	r19, 0x00	; 0
    1ca2:	3b 83       	std	Y+3, r19	; 0x03
    1ca4:	2a 83       	std	Y+2, r18	; 0x02
    1ca6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca8:	9b 81       	ldd	r25, Y+3	; 0x03
    1caa:	82 30       	cpi	r24, 0x02	; 2
    1cac:	91 05       	cpc	r25, r1
    1cae:	99 f1       	breq	.+102    	; 0x1d16 <EXT1_voidSetSignalch+0x88>
    1cb0:	2a 81       	ldd	r18, Y+2	; 0x02
    1cb2:	3b 81       	ldd	r19, Y+3	; 0x03
    1cb4:	23 30       	cpi	r18, 0x03	; 3
    1cb6:	31 05       	cpc	r19, r1
    1cb8:	34 f4       	brge	.+12     	; 0x1cc6 <EXT1_voidSetSignalch+0x38>
    1cba:	8a 81       	ldd	r24, Y+2	; 0x02
    1cbc:	9b 81       	ldd	r25, Y+3	; 0x03
    1cbe:	81 30       	cpi	r24, 0x01	; 1
    1cc0:	91 05       	cpc	r25, r1
    1cc2:	c1 f1       	breq	.+112    	; 0x1d34 <EXT1_voidSetSignalch+0xa6>
    1cc4:	45 c0       	rjmp	.+138    	; 0x1d50 <EXT1_voidSetSignalch+0xc2>
    1cc6:	2a 81       	ldd	r18, Y+2	; 0x02
    1cc8:	3b 81       	ldd	r19, Y+3	; 0x03
    1cca:	23 30       	cpi	r18, 0x03	; 3
    1ccc:	31 05       	cpc	r19, r1
    1cce:	a1 f0       	breq	.+40     	; 0x1cf8 <EXT1_voidSetSignalch+0x6a>
    1cd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cd2:	9b 81       	ldd	r25, Y+3	; 0x03
    1cd4:	84 30       	cpi	r24, 0x04	; 4
    1cd6:	91 05       	cpc	r25, r1
    1cd8:	d9 f5       	brne	.+118    	; 0x1d50 <EXT1_voidSetSignalch+0xc2>
	{
	case FALLING_EADGE:
		/* ISC11 -> 1, ISC10 -> 0  */
		Clear_Bit(MCUCR, MCUCR_ISC10);
    1cda:	a5 e5       	ldi	r26, 0x55	; 85
    1cdc:	b0 e0       	ldi	r27, 0x00	; 0
    1cde:	e5 e5       	ldi	r30, 0x55	; 85
    1ce0:	f0 e0       	ldi	r31, 0x00	; 0
    1ce2:	80 81       	ld	r24, Z
    1ce4:	8b 7f       	andi	r24, 0xFB	; 251
    1ce6:	8c 93       	st	X, r24
		Set_Bit(MCUCR, MCUCR_ISC11);
    1ce8:	a5 e5       	ldi	r26, 0x55	; 85
    1cea:	b0 e0       	ldi	r27, 0x00	; 0
    1cec:	e5 e5       	ldi	r30, 0x55	; 85
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	80 81       	ld	r24, Z
    1cf2:	88 60       	ori	r24, 0x08	; 8
    1cf4:	8c 93       	st	X, r24
    1cf6:	2c c0       	rjmp	.+88     	; 0x1d50 <EXT1_voidSetSignalch+0xc2>
		break;
	case RISING_EADGE:
		/* ISC11 -> 1, ISC10 -> 1  */
		Set_Bit(MCUCR, MCUCR_ISC10);
    1cf8:	a5 e5       	ldi	r26, 0x55	; 85
    1cfa:	b0 e0       	ldi	r27, 0x00	; 0
    1cfc:	e5 e5       	ldi	r30, 0x55	; 85
    1cfe:	f0 e0       	ldi	r31, 0x00	; 0
    1d00:	80 81       	ld	r24, Z
    1d02:	84 60       	ori	r24, 0x04	; 4
    1d04:	8c 93       	st	X, r24
		Set_Bit(MCUCR, MCUCR_ISC11);
    1d06:	a5 e5       	ldi	r26, 0x55	; 85
    1d08:	b0 e0       	ldi	r27, 0x00	; 0
    1d0a:	e5 e5       	ldi	r30, 0x55	; 85
    1d0c:	f0 e0       	ldi	r31, 0x00	; 0
    1d0e:	80 81       	ld	r24, Z
    1d10:	88 60       	ori	r24, 0x08	; 8
    1d12:	8c 93       	st	X, r24
    1d14:	1d c0       	rjmp	.+58     	; 0x1d50 <EXT1_voidSetSignalch+0xc2>
		break;
	case LOW_LEVEL:
		/* ISC11 -> 0, ISC10 -> 0  */
		Clear_Bit(MCUCR, MCUCR_ISC10);
    1d16:	a5 e5       	ldi	r26, 0x55	; 85
    1d18:	b0 e0       	ldi	r27, 0x00	; 0
    1d1a:	e5 e5       	ldi	r30, 0x55	; 85
    1d1c:	f0 e0       	ldi	r31, 0x00	; 0
    1d1e:	80 81       	ld	r24, Z
    1d20:	8b 7f       	andi	r24, 0xFB	; 251
    1d22:	8c 93       	st	X, r24
		Clear_Bit(MCUCR, MCUCR_ISC11);
    1d24:	a5 e5       	ldi	r26, 0x55	; 85
    1d26:	b0 e0       	ldi	r27, 0x00	; 0
    1d28:	e5 e5       	ldi	r30, 0x55	; 85
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	87 7f       	andi	r24, 0xF7	; 247
    1d30:	8c 93       	st	X, r24
    1d32:	0e c0       	rjmp	.+28     	; 0x1d50 <EXT1_voidSetSignalch+0xc2>
		break;
	case ON_CHANGE:
		/* ISC11 -> 1, ISC10 -> 1  */
		Clear_Bit(MCUCR, MCUCR_ISC11);
    1d34:	a5 e5       	ldi	r26, 0x55	; 85
    1d36:	b0 e0       	ldi	r27, 0x00	; 0
    1d38:	e5 e5       	ldi	r30, 0x55	; 85
    1d3a:	f0 e0       	ldi	r31, 0x00	; 0
    1d3c:	80 81       	ld	r24, Z
    1d3e:	87 7f       	andi	r24, 0xF7	; 247
    1d40:	8c 93       	st	X, r24
		Set_Bit(MCUCR, MCUCR_ISC10);
    1d42:	a5 e5       	ldi	r26, 0x55	; 85
    1d44:	b0 e0       	ldi	r27, 0x00	; 0
    1d46:	e5 e5       	ldi	r30, 0x55	; 85
    1d48:	f0 e0       	ldi	r31, 0x00	; 0
    1d4a:	80 81       	ld	r24, Z
    1d4c:	84 60       	ori	r24, 0x04	; 4
    1d4e:	8c 93       	st	X, r24
		break;
	default:
		break;
	}

}
    1d50:	0f 90       	pop	r0
    1d52:	0f 90       	pop	r0
    1d54:	0f 90       	pop	r0
    1d56:	cf 91       	pop	r28
    1d58:	df 91       	pop	r29
    1d5a:	08 95       	ret

00001d5c <EXTI2_voidInit>:


// INTERRUPT 1
void EXTI2_voidInit(void)
{
    1d5c:	df 93       	push	r29
    1d5e:	cf 93       	push	r28
    1d60:	cd b7       	in	r28, 0x3d	; 61
    1d62:	de b7       	in	r29, 0x3e	; 62

#if 	SELECT_INT2_SENSE_CONTROL == FALLING_EADGE
	Clear_Bit(MCUCR, MCUCSR_ISC2);
    1d64:	a5 e5       	ldi	r26, 0x55	; 85
    1d66:	b0 e0       	ldi	r27, 0x00	; 0
    1d68:	e5 e5       	ldi	r30, 0x55	; 85
    1d6a:	f0 e0       	ldi	r31, 0x00	; 0
    1d6c:	80 81       	ld	r24, Z
    1d6e:	8f 7b       	andi	r24, 0xBF	; 191
    1d70:	8c 93       	st	X, r24
#elif 	SELECT_INT2_SENSE_CONTROL == RISING_EADGE
	Set_Bit(MCUCR, MCUCSR_ISC2);
#else
#endif

}
    1d72:	cf 91       	pop	r28
    1d74:	df 91       	pop	r29
    1d76:	08 95       	ret

00001d78 <EXTI2_voidEnable>:

//enable EXTI
void EXTI2_voidEnable(void)
{
    1d78:	df 93       	push	r29
    1d7a:	cf 93       	push	r28
    1d7c:	cd b7       	in	r28, 0x3d	; 61
    1d7e:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(GICR, GICR_INT2);
    1d80:	ab e5       	ldi	r26, 0x5B	; 91
    1d82:	b0 e0       	ldi	r27, 0x00	; 0
    1d84:	eb e5       	ldi	r30, 0x5B	; 91
    1d86:	f0 e0       	ldi	r31, 0x00	; 0
    1d88:	80 81       	ld	r24, Z
    1d8a:	80 62       	ori	r24, 0x20	; 32
    1d8c:	8c 93       	st	X, r24
}
    1d8e:	cf 91       	pop	r28
    1d90:	df 91       	pop	r29
    1d92:	08 95       	ret

00001d94 <EXTI2_voidDisable>:

//disable EXTI
void EXTI2_voidDisable(void)
{
    1d94:	df 93       	push	r29
    1d96:	cf 93       	push	r28
    1d98:	cd b7       	in	r28, 0x3d	; 61
    1d9a:	de b7       	in	r29, 0x3e	; 62
	Clear_Bit(GICR, GICR_INT2);
    1d9c:	ab e5       	ldi	r26, 0x5B	; 91
    1d9e:	b0 e0       	ldi	r27, 0x00	; 0
    1da0:	eb e5       	ldi	r30, 0x5B	; 91
    1da2:	f0 e0       	ldi	r31, 0x00	; 0
    1da4:	80 81       	ld	r24, Z
    1da6:	8f 7d       	andi	r24, 0xDF	; 223
    1da8:	8c 93       	st	X, r24
}
    1daa:	cf 91       	pop	r28
    1dac:	df 91       	pop	r29
    1dae:	08 95       	ret

00001db0 <EXT2_voidSetSignalch>:

//change the INT with sensing mood in runtime
void EXT2_voidSetSignalch(u8 SenseCpy)
{
    1db0:	df 93       	push	r29
    1db2:	cf 93       	push	r28
    1db4:	00 d0       	rcall	.+0      	; 0x1db6 <EXT2_voidSetSignalch+0x6>
    1db6:	0f 92       	push	r0
    1db8:	cd b7       	in	r28, 0x3d	; 61
    1dba:	de b7       	in	r29, 0x3e	; 62
    1dbc:	89 83       	std	Y+1, r24	; 0x01
	switch(SenseCpy)
    1dbe:	89 81       	ldd	r24, Y+1	; 0x01
    1dc0:	28 2f       	mov	r18, r24
    1dc2:	30 e0       	ldi	r19, 0x00	; 0
    1dc4:	3b 83       	std	Y+3, r19	; 0x03
    1dc6:	2a 83       	std	Y+2, r18	; 0x02
    1dc8:	8a 81       	ldd	r24, Y+2	; 0x02
    1dca:	9b 81       	ldd	r25, Y+3	; 0x03
    1dcc:	83 30       	cpi	r24, 0x03	; 3
    1dce:	91 05       	cpc	r25, r1
    1dd0:	69 f0       	breq	.+26     	; 0x1dec <EXT2_voidSetSignalch+0x3c>
    1dd2:	2a 81       	ldd	r18, Y+2	; 0x02
    1dd4:	3b 81       	ldd	r19, Y+3	; 0x03
    1dd6:	24 30       	cpi	r18, 0x04	; 4
    1dd8:	31 05       	cpc	r19, r1
    1dda:	79 f4       	brne	.+30     	; 0x1dfa <EXT2_voidSetSignalch+0x4a>
	{
	case FALLING_EADGE:
		Clear_Bit(MCUCR, MCUCSR_ISC2);
    1ddc:	a5 e5       	ldi	r26, 0x55	; 85
    1dde:	b0 e0       	ldi	r27, 0x00	; 0
    1de0:	e5 e5       	ldi	r30, 0x55	; 85
    1de2:	f0 e0       	ldi	r31, 0x00	; 0
    1de4:	80 81       	ld	r24, Z
    1de6:	8f 7b       	andi	r24, 0xBF	; 191
    1de8:	8c 93       	st	X, r24
    1dea:	07 c0       	rjmp	.+14     	; 0x1dfa <EXT2_voidSetSignalch+0x4a>
		break;
	case RISING_EADGE:
		Set_Bit(MCUCR, MCUCSR_ISC2);
    1dec:	a5 e5       	ldi	r26, 0x55	; 85
    1dee:	b0 e0       	ldi	r27, 0x00	; 0
    1df0:	e5 e5       	ldi	r30, 0x55	; 85
    1df2:	f0 e0       	ldi	r31, 0x00	; 0
    1df4:	80 81       	ld	r24, Z
    1df6:	80 64       	ori	r24, 0x40	; 64
    1df8:	8c 93       	st	X, r24
		break;

	}
}
    1dfa:	0f 90       	pop	r0
    1dfc:	0f 90       	pop	r0
    1dfe:	0f 90       	pop	r0
    1e00:	cf 91       	pop	r28
    1e02:	df 91       	pop	r29
    1e04:	08 95       	ret

00001e06 <EXT0_VID_SET_CALL_BACK>:



//callback function
void EXT0_VID_SET_CALL_BACK(void (*PTR)(void))
{
    1e06:	df 93       	push	r29
    1e08:	cf 93       	push	r28
    1e0a:	00 d0       	rcall	.+0      	; 0x1e0c <EXT0_VID_SET_CALL_BACK+0x6>
    1e0c:	cd b7       	in	r28, 0x3d	; 61
    1e0e:	de b7       	in	r29, 0x3e	; 62
    1e10:	9a 83       	std	Y+2, r25	; 0x02
    1e12:	89 83       	std	Y+1, r24	; 0x01
	if(PTR != NULL)
    1e14:	89 81       	ldd	r24, Y+1	; 0x01
    1e16:	9a 81       	ldd	r25, Y+2	; 0x02
    1e18:	00 97       	sbiw	r24, 0x00	; 0
    1e1a:	31 f0       	breq	.+12     	; 0x1e28 <EXT0_VID_SET_CALL_BACK+0x22>
	{
		EXTI_pvINT0Func = PTR;
    1e1c:	89 81       	ldd	r24, Y+1	; 0x01
    1e1e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e20:	90 93 97 01 	sts	0x0197, r25
    1e24:	80 93 96 01 	sts	0x0196, r24
	}
	else
	{

	}
}
    1e28:	0f 90       	pop	r0
    1e2a:	0f 90       	pop	r0
    1e2c:	cf 91       	pop	r28
    1e2e:	df 91       	pop	r29
    1e30:	08 95       	ret

00001e32 <EXT1_VID_SET_CALL_BACK>:
void EXT1_VID_SET_CALL_BACK(void (*PTR)(void))
{
    1e32:	df 93       	push	r29
    1e34:	cf 93       	push	r28
    1e36:	00 d0       	rcall	.+0      	; 0x1e38 <EXT1_VID_SET_CALL_BACK+0x6>
    1e38:	cd b7       	in	r28, 0x3d	; 61
    1e3a:	de b7       	in	r29, 0x3e	; 62
    1e3c:	9a 83       	std	Y+2, r25	; 0x02
    1e3e:	89 83       	std	Y+1, r24	; 0x01
	if(PTR != NULL)
    1e40:	89 81       	ldd	r24, Y+1	; 0x01
    1e42:	9a 81       	ldd	r25, Y+2	; 0x02
    1e44:	00 97       	sbiw	r24, 0x00	; 0
    1e46:	31 f0       	breq	.+12     	; 0x1e54 <EXT1_VID_SET_CALL_BACK+0x22>
	{
		EXTI_pvINT1Func = PTR;
    1e48:	89 81       	ldd	r24, Y+1	; 0x01
    1e4a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e4c:	90 93 99 01 	sts	0x0199, r25
    1e50:	80 93 98 01 	sts	0x0198, r24
	}
	else
	{

	}
}
    1e54:	0f 90       	pop	r0
    1e56:	0f 90       	pop	r0
    1e58:	cf 91       	pop	r28
    1e5a:	df 91       	pop	r29
    1e5c:	08 95       	ret

00001e5e <EXT2_VID_SET_CALL_BACK>:
void EXT2_VID_SET_CALL_BACK(void (*PTR)(void))
{
    1e5e:	df 93       	push	r29
    1e60:	cf 93       	push	r28
    1e62:	00 d0       	rcall	.+0      	; 0x1e64 <EXT2_VID_SET_CALL_BACK+0x6>
    1e64:	cd b7       	in	r28, 0x3d	; 61
    1e66:	de b7       	in	r29, 0x3e	; 62
    1e68:	9a 83       	std	Y+2, r25	; 0x02
    1e6a:	89 83       	std	Y+1, r24	; 0x01
	if(PTR != NULL)
    1e6c:	89 81       	ldd	r24, Y+1	; 0x01
    1e6e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e70:	00 97       	sbiw	r24, 0x00	; 0
    1e72:	31 f0       	breq	.+12     	; 0x1e80 <EXT2_VID_SET_CALL_BACK+0x22>
	{
		EXTI_pvINT2Func = PTR;
    1e74:	89 81       	ldd	r24, Y+1	; 0x01
    1e76:	9a 81       	ldd	r25, Y+2	; 0x02
    1e78:	90 93 9b 01 	sts	0x019B, r25
    1e7c:	80 93 9a 01 	sts	0x019A, r24
	}
	else
	{

	}
}
    1e80:	0f 90       	pop	r0
    1e82:	0f 90       	pop	r0
    1e84:	cf 91       	pop	r28
    1e86:	df 91       	pop	r29
    1e88:	08 95       	ret

00001e8a <__vector_1>:



void __vector_1(void)__attribute__((signal,used, externally_visible));
void __vector_1(void)
{
    1e8a:	1f 92       	push	r1
    1e8c:	0f 92       	push	r0
    1e8e:	0f b6       	in	r0, 0x3f	; 63
    1e90:	0f 92       	push	r0
    1e92:	11 24       	eor	r1, r1
    1e94:	2f 93       	push	r18
    1e96:	3f 93       	push	r19
    1e98:	4f 93       	push	r20
    1e9a:	5f 93       	push	r21
    1e9c:	6f 93       	push	r22
    1e9e:	7f 93       	push	r23
    1ea0:	8f 93       	push	r24
    1ea2:	9f 93       	push	r25
    1ea4:	af 93       	push	r26
    1ea6:	bf 93       	push	r27
    1ea8:	ef 93       	push	r30
    1eaa:	ff 93       	push	r31
    1eac:	df 93       	push	r29
    1eae:	cf 93       	push	r28
    1eb0:	cd b7       	in	r28, 0x3d	; 61
    1eb2:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pvINT0Func != NULL)
    1eb4:	80 91 96 01 	lds	r24, 0x0196
    1eb8:	90 91 97 01 	lds	r25, 0x0197
    1ebc:	00 97       	sbiw	r24, 0x00	; 0
    1ebe:	29 f0       	breq	.+10     	; 0x1eca <__vector_1+0x40>
	{
		EXTI_pvINT0Func();
    1ec0:	e0 91 96 01 	lds	r30, 0x0196
    1ec4:	f0 91 97 01 	lds	r31, 0x0197
    1ec8:	09 95       	icall
	}
}
    1eca:	cf 91       	pop	r28
    1ecc:	df 91       	pop	r29
    1ece:	ff 91       	pop	r31
    1ed0:	ef 91       	pop	r30
    1ed2:	bf 91       	pop	r27
    1ed4:	af 91       	pop	r26
    1ed6:	9f 91       	pop	r25
    1ed8:	8f 91       	pop	r24
    1eda:	7f 91       	pop	r23
    1edc:	6f 91       	pop	r22
    1ede:	5f 91       	pop	r21
    1ee0:	4f 91       	pop	r20
    1ee2:	3f 91       	pop	r19
    1ee4:	2f 91       	pop	r18
    1ee6:	0f 90       	pop	r0
    1ee8:	0f be       	out	0x3f, r0	; 63
    1eea:	0f 90       	pop	r0
    1eec:	1f 90       	pop	r1
    1eee:	18 95       	reti

00001ef0 <__vector_2>:

void __vector_2(void)__attribute__((signal,used, externally_visible));
void __vector_2(void)
{
    1ef0:	1f 92       	push	r1
    1ef2:	0f 92       	push	r0
    1ef4:	0f b6       	in	r0, 0x3f	; 63
    1ef6:	0f 92       	push	r0
    1ef8:	11 24       	eor	r1, r1
    1efa:	2f 93       	push	r18
    1efc:	3f 93       	push	r19
    1efe:	4f 93       	push	r20
    1f00:	5f 93       	push	r21
    1f02:	6f 93       	push	r22
    1f04:	7f 93       	push	r23
    1f06:	8f 93       	push	r24
    1f08:	9f 93       	push	r25
    1f0a:	af 93       	push	r26
    1f0c:	bf 93       	push	r27
    1f0e:	ef 93       	push	r30
    1f10:	ff 93       	push	r31
    1f12:	df 93       	push	r29
    1f14:	cf 93       	push	r28
    1f16:	cd b7       	in	r28, 0x3d	; 61
    1f18:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pvINT1Func != NULL)
    1f1a:	80 91 98 01 	lds	r24, 0x0198
    1f1e:	90 91 99 01 	lds	r25, 0x0199
    1f22:	00 97       	sbiw	r24, 0x00	; 0
    1f24:	29 f0       	breq	.+10     	; 0x1f30 <__vector_2+0x40>
	{
		EXTI_pvINT1Func();
    1f26:	e0 91 98 01 	lds	r30, 0x0198
    1f2a:	f0 91 99 01 	lds	r31, 0x0199
    1f2e:	09 95       	icall
	}
}
    1f30:	cf 91       	pop	r28
    1f32:	df 91       	pop	r29
    1f34:	ff 91       	pop	r31
    1f36:	ef 91       	pop	r30
    1f38:	bf 91       	pop	r27
    1f3a:	af 91       	pop	r26
    1f3c:	9f 91       	pop	r25
    1f3e:	8f 91       	pop	r24
    1f40:	7f 91       	pop	r23
    1f42:	6f 91       	pop	r22
    1f44:	5f 91       	pop	r21
    1f46:	4f 91       	pop	r20
    1f48:	3f 91       	pop	r19
    1f4a:	2f 91       	pop	r18
    1f4c:	0f 90       	pop	r0
    1f4e:	0f be       	out	0x3f, r0	; 63
    1f50:	0f 90       	pop	r0
    1f52:	1f 90       	pop	r1
    1f54:	18 95       	reti

00001f56 <__vector_3>:

void __vector_3(void)__attribute__((signal,used, externally_visible));
void __vector_3(void)
{
    1f56:	1f 92       	push	r1
    1f58:	0f 92       	push	r0
    1f5a:	0f b6       	in	r0, 0x3f	; 63
    1f5c:	0f 92       	push	r0
    1f5e:	11 24       	eor	r1, r1
    1f60:	2f 93       	push	r18
    1f62:	3f 93       	push	r19
    1f64:	4f 93       	push	r20
    1f66:	5f 93       	push	r21
    1f68:	6f 93       	push	r22
    1f6a:	7f 93       	push	r23
    1f6c:	8f 93       	push	r24
    1f6e:	9f 93       	push	r25
    1f70:	af 93       	push	r26
    1f72:	bf 93       	push	r27
    1f74:	ef 93       	push	r30
    1f76:	ff 93       	push	r31
    1f78:	df 93       	push	r29
    1f7a:	cf 93       	push	r28
    1f7c:	cd b7       	in	r28, 0x3d	; 61
    1f7e:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pvINT2Func != NULL)
    1f80:	80 91 9a 01 	lds	r24, 0x019A
    1f84:	90 91 9b 01 	lds	r25, 0x019B
    1f88:	00 97       	sbiw	r24, 0x00	; 0
    1f8a:	29 f0       	breq	.+10     	; 0x1f96 <__vector_3+0x40>
	{
		EXTI_pvINT2Func();
    1f8c:	e0 91 9a 01 	lds	r30, 0x019A
    1f90:	f0 91 9b 01 	lds	r31, 0x019B
    1f94:	09 95       	icall
	}
}
    1f96:	cf 91       	pop	r28
    1f98:	df 91       	pop	r29
    1f9a:	ff 91       	pop	r31
    1f9c:	ef 91       	pop	r30
    1f9e:	bf 91       	pop	r27
    1fa0:	af 91       	pop	r26
    1fa2:	9f 91       	pop	r25
    1fa4:	8f 91       	pop	r24
    1fa6:	7f 91       	pop	r23
    1fa8:	6f 91       	pop	r22
    1faa:	5f 91       	pop	r21
    1fac:	4f 91       	pop	r20
    1fae:	3f 91       	pop	r19
    1fb0:	2f 91       	pop	r18
    1fb2:	0f 90       	pop	r0
    1fb4:	0f be       	out	0x3f, r0	; 63
    1fb6:	0f 90       	pop	r0
    1fb8:	1f 90       	pop	r1
    1fba:	18 95       	reti

00001fbc <DIO_u8SetPinValue>:
}
*/

// Set "Pin" Value
u8 DIO_u8SetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8 Copy_u8Value)
{
    1fbc:	df 93       	push	r29
    1fbe:	cf 93       	push	r28
    1fc0:	00 d0       	rcall	.+0      	; 0x1fc2 <DIO_u8SetPinValue+0x6>
    1fc2:	00 d0       	rcall	.+0      	; 0x1fc4 <DIO_u8SetPinValue+0x8>
    1fc4:	00 d0       	rcall	.+0      	; 0x1fc6 <DIO_u8SetPinValue+0xa>
    1fc6:	cd b7       	in	r28, 0x3d	; 61
    1fc8:	de b7       	in	r29, 0x3e	; 62
    1fca:	8a 83       	std	Y+2, r24	; 0x02
    1fcc:	6b 83       	std	Y+3, r22	; 0x03
    1fce:	4c 83       	std	Y+4, r20	; 0x04
    u8 ERROR_FLAG = 0;
    1fd0:	19 82       	std	Y+1, r1	; 0x01

    switch (Copy_u8Port)
    1fd2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd4:	28 2f       	mov	r18, r24
    1fd6:	30 e0       	ldi	r19, 0x00	; 0
    1fd8:	3e 83       	std	Y+6, r19	; 0x06
    1fda:	2d 83       	std	Y+5, r18	; 0x05
    1fdc:	8d 81       	ldd	r24, Y+5	; 0x05
    1fde:	9e 81       	ldd	r25, Y+6	; 0x06
    1fe0:	81 30       	cpi	r24, 0x01	; 1
    1fe2:	91 05       	cpc	r25, r1
    1fe4:	09 f4       	brne	.+2      	; 0x1fe8 <DIO_u8SetPinValue+0x2c>
    1fe6:	49 c0       	rjmp	.+146    	; 0x207a <DIO_u8SetPinValue+0xbe>
    1fe8:	2d 81       	ldd	r18, Y+5	; 0x05
    1fea:	3e 81       	ldd	r19, Y+6	; 0x06
    1fec:	22 30       	cpi	r18, 0x02	; 2
    1fee:	31 05       	cpc	r19, r1
    1ff0:	2c f4       	brge	.+10     	; 0x1ffc <DIO_u8SetPinValue+0x40>
    1ff2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ff4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ff6:	00 97       	sbiw	r24, 0x00	; 0
    1ff8:	71 f0       	breq	.+28     	; 0x2016 <DIO_u8SetPinValue+0x5a>
    1ffa:	d4 c0       	rjmp	.+424    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
    1ffc:	2d 81       	ldd	r18, Y+5	; 0x05
    1ffe:	3e 81       	ldd	r19, Y+6	; 0x06
    2000:	22 30       	cpi	r18, 0x02	; 2
    2002:	31 05       	cpc	r19, r1
    2004:	09 f4       	brne	.+2      	; 0x2008 <DIO_u8SetPinValue+0x4c>
    2006:	6b c0       	rjmp	.+214    	; 0x20de <DIO_u8SetPinValue+0x122>
    2008:	8d 81       	ldd	r24, Y+5	; 0x05
    200a:	9e 81       	ldd	r25, Y+6	; 0x06
    200c:	83 30       	cpi	r24, 0x03	; 3
    200e:	91 05       	cpc	r25, r1
    2010:	09 f4       	brne	.+2      	; 0x2014 <DIO_u8SetPinValue+0x58>
    2012:	97 c0       	rjmp	.+302    	; 0x2142 <DIO_u8SetPinValue+0x186>
    2014:	c7 c0       	rjmp	.+398    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
    {
    case DIO_u8PORTA:
        if (Copy_u8Value == DIO_u8PIN_HIGH)
    2016:	8c 81       	ldd	r24, Y+4	; 0x04
    2018:	81 30       	cpi	r24, 0x01	; 1
    201a:	a1 f4       	brne	.+40     	; 0x2044 <DIO_u8SetPinValue+0x88>
            Set_Bit(PORTA, Copy_u8Pin);
    201c:	ab e3       	ldi	r26, 0x3B	; 59
    201e:	b0 e0       	ldi	r27, 0x00	; 0
    2020:	eb e3       	ldi	r30, 0x3B	; 59
    2022:	f0 e0       	ldi	r31, 0x00	; 0
    2024:	80 81       	ld	r24, Z
    2026:	48 2f       	mov	r20, r24
    2028:	8b 81       	ldd	r24, Y+3	; 0x03
    202a:	28 2f       	mov	r18, r24
    202c:	30 e0       	ldi	r19, 0x00	; 0
    202e:	81 e0       	ldi	r24, 0x01	; 1
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	02 2e       	mov	r0, r18
    2034:	02 c0       	rjmp	.+4      	; 0x203a <DIO_u8SetPinValue+0x7e>
    2036:	88 0f       	add	r24, r24
    2038:	99 1f       	adc	r25, r25
    203a:	0a 94       	dec	r0
    203c:	e2 f7       	brpl	.-8      	; 0x2036 <DIO_u8SetPinValue+0x7a>
    203e:	84 2b       	or	r24, r20
    2040:	8c 93       	st	X, r24
    2042:	b0 c0       	rjmp	.+352    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        else if (Copy_u8Value == DIO_u8PIN_LOW)
    2044:	8c 81       	ldd	r24, Y+4	; 0x04
    2046:	88 23       	and	r24, r24
    2048:	a9 f4       	brne	.+42     	; 0x2074 <DIO_u8SetPinValue+0xb8>
            Clear_Bit(PORTA, Copy_u8Pin);
    204a:	ab e3       	ldi	r26, 0x3B	; 59
    204c:	b0 e0       	ldi	r27, 0x00	; 0
    204e:	eb e3       	ldi	r30, 0x3B	; 59
    2050:	f0 e0       	ldi	r31, 0x00	; 0
    2052:	80 81       	ld	r24, Z
    2054:	48 2f       	mov	r20, r24
    2056:	8b 81       	ldd	r24, Y+3	; 0x03
    2058:	28 2f       	mov	r18, r24
    205a:	30 e0       	ldi	r19, 0x00	; 0
    205c:	81 e0       	ldi	r24, 0x01	; 1
    205e:	90 e0       	ldi	r25, 0x00	; 0
    2060:	02 2e       	mov	r0, r18
    2062:	02 c0       	rjmp	.+4      	; 0x2068 <DIO_u8SetPinValue+0xac>
    2064:	88 0f       	add	r24, r24
    2066:	99 1f       	adc	r25, r25
    2068:	0a 94       	dec	r0
    206a:	e2 f7       	brpl	.-8      	; 0x2064 <DIO_u8SetPinValue+0xa8>
    206c:	80 95       	com	r24
    206e:	84 23       	and	r24, r20
    2070:	8c 93       	st	X, r24
    2072:	98 c0       	rjmp	.+304    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        else
            ERROR_FLAG = 1;
    2074:	81 e0       	ldi	r24, 0x01	; 1
    2076:	89 83       	std	Y+1, r24	; 0x01
    2078:	95 c0       	rjmp	.+298    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        break;

    case DIO_u8PORTB:
        if (Copy_u8Value == DIO_u8PIN_HIGH)
    207a:	8c 81       	ldd	r24, Y+4	; 0x04
    207c:	81 30       	cpi	r24, 0x01	; 1
    207e:	a1 f4       	brne	.+40     	; 0x20a8 <DIO_u8SetPinValue+0xec>
            Set_Bit(PORTB, Copy_u8Pin);
    2080:	a8 e3       	ldi	r26, 0x38	; 56
    2082:	b0 e0       	ldi	r27, 0x00	; 0
    2084:	e8 e3       	ldi	r30, 0x38	; 56
    2086:	f0 e0       	ldi	r31, 0x00	; 0
    2088:	80 81       	ld	r24, Z
    208a:	48 2f       	mov	r20, r24
    208c:	8b 81       	ldd	r24, Y+3	; 0x03
    208e:	28 2f       	mov	r18, r24
    2090:	30 e0       	ldi	r19, 0x00	; 0
    2092:	81 e0       	ldi	r24, 0x01	; 1
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	02 2e       	mov	r0, r18
    2098:	02 c0       	rjmp	.+4      	; 0x209e <DIO_u8SetPinValue+0xe2>
    209a:	88 0f       	add	r24, r24
    209c:	99 1f       	adc	r25, r25
    209e:	0a 94       	dec	r0
    20a0:	e2 f7       	brpl	.-8      	; 0x209a <DIO_u8SetPinValue+0xde>
    20a2:	84 2b       	or	r24, r20
    20a4:	8c 93       	st	X, r24
    20a6:	7e c0       	rjmp	.+252    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        else if (Copy_u8Value == DIO_u8PIN_LOW)
    20a8:	8c 81       	ldd	r24, Y+4	; 0x04
    20aa:	88 23       	and	r24, r24
    20ac:	a9 f4       	brne	.+42     	; 0x20d8 <DIO_u8SetPinValue+0x11c>
            Clear_Bit(PORTB, Copy_u8Pin);
    20ae:	a8 e3       	ldi	r26, 0x38	; 56
    20b0:	b0 e0       	ldi	r27, 0x00	; 0
    20b2:	e8 e3       	ldi	r30, 0x38	; 56
    20b4:	f0 e0       	ldi	r31, 0x00	; 0
    20b6:	80 81       	ld	r24, Z
    20b8:	48 2f       	mov	r20, r24
    20ba:	8b 81       	ldd	r24, Y+3	; 0x03
    20bc:	28 2f       	mov	r18, r24
    20be:	30 e0       	ldi	r19, 0x00	; 0
    20c0:	81 e0       	ldi	r24, 0x01	; 1
    20c2:	90 e0       	ldi	r25, 0x00	; 0
    20c4:	02 2e       	mov	r0, r18
    20c6:	02 c0       	rjmp	.+4      	; 0x20cc <DIO_u8SetPinValue+0x110>
    20c8:	88 0f       	add	r24, r24
    20ca:	99 1f       	adc	r25, r25
    20cc:	0a 94       	dec	r0
    20ce:	e2 f7       	brpl	.-8      	; 0x20c8 <DIO_u8SetPinValue+0x10c>
    20d0:	80 95       	com	r24
    20d2:	84 23       	and	r24, r20
    20d4:	8c 93       	st	X, r24
    20d6:	66 c0       	rjmp	.+204    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        else
            ERROR_FLAG = 1;
    20d8:	81 e0       	ldi	r24, 0x01	; 1
    20da:	89 83       	std	Y+1, r24	; 0x01
    20dc:	63 c0       	rjmp	.+198    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        break;

    case DIO_u8PORTC:
        if (Copy_u8Value == DIO_u8PIN_HIGH)
    20de:	8c 81       	ldd	r24, Y+4	; 0x04
    20e0:	81 30       	cpi	r24, 0x01	; 1
    20e2:	a1 f4       	brne	.+40     	; 0x210c <DIO_u8SetPinValue+0x150>
            Set_Bit(PORTC, Copy_u8Pin);
    20e4:	a5 e3       	ldi	r26, 0x35	; 53
    20e6:	b0 e0       	ldi	r27, 0x00	; 0
    20e8:	e5 e3       	ldi	r30, 0x35	; 53
    20ea:	f0 e0       	ldi	r31, 0x00	; 0
    20ec:	80 81       	ld	r24, Z
    20ee:	48 2f       	mov	r20, r24
    20f0:	8b 81       	ldd	r24, Y+3	; 0x03
    20f2:	28 2f       	mov	r18, r24
    20f4:	30 e0       	ldi	r19, 0x00	; 0
    20f6:	81 e0       	ldi	r24, 0x01	; 1
    20f8:	90 e0       	ldi	r25, 0x00	; 0
    20fa:	02 2e       	mov	r0, r18
    20fc:	02 c0       	rjmp	.+4      	; 0x2102 <DIO_u8SetPinValue+0x146>
    20fe:	88 0f       	add	r24, r24
    2100:	99 1f       	adc	r25, r25
    2102:	0a 94       	dec	r0
    2104:	e2 f7       	brpl	.-8      	; 0x20fe <DIO_u8SetPinValue+0x142>
    2106:	84 2b       	or	r24, r20
    2108:	8c 93       	st	X, r24
    210a:	4c c0       	rjmp	.+152    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        else if (Copy_u8Value == DIO_u8PIN_LOW)
    210c:	8c 81       	ldd	r24, Y+4	; 0x04
    210e:	88 23       	and	r24, r24
    2110:	a9 f4       	brne	.+42     	; 0x213c <DIO_u8SetPinValue+0x180>
            Clear_Bit(PORTC, Copy_u8Pin);
    2112:	a5 e3       	ldi	r26, 0x35	; 53
    2114:	b0 e0       	ldi	r27, 0x00	; 0
    2116:	e5 e3       	ldi	r30, 0x35	; 53
    2118:	f0 e0       	ldi	r31, 0x00	; 0
    211a:	80 81       	ld	r24, Z
    211c:	48 2f       	mov	r20, r24
    211e:	8b 81       	ldd	r24, Y+3	; 0x03
    2120:	28 2f       	mov	r18, r24
    2122:	30 e0       	ldi	r19, 0x00	; 0
    2124:	81 e0       	ldi	r24, 0x01	; 1
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	02 2e       	mov	r0, r18
    212a:	02 c0       	rjmp	.+4      	; 0x2130 <DIO_u8SetPinValue+0x174>
    212c:	88 0f       	add	r24, r24
    212e:	99 1f       	adc	r25, r25
    2130:	0a 94       	dec	r0
    2132:	e2 f7       	brpl	.-8      	; 0x212c <DIO_u8SetPinValue+0x170>
    2134:	80 95       	com	r24
    2136:	84 23       	and	r24, r20
    2138:	8c 93       	st	X, r24
    213a:	34 c0       	rjmp	.+104    	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        else
            ERROR_FLAG = 1;
    213c:	81 e0       	ldi	r24, 0x01	; 1
    213e:	89 83       	std	Y+1, r24	; 0x01
    2140:	31 c0       	rjmp	.+98     	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        break;

    case DIO_u8PORTD:
        if (Copy_u8Value == DIO_u8PIN_HIGH)
    2142:	8c 81       	ldd	r24, Y+4	; 0x04
    2144:	81 30       	cpi	r24, 0x01	; 1
    2146:	a1 f4       	brne	.+40     	; 0x2170 <DIO_u8SetPinValue+0x1b4>
            Set_Bit(PORTD, Copy_u8Pin);
    2148:	a2 e3       	ldi	r26, 0x32	; 50
    214a:	b0 e0       	ldi	r27, 0x00	; 0
    214c:	e2 e3       	ldi	r30, 0x32	; 50
    214e:	f0 e0       	ldi	r31, 0x00	; 0
    2150:	80 81       	ld	r24, Z
    2152:	48 2f       	mov	r20, r24
    2154:	8b 81       	ldd	r24, Y+3	; 0x03
    2156:	28 2f       	mov	r18, r24
    2158:	30 e0       	ldi	r19, 0x00	; 0
    215a:	81 e0       	ldi	r24, 0x01	; 1
    215c:	90 e0       	ldi	r25, 0x00	; 0
    215e:	02 2e       	mov	r0, r18
    2160:	02 c0       	rjmp	.+4      	; 0x2166 <DIO_u8SetPinValue+0x1aa>
    2162:	88 0f       	add	r24, r24
    2164:	99 1f       	adc	r25, r25
    2166:	0a 94       	dec	r0
    2168:	e2 f7       	brpl	.-8      	; 0x2162 <DIO_u8SetPinValue+0x1a6>
    216a:	84 2b       	or	r24, r20
    216c:	8c 93       	st	X, r24
    216e:	1a c0       	rjmp	.+52     	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        else if (Copy_u8Value == DIO_u8PIN_LOW)
    2170:	8c 81       	ldd	r24, Y+4	; 0x04
    2172:	88 23       	and	r24, r24
    2174:	a9 f4       	brne	.+42     	; 0x21a0 <DIO_u8SetPinValue+0x1e4>
            Clear_Bit(PORTD, Copy_u8Pin);
    2176:	a2 e3       	ldi	r26, 0x32	; 50
    2178:	b0 e0       	ldi	r27, 0x00	; 0
    217a:	e2 e3       	ldi	r30, 0x32	; 50
    217c:	f0 e0       	ldi	r31, 0x00	; 0
    217e:	80 81       	ld	r24, Z
    2180:	48 2f       	mov	r20, r24
    2182:	8b 81       	ldd	r24, Y+3	; 0x03
    2184:	28 2f       	mov	r18, r24
    2186:	30 e0       	ldi	r19, 0x00	; 0
    2188:	81 e0       	ldi	r24, 0x01	; 1
    218a:	90 e0       	ldi	r25, 0x00	; 0
    218c:	02 2e       	mov	r0, r18
    218e:	02 c0       	rjmp	.+4      	; 0x2194 <DIO_u8SetPinValue+0x1d8>
    2190:	88 0f       	add	r24, r24
    2192:	99 1f       	adc	r25, r25
    2194:	0a 94       	dec	r0
    2196:	e2 f7       	brpl	.-8      	; 0x2190 <DIO_u8SetPinValue+0x1d4>
    2198:	80 95       	com	r24
    219a:	84 23       	and	r24, r20
    219c:	8c 93       	st	X, r24
    219e:	02 c0       	rjmp	.+4      	; 0x21a4 <DIO_u8SetPinValue+0x1e8>
        else
            ERROR_FLAG = 1;
    21a0:	81 e0       	ldi	r24, 0x01	; 1
    21a2:	89 83       	std	Y+1, r24	; 0x01

    default:
        break;
    }

    return ERROR_FLAG;
    21a4:	89 81       	ldd	r24, Y+1	; 0x01
}
    21a6:	26 96       	adiw	r28, 0x06	; 6
    21a8:	0f b6       	in	r0, 0x3f	; 63
    21aa:	f8 94       	cli
    21ac:	de bf       	out	0x3e, r29	; 62
    21ae:	0f be       	out	0x3f, r0	; 63
    21b0:	cd bf       	out	0x3d, r28	; 61
    21b2:	cf 91       	pop	r28
    21b4:	df 91       	pop	r29
    21b6:	08 95       	ret

000021b8 <DIO_u8SetPortValue>:
    return Local_u8Error;
}*/

// Set "Port" Value
u8 DIO_u8SetPortValue(u8 Copy_u8Port, u8 Copy_u8Value)
{
    21b8:	df 93       	push	r29
    21ba:	cf 93       	push	r28
    21bc:	00 d0       	rcall	.+0      	; 0x21be <DIO_u8SetPortValue+0x6>
    21be:	00 d0       	rcall	.+0      	; 0x21c0 <DIO_u8SetPortValue+0x8>
    21c0:	0f 92       	push	r0
    21c2:	cd b7       	in	r28, 0x3d	; 61
    21c4:	de b7       	in	r29, 0x3e	; 62
    21c6:	8a 83       	std	Y+2, r24	; 0x02
    21c8:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8Error = 0;
    21ca:	19 82       	std	Y+1, r1	; 0x01
    if (Copy_u8Port < 4)
    21cc:	8a 81       	ldd	r24, Y+2	; 0x02
    21ce:	84 30       	cpi	r24, 0x04	; 4
    21d0:	98 f5       	brcc	.+102    	; 0x2238 <DIO_u8SetPortValue+0x80>
    {
        switch (Copy_u8Port)
    21d2:	8a 81       	ldd	r24, Y+2	; 0x02
    21d4:	28 2f       	mov	r18, r24
    21d6:	30 e0       	ldi	r19, 0x00	; 0
    21d8:	3d 83       	std	Y+5, r19	; 0x05
    21da:	2c 83       	std	Y+4, r18	; 0x04
    21dc:	8c 81       	ldd	r24, Y+4	; 0x04
    21de:	9d 81       	ldd	r25, Y+5	; 0x05
    21e0:	81 30       	cpi	r24, 0x01	; 1
    21e2:	91 05       	cpc	r25, r1
    21e4:	d1 f0       	breq	.+52     	; 0x221a <DIO_u8SetPortValue+0x62>
    21e6:	2c 81       	ldd	r18, Y+4	; 0x04
    21e8:	3d 81       	ldd	r19, Y+5	; 0x05
    21ea:	22 30       	cpi	r18, 0x02	; 2
    21ec:	31 05       	cpc	r19, r1
    21ee:	2c f4       	brge	.+10     	; 0x21fa <DIO_u8SetPortValue+0x42>
    21f0:	8c 81       	ldd	r24, Y+4	; 0x04
    21f2:	9d 81       	ldd	r25, Y+5	; 0x05
    21f4:	00 97       	sbiw	r24, 0x00	; 0
    21f6:	61 f0       	breq	.+24     	; 0x2210 <DIO_u8SetPortValue+0x58>
    21f8:	21 c0       	rjmp	.+66     	; 0x223c <DIO_u8SetPortValue+0x84>
    21fa:	2c 81       	ldd	r18, Y+4	; 0x04
    21fc:	3d 81       	ldd	r19, Y+5	; 0x05
    21fe:	22 30       	cpi	r18, 0x02	; 2
    2200:	31 05       	cpc	r19, r1
    2202:	81 f0       	breq	.+32     	; 0x2224 <DIO_u8SetPortValue+0x6c>
    2204:	8c 81       	ldd	r24, Y+4	; 0x04
    2206:	9d 81       	ldd	r25, Y+5	; 0x05
    2208:	83 30       	cpi	r24, 0x03	; 3
    220a:	91 05       	cpc	r25, r1
    220c:	81 f0       	breq	.+32     	; 0x222e <DIO_u8SetPortValue+0x76>
    220e:	16 c0       	rjmp	.+44     	; 0x223c <DIO_u8SetPortValue+0x84>
        {
        case DIO_u8PORTA:
            PORTA = Copy_u8Value;
    2210:	eb e3       	ldi	r30, 0x3B	; 59
    2212:	f0 e0       	ldi	r31, 0x00	; 0
    2214:	8b 81       	ldd	r24, Y+3	; 0x03
    2216:	80 83       	st	Z, r24
    2218:	11 c0       	rjmp	.+34     	; 0x223c <DIO_u8SetPortValue+0x84>
            break;
        case DIO_u8PORTB:
            PORTB = Copy_u8Value;
    221a:	e8 e3       	ldi	r30, 0x38	; 56
    221c:	f0 e0       	ldi	r31, 0x00	; 0
    221e:	8b 81       	ldd	r24, Y+3	; 0x03
    2220:	80 83       	st	Z, r24
    2222:	0c c0       	rjmp	.+24     	; 0x223c <DIO_u8SetPortValue+0x84>
            break;
        case DIO_u8PORTC:
            PORTC = Copy_u8Value;
    2224:	e5 e3       	ldi	r30, 0x35	; 53
    2226:	f0 e0       	ldi	r31, 0x00	; 0
    2228:	8b 81       	ldd	r24, Y+3	; 0x03
    222a:	80 83       	st	Z, r24
    222c:	07 c0       	rjmp	.+14     	; 0x223c <DIO_u8SetPortValue+0x84>
            break;
        case DIO_u8PORTD:
            PORTD = Copy_u8Value;
    222e:	e2 e3       	ldi	r30, 0x32	; 50
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	8b 81       	ldd	r24, Y+3	; 0x03
    2234:	80 83       	st	Z, r24
    2236:	02 c0       	rjmp	.+4      	; 0x223c <DIO_u8SetPortValue+0x84>
            break;
        }
    }
    else
    {
        Local_u8Error = 1;
    2238:	81 e0       	ldi	r24, 0x01	; 1
    223a:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_u8Error;
    223c:	89 81       	ldd	r24, Y+1	; 0x01
}
    223e:	0f 90       	pop	r0
    2240:	0f 90       	pop	r0
    2242:	0f 90       	pop	r0
    2244:	0f 90       	pop	r0
    2246:	0f 90       	pop	r0
    2248:	cf 91       	pop	r28
    224a:	df 91       	pop	r29
    224c:	08 95       	ret

0000224e <DIO_GetPinValue>:

// Get/Read "Pin" value
u8 DIO_GetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8 *Copy_u8Value)
{
    224e:	df 93       	push	r29
    2250:	cf 93       	push	r28
    2252:	cd b7       	in	r28, 0x3d	; 61
    2254:	de b7       	in	r29, 0x3e	; 62
    2256:	27 97       	sbiw	r28, 0x07	; 7
    2258:	0f b6       	in	r0, 0x3f	; 63
    225a:	f8 94       	cli
    225c:	de bf       	out	0x3e, r29	; 62
    225e:	0f be       	out	0x3f, r0	; 63
    2260:	cd bf       	out	0x3d, r28	; 61
    2262:	89 83       	std	Y+1, r24	; 0x01
    2264:	6a 83       	std	Y+2, r22	; 0x02
    2266:	5c 83       	std	Y+4, r21	; 0x04
    2268:	4b 83       	std	Y+3, r20	; 0x03

    switch (Copy_u8Port)
    226a:	89 81       	ldd	r24, Y+1	; 0x01
    226c:	28 2f       	mov	r18, r24
    226e:	30 e0       	ldi	r19, 0x00	; 0
    2270:	3f 83       	std	Y+7, r19	; 0x07
    2272:	2e 83       	std	Y+6, r18	; 0x06
    2274:	4e 81       	ldd	r20, Y+6	; 0x06
    2276:	5f 81       	ldd	r21, Y+7	; 0x07
    2278:	41 30       	cpi	r20, 0x01	; 1
    227a:	51 05       	cpc	r21, r1
    227c:	59 f1       	breq	.+86     	; 0x22d4 <DIO_GetPinValue+0x86>
    227e:	8e 81       	ldd	r24, Y+6	; 0x06
    2280:	9f 81       	ldd	r25, Y+7	; 0x07
    2282:	82 30       	cpi	r24, 0x02	; 2
    2284:	91 05       	cpc	r25, r1
    2286:	34 f4       	brge	.+12     	; 0x2294 <DIO_GetPinValue+0x46>
    2288:	2e 81       	ldd	r18, Y+6	; 0x06
    228a:	3f 81       	ldd	r19, Y+7	; 0x07
    228c:	21 15       	cp	r18, r1
    228e:	31 05       	cpc	r19, r1
    2290:	69 f0       	breq	.+26     	; 0x22ac <DIO_GetPinValue+0x5e>
    2292:	5c c0       	rjmp	.+184    	; 0x234c <DIO_GetPinValue+0xfe>
    2294:	4e 81       	ldd	r20, Y+6	; 0x06
    2296:	5f 81       	ldd	r21, Y+7	; 0x07
    2298:	42 30       	cpi	r20, 0x02	; 2
    229a:	51 05       	cpc	r21, r1
    229c:	79 f1       	breq	.+94     	; 0x22fc <DIO_GetPinValue+0xae>
    229e:	8e 81       	ldd	r24, Y+6	; 0x06
    22a0:	9f 81       	ldd	r25, Y+7	; 0x07
    22a2:	83 30       	cpi	r24, 0x03	; 3
    22a4:	91 05       	cpc	r25, r1
    22a6:	09 f4       	brne	.+2      	; 0x22aa <DIO_GetPinValue+0x5c>
    22a8:	3d c0       	rjmp	.+122    	; 0x2324 <DIO_GetPinValue+0xd6>
    22aa:	50 c0       	rjmp	.+160    	; 0x234c <DIO_GetPinValue+0xfe>
    {
    case DIO_u8PORTA:
        *Copy_u8Value = Get_Bit(PINA, Copy_u8Pin);
    22ac:	e9 e3       	ldi	r30, 0x39	; 57
    22ae:	f0 e0       	ldi	r31, 0x00	; 0
    22b0:	80 81       	ld	r24, Z
    22b2:	28 2f       	mov	r18, r24
    22b4:	30 e0       	ldi	r19, 0x00	; 0
    22b6:	8a 81       	ldd	r24, Y+2	; 0x02
    22b8:	88 2f       	mov	r24, r24
    22ba:	90 e0       	ldi	r25, 0x00	; 0
    22bc:	a9 01       	movw	r20, r18
    22be:	02 c0       	rjmp	.+4      	; 0x22c4 <DIO_GetPinValue+0x76>
    22c0:	55 95       	asr	r21
    22c2:	47 95       	ror	r20
    22c4:	8a 95       	dec	r24
    22c6:	e2 f7       	brpl	.-8      	; 0x22c0 <DIO_GetPinValue+0x72>
    22c8:	ca 01       	movw	r24, r20
    22ca:	81 70       	andi	r24, 0x01	; 1
    22cc:	eb 81       	ldd	r30, Y+3	; 0x03
    22ce:	fc 81       	ldd	r31, Y+4	; 0x04
    22d0:	80 83       	st	Z, r24
    22d2:	3e c0       	rjmp	.+124    	; 0x2350 <DIO_GetPinValue+0x102>
        break;
    case DIO_u8PORTB:
        *Copy_u8Value = Get_Bit(PINB, Copy_u8Pin);
    22d4:	e6 e3       	ldi	r30, 0x36	; 54
    22d6:	f0 e0       	ldi	r31, 0x00	; 0
    22d8:	80 81       	ld	r24, Z
    22da:	28 2f       	mov	r18, r24
    22dc:	30 e0       	ldi	r19, 0x00	; 0
    22de:	8a 81       	ldd	r24, Y+2	; 0x02
    22e0:	88 2f       	mov	r24, r24
    22e2:	90 e0       	ldi	r25, 0x00	; 0
    22e4:	a9 01       	movw	r20, r18
    22e6:	02 c0       	rjmp	.+4      	; 0x22ec <DIO_GetPinValue+0x9e>
    22e8:	55 95       	asr	r21
    22ea:	47 95       	ror	r20
    22ec:	8a 95       	dec	r24
    22ee:	e2 f7       	brpl	.-8      	; 0x22e8 <DIO_GetPinValue+0x9a>
    22f0:	ca 01       	movw	r24, r20
    22f2:	81 70       	andi	r24, 0x01	; 1
    22f4:	eb 81       	ldd	r30, Y+3	; 0x03
    22f6:	fc 81       	ldd	r31, Y+4	; 0x04
    22f8:	80 83       	st	Z, r24
    22fa:	2a c0       	rjmp	.+84     	; 0x2350 <DIO_GetPinValue+0x102>
        break;
    case DIO_u8PORTC:
        *Copy_u8Value = Get_Bit(PINC, Copy_u8Pin);
    22fc:	e3 e3       	ldi	r30, 0x33	; 51
    22fe:	f0 e0       	ldi	r31, 0x00	; 0
    2300:	80 81       	ld	r24, Z
    2302:	28 2f       	mov	r18, r24
    2304:	30 e0       	ldi	r19, 0x00	; 0
    2306:	8a 81       	ldd	r24, Y+2	; 0x02
    2308:	88 2f       	mov	r24, r24
    230a:	90 e0       	ldi	r25, 0x00	; 0
    230c:	a9 01       	movw	r20, r18
    230e:	02 c0       	rjmp	.+4      	; 0x2314 <DIO_GetPinValue+0xc6>
    2310:	55 95       	asr	r21
    2312:	47 95       	ror	r20
    2314:	8a 95       	dec	r24
    2316:	e2 f7       	brpl	.-8      	; 0x2310 <DIO_GetPinValue+0xc2>
    2318:	ca 01       	movw	r24, r20
    231a:	81 70       	andi	r24, 0x01	; 1
    231c:	eb 81       	ldd	r30, Y+3	; 0x03
    231e:	fc 81       	ldd	r31, Y+4	; 0x04
    2320:	80 83       	st	Z, r24
    2322:	16 c0       	rjmp	.+44     	; 0x2350 <DIO_GetPinValue+0x102>
        break;
    case DIO_u8PORTD:
        *Copy_u8Value = Get_Bit(PIND, Copy_u8Pin);
    2324:	e0 e3       	ldi	r30, 0x30	; 48
    2326:	f0 e0       	ldi	r31, 0x00	; 0
    2328:	80 81       	ld	r24, Z
    232a:	28 2f       	mov	r18, r24
    232c:	30 e0       	ldi	r19, 0x00	; 0
    232e:	8a 81       	ldd	r24, Y+2	; 0x02
    2330:	88 2f       	mov	r24, r24
    2332:	90 e0       	ldi	r25, 0x00	; 0
    2334:	a9 01       	movw	r20, r18
    2336:	02 c0       	rjmp	.+4      	; 0x233c <DIO_GetPinValue+0xee>
    2338:	55 95       	asr	r21
    233a:	47 95       	ror	r20
    233c:	8a 95       	dec	r24
    233e:	e2 f7       	brpl	.-8      	; 0x2338 <DIO_GetPinValue+0xea>
    2340:	ca 01       	movw	r24, r20
    2342:	81 70       	andi	r24, 0x01	; 1
    2344:	eb 81       	ldd	r30, Y+3	; 0x03
    2346:	fc 81       	ldd	r31, Y+4	; 0x04
    2348:	80 83       	st	Z, r24
    234a:	02 c0       	rjmp	.+4      	; 0x2350 <DIO_GetPinValue+0x102>
        break;

    default:
    	return NOK;
    234c:	1d 82       	std	Y+5, r1	; 0x05
    234e:	02 c0       	rjmp	.+4      	; 0x2354 <DIO_GetPinValue+0x106>
        break;
    }

    return OK;
    2350:	51 e0       	ldi	r21, 0x01	; 1
    2352:	5d 83       	std	Y+5, r21	; 0x05
    2354:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2356:	27 96       	adiw	r28, 0x07	; 7
    2358:	0f b6       	in	r0, 0x3f	; 63
    235a:	f8 94       	cli
    235c:	de bf       	out	0x3e, r29	; 62
    235e:	0f be       	out	0x3f, r0	; 63
    2360:	cd bf       	out	0x3d, r28	; 61
    2362:	cf 91       	pop	r28
    2364:	df 91       	pop	r29
    2366:	08 95       	ret

00002368 <DIO_u8GetPinValue>:


u8 DIO_u8GetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin)
{
    2368:	df 93       	push	r29
    236a:	cf 93       	push	r28
    236c:	00 d0       	rcall	.+0      	; 0x236e <DIO_u8GetPinValue+0x6>
    236e:	00 d0       	rcall	.+0      	; 0x2370 <DIO_u8GetPinValue+0x8>
    2370:	0f 92       	push	r0
    2372:	cd b7       	in	r28, 0x3d	; 61
    2374:	de b7       	in	r29, 0x3e	; 62
    2376:	8a 83       	std	Y+2, r24	; 0x02
    2378:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Value = 0;
    237a:	19 82       	std	Y+1, r1	; 0x01

	 switch (Copy_u8Port)
    237c:	8a 81       	ldd	r24, Y+2	; 0x02
    237e:	28 2f       	mov	r18, r24
    2380:	30 e0       	ldi	r19, 0x00	; 0
    2382:	3d 83       	std	Y+5, r19	; 0x05
    2384:	2c 83       	std	Y+4, r18	; 0x04
    2386:	4c 81       	ldd	r20, Y+4	; 0x04
    2388:	5d 81       	ldd	r21, Y+5	; 0x05
    238a:	41 30       	cpi	r20, 0x01	; 1
    238c:	51 05       	cpc	r21, r1
    238e:	41 f1       	breq	.+80     	; 0x23e0 <DIO_u8GetPinValue+0x78>
    2390:	8c 81       	ldd	r24, Y+4	; 0x04
    2392:	9d 81       	ldd	r25, Y+5	; 0x05
    2394:	82 30       	cpi	r24, 0x02	; 2
    2396:	91 05       	cpc	r25, r1
    2398:	34 f4       	brge	.+12     	; 0x23a6 <DIO_u8GetPinValue+0x3e>
    239a:	2c 81       	ldd	r18, Y+4	; 0x04
    239c:	3d 81       	ldd	r19, Y+5	; 0x05
    239e:	21 15       	cp	r18, r1
    23a0:	31 05       	cpc	r19, r1
    23a2:	61 f0       	breq	.+24     	; 0x23bc <DIO_u8GetPinValue+0x54>
    23a4:	52 c0       	rjmp	.+164    	; 0x244a <DIO_u8GetPinValue+0xe2>
    23a6:	4c 81       	ldd	r20, Y+4	; 0x04
    23a8:	5d 81       	ldd	r21, Y+5	; 0x05
    23aa:	42 30       	cpi	r20, 0x02	; 2
    23ac:	51 05       	cpc	r21, r1
    23ae:	51 f1       	breq	.+84     	; 0x2404 <DIO_u8GetPinValue+0x9c>
    23b0:	8c 81       	ldd	r24, Y+4	; 0x04
    23b2:	9d 81       	ldd	r25, Y+5	; 0x05
    23b4:	83 30       	cpi	r24, 0x03	; 3
    23b6:	91 05       	cpc	r25, r1
    23b8:	b9 f1       	breq	.+110    	; 0x2428 <DIO_u8GetPinValue+0xc0>
    23ba:	47 c0       	rjmp	.+142    	; 0x244a <DIO_u8GetPinValue+0xe2>
	    {
	    case DIO_u8PORTA:
	        Local_u8Value = Get_Bit(PINA, Copy_u8Pin);
    23bc:	e9 e3       	ldi	r30, 0x39	; 57
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	80 81       	ld	r24, Z
    23c2:	28 2f       	mov	r18, r24
    23c4:	30 e0       	ldi	r19, 0x00	; 0
    23c6:	8b 81       	ldd	r24, Y+3	; 0x03
    23c8:	88 2f       	mov	r24, r24
    23ca:	90 e0       	ldi	r25, 0x00	; 0
    23cc:	a9 01       	movw	r20, r18
    23ce:	02 c0       	rjmp	.+4      	; 0x23d4 <DIO_u8GetPinValue+0x6c>
    23d0:	55 95       	asr	r21
    23d2:	47 95       	ror	r20
    23d4:	8a 95       	dec	r24
    23d6:	e2 f7       	brpl	.-8      	; 0x23d0 <DIO_u8GetPinValue+0x68>
    23d8:	ca 01       	movw	r24, r20
    23da:	81 70       	andi	r24, 0x01	; 1
    23dc:	89 83       	std	Y+1, r24	; 0x01
    23de:	35 c0       	rjmp	.+106    	; 0x244a <DIO_u8GetPinValue+0xe2>
	        break;
	    case DIO_u8PORTB:
	    	Local_u8Value = Get_Bit(PINB, Copy_u8Pin);
    23e0:	e6 e3       	ldi	r30, 0x36	; 54
    23e2:	f0 e0       	ldi	r31, 0x00	; 0
    23e4:	80 81       	ld	r24, Z
    23e6:	28 2f       	mov	r18, r24
    23e8:	30 e0       	ldi	r19, 0x00	; 0
    23ea:	8b 81       	ldd	r24, Y+3	; 0x03
    23ec:	88 2f       	mov	r24, r24
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	a9 01       	movw	r20, r18
    23f2:	02 c0       	rjmp	.+4      	; 0x23f8 <DIO_u8GetPinValue+0x90>
    23f4:	55 95       	asr	r21
    23f6:	47 95       	ror	r20
    23f8:	8a 95       	dec	r24
    23fa:	e2 f7       	brpl	.-8      	; 0x23f4 <DIO_u8GetPinValue+0x8c>
    23fc:	ca 01       	movw	r24, r20
    23fe:	81 70       	andi	r24, 0x01	; 1
    2400:	89 83       	std	Y+1, r24	; 0x01
    2402:	23 c0       	rjmp	.+70     	; 0x244a <DIO_u8GetPinValue+0xe2>
	        break;
	    case DIO_u8PORTC:
	    	Local_u8Value = Get_Bit(PINC, Copy_u8Pin);
    2404:	e3 e3       	ldi	r30, 0x33	; 51
    2406:	f0 e0       	ldi	r31, 0x00	; 0
    2408:	80 81       	ld	r24, Z
    240a:	28 2f       	mov	r18, r24
    240c:	30 e0       	ldi	r19, 0x00	; 0
    240e:	8b 81       	ldd	r24, Y+3	; 0x03
    2410:	88 2f       	mov	r24, r24
    2412:	90 e0       	ldi	r25, 0x00	; 0
    2414:	a9 01       	movw	r20, r18
    2416:	02 c0       	rjmp	.+4      	; 0x241c <DIO_u8GetPinValue+0xb4>
    2418:	55 95       	asr	r21
    241a:	47 95       	ror	r20
    241c:	8a 95       	dec	r24
    241e:	e2 f7       	brpl	.-8      	; 0x2418 <DIO_u8GetPinValue+0xb0>
    2420:	ca 01       	movw	r24, r20
    2422:	81 70       	andi	r24, 0x01	; 1
    2424:	89 83       	std	Y+1, r24	; 0x01
    2426:	11 c0       	rjmp	.+34     	; 0x244a <DIO_u8GetPinValue+0xe2>
	        break;
	    case DIO_u8PORTD:
	    	Local_u8Value = Get_Bit(PIND, Copy_u8Pin);
    2428:	e0 e3       	ldi	r30, 0x30	; 48
    242a:	f0 e0       	ldi	r31, 0x00	; 0
    242c:	80 81       	ld	r24, Z
    242e:	28 2f       	mov	r18, r24
    2430:	30 e0       	ldi	r19, 0x00	; 0
    2432:	8b 81       	ldd	r24, Y+3	; 0x03
    2434:	88 2f       	mov	r24, r24
    2436:	90 e0       	ldi	r25, 0x00	; 0
    2438:	a9 01       	movw	r20, r18
    243a:	02 c0       	rjmp	.+4      	; 0x2440 <DIO_u8GetPinValue+0xd8>
    243c:	55 95       	asr	r21
    243e:	47 95       	ror	r20
    2440:	8a 95       	dec	r24
    2442:	e2 f7       	brpl	.-8      	; 0x243c <DIO_u8GetPinValue+0xd4>
    2444:	ca 01       	movw	r24, r20
    2446:	81 70       	andi	r24, 0x01	; 1
    2448:	89 83       	std	Y+1, r24	; 0x01
	        break;
	    default:
	        break;
	    }

	 return Local_u8Value;
    244a:	89 81       	ldd	r24, Y+1	; 0x01
}
    244c:	0f 90       	pop	r0
    244e:	0f 90       	pop	r0
    2450:	0f 90       	pop	r0
    2452:	0f 90       	pop	r0
    2454:	0f 90       	pop	r0
    2456:	cf 91       	pop	r28
    2458:	df 91       	pop	r29
    245a:	08 95       	ret

0000245c <DIO_voidSetPortValue>:

void DIO_voidSetPortValue( u8 PORT_OUTPUT_VAL )
{
    245c:	df 93       	push	r29
    245e:	cf 93       	push	r28
    2460:	0f 92       	push	r0
    2462:	cd b7       	in	r28, 0x3d	; 61
    2464:	de b7       	in	r29, 0x3e	; 62
    2466:	89 83       	std	Y+1, r24	; 0x01

#if SELECTED_PORT == PORT_u8_A
    PORTA = PORT_OUTPUT_VAL;
    2468:	eb e3       	ldi	r30, 0x3B	; 59
    246a:	f0 e0       	ldi	r31, 0x00	; 0
    246c:	89 81       	ldd	r24, Y+1	; 0x01
    246e:	80 83       	st	Z, r24
    PORTD = PORT_OUTPUT_VAL;
#else

#endif

}
    2470:	0f 90       	pop	r0
    2472:	cf 91       	pop	r28
    2474:	df 91       	pop	r29
    2476:	08 95       	ret

00002478 <ADC_voidInit>:

void (*ADC_pvFunc)(void);


void ADC_voidInit()
{
    2478:	df 93       	push	r29
    247a:	cf 93       	push	r28
    247c:	cd b7       	in	r28, 0x3d	; 61
    247e:	de b7       	in	r29, 0x3e	; 62

#if 	VOLTAGE_REFERENCE == AVCC
	/* REFS1 -> 0, REFS0 -> 1 */
	Set_Bit(ADMUX, ADMUX_REFS0);
    2480:	a7 e2       	ldi	r26, 0x27	; 39
    2482:	b0 e0       	ldi	r27, 0x00	; 0
    2484:	e7 e2       	ldi	r30, 0x27	; 39
    2486:	f0 e0       	ldi	r31, 0x00	; 0
    2488:	80 81       	ld	r24, Z
    248a:	80 64       	ori	r24, 0x40	; 64
    248c:	8c 93       	st	X, r24
	Clear_Bit(ADMUX, ADMUX_REFS1);
    248e:	a7 e2       	ldi	r26, 0x27	; 39
    2490:	b0 e0       	ldi	r27, 0x00	; 0
    2492:	e7 e2       	ldi	r30, 0x27	; 39
    2494:	f0 e0       	ldi	r31, 0x00	; 0
    2496:	80 81       	ld	r24, Z
    2498:	8f 77       	andi	r24, 0x7F	; 127
    249a:	8c 93       	st	X, r24
	Vref = 5;
    249c:	80 e0       	ldi	r24, 0x00	; 0
    249e:	90 e0       	ldi	r25, 0x00	; 0
    24a0:	a0 ea       	ldi	r26, 0xA0	; 160
    24a2:	b0 e4       	ldi	r27, 0x40	; 64
    24a4:	80 93 6a 01 	sts	0x016A, r24
    24a8:	90 93 6b 01 	sts	0x016B, r25
    24ac:	a0 93 6c 01 	sts	0x016C, r26
    24b0:	b0 93 6d 01 	sts	0x016D, r27
	Clear_Bit(ADCSRA, ADCSRA_ADPS0);
	Set_Bit(ADCSRA, ADCSRA_ADPS1);
	Set_Bit(ADCSRA, ADCSRA_ADPS2);
#elif ADC_PRESCALER_SELECTION == DIVIDE_BY_128
	/* ADPS2 -> 1,  ADPS1 -> 1, ADPS0 -> 1 */
	Set_Bit(ADCSRA, ADCSRA_ADPS0);
    24b4:	a6 e2       	ldi	r26, 0x26	; 38
    24b6:	b0 e0       	ldi	r27, 0x00	; 0
    24b8:	e6 e2       	ldi	r30, 0x26	; 38
    24ba:	f0 e0       	ldi	r31, 0x00	; 0
    24bc:	80 81       	ld	r24, Z
    24be:	81 60       	ori	r24, 0x01	; 1
    24c0:	8c 93       	st	X, r24
	Set_Bit(ADCSRA, ADCSRA_ADPS1);
    24c2:	a6 e2       	ldi	r26, 0x26	; 38
    24c4:	b0 e0       	ldi	r27, 0x00	; 0
    24c6:	e6 e2       	ldi	r30, 0x26	; 38
    24c8:	f0 e0       	ldi	r31, 0x00	; 0
    24ca:	80 81       	ld	r24, Z
    24cc:	82 60       	ori	r24, 0x02	; 2
    24ce:	8c 93       	st	X, r24
	Set_Bit(ADCSRA, ADCSRA_ADPS2);
    24d0:	a6 e2       	ldi	r26, 0x26	; 38
    24d2:	b0 e0       	ldi	r27, 0x00	; 0
    24d4:	e6 e2       	ldi	r30, 0x26	; 38
    24d6:	f0 e0       	ldi	r31, 0x00	; 0
    24d8:	80 81       	ld	r24, Z
    24da:	84 60       	ori	r24, 0x04	; 4
    24dc:	8c 93       	st	X, r24
#endif

#if		ADJUSTMENT == LEFT_ADJUSTMENT
	Set_Bit(ADMUX, ADMUX_ADLAR);
#elif   ADJUSTMENT == RIGHT_ADJUSTMENT
	Clear_Bit(ADMUX, ADMUX_ADLAR);
    24de:	a7 e2       	ldi	r26, 0x27	; 39
    24e0:	b0 e0       	ldi	r27, 0x00	; 0
    24e2:	e7 e2       	ldi	r30, 0x27	; 39
    24e4:	f0 e0       	ldi	r31, 0x00	; 0
    24e6:	80 81       	ld	r24, Z
    24e8:	8f 7d       	andi	r24, 0xDF	; 223
    24ea:	8c 93       	st	X, r24

#else
#error
#endif

}
    24ec:	cf 91       	pop	r28
    24ee:	df 91       	pop	r29
    24f0:	08 95       	ret

000024f2 <ADC_voidEnable>:


void ADC_voidEnable()
{
    24f2:	df 93       	push	r29
    24f4:	cf 93       	push	r28
    24f6:	cd b7       	in	r28, 0x3d	; 61
    24f8:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(ADCSRA, ADCSRA_ADEN);
    24fa:	a6 e2       	ldi	r26, 0x26	; 38
    24fc:	b0 e0       	ldi	r27, 0x00	; 0
    24fe:	e6 e2       	ldi	r30, 0x26	; 38
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	80 81       	ld	r24, Z
    2504:	80 68       	ori	r24, 0x80	; 128
    2506:	8c 93       	st	X, r24
}
    2508:	cf 91       	pop	r28
    250a:	df 91       	pop	r29
    250c:	08 95       	ret

0000250e <ADC_voidInterrputEnable>:

void ADC_voidInterrputEnable()
{
    250e:	df 93       	push	r29
    2510:	cf 93       	push	r28
    2512:	cd b7       	in	r28, 0x3d	; 61
    2514:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(ADCSRA, ADCSRA_ADIE);
    2516:	a6 e2       	ldi	r26, 0x26	; 38
    2518:	b0 e0       	ldi	r27, 0x00	; 0
    251a:	e6 e2       	ldi	r30, 0x26	; 38
    251c:	f0 e0       	ldi	r31, 0x00	; 0
    251e:	80 81       	ld	r24, Z
    2520:	88 60       	ori	r24, 0x08	; 8
    2522:	8c 93       	st	X, r24
}
    2524:	cf 91       	pop	r28
    2526:	df 91       	pop	r29
    2528:	08 95       	ret

0000252a <ADC_voidDisable>:

void ADC_voidDisable()
{
    252a:	df 93       	push	r29
    252c:	cf 93       	push	r28
    252e:	cd b7       	in	r28, 0x3d	; 61
    2530:	de b7       	in	r29, 0x3e	; 62
	Clear_Bit(ADCSRA, ADCSRA_ADEN);
    2532:	a6 e2       	ldi	r26, 0x26	; 38
    2534:	b0 e0       	ldi	r27, 0x00	; 0
    2536:	e6 e2       	ldi	r30, 0x26	; 38
    2538:	f0 e0       	ldi	r31, 0x00	; 0
    253a:	80 81       	ld	r24, Z
    253c:	8f 77       	andi	r24, 0x7F	; 127
    253e:	8c 93       	st	X, r24
}
    2540:	cf 91       	pop	r28
    2542:	df 91       	pop	r29
    2544:	08 95       	ret

00002546 <ADC_u16ReadADC>:

u16 ADC_u16ReadADC()
{
    2546:	df 93       	push	r29
    2548:	cf 93       	push	r28
    254a:	00 d0       	rcall	.+0      	; 0x254c <ADC_u16ReadADC+0x6>
    254c:	cd b7       	in	r28, 0x3d	; 61
    254e:	de b7       	in	r29, 0x3e	; 62
	u16 ADC_Result=0;
    2550:	1a 82       	std	Y+2, r1	; 0x02
    2552:	19 82       	std	Y+1, r1	; 0x01

	ADC_Result = ( ADC_10Bit * Vref) / 1024;
    2554:	e4 e2       	ldi	r30, 0x24	; 36
    2556:	f0 e0       	ldi	r31, 0x00	; 0
    2558:	80 81       	ld	r24, Z
    255a:	91 81       	ldd	r25, Z+1	; 0x01
    255c:	cc 01       	movw	r24, r24
    255e:	a0 e0       	ldi	r26, 0x00	; 0
    2560:	b0 e0       	ldi	r27, 0x00	; 0
    2562:	bc 01       	movw	r22, r24
    2564:	cd 01       	movw	r24, r26
    2566:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    256a:	dc 01       	movw	r26, r24
    256c:	cb 01       	movw	r24, r22
    256e:	20 91 6a 01 	lds	r18, 0x016A
    2572:	30 91 6b 01 	lds	r19, 0x016B
    2576:	40 91 6c 01 	lds	r20, 0x016C
    257a:	50 91 6d 01 	lds	r21, 0x016D
    257e:	bc 01       	movw	r22, r24
    2580:	cd 01       	movw	r24, r26
    2582:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2586:	dc 01       	movw	r26, r24
    2588:	cb 01       	movw	r24, r22
    258a:	bc 01       	movw	r22, r24
    258c:	cd 01       	movw	r24, r26
    258e:	20 e0       	ldi	r18, 0x00	; 0
    2590:	30 e0       	ldi	r19, 0x00	; 0
    2592:	40 e8       	ldi	r20, 0x80	; 128
    2594:	54 e4       	ldi	r21, 0x44	; 68
    2596:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    259a:	dc 01       	movw	r26, r24
    259c:	cb 01       	movw	r24, r22
    259e:	bc 01       	movw	r22, r24
    25a0:	cd 01       	movw	r24, r26
    25a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25a6:	dc 01       	movw	r26, r24
    25a8:	cb 01       	movw	r24, r22
    25aa:	9a 83       	std	Y+2, r25	; 0x02
    25ac:	89 83       	std	Y+1, r24	; 0x01

	return ADC_Result;
    25ae:	89 81       	ldd	r24, Y+1	; 0x01
    25b0:	9a 81       	ldd	r25, Y+2	; 0x02
}
    25b2:	0f 90       	pop	r0
    25b4:	0f 90       	pop	r0
    25b6:	cf 91       	pop	r28
    25b8:	df 91       	pop	r29
    25ba:	08 95       	ret

000025bc <ADC_voidStartConversion>:

void ADC_voidStartConversion(u8 Copy_u8Channel)
{
    25bc:	df 93       	push	r29
    25be:	cf 93       	push	r28
    25c0:	0f 92       	push	r0
    25c2:	cd b7       	in	r28, 0x3d	; 61
    25c4:	de b7       	in	r29, 0x3e	; 62
    25c6:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0b11100000;
    25c8:	a7 e2       	ldi	r26, 0x27	; 39
    25ca:	b0 e0       	ldi	r27, 0x00	; 0
    25cc:	e7 e2       	ldi	r30, 0x27	; 39
    25ce:	f0 e0       	ldi	r31, 0x00	; 0
    25d0:	80 81       	ld	r24, Z
    25d2:	80 7e       	andi	r24, 0xE0	; 224
    25d4:	8c 93       	st	X, r24

	ADMUX |= Copy_u8Channel;
    25d6:	a7 e2       	ldi	r26, 0x27	; 39
    25d8:	b0 e0       	ldi	r27, 0x00	; 0
    25da:	e7 e2       	ldi	r30, 0x27	; 39
    25dc:	f0 e0       	ldi	r31, 0x00	; 0
    25de:	90 81       	ld	r25, Z
    25e0:	89 81       	ldd	r24, Y+1	; 0x01
    25e2:	89 2b       	or	r24, r25
    25e4:	8c 93       	st	X, r24

	// Start Conversion
	Set_Bit(ADCSRA, ADCSRA_ADSC);
    25e6:	a6 e2       	ldi	r26, 0x26	; 38
    25e8:	b0 e0       	ldi	r27, 0x00	; 0
    25ea:	e6 e2       	ldi	r30, 0x26	; 38
    25ec:	f0 e0       	ldi	r31, 0x00	; 0
    25ee:	80 81       	ld	r24, Z
    25f0:	80 64       	ori	r24, 0x40	; 64
    25f2:	8c 93       	st	X, r24

	// Polling { Busy Waiting } until conversion complete
	while( Get_Bit(ADCSRA, ADCSRA_ADIF) == 0 );
    25f4:	e6 e2       	ldi	r30, 0x26	; 38
    25f6:	f0 e0       	ldi	r31, 0x00	; 0
    25f8:	80 81       	ld	r24, Z
    25fa:	82 95       	swap	r24
    25fc:	8f 70       	andi	r24, 0x0F	; 15
    25fe:	88 2f       	mov	r24, r24
    2600:	90 e0       	ldi	r25, 0x00	; 0
    2602:	81 70       	andi	r24, 0x01	; 1
    2604:	90 70       	andi	r25, 0x00	; 0
    2606:	00 97       	sbiw	r24, 0x00	; 0
    2608:	a9 f3       	breq	.-22     	; 0x25f4 <ADC_voidStartConversion+0x38>

	// Clear Conversion Flag
	Set_Bit(ADCSRA, ADCSRA_ADIF);
    260a:	a6 e2       	ldi	r26, 0x26	; 38
    260c:	b0 e0       	ldi	r27, 0x00	; 0
    260e:	e6 e2       	ldi	r30, 0x26	; 38
    2610:	f0 e0       	ldi	r31, 0x00	; 0
    2612:	80 81       	ld	r24, Z
    2614:	80 61       	ori	r24, 0x10	; 16
    2616:	8c 93       	st	X, r24

}
    2618:	0f 90       	pop	r0
    261a:	cf 91       	pop	r28
    261c:	df 91       	pop	r29
    261e:	08 95       	ret

00002620 <ADC_voidStartInterruptConversion>:

void ADC_voidStartInterruptConversion(u8 Copy_u8Channel)
{
    2620:	df 93       	push	r29
    2622:	cf 93       	push	r28
    2624:	0f 92       	push	r0
    2626:	cd b7       	in	r28, 0x3d	; 61
    2628:	de b7       	in	r29, 0x3e	; 62
    262a:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0b11100000;
    262c:	a7 e2       	ldi	r26, 0x27	; 39
    262e:	b0 e0       	ldi	r27, 0x00	; 0
    2630:	e7 e2       	ldi	r30, 0x27	; 39
    2632:	f0 e0       	ldi	r31, 0x00	; 0
    2634:	80 81       	ld	r24, Z
    2636:	80 7e       	andi	r24, 0xE0	; 224
    2638:	8c 93       	st	X, r24

	ADMUX |= Copy_u8Channel;
    263a:	a7 e2       	ldi	r26, 0x27	; 39
    263c:	b0 e0       	ldi	r27, 0x00	; 0
    263e:	e7 e2       	ldi	r30, 0x27	; 39
    2640:	f0 e0       	ldi	r31, 0x00	; 0
    2642:	90 81       	ld	r25, Z
    2644:	89 81       	ldd	r24, Y+1	; 0x01
    2646:	89 2b       	or	r24, r25
    2648:	8c 93       	st	X, r24

	// Start Conversion
	Set_Bit(ADCSRA, ADCSRA_ADSC);
    264a:	a6 e2       	ldi	r26, 0x26	; 38
    264c:	b0 e0       	ldi	r27, 0x00	; 0
    264e:	e6 e2       	ldi	r30, 0x26	; 38
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	80 81       	ld	r24, Z
    2654:	80 64       	ori	r24, 0x40	; 64
    2656:	8c 93       	st	X, r24

}
    2658:	0f 90       	pop	r0
    265a:	cf 91       	pop	r28
    265c:	df 91       	pop	r29
    265e:	08 95       	ret

00002660 <ADC_u16ReadADCInMV>:


u16 ADC_u16ReadADCInMV()
{
    2660:	ef 92       	push	r14
    2662:	ff 92       	push	r15
    2664:	0f 93       	push	r16
    2666:	1f 93       	push	r17
    2668:	df 93       	push	r29
    266a:	cf 93       	push	r28
    266c:	00 d0       	rcall	.+0      	; 0x266e <ADC_u16ReadADCInMV+0xe>
    266e:	cd b7       	in	r28, 0x3d	; 61
    2670:	de b7       	in	r29, 0x3e	; 62
	u16 ADC_Result= 0;
    2672:	1a 82       	std	Y+2, r1	; 0x02
    2674:	19 82       	std	Y+1, r1	; 0x01

	ADC_Result = (ADC_10Bit * 1000UL * (u8)Vref) / 1024UL;
    2676:	e4 e2       	ldi	r30, 0x24	; 36
    2678:	f0 e0       	ldi	r31, 0x00	; 0
    267a:	80 81       	ld	r24, Z
    267c:	91 81       	ldd	r25, Z+1	; 0x01
    267e:	7c 01       	movw	r14, r24
    2680:	00 e0       	ldi	r16, 0x00	; 0
    2682:	10 e0       	ldi	r17, 0x00	; 0
    2684:	80 91 6a 01 	lds	r24, 0x016A
    2688:	90 91 6b 01 	lds	r25, 0x016B
    268c:	a0 91 6c 01 	lds	r26, 0x016C
    2690:	b0 91 6d 01 	lds	r27, 0x016D
    2694:	bc 01       	movw	r22, r24
    2696:	cd 01       	movw	r24, r26
    2698:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    269c:	dc 01       	movw	r26, r24
    269e:	cb 01       	movw	r24, r22
    26a0:	28 2f       	mov	r18, r24
    26a2:	30 e0       	ldi	r19, 0x00	; 0
    26a4:	40 e0       	ldi	r20, 0x00	; 0
    26a6:	50 e0       	ldi	r21, 0x00	; 0
    26a8:	c8 01       	movw	r24, r16
    26aa:	b7 01       	movw	r22, r14
    26ac:	0e 94 2f 20 	call	0x405e	; 0x405e <__mulsi3>
    26b0:	dc 01       	movw	r26, r24
    26b2:	cb 01       	movw	r24, r22
    26b4:	28 ee       	ldi	r18, 0xE8	; 232
    26b6:	33 e0       	ldi	r19, 0x03	; 3
    26b8:	40 e0       	ldi	r20, 0x00	; 0
    26ba:	50 e0       	ldi	r21, 0x00	; 0
    26bc:	bc 01       	movw	r22, r24
    26be:	cd 01       	movw	r24, r26
    26c0:	0e 94 2f 20 	call	0x405e	; 0x405e <__mulsi3>
    26c4:	dc 01       	movw	r26, r24
    26c6:	cb 01       	movw	r24, r22
    26c8:	07 2e       	mov	r0, r23
    26ca:	7a e0       	ldi	r23, 0x0A	; 10
    26cc:	b6 95       	lsr	r27
    26ce:	a7 95       	ror	r26
    26d0:	97 95       	ror	r25
    26d2:	87 95       	ror	r24
    26d4:	7a 95       	dec	r23
    26d6:	d1 f7       	brne	.-12     	; 0x26cc <ADC_u16ReadADCInMV+0x6c>
    26d8:	70 2d       	mov	r23, r0
    26da:	9a 83       	std	Y+2, r25	; 0x02
    26dc:	89 83       	std	Y+1, r24	; 0x01

	return (u16)ADC_Result;
    26de:	89 81       	ldd	r24, Y+1	; 0x01
    26e0:	9a 81       	ldd	r25, Y+2	; 0x02

}
    26e2:	0f 90       	pop	r0
    26e4:	0f 90       	pop	r0
    26e6:	cf 91       	pop	r28
    26e8:	df 91       	pop	r29
    26ea:	1f 91       	pop	r17
    26ec:	0f 91       	pop	r16
    26ee:	ff 90       	pop	r15
    26f0:	ef 90       	pop	r14
    26f2:	08 95       	ret

000026f4 <ADC_voidDisableInt>:

void ADC_voidDisableInt()
{
    26f4:	df 93       	push	r29
    26f6:	cf 93       	push	r28
    26f8:	cd b7       	in	r28, 0x3d	; 61
    26fa:	de b7       	in	r29, 0x3e	; 62
	Clear_Bit(ADCSRA, ADCSRA_ADIE);
    26fc:	a6 e2       	ldi	r26, 0x26	; 38
    26fe:	b0 e0       	ldi	r27, 0x00	; 0
    2700:	e6 e2       	ldi	r30, 0x26	; 38
    2702:	f0 e0       	ldi	r31, 0x00	; 0
    2704:	80 81       	ld	r24, Z
    2706:	87 7f       	andi	r24, 0xF7	; 247
    2708:	8c 93       	st	X, r24
}
    270a:	cf 91       	pop	r28
    270c:	df 91       	pop	r29
    270e:	08 95       	ret

00002710 <ADC_voidSetCallback>:

void ADC_voidSetCallback( void (*ptr) (void) )
{
    2710:	df 93       	push	r29
    2712:	cf 93       	push	r28
    2714:	00 d0       	rcall	.+0      	; 0x2716 <ADC_voidSetCallback+0x6>
    2716:	cd b7       	in	r28, 0x3d	; 61
    2718:	de b7       	in	r29, 0x3e	; 62
    271a:	9a 83       	std	Y+2, r25	; 0x02
    271c:	89 83       	std	Y+1, r24	; 0x01
	if( ptr != NULL )
    271e:	89 81       	ldd	r24, Y+1	; 0x01
    2720:	9a 81       	ldd	r25, Y+2	; 0x02
    2722:	00 97       	sbiw	r24, 0x00	; 0
    2724:	31 f0       	breq	.+12     	; 0x2732 <ADC_voidSetCallback+0x22>
	{
		ADC_pvFunc = ptr;
    2726:	89 81       	ldd	r24, Y+1	; 0x01
    2728:	9a 81       	ldd	r25, Y+2	; 0x02
    272a:	90 93 a9 01 	sts	0x01A9, r25
    272e:	80 93 a8 01 	sts	0x01A8, r24
	}
}
    2732:	0f 90       	pop	r0
    2734:	0f 90       	pop	r0
    2736:	cf 91       	pop	r28
    2738:	df 91       	pop	r29
    273a:	08 95       	ret

0000273c <__vector_16>:


void __vector_16(void)__attribute__((signal,used, externally_visible));
void __vector_16(void)
{
    273c:	1f 92       	push	r1
    273e:	0f 92       	push	r0
    2740:	0f b6       	in	r0, 0x3f	; 63
    2742:	0f 92       	push	r0
    2744:	11 24       	eor	r1, r1
    2746:	2f 93       	push	r18
    2748:	3f 93       	push	r19
    274a:	4f 93       	push	r20
    274c:	5f 93       	push	r21
    274e:	6f 93       	push	r22
    2750:	7f 93       	push	r23
    2752:	8f 93       	push	r24
    2754:	9f 93       	push	r25
    2756:	af 93       	push	r26
    2758:	bf 93       	push	r27
    275a:	ef 93       	push	r30
    275c:	ff 93       	push	r31
    275e:	df 93       	push	r29
    2760:	cf 93       	push	r28
    2762:	cd b7       	in	r28, 0x3d	; 61
    2764:	de b7       	in	r29, 0x3e	; 62
	if( ADC_pvFunc != NULL )
    2766:	80 91 a8 01 	lds	r24, 0x01A8
    276a:	90 91 a9 01 	lds	r25, 0x01A9
    276e:	00 97       	sbiw	r24, 0x00	; 0
    2770:	29 f0       	breq	.+10     	; 0x277c <__vector_16+0x40>
	{
		ADC_pvFunc();
    2772:	e0 91 a8 01 	lds	r30, 0x01A8
    2776:	f0 91 a9 01 	lds	r31, 0x01A9
    277a:	09 95       	icall
	}
}
    277c:	cf 91       	pop	r28
    277e:	df 91       	pop	r29
    2780:	ff 91       	pop	r31
    2782:	ef 91       	pop	r30
    2784:	bf 91       	pop	r27
    2786:	af 91       	pop	r26
    2788:	9f 91       	pop	r25
    278a:	8f 91       	pop	r24
    278c:	7f 91       	pop	r23
    278e:	6f 91       	pop	r22
    2790:	5f 91       	pop	r21
    2792:	4f 91       	pop	r20
    2794:	3f 91       	pop	r19
    2796:	2f 91       	pop	r18
    2798:	0f 90       	pop	r0
    279a:	0f be       	out	0x3f, r0	; 63
    279c:	0f 90       	pop	r0
    279e:	1f 90       	pop	r1
    27a0:	18 95       	reti

000027a2 <Motor_voidInit>:

#include "Motor_Interface.h"
#include "Motor_Config.h"

void Motor_voidInit()
{
    27a2:	df 93       	push	r29
    27a4:	cf 93       	push	r28
    27a6:	cd b7       	in	r28, 0x3d	; 61
    27a8:	de b7       	in	r29, 0x3e	; 62
	Motor_voidSetSpeed(MOTOR_INIT_SPEED);
    27aa:	80 e0       	ldi	r24, 0x00	; 0
    27ac:	0e 94 db 13 	call	0x27b6	; 0x27b6 <Motor_voidSetSpeed>
}
    27b0:	cf 91       	pop	r28
    27b2:	df 91       	pop	r29
    27b4:	08 95       	ret

000027b6 <Motor_voidSetSpeed>:

void Motor_voidSetSpeed(u8 Copy_u8Speed)		// 50 - 50% duty / 100 - 100% duty
{
    27b6:	df 93       	push	r29
    27b8:	cf 93       	push	r28
    27ba:	00 d0       	rcall	.+0      	; 0x27bc <Motor_voidSetSpeed+0x6>
    27bc:	0f 92       	push	r0
    27be:	cd b7       	in	r28, 0x3d	; 61
    27c0:	de b7       	in	r29, 0x3e	; 62
    27c2:	8b 83       	std	Y+3, r24	; 0x03
	u16 Local_u16SpeedMapping = ((f32)Copy_u8Speed / MAX_SPEED) * (MAX_PERIOD);		// 10 / 100 -> 0.1 * (20,000)
    27c4:	8b 81       	ldd	r24, Y+3	; 0x03
    27c6:	88 2f       	mov	r24, r24
    27c8:	90 e0       	ldi	r25, 0x00	; 0
    27ca:	a0 e0       	ldi	r26, 0x00	; 0
    27cc:	b0 e0       	ldi	r27, 0x00	; 0
    27ce:	bc 01       	movw	r22, r24
    27d0:	cd 01       	movw	r24, r26
    27d2:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    27d6:	dc 01       	movw	r26, r24
    27d8:	cb 01       	movw	r24, r22
    27da:	bc 01       	movw	r22, r24
    27dc:	cd 01       	movw	r24, r26
    27de:	20 e0       	ldi	r18, 0x00	; 0
    27e0:	30 e0       	ldi	r19, 0x00	; 0
    27e2:	48 ec       	ldi	r20, 0xC8	; 200
    27e4:	52 e4       	ldi	r21, 0x42	; 66
    27e6:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    27ea:	dc 01       	movw	r26, r24
    27ec:	cb 01       	movw	r24, r22
    27ee:	bc 01       	movw	r22, r24
    27f0:	cd 01       	movw	r24, r26
    27f2:	20 e0       	ldi	r18, 0x00	; 0
    27f4:	30 e4       	ldi	r19, 0x40	; 64
    27f6:	4c e9       	ldi	r20, 0x9C	; 156
    27f8:	56 e4       	ldi	r21, 0x46	; 70
    27fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27fe:	dc 01       	movw	r26, r24
    2800:	cb 01       	movw	r24, r22
    2802:	bc 01       	movw	r22, r24
    2804:	cd 01       	movw	r24, r26
    2806:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    280a:	dc 01       	movw	r26, r24
    280c:	cb 01       	movw	r24, r22
    280e:	9a 83       	std	Y+2, r25	; 0x02
    2810:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_u8Speed > 0){
    2812:	8b 81       	ldd	r24, Y+3	; 0x03
    2814:	88 23       	and	r24, r24
    2816:	39 f0       	breq	.+14     	; 0x2826 <Motor_voidSetSpeed+0x70>
		// Init Timer 1
		TIMER1_voidInit();
    2818:	0e 94 c7 0a 	call	0x158e	; 0x158e <TIMER1_voidInit>
		// Set OCR1A
		TIMER1_voidSetDutyCycle(Local_u16SpeedMapping);
    281c:	89 81       	ldd	r24, Y+1	; 0x01
    281e:	9a 81       	ldd	r25, Y+2	; 0x02
    2820:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <TIMER1_voidSetDutyCycle>
    2824:	02 c0       	rjmp	.+4      	; 0x282a <Motor_voidSetSpeed+0x74>
	}
	else{
		TIMER1_voidStop();
    2826:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <TIMER1_voidStop>
	}


}
    282a:	0f 90       	pop	r0
    282c:	0f 90       	pop	r0
    282e:	0f 90       	pop	r0
    2830:	cf 91       	pop	r28
    2832:	df 91       	pop	r29
    2834:	08 95       	ret

00002836 <LED_voidInit>:

#include "LED_Config.h"
#include "LED_Interface.h"

void LED_voidInit()
{
    2836:	df 93       	push	r29
    2838:	cf 93       	push	r28
    283a:	cd b7       	in	r28, 0x3d	; 61
    283c:	de b7       	in	r29, 0x3e	; 62
	LED_voidRIGHT(LED_OFF);
    283e:	80 e0       	ldi	r24, 0x00	; 0
    2840:	0e 94 2e 14 	call	0x285c	; 0x285c <LED_voidRIGHT>
	LED_voidLEFT(LED_OFF);
    2844:	80 e0       	ldi	r24, 0x00	; 0
    2846:	0e 94 49 14 	call	0x2892	; 0x2892 <LED_voidLEFT>
	LED_voidFRONT(LED_OFF);
    284a:	80 e0       	ldi	r24, 0x00	; 0
    284c:	0e 94 75 14 	call	0x28ea	; 0x28ea <LED_voidFRONT>
	LED_voidBACK(LED_OFF);
    2850:	80 e0       	ldi	r24, 0x00	; 0
    2852:	0e 94 8d 14 	call	0x291a	; 0x291a <LED_voidBACK>
}
    2856:	cf 91       	pop	r28
    2858:	df 91       	pop	r29
    285a:	08 95       	ret

0000285c <LED_voidRIGHT>:

void LED_voidRIGHT(u8 Copy_u8State)
{
    285c:	df 93       	push	r29
    285e:	cf 93       	push	r28
    2860:	0f 92       	push	r0
    2862:	cd b7       	in	r28, 0x3d	; 61
    2864:	de b7       	in	r29, 0x3e	; 62
    2866:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8State == LED_ON)
    2868:	89 81       	ldd	r24, Y+1	; 0x01
    286a:	81 30       	cpi	r24, 0x01	; 1
    286c:	31 f4       	brne	.+12     	; 0x287a <LED_voidRIGHT+0x1e>
	{
		DIO_u8SetPinValue(LED_RIGHT,DIO_u8PIN_HIGH);
    286e:	80 e0       	ldi	r24, 0x00	; 0
    2870:	66 e0       	ldi	r22, 0x06	; 6
    2872:	41 e0       	ldi	r20, 0x01	; 1
    2874:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
    2878:	08 c0       	rjmp	.+16     	; 0x288a <LED_voidRIGHT+0x2e>

	}
	else if(Copy_u8State == LED_OFF)
    287a:	89 81       	ldd	r24, Y+1	; 0x01
    287c:	88 23       	and	r24, r24
    287e:	29 f4       	brne	.+10     	; 0x288a <LED_voidRIGHT+0x2e>
	{
		DIO_u8SetPinValue(LED_RIGHT,DIO_u8PIN_LOW);
    2880:	80 e0       	ldi	r24, 0x00	; 0
    2882:	66 e0       	ldi	r22, 0x06	; 6
    2884:	40 e0       	ldi	r20, 0x00	; 0
    2886:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	}
}
    288a:	0f 90       	pop	r0
    288c:	cf 91       	pop	r28
    288e:	df 91       	pop	r29
    2890:	08 95       	ret

00002892 <LED_voidLEFT>:
void LED_voidLEFT(u8 Copy_u8State)
{
    2892:	df 93       	push	r29
    2894:	cf 93       	push	r28
    2896:	0f 92       	push	r0
    2898:	cd b7       	in	r28, 0x3d	; 61
    289a:	de b7       	in	r29, 0x3e	; 62
    289c:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8State == LED_ON)
    289e:	89 81       	ldd	r24, Y+1	; 0x01
    28a0:	81 30       	cpi	r24, 0x01	; 1
    28a2:	31 f4       	brne	.+12     	; 0x28b0 <LED_voidLEFT+0x1e>
	{
		DIO_u8SetPinValue(LED_LEFT,DIO_u8PIN_HIGH);
    28a4:	80 e0       	ldi	r24, 0x00	; 0
    28a6:	67 e0       	ldi	r22, 0x07	; 7
    28a8:	41 e0       	ldi	r20, 0x01	; 1
    28aa:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
    28ae:	08 c0       	rjmp	.+16     	; 0x28c0 <LED_voidLEFT+0x2e>
	}
	else if(Copy_u8State == LED_OFF)
    28b0:	89 81       	ldd	r24, Y+1	; 0x01
    28b2:	88 23       	and	r24, r24
    28b4:	29 f4       	brne	.+10     	; 0x28c0 <LED_voidLEFT+0x2e>
	{
		DIO_u8SetPinValue(LED_LEFT,DIO_u8PIN_LOW);
    28b6:	80 e0       	ldi	r24, 0x00	; 0
    28b8:	67 e0       	ldi	r22, 0x07	; 7
    28ba:	40 e0       	ldi	r20, 0x00	; 0
    28bc:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	}
}
    28c0:	0f 90       	pop	r0
    28c2:	cf 91       	pop	r28
    28c4:	df 91       	pop	r29
    28c6:	08 95       	ret

000028c8 <LED_voidCloseTraffic>:
void LED_voidCloseTraffic(void)
{
    28c8:	df 93       	push	r29
    28ca:	cf 93       	push	r28
    28cc:	cd b7       	in	r28, 0x3d	; 61
    28ce:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(LED_RIGHT, DIO_u8PIN_LOW);
    28d0:	80 e0       	ldi	r24, 0x00	; 0
    28d2:	66 e0       	ldi	r22, 0x06	; 6
    28d4:	40 e0       	ldi	r20, 0x00	; 0
    28d6:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LED_LEFT, DIO_u8PIN_LOW);
    28da:	80 e0       	ldi	r24, 0x00	; 0
    28dc:	67 e0       	ldi	r22, 0x07	; 7
    28de:	40 e0       	ldi	r20, 0x00	; 0
    28e0:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
}
    28e4:	cf 91       	pop	r28
    28e6:	df 91       	pop	r29
    28e8:	08 95       	ret

000028ea <LED_voidFRONT>:
void LED_voidFRONT(u8 Copy_u8State)
{
    28ea:	df 93       	push	r29
    28ec:	cf 93       	push	r28
    28ee:	0f 92       	push	r0
    28f0:	cd b7       	in	r28, 0x3d	; 61
    28f2:	de b7       	in	r29, 0x3e	; 62
    28f4:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8State == LED_ON)
    28f6:	89 81       	ldd	r24, Y+1	; 0x01
    28f8:	81 30       	cpi	r24, 0x01	; 1
    28fa:	31 f4       	brne	.+12     	; 0x2908 <LED_voidFRONT+0x1e>
	{
		DIO_u8SetPinValue(LED_FRONT, DIO_u8PIN_HIGH);
    28fc:	80 e0       	ldi	r24, 0x00	; 0
    28fe:	64 e0       	ldi	r22, 0x04	; 4
    2900:	41 e0       	ldi	r20, 0x01	; 1
    2902:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
    2906:	05 c0       	rjmp	.+10     	; 0x2912 <LED_voidFRONT+0x28>
	}
	else
	{
		DIO_u8SetPinValue(LED_FRONT, DIO_u8PIN_LOW);
    2908:	80 e0       	ldi	r24, 0x00	; 0
    290a:	64 e0       	ldi	r22, 0x04	; 4
    290c:	40 e0       	ldi	r20, 0x00	; 0
    290e:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	}
}
    2912:	0f 90       	pop	r0
    2914:	cf 91       	pop	r28
    2916:	df 91       	pop	r29
    2918:	08 95       	ret

0000291a <LED_voidBACK>:
void LED_voidBACK(u8 Copy_u8State)
{
    291a:	df 93       	push	r29
    291c:	cf 93       	push	r28
    291e:	0f 92       	push	r0
    2920:	cd b7       	in	r28, 0x3d	; 61
    2922:	de b7       	in	r29, 0x3e	; 62
    2924:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8State == LED_ON)
    2926:	89 81       	ldd	r24, Y+1	; 0x01
    2928:	81 30       	cpi	r24, 0x01	; 1
    292a:	31 f4       	brne	.+12     	; 0x2938 <LED_voidBACK+0x1e>
	{
		DIO_u8SetPinValue(LED_BACK, DIO_u8PIN_HIGH);
    292c:	80 e0       	ldi	r24, 0x00	; 0
    292e:	65 e0       	ldi	r22, 0x05	; 5
    2930:	41 e0       	ldi	r20, 0x01	; 1
    2932:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
    2936:	05 c0       	rjmp	.+10     	; 0x2942 <LED_voidBACK+0x28>
	}
	else
	{
		DIO_u8SetPinValue(LED_BACK, DIO_u8PIN_LOW);
    2938:	80 e0       	ldi	r24, 0x00	; 0
    293a:	65 e0       	ldi	r22, 0x05	; 5
    293c:	40 e0       	ldi	r20, 0x00	; 0
    293e:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	}
}
    2942:	0f 90       	pop	r0
    2944:	cf 91       	pop	r28
    2946:	df 91       	pop	r29
    2948:	08 95       	ret

0000294a <LCD_voidInit>:
#include "LCD_Private.h"

#include "avr/delay.h"


void LCD_voidInit(){
    294a:	0f 93       	push	r16
    294c:	1f 93       	push	r17
    294e:	df 93       	push	r29
    2950:	cf 93       	push	r28
    2952:	cd b7       	in	r28, 0x3d	; 61
    2954:	de b7       	in	r29, 0x3e	; 62
    2956:	cc 58       	subi	r28, 0x8C	; 140
    2958:	d0 40       	sbci	r29, 0x00	; 0
    295a:	0f b6       	in	r0, 0x3f	; 63
    295c:	f8 94       	cli
    295e:	de bf       	out	0x3e, r29	; 62
    2960:	0f be       	out	0x3f, r0	; 63
    2962:	cd bf       	out	0x3d, r28	; 61
    2964:	fe 01       	movw	r30, r28
    2966:	e7 57       	subi	r30, 0x77	; 119
    2968:	ff 4f       	sbci	r31, 0xFF	; 255
    296a:	80 e0       	ldi	r24, 0x00	; 0
    296c:	90 e0       	ldi	r25, 0x00	; 0
    296e:	ac e0       	ldi	r26, 0x0C	; 12
    2970:	b2 e4       	ldi	r27, 0x42	; 66
    2972:	80 83       	st	Z, r24
    2974:	91 83       	std	Z+1, r25	; 0x01
    2976:	a2 83       	std	Z+2, r26	; 0x02
    2978:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    297a:	8e 01       	movw	r16, r28
    297c:	0b 57       	subi	r16, 0x7B	; 123
    297e:	1f 4f       	sbci	r17, 0xFF	; 255
    2980:	fe 01       	movw	r30, r28
    2982:	e7 57       	subi	r30, 0x77	; 119
    2984:	ff 4f       	sbci	r31, 0xFF	; 255
    2986:	60 81       	ld	r22, Z
    2988:	71 81       	ldd	r23, Z+1	; 0x01
    298a:	82 81       	ldd	r24, Z+2	; 0x02
    298c:	93 81       	ldd	r25, Z+3	; 0x03
    298e:	20 e0       	ldi	r18, 0x00	; 0
    2990:	30 e0       	ldi	r19, 0x00	; 0
    2992:	4a e7       	ldi	r20, 0x7A	; 122
    2994:	55 e4       	ldi	r21, 0x45	; 69
    2996:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    299a:	dc 01       	movw	r26, r24
    299c:	cb 01       	movw	r24, r22
    299e:	f8 01       	movw	r30, r16
    29a0:	80 83       	st	Z, r24
    29a2:	91 83       	std	Z+1, r25	; 0x01
    29a4:	a2 83       	std	Z+2, r26	; 0x02
    29a6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    29a8:	fe 01       	movw	r30, r28
    29aa:	eb 57       	subi	r30, 0x7B	; 123
    29ac:	ff 4f       	sbci	r31, 0xFF	; 255
    29ae:	60 81       	ld	r22, Z
    29b0:	71 81       	ldd	r23, Z+1	; 0x01
    29b2:	82 81       	ldd	r24, Z+2	; 0x02
    29b4:	93 81       	ldd	r25, Z+3	; 0x03
    29b6:	20 e0       	ldi	r18, 0x00	; 0
    29b8:	30 e0       	ldi	r19, 0x00	; 0
    29ba:	40 e8       	ldi	r20, 0x80	; 128
    29bc:	5f e3       	ldi	r21, 0x3F	; 63
    29be:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    29c2:	88 23       	and	r24, r24
    29c4:	44 f4       	brge	.+16     	; 0x29d6 <LCD_voidInit+0x8c>
		__ticks = 1;
    29c6:	fe 01       	movw	r30, r28
    29c8:	ed 57       	subi	r30, 0x7D	; 125
    29ca:	ff 4f       	sbci	r31, 0xFF	; 255
    29cc:	81 e0       	ldi	r24, 0x01	; 1
    29ce:	90 e0       	ldi	r25, 0x00	; 0
    29d0:	91 83       	std	Z+1, r25	; 0x01
    29d2:	80 83       	st	Z, r24
    29d4:	64 c0       	rjmp	.+200    	; 0x2a9e <LCD_voidInit+0x154>
	else if (__tmp > 65535)
    29d6:	fe 01       	movw	r30, r28
    29d8:	eb 57       	subi	r30, 0x7B	; 123
    29da:	ff 4f       	sbci	r31, 0xFF	; 255
    29dc:	60 81       	ld	r22, Z
    29de:	71 81       	ldd	r23, Z+1	; 0x01
    29e0:	82 81       	ldd	r24, Z+2	; 0x02
    29e2:	93 81       	ldd	r25, Z+3	; 0x03
    29e4:	20 e0       	ldi	r18, 0x00	; 0
    29e6:	3f ef       	ldi	r19, 0xFF	; 255
    29e8:	4f e7       	ldi	r20, 0x7F	; 127
    29ea:	57 e4       	ldi	r21, 0x47	; 71
    29ec:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    29f0:	18 16       	cp	r1, r24
    29f2:	0c f0       	brlt	.+2      	; 0x29f6 <LCD_voidInit+0xac>
    29f4:	43 c0       	rjmp	.+134    	; 0x2a7c <LCD_voidInit+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29f6:	fe 01       	movw	r30, r28
    29f8:	e7 57       	subi	r30, 0x77	; 119
    29fa:	ff 4f       	sbci	r31, 0xFF	; 255
    29fc:	60 81       	ld	r22, Z
    29fe:	71 81       	ldd	r23, Z+1	; 0x01
    2a00:	82 81       	ldd	r24, Z+2	; 0x02
    2a02:	93 81       	ldd	r25, Z+3	; 0x03
    2a04:	20 e0       	ldi	r18, 0x00	; 0
    2a06:	30 e0       	ldi	r19, 0x00	; 0
    2a08:	40 e2       	ldi	r20, 0x20	; 32
    2a0a:	51 e4       	ldi	r21, 0x41	; 65
    2a0c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a10:	dc 01       	movw	r26, r24
    2a12:	cb 01       	movw	r24, r22
    2a14:	8e 01       	movw	r16, r28
    2a16:	0d 57       	subi	r16, 0x7D	; 125
    2a18:	1f 4f       	sbci	r17, 0xFF	; 255
    2a1a:	bc 01       	movw	r22, r24
    2a1c:	cd 01       	movw	r24, r26
    2a1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a22:	dc 01       	movw	r26, r24
    2a24:	cb 01       	movw	r24, r22
    2a26:	f8 01       	movw	r30, r16
    2a28:	91 83       	std	Z+1, r25	; 0x01
    2a2a:	80 83       	st	Z, r24
    2a2c:	1f c0       	rjmp	.+62     	; 0x2a6c <LCD_voidInit+0x122>
    2a2e:	fe 01       	movw	r30, r28
    2a30:	ef 57       	subi	r30, 0x7F	; 127
    2a32:	ff 4f       	sbci	r31, 0xFF	; 255
    2a34:	80 e9       	ldi	r24, 0x90	; 144
    2a36:	91 e0       	ldi	r25, 0x01	; 1
    2a38:	91 83       	std	Z+1, r25	; 0x01
    2a3a:	80 83       	st	Z, r24
    2a3c:	fe 01       	movw	r30, r28
    2a3e:	ef 57       	subi	r30, 0x7F	; 127
    2a40:	ff 4f       	sbci	r31, 0xFF	; 255
    2a42:	80 81       	ld	r24, Z
    2a44:	91 81       	ldd	r25, Z+1	; 0x01
    2a46:	01 97       	sbiw	r24, 0x01	; 1
    2a48:	f1 f7       	brne	.-4      	; 0x2a46 <LCD_voidInit+0xfc>
    2a4a:	fe 01       	movw	r30, r28
    2a4c:	ef 57       	subi	r30, 0x7F	; 127
    2a4e:	ff 4f       	sbci	r31, 0xFF	; 255
    2a50:	91 83       	std	Z+1, r25	; 0x01
    2a52:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a54:	de 01       	movw	r26, r28
    2a56:	ad 57       	subi	r26, 0x7D	; 125
    2a58:	bf 4f       	sbci	r27, 0xFF	; 255
    2a5a:	fe 01       	movw	r30, r28
    2a5c:	ed 57       	subi	r30, 0x7D	; 125
    2a5e:	ff 4f       	sbci	r31, 0xFF	; 255
    2a60:	80 81       	ld	r24, Z
    2a62:	91 81       	ldd	r25, Z+1	; 0x01
    2a64:	01 97       	sbiw	r24, 0x01	; 1
    2a66:	11 96       	adiw	r26, 0x01	; 1
    2a68:	9c 93       	st	X, r25
    2a6a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a6c:	fe 01       	movw	r30, r28
    2a6e:	ed 57       	subi	r30, 0x7D	; 125
    2a70:	ff 4f       	sbci	r31, 0xFF	; 255
    2a72:	80 81       	ld	r24, Z
    2a74:	91 81       	ldd	r25, Z+1	; 0x01
    2a76:	00 97       	sbiw	r24, 0x00	; 0
    2a78:	d1 f6       	brne	.-76     	; 0x2a2e <LCD_voidInit+0xe4>
    2a7a:	27 c0       	rjmp	.+78     	; 0x2aca <LCD_voidInit+0x180>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a7c:	8e 01       	movw	r16, r28
    2a7e:	0d 57       	subi	r16, 0x7D	; 125
    2a80:	1f 4f       	sbci	r17, 0xFF	; 255
    2a82:	fe 01       	movw	r30, r28
    2a84:	eb 57       	subi	r30, 0x7B	; 123
    2a86:	ff 4f       	sbci	r31, 0xFF	; 255
    2a88:	60 81       	ld	r22, Z
    2a8a:	71 81       	ldd	r23, Z+1	; 0x01
    2a8c:	82 81       	ldd	r24, Z+2	; 0x02
    2a8e:	93 81       	ldd	r25, Z+3	; 0x03
    2a90:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a94:	dc 01       	movw	r26, r24
    2a96:	cb 01       	movw	r24, r22
    2a98:	f8 01       	movw	r30, r16
    2a9a:	91 83       	std	Z+1, r25	; 0x01
    2a9c:	80 83       	st	Z, r24
    2a9e:	de 01       	movw	r26, r28
    2aa0:	a1 58       	subi	r26, 0x81	; 129
    2aa2:	bf 4f       	sbci	r27, 0xFF	; 255
    2aa4:	fe 01       	movw	r30, r28
    2aa6:	ed 57       	subi	r30, 0x7D	; 125
    2aa8:	ff 4f       	sbci	r31, 0xFF	; 255
    2aaa:	80 81       	ld	r24, Z
    2aac:	91 81       	ldd	r25, Z+1	; 0x01
    2aae:	8d 93       	st	X+, r24
    2ab0:	9c 93       	st	X, r25
    2ab2:	fe 01       	movw	r30, r28
    2ab4:	e1 58       	subi	r30, 0x81	; 129
    2ab6:	ff 4f       	sbci	r31, 0xFF	; 255
    2ab8:	80 81       	ld	r24, Z
    2aba:	91 81       	ldd	r25, Z+1	; 0x01
    2abc:	01 97       	sbiw	r24, 0x01	; 1
    2abe:	f1 f7       	brne	.-4      	; 0x2abc <LCD_voidInit+0x172>
    2ac0:	fe 01       	movw	r30, r28
    2ac2:	e1 58       	subi	r30, 0x81	; 129
    2ac4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ac6:	91 83       	std	Z+1, r25	; 0x01
    2ac8:	80 83       	st	Z, r24
	_delay_ms(35);
#if LCD_BITS == LCD_4_BIT_MODE
	LCD_voidSendInitCommand(LCD_SpecialFunctionSet);
    2aca:	80 e3       	ldi	r24, 0x30	; 48
    2acc:	0e 94 95 1b 	call	0x372a	; 0x372a <LCD_voidSendInitCommand>
    2ad0:	fe 01       	movw	r30, r28
    2ad2:	e5 58       	subi	r30, 0x85	; 133
    2ad4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ad6:	80 e0       	ldi	r24, 0x00	; 0
    2ad8:	90 e0       	ldi	r25, 0x00	; 0
    2ada:	a0 ea       	ldi	r26, 0xA0	; 160
    2adc:	b0 e4       	ldi	r27, 0x40	; 64
    2ade:	80 83       	st	Z, r24
    2ae0:	91 83       	std	Z+1, r25	; 0x01
    2ae2:	a2 83       	std	Z+2, r26	; 0x02
    2ae4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ae6:	8e 01       	movw	r16, r28
    2ae8:	09 58       	subi	r16, 0x89	; 137
    2aea:	1f 4f       	sbci	r17, 0xFF	; 255
    2aec:	fe 01       	movw	r30, r28
    2aee:	e5 58       	subi	r30, 0x85	; 133
    2af0:	ff 4f       	sbci	r31, 0xFF	; 255
    2af2:	60 81       	ld	r22, Z
    2af4:	71 81       	ldd	r23, Z+1	; 0x01
    2af6:	82 81       	ldd	r24, Z+2	; 0x02
    2af8:	93 81       	ldd	r25, Z+3	; 0x03
    2afa:	20 e0       	ldi	r18, 0x00	; 0
    2afc:	30 e0       	ldi	r19, 0x00	; 0
    2afe:	4a e7       	ldi	r20, 0x7A	; 122
    2b00:	55 e4       	ldi	r21, 0x45	; 69
    2b02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b06:	dc 01       	movw	r26, r24
    2b08:	cb 01       	movw	r24, r22
    2b0a:	f8 01       	movw	r30, r16
    2b0c:	80 83       	st	Z, r24
    2b0e:	91 83       	std	Z+1, r25	; 0x01
    2b10:	a2 83       	std	Z+2, r26	; 0x02
    2b12:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2b14:	fe 01       	movw	r30, r28
    2b16:	e9 58       	subi	r30, 0x89	; 137
    2b18:	ff 4f       	sbci	r31, 0xFF	; 255
    2b1a:	60 81       	ld	r22, Z
    2b1c:	71 81       	ldd	r23, Z+1	; 0x01
    2b1e:	82 81       	ldd	r24, Z+2	; 0x02
    2b20:	93 81       	ldd	r25, Z+3	; 0x03
    2b22:	20 e0       	ldi	r18, 0x00	; 0
    2b24:	30 e0       	ldi	r19, 0x00	; 0
    2b26:	40 e8       	ldi	r20, 0x80	; 128
    2b28:	5f e3       	ldi	r21, 0x3F	; 63
    2b2a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b2e:	88 23       	and	r24, r24
    2b30:	44 f4       	brge	.+16     	; 0x2b42 <LCD_voidInit+0x1f8>
		__ticks = 1;
    2b32:	fe 01       	movw	r30, r28
    2b34:	eb 58       	subi	r30, 0x8B	; 139
    2b36:	ff 4f       	sbci	r31, 0xFF	; 255
    2b38:	81 e0       	ldi	r24, 0x01	; 1
    2b3a:	90 e0       	ldi	r25, 0x00	; 0
    2b3c:	91 83       	std	Z+1, r25	; 0x01
    2b3e:	80 83       	st	Z, r24
    2b40:	64 c0       	rjmp	.+200    	; 0x2c0a <LCD_voidInit+0x2c0>
	else if (__tmp > 65535)
    2b42:	fe 01       	movw	r30, r28
    2b44:	e9 58       	subi	r30, 0x89	; 137
    2b46:	ff 4f       	sbci	r31, 0xFF	; 255
    2b48:	60 81       	ld	r22, Z
    2b4a:	71 81       	ldd	r23, Z+1	; 0x01
    2b4c:	82 81       	ldd	r24, Z+2	; 0x02
    2b4e:	93 81       	ldd	r25, Z+3	; 0x03
    2b50:	20 e0       	ldi	r18, 0x00	; 0
    2b52:	3f ef       	ldi	r19, 0xFF	; 255
    2b54:	4f e7       	ldi	r20, 0x7F	; 127
    2b56:	57 e4       	ldi	r21, 0x47	; 71
    2b58:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b5c:	18 16       	cp	r1, r24
    2b5e:	0c f0       	brlt	.+2      	; 0x2b62 <LCD_voidInit+0x218>
    2b60:	43 c0       	rjmp	.+134    	; 0x2be8 <LCD_voidInit+0x29e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b62:	fe 01       	movw	r30, r28
    2b64:	e5 58       	subi	r30, 0x85	; 133
    2b66:	ff 4f       	sbci	r31, 0xFF	; 255
    2b68:	60 81       	ld	r22, Z
    2b6a:	71 81       	ldd	r23, Z+1	; 0x01
    2b6c:	82 81       	ldd	r24, Z+2	; 0x02
    2b6e:	93 81       	ldd	r25, Z+3	; 0x03
    2b70:	20 e0       	ldi	r18, 0x00	; 0
    2b72:	30 e0       	ldi	r19, 0x00	; 0
    2b74:	40 e2       	ldi	r20, 0x20	; 32
    2b76:	51 e4       	ldi	r21, 0x41	; 65
    2b78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b7c:	dc 01       	movw	r26, r24
    2b7e:	cb 01       	movw	r24, r22
    2b80:	8e 01       	movw	r16, r28
    2b82:	0b 58       	subi	r16, 0x8B	; 139
    2b84:	1f 4f       	sbci	r17, 0xFF	; 255
    2b86:	bc 01       	movw	r22, r24
    2b88:	cd 01       	movw	r24, r26
    2b8a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b8e:	dc 01       	movw	r26, r24
    2b90:	cb 01       	movw	r24, r22
    2b92:	f8 01       	movw	r30, r16
    2b94:	91 83       	std	Z+1, r25	; 0x01
    2b96:	80 83       	st	Z, r24
    2b98:	1f c0       	rjmp	.+62     	; 0x2bd8 <LCD_voidInit+0x28e>
    2b9a:	fe 01       	movw	r30, r28
    2b9c:	ed 58       	subi	r30, 0x8D	; 141
    2b9e:	ff 4f       	sbci	r31, 0xFF	; 255
    2ba0:	80 e9       	ldi	r24, 0x90	; 144
    2ba2:	91 e0       	ldi	r25, 0x01	; 1
    2ba4:	91 83       	std	Z+1, r25	; 0x01
    2ba6:	80 83       	st	Z, r24
    2ba8:	fe 01       	movw	r30, r28
    2baa:	ed 58       	subi	r30, 0x8D	; 141
    2bac:	ff 4f       	sbci	r31, 0xFF	; 255
    2bae:	80 81       	ld	r24, Z
    2bb0:	91 81       	ldd	r25, Z+1	; 0x01
    2bb2:	01 97       	sbiw	r24, 0x01	; 1
    2bb4:	f1 f7       	brne	.-4      	; 0x2bb2 <LCD_voidInit+0x268>
    2bb6:	fe 01       	movw	r30, r28
    2bb8:	ed 58       	subi	r30, 0x8D	; 141
    2bba:	ff 4f       	sbci	r31, 0xFF	; 255
    2bbc:	91 83       	std	Z+1, r25	; 0x01
    2bbe:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bc0:	de 01       	movw	r26, r28
    2bc2:	ab 58       	subi	r26, 0x8B	; 139
    2bc4:	bf 4f       	sbci	r27, 0xFF	; 255
    2bc6:	fe 01       	movw	r30, r28
    2bc8:	eb 58       	subi	r30, 0x8B	; 139
    2bca:	ff 4f       	sbci	r31, 0xFF	; 255
    2bcc:	80 81       	ld	r24, Z
    2bce:	91 81       	ldd	r25, Z+1	; 0x01
    2bd0:	01 97       	sbiw	r24, 0x01	; 1
    2bd2:	11 96       	adiw	r26, 0x01	; 1
    2bd4:	9c 93       	st	X, r25
    2bd6:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2bd8:	fe 01       	movw	r30, r28
    2bda:	eb 58       	subi	r30, 0x8B	; 139
    2bdc:	ff 4f       	sbci	r31, 0xFF	; 255
    2bde:	80 81       	ld	r24, Z
    2be0:	91 81       	ldd	r25, Z+1	; 0x01
    2be2:	00 97       	sbiw	r24, 0x00	; 0
    2be4:	d1 f6       	brne	.-76     	; 0x2b9a <LCD_voidInit+0x250>
    2be6:	27 c0       	rjmp	.+78     	; 0x2c36 <LCD_voidInit+0x2ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2be8:	8e 01       	movw	r16, r28
    2bea:	0b 58       	subi	r16, 0x8B	; 139
    2bec:	1f 4f       	sbci	r17, 0xFF	; 255
    2bee:	fe 01       	movw	r30, r28
    2bf0:	e9 58       	subi	r30, 0x89	; 137
    2bf2:	ff 4f       	sbci	r31, 0xFF	; 255
    2bf4:	60 81       	ld	r22, Z
    2bf6:	71 81       	ldd	r23, Z+1	; 0x01
    2bf8:	82 81       	ldd	r24, Z+2	; 0x02
    2bfa:	93 81       	ldd	r25, Z+3	; 0x03
    2bfc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c00:	dc 01       	movw	r26, r24
    2c02:	cb 01       	movw	r24, r22
    2c04:	f8 01       	movw	r30, r16
    2c06:	91 83       	std	Z+1, r25	; 0x01
    2c08:	80 83       	st	Z, r24
    2c0a:	de 01       	movw	r26, r28
    2c0c:	af 58       	subi	r26, 0x8F	; 143
    2c0e:	bf 4f       	sbci	r27, 0xFF	; 255
    2c10:	fe 01       	movw	r30, r28
    2c12:	eb 58       	subi	r30, 0x8B	; 139
    2c14:	ff 4f       	sbci	r31, 0xFF	; 255
    2c16:	80 81       	ld	r24, Z
    2c18:	91 81       	ldd	r25, Z+1	; 0x01
    2c1a:	8d 93       	st	X+, r24
    2c1c:	9c 93       	st	X, r25
    2c1e:	fe 01       	movw	r30, r28
    2c20:	ef 58       	subi	r30, 0x8F	; 143
    2c22:	ff 4f       	sbci	r31, 0xFF	; 255
    2c24:	80 81       	ld	r24, Z
    2c26:	91 81       	ldd	r25, Z+1	; 0x01
    2c28:	01 97       	sbiw	r24, 0x01	; 1
    2c2a:	f1 f7       	brne	.-4      	; 0x2c28 <LCD_voidInit+0x2de>
    2c2c:	fe 01       	movw	r30, r28
    2c2e:	ef 58       	subi	r30, 0x8F	; 143
    2c30:	ff 4f       	sbci	r31, 0xFF	; 255
    2c32:	91 83       	std	Z+1, r25	; 0x01
    2c34:	80 83       	st	Z, r24
	_delay_ms(5);
	LCD_voidSendInitCommand(LCD_SpecialFunctionSet);
    2c36:	80 e3       	ldi	r24, 0x30	; 48
    2c38:	0e 94 95 1b 	call	0x372a	; 0x372a <LCD_voidSendInitCommand>
    2c3c:	fe 01       	movw	r30, r28
    2c3e:	e3 59       	subi	r30, 0x93	; 147
    2c40:	ff 4f       	sbci	r31, 0xFF	; 255
    2c42:	80 e0       	ldi	r24, 0x00	; 0
    2c44:	90 e0       	ldi	r25, 0x00	; 0
    2c46:	a0 e8       	ldi	r26, 0x80	; 128
    2c48:	bf e3       	ldi	r27, 0x3F	; 63
    2c4a:	80 83       	st	Z, r24
    2c4c:	91 83       	std	Z+1, r25	; 0x01
    2c4e:	a2 83       	std	Z+2, r26	; 0x02
    2c50:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c52:	8e 01       	movw	r16, r28
    2c54:	07 59       	subi	r16, 0x97	; 151
    2c56:	1f 4f       	sbci	r17, 0xFF	; 255
    2c58:	fe 01       	movw	r30, r28
    2c5a:	e3 59       	subi	r30, 0x93	; 147
    2c5c:	ff 4f       	sbci	r31, 0xFF	; 255
    2c5e:	60 81       	ld	r22, Z
    2c60:	71 81       	ldd	r23, Z+1	; 0x01
    2c62:	82 81       	ldd	r24, Z+2	; 0x02
    2c64:	93 81       	ldd	r25, Z+3	; 0x03
    2c66:	20 e0       	ldi	r18, 0x00	; 0
    2c68:	30 e0       	ldi	r19, 0x00	; 0
    2c6a:	4a e7       	ldi	r20, 0x7A	; 122
    2c6c:	55 e4       	ldi	r21, 0x45	; 69
    2c6e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c72:	dc 01       	movw	r26, r24
    2c74:	cb 01       	movw	r24, r22
    2c76:	f8 01       	movw	r30, r16
    2c78:	80 83       	st	Z, r24
    2c7a:	91 83       	std	Z+1, r25	; 0x01
    2c7c:	a2 83       	std	Z+2, r26	; 0x02
    2c7e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2c80:	fe 01       	movw	r30, r28
    2c82:	e7 59       	subi	r30, 0x97	; 151
    2c84:	ff 4f       	sbci	r31, 0xFF	; 255
    2c86:	60 81       	ld	r22, Z
    2c88:	71 81       	ldd	r23, Z+1	; 0x01
    2c8a:	82 81       	ldd	r24, Z+2	; 0x02
    2c8c:	93 81       	ldd	r25, Z+3	; 0x03
    2c8e:	20 e0       	ldi	r18, 0x00	; 0
    2c90:	30 e0       	ldi	r19, 0x00	; 0
    2c92:	40 e8       	ldi	r20, 0x80	; 128
    2c94:	5f e3       	ldi	r21, 0x3F	; 63
    2c96:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2c9a:	88 23       	and	r24, r24
    2c9c:	44 f4       	brge	.+16     	; 0x2cae <LCD_voidInit+0x364>
		__ticks = 1;
    2c9e:	fe 01       	movw	r30, r28
    2ca0:	e9 59       	subi	r30, 0x99	; 153
    2ca2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ca4:	81 e0       	ldi	r24, 0x01	; 1
    2ca6:	90 e0       	ldi	r25, 0x00	; 0
    2ca8:	91 83       	std	Z+1, r25	; 0x01
    2caa:	80 83       	st	Z, r24
    2cac:	64 c0       	rjmp	.+200    	; 0x2d76 <LCD_voidInit+0x42c>
	else if (__tmp > 65535)
    2cae:	fe 01       	movw	r30, r28
    2cb0:	e7 59       	subi	r30, 0x97	; 151
    2cb2:	ff 4f       	sbci	r31, 0xFF	; 255
    2cb4:	60 81       	ld	r22, Z
    2cb6:	71 81       	ldd	r23, Z+1	; 0x01
    2cb8:	82 81       	ldd	r24, Z+2	; 0x02
    2cba:	93 81       	ldd	r25, Z+3	; 0x03
    2cbc:	20 e0       	ldi	r18, 0x00	; 0
    2cbe:	3f ef       	ldi	r19, 0xFF	; 255
    2cc0:	4f e7       	ldi	r20, 0x7F	; 127
    2cc2:	57 e4       	ldi	r21, 0x47	; 71
    2cc4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2cc8:	18 16       	cp	r1, r24
    2cca:	0c f0       	brlt	.+2      	; 0x2cce <LCD_voidInit+0x384>
    2ccc:	43 c0       	rjmp	.+134    	; 0x2d54 <LCD_voidInit+0x40a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2cce:	fe 01       	movw	r30, r28
    2cd0:	e3 59       	subi	r30, 0x93	; 147
    2cd2:	ff 4f       	sbci	r31, 0xFF	; 255
    2cd4:	60 81       	ld	r22, Z
    2cd6:	71 81       	ldd	r23, Z+1	; 0x01
    2cd8:	82 81       	ldd	r24, Z+2	; 0x02
    2cda:	93 81       	ldd	r25, Z+3	; 0x03
    2cdc:	20 e0       	ldi	r18, 0x00	; 0
    2cde:	30 e0       	ldi	r19, 0x00	; 0
    2ce0:	40 e2       	ldi	r20, 0x20	; 32
    2ce2:	51 e4       	ldi	r21, 0x41	; 65
    2ce4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ce8:	dc 01       	movw	r26, r24
    2cea:	cb 01       	movw	r24, r22
    2cec:	8e 01       	movw	r16, r28
    2cee:	09 59       	subi	r16, 0x99	; 153
    2cf0:	1f 4f       	sbci	r17, 0xFF	; 255
    2cf2:	bc 01       	movw	r22, r24
    2cf4:	cd 01       	movw	r24, r26
    2cf6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cfa:	dc 01       	movw	r26, r24
    2cfc:	cb 01       	movw	r24, r22
    2cfe:	f8 01       	movw	r30, r16
    2d00:	91 83       	std	Z+1, r25	; 0x01
    2d02:	80 83       	st	Z, r24
    2d04:	1f c0       	rjmp	.+62     	; 0x2d44 <LCD_voidInit+0x3fa>
    2d06:	fe 01       	movw	r30, r28
    2d08:	eb 59       	subi	r30, 0x9B	; 155
    2d0a:	ff 4f       	sbci	r31, 0xFF	; 255
    2d0c:	80 e9       	ldi	r24, 0x90	; 144
    2d0e:	91 e0       	ldi	r25, 0x01	; 1
    2d10:	91 83       	std	Z+1, r25	; 0x01
    2d12:	80 83       	st	Z, r24
    2d14:	fe 01       	movw	r30, r28
    2d16:	eb 59       	subi	r30, 0x9B	; 155
    2d18:	ff 4f       	sbci	r31, 0xFF	; 255
    2d1a:	80 81       	ld	r24, Z
    2d1c:	91 81       	ldd	r25, Z+1	; 0x01
    2d1e:	01 97       	sbiw	r24, 0x01	; 1
    2d20:	f1 f7       	brne	.-4      	; 0x2d1e <LCD_voidInit+0x3d4>
    2d22:	fe 01       	movw	r30, r28
    2d24:	eb 59       	subi	r30, 0x9B	; 155
    2d26:	ff 4f       	sbci	r31, 0xFF	; 255
    2d28:	91 83       	std	Z+1, r25	; 0x01
    2d2a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d2c:	de 01       	movw	r26, r28
    2d2e:	a9 59       	subi	r26, 0x99	; 153
    2d30:	bf 4f       	sbci	r27, 0xFF	; 255
    2d32:	fe 01       	movw	r30, r28
    2d34:	e9 59       	subi	r30, 0x99	; 153
    2d36:	ff 4f       	sbci	r31, 0xFF	; 255
    2d38:	80 81       	ld	r24, Z
    2d3a:	91 81       	ldd	r25, Z+1	; 0x01
    2d3c:	01 97       	sbiw	r24, 0x01	; 1
    2d3e:	11 96       	adiw	r26, 0x01	; 1
    2d40:	9c 93       	st	X, r25
    2d42:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d44:	fe 01       	movw	r30, r28
    2d46:	e9 59       	subi	r30, 0x99	; 153
    2d48:	ff 4f       	sbci	r31, 0xFF	; 255
    2d4a:	80 81       	ld	r24, Z
    2d4c:	91 81       	ldd	r25, Z+1	; 0x01
    2d4e:	00 97       	sbiw	r24, 0x00	; 0
    2d50:	d1 f6       	brne	.-76     	; 0x2d06 <LCD_voidInit+0x3bc>
    2d52:	27 c0       	rjmp	.+78     	; 0x2da2 <LCD_voidInit+0x458>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d54:	8e 01       	movw	r16, r28
    2d56:	09 59       	subi	r16, 0x99	; 153
    2d58:	1f 4f       	sbci	r17, 0xFF	; 255
    2d5a:	fe 01       	movw	r30, r28
    2d5c:	e7 59       	subi	r30, 0x97	; 151
    2d5e:	ff 4f       	sbci	r31, 0xFF	; 255
    2d60:	60 81       	ld	r22, Z
    2d62:	71 81       	ldd	r23, Z+1	; 0x01
    2d64:	82 81       	ldd	r24, Z+2	; 0x02
    2d66:	93 81       	ldd	r25, Z+3	; 0x03
    2d68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d6c:	dc 01       	movw	r26, r24
    2d6e:	cb 01       	movw	r24, r22
    2d70:	f8 01       	movw	r30, r16
    2d72:	91 83       	std	Z+1, r25	; 0x01
    2d74:	80 83       	st	Z, r24
    2d76:	de 01       	movw	r26, r28
    2d78:	ad 59       	subi	r26, 0x9D	; 157
    2d7a:	bf 4f       	sbci	r27, 0xFF	; 255
    2d7c:	fe 01       	movw	r30, r28
    2d7e:	e9 59       	subi	r30, 0x99	; 153
    2d80:	ff 4f       	sbci	r31, 0xFF	; 255
    2d82:	80 81       	ld	r24, Z
    2d84:	91 81       	ldd	r25, Z+1	; 0x01
    2d86:	8d 93       	st	X+, r24
    2d88:	9c 93       	st	X, r25
    2d8a:	fe 01       	movw	r30, r28
    2d8c:	ed 59       	subi	r30, 0x9D	; 157
    2d8e:	ff 4f       	sbci	r31, 0xFF	; 255
    2d90:	80 81       	ld	r24, Z
    2d92:	91 81       	ldd	r25, Z+1	; 0x01
    2d94:	01 97       	sbiw	r24, 0x01	; 1
    2d96:	f1 f7       	brne	.-4      	; 0x2d94 <LCD_voidInit+0x44a>
    2d98:	fe 01       	movw	r30, r28
    2d9a:	ed 59       	subi	r30, 0x9D	; 157
    2d9c:	ff 4f       	sbci	r31, 0xFF	; 255
    2d9e:	91 83       	std	Z+1, r25	; 0x01
    2da0:	80 83       	st	Z, r24
	_delay_ms(1);
	LCD_voidSendInitCommand(LCD_SpecialFunctionSet);
    2da2:	80 e3       	ldi	r24, 0x30	; 48
    2da4:	0e 94 95 1b 	call	0x372a	; 0x372a <LCD_voidSendInitCommand>
    2da8:	fe 01       	movw	r30, r28
    2daa:	e1 5a       	subi	r30, 0xA1	; 161
    2dac:	ff 4f       	sbci	r31, 0xFF	; 255
    2dae:	80 e0       	ldi	r24, 0x00	; 0
    2db0:	90 e0       	ldi	r25, 0x00	; 0
    2db2:	a0 e8       	ldi	r26, 0x80	; 128
    2db4:	bf e3       	ldi	r27, 0x3F	; 63
    2db6:	80 83       	st	Z, r24
    2db8:	91 83       	std	Z+1, r25	; 0x01
    2dba:	a2 83       	std	Z+2, r26	; 0x02
    2dbc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2dbe:	8e 01       	movw	r16, r28
    2dc0:	05 5a       	subi	r16, 0xA5	; 165
    2dc2:	1f 4f       	sbci	r17, 0xFF	; 255
    2dc4:	fe 01       	movw	r30, r28
    2dc6:	e1 5a       	subi	r30, 0xA1	; 161
    2dc8:	ff 4f       	sbci	r31, 0xFF	; 255
    2dca:	60 81       	ld	r22, Z
    2dcc:	71 81       	ldd	r23, Z+1	; 0x01
    2dce:	82 81       	ldd	r24, Z+2	; 0x02
    2dd0:	93 81       	ldd	r25, Z+3	; 0x03
    2dd2:	20 e0       	ldi	r18, 0x00	; 0
    2dd4:	30 e0       	ldi	r19, 0x00	; 0
    2dd6:	4a e7       	ldi	r20, 0x7A	; 122
    2dd8:	55 e4       	ldi	r21, 0x45	; 69
    2dda:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dde:	dc 01       	movw	r26, r24
    2de0:	cb 01       	movw	r24, r22
    2de2:	f8 01       	movw	r30, r16
    2de4:	80 83       	st	Z, r24
    2de6:	91 83       	std	Z+1, r25	; 0x01
    2de8:	a2 83       	std	Z+2, r26	; 0x02
    2dea:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2dec:	fe 01       	movw	r30, r28
    2dee:	e5 5a       	subi	r30, 0xA5	; 165
    2df0:	ff 4f       	sbci	r31, 0xFF	; 255
    2df2:	60 81       	ld	r22, Z
    2df4:	71 81       	ldd	r23, Z+1	; 0x01
    2df6:	82 81       	ldd	r24, Z+2	; 0x02
    2df8:	93 81       	ldd	r25, Z+3	; 0x03
    2dfa:	20 e0       	ldi	r18, 0x00	; 0
    2dfc:	30 e0       	ldi	r19, 0x00	; 0
    2dfe:	40 e8       	ldi	r20, 0x80	; 128
    2e00:	5f e3       	ldi	r21, 0x3F	; 63
    2e02:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e06:	88 23       	and	r24, r24
    2e08:	44 f4       	brge	.+16     	; 0x2e1a <LCD_voidInit+0x4d0>
		__ticks = 1;
    2e0a:	fe 01       	movw	r30, r28
    2e0c:	e7 5a       	subi	r30, 0xA7	; 167
    2e0e:	ff 4f       	sbci	r31, 0xFF	; 255
    2e10:	81 e0       	ldi	r24, 0x01	; 1
    2e12:	90 e0       	ldi	r25, 0x00	; 0
    2e14:	91 83       	std	Z+1, r25	; 0x01
    2e16:	80 83       	st	Z, r24
    2e18:	64 c0       	rjmp	.+200    	; 0x2ee2 <LCD_voidInit+0x598>
	else if (__tmp > 65535)
    2e1a:	fe 01       	movw	r30, r28
    2e1c:	e5 5a       	subi	r30, 0xA5	; 165
    2e1e:	ff 4f       	sbci	r31, 0xFF	; 255
    2e20:	60 81       	ld	r22, Z
    2e22:	71 81       	ldd	r23, Z+1	; 0x01
    2e24:	82 81       	ldd	r24, Z+2	; 0x02
    2e26:	93 81       	ldd	r25, Z+3	; 0x03
    2e28:	20 e0       	ldi	r18, 0x00	; 0
    2e2a:	3f ef       	ldi	r19, 0xFF	; 255
    2e2c:	4f e7       	ldi	r20, 0x7F	; 127
    2e2e:	57 e4       	ldi	r21, 0x47	; 71
    2e30:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e34:	18 16       	cp	r1, r24
    2e36:	0c f0       	brlt	.+2      	; 0x2e3a <LCD_voidInit+0x4f0>
    2e38:	43 c0       	rjmp	.+134    	; 0x2ec0 <LCD_voidInit+0x576>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e3a:	fe 01       	movw	r30, r28
    2e3c:	e1 5a       	subi	r30, 0xA1	; 161
    2e3e:	ff 4f       	sbci	r31, 0xFF	; 255
    2e40:	60 81       	ld	r22, Z
    2e42:	71 81       	ldd	r23, Z+1	; 0x01
    2e44:	82 81       	ldd	r24, Z+2	; 0x02
    2e46:	93 81       	ldd	r25, Z+3	; 0x03
    2e48:	20 e0       	ldi	r18, 0x00	; 0
    2e4a:	30 e0       	ldi	r19, 0x00	; 0
    2e4c:	40 e2       	ldi	r20, 0x20	; 32
    2e4e:	51 e4       	ldi	r21, 0x41	; 65
    2e50:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e54:	dc 01       	movw	r26, r24
    2e56:	cb 01       	movw	r24, r22
    2e58:	8e 01       	movw	r16, r28
    2e5a:	07 5a       	subi	r16, 0xA7	; 167
    2e5c:	1f 4f       	sbci	r17, 0xFF	; 255
    2e5e:	bc 01       	movw	r22, r24
    2e60:	cd 01       	movw	r24, r26
    2e62:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e66:	dc 01       	movw	r26, r24
    2e68:	cb 01       	movw	r24, r22
    2e6a:	f8 01       	movw	r30, r16
    2e6c:	91 83       	std	Z+1, r25	; 0x01
    2e6e:	80 83       	st	Z, r24
    2e70:	1f c0       	rjmp	.+62     	; 0x2eb0 <LCD_voidInit+0x566>
    2e72:	fe 01       	movw	r30, r28
    2e74:	e9 5a       	subi	r30, 0xA9	; 169
    2e76:	ff 4f       	sbci	r31, 0xFF	; 255
    2e78:	80 e9       	ldi	r24, 0x90	; 144
    2e7a:	91 e0       	ldi	r25, 0x01	; 1
    2e7c:	91 83       	std	Z+1, r25	; 0x01
    2e7e:	80 83       	st	Z, r24
    2e80:	fe 01       	movw	r30, r28
    2e82:	e9 5a       	subi	r30, 0xA9	; 169
    2e84:	ff 4f       	sbci	r31, 0xFF	; 255
    2e86:	80 81       	ld	r24, Z
    2e88:	91 81       	ldd	r25, Z+1	; 0x01
    2e8a:	01 97       	sbiw	r24, 0x01	; 1
    2e8c:	f1 f7       	brne	.-4      	; 0x2e8a <LCD_voidInit+0x540>
    2e8e:	fe 01       	movw	r30, r28
    2e90:	e9 5a       	subi	r30, 0xA9	; 169
    2e92:	ff 4f       	sbci	r31, 0xFF	; 255
    2e94:	91 83       	std	Z+1, r25	; 0x01
    2e96:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e98:	de 01       	movw	r26, r28
    2e9a:	a7 5a       	subi	r26, 0xA7	; 167
    2e9c:	bf 4f       	sbci	r27, 0xFF	; 255
    2e9e:	fe 01       	movw	r30, r28
    2ea0:	e7 5a       	subi	r30, 0xA7	; 167
    2ea2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ea4:	80 81       	ld	r24, Z
    2ea6:	91 81       	ldd	r25, Z+1	; 0x01
    2ea8:	01 97       	sbiw	r24, 0x01	; 1
    2eaa:	11 96       	adiw	r26, 0x01	; 1
    2eac:	9c 93       	st	X, r25
    2eae:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2eb0:	fe 01       	movw	r30, r28
    2eb2:	e7 5a       	subi	r30, 0xA7	; 167
    2eb4:	ff 4f       	sbci	r31, 0xFF	; 255
    2eb6:	80 81       	ld	r24, Z
    2eb8:	91 81       	ldd	r25, Z+1	; 0x01
    2eba:	00 97       	sbiw	r24, 0x00	; 0
    2ebc:	d1 f6       	brne	.-76     	; 0x2e72 <LCD_voidInit+0x528>
    2ebe:	27 c0       	rjmp	.+78     	; 0x2f0e <LCD_voidInit+0x5c4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ec0:	8e 01       	movw	r16, r28
    2ec2:	07 5a       	subi	r16, 0xA7	; 167
    2ec4:	1f 4f       	sbci	r17, 0xFF	; 255
    2ec6:	fe 01       	movw	r30, r28
    2ec8:	e5 5a       	subi	r30, 0xA5	; 165
    2eca:	ff 4f       	sbci	r31, 0xFF	; 255
    2ecc:	60 81       	ld	r22, Z
    2ece:	71 81       	ldd	r23, Z+1	; 0x01
    2ed0:	82 81       	ldd	r24, Z+2	; 0x02
    2ed2:	93 81       	ldd	r25, Z+3	; 0x03
    2ed4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ed8:	dc 01       	movw	r26, r24
    2eda:	cb 01       	movw	r24, r22
    2edc:	f8 01       	movw	r30, r16
    2ede:	91 83       	std	Z+1, r25	; 0x01
    2ee0:	80 83       	st	Z, r24
    2ee2:	de 01       	movw	r26, r28
    2ee4:	ab 5a       	subi	r26, 0xAB	; 171
    2ee6:	bf 4f       	sbci	r27, 0xFF	; 255
    2ee8:	fe 01       	movw	r30, r28
    2eea:	e7 5a       	subi	r30, 0xA7	; 167
    2eec:	ff 4f       	sbci	r31, 0xFF	; 255
    2eee:	80 81       	ld	r24, Z
    2ef0:	91 81       	ldd	r25, Z+1	; 0x01
    2ef2:	8d 93       	st	X+, r24
    2ef4:	9c 93       	st	X, r25
    2ef6:	fe 01       	movw	r30, r28
    2ef8:	eb 5a       	subi	r30, 0xAB	; 171
    2efa:	ff 4f       	sbci	r31, 0xFF	; 255
    2efc:	80 81       	ld	r24, Z
    2efe:	91 81       	ldd	r25, Z+1	; 0x01
    2f00:	01 97       	sbiw	r24, 0x01	; 1
    2f02:	f1 f7       	brne	.-4      	; 0x2f00 <LCD_voidInit+0x5b6>
    2f04:	fe 01       	movw	r30, r28
    2f06:	eb 5a       	subi	r30, 0xAB	; 171
    2f08:	ff 4f       	sbci	r31, 0xFF	; 255
    2f0a:	91 83       	std	Z+1, r25	; 0x01
    2f0c:	80 83       	st	Z, r24
	_delay_ms(1);
	LCD_voidSendInitCommand(LCD_4BitMode);
    2f0e:	80 e2       	ldi	r24, 0x20	; 32
    2f10:	0e 94 95 1b 	call	0x372a	; 0x372a <LCD_voidSendInitCommand>
    2f14:	fe 01       	movw	r30, r28
    2f16:	ef 5a       	subi	r30, 0xAF	; 175
    2f18:	ff 4f       	sbci	r31, 0xFF	; 255
    2f1a:	80 e0       	ldi	r24, 0x00	; 0
    2f1c:	90 e0       	ldi	r25, 0x00	; 0
    2f1e:	a0 e8       	ldi	r26, 0x80	; 128
    2f20:	bf e3       	ldi	r27, 0x3F	; 63
    2f22:	80 83       	st	Z, r24
    2f24:	91 83       	std	Z+1, r25	; 0x01
    2f26:	a2 83       	std	Z+2, r26	; 0x02
    2f28:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f2a:	8e 01       	movw	r16, r28
    2f2c:	03 5b       	subi	r16, 0xB3	; 179
    2f2e:	1f 4f       	sbci	r17, 0xFF	; 255
    2f30:	fe 01       	movw	r30, r28
    2f32:	ef 5a       	subi	r30, 0xAF	; 175
    2f34:	ff 4f       	sbci	r31, 0xFF	; 255
    2f36:	60 81       	ld	r22, Z
    2f38:	71 81       	ldd	r23, Z+1	; 0x01
    2f3a:	82 81       	ldd	r24, Z+2	; 0x02
    2f3c:	93 81       	ldd	r25, Z+3	; 0x03
    2f3e:	20 e0       	ldi	r18, 0x00	; 0
    2f40:	30 e0       	ldi	r19, 0x00	; 0
    2f42:	4a e7       	ldi	r20, 0x7A	; 122
    2f44:	55 e4       	ldi	r21, 0x45	; 69
    2f46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f4a:	dc 01       	movw	r26, r24
    2f4c:	cb 01       	movw	r24, r22
    2f4e:	f8 01       	movw	r30, r16
    2f50:	80 83       	st	Z, r24
    2f52:	91 83       	std	Z+1, r25	; 0x01
    2f54:	a2 83       	std	Z+2, r26	; 0x02
    2f56:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2f58:	fe 01       	movw	r30, r28
    2f5a:	e3 5b       	subi	r30, 0xB3	; 179
    2f5c:	ff 4f       	sbci	r31, 0xFF	; 255
    2f5e:	60 81       	ld	r22, Z
    2f60:	71 81       	ldd	r23, Z+1	; 0x01
    2f62:	82 81       	ldd	r24, Z+2	; 0x02
    2f64:	93 81       	ldd	r25, Z+3	; 0x03
    2f66:	20 e0       	ldi	r18, 0x00	; 0
    2f68:	30 e0       	ldi	r19, 0x00	; 0
    2f6a:	40 e8       	ldi	r20, 0x80	; 128
    2f6c:	5f e3       	ldi	r21, 0x3F	; 63
    2f6e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f72:	88 23       	and	r24, r24
    2f74:	44 f4       	brge	.+16     	; 0x2f86 <LCD_voidInit+0x63c>
		__ticks = 1;
    2f76:	fe 01       	movw	r30, r28
    2f78:	e5 5b       	subi	r30, 0xB5	; 181
    2f7a:	ff 4f       	sbci	r31, 0xFF	; 255
    2f7c:	81 e0       	ldi	r24, 0x01	; 1
    2f7e:	90 e0       	ldi	r25, 0x00	; 0
    2f80:	91 83       	std	Z+1, r25	; 0x01
    2f82:	80 83       	st	Z, r24
    2f84:	64 c0       	rjmp	.+200    	; 0x304e <LCD_voidInit+0x704>
	else if (__tmp > 65535)
    2f86:	fe 01       	movw	r30, r28
    2f88:	e3 5b       	subi	r30, 0xB3	; 179
    2f8a:	ff 4f       	sbci	r31, 0xFF	; 255
    2f8c:	60 81       	ld	r22, Z
    2f8e:	71 81       	ldd	r23, Z+1	; 0x01
    2f90:	82 81       	ldd	r24, Z+2	; 0x02
    2f92:	93 81       	ldd	r25, Z+3	; 0x03
    2f94:	20 e0       	ldi	r18, 0x00	; 0
    2f96:	3f ef       	ldi	r19, 0xFF	; 255
    2f98:	4f e7       	ldi	r20, 0x7F	; 127
    2f9a:	57 e4       	ldi	r21, 0x47	; 71
    2f9c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fa0:	18 16       	cp	r1, r24
    2fa2:	0c f0       	brlt	.+2      	; 0x2fa6 <LCD_voidInit+0x65c>
    2fa4:	43 c0       	rjmp	.+134    	; 0x302c <LCD_voidInit+0x6e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fa6:	fe 01       	movw	r30, r28
    2fa8:	ef 5a       	subi	r30, 0xAF	; 175
    2faa:	ff 4f       	sbci	r31, 0xFF	; 255
    2fac:	60 81       	ld	r22, Z
    2fae:	71 81       	ldd	r23, Z+1	; 0x01
    2fb0:	82 81       	ldd	r24, Z+2	; 0x02
    2fb2:	93 81       	ldd	r25, Z+3	; 0x03
    2fb4:	20 e0       	ldi	r18, 0x00	; 0
    2fb6:	30 e0       	ldi	r19, 0x00	; 0
    2fb8:	40 e2       	ldi	r20, 0x20	; 32
    2fba:	51 e4       	ldi	r21, 0x41	; 65
    2fbc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fc0:	dc 01       	movw	r26, r24
    2fc2:	cb 01       	movw	r24, r22
    2fc4:	8e 01       	movw	r16, r28
    2fc6:	05 5b       	subi	r16, 0xB5	; 181
    2fc8:	1f 4f       	sbci	r17, 0xFF	; 255
    2fca:	bc 01       	movw	r22, r24
    2fcc:	cd 01       	movw	r24, r26
    2fce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fd2:	dc 01       	movw	r26, r24
    2fd4:	cb 01       	movw	r24, r22
    2fd6:	f8 01       	movw	r30, r16
    2fd8:	91 83       	std	Z+1, r25	; 0x01
    2fda:	80 83       	st	Z, r24
    2fdc:	1f c0       	rjmp	.+62     	; 0x301c <LCD_voidInit+0x6d2>
    2fde:	fe 01       	movw	r30, r28
    2fe0:	e7 5b       	subi	r30, 0xB7	; 183
    2fe2:	ff 4f       	sbci	r31, 0xFF	; 255
    2fe4:	80 e9       	ldi	r24, 0x90	; 144
    2fe6:	91 e0       	ldi	r25, 0x01	; 1
    2fe8:	91 83       	std	Z+1, r25	; 0x01
    2fea:	80 83       	st	Z, r24
    2fec:	fe 01       	movw	r30, r28
    2fee:	e7 5b       	subi	r30, 0xB7	; 183
    2ff0:	ff 4f       	sbci	r31, 0xFF	; 255
    2ff2:	80 81       	ld	r24, Z
    2ff4:	91 81       	ldd	r25, Z+1	; 0x01
    2ff6:	01 97       	sbiw	r24, 0x01	; 1
    2ff8:	f1 f7       	brne	.-4      	; 0x2ff6 <LCD_voidInit+0x6ac>
    2ffa:	fe 01       	movw	r30, r28
    2ffc:	e7 5b       	subi	r30, 0xB7	; 183
    2ffe:	ff 4f       	sbci	r31, 0xFF	; 255
    3000:	91 83       	std	Z+1, r25	; 0x01
    3002:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3004:	de 01       	movw	r26, r28
    3006:	a5 5b       	subi	r26, 0xB5	; 181
    3008:	bf 4f       	sbci	r27, 0xFF	; 255
    300a:	fe 01       	movw	r30, r28
    300c:	e5 5b       	subi	r30, 0xB5	; 181
    300e:	ff 4f       	sbci	r31, 0xFF	; 255
    3010:	80 81       	ld	r24, Z
    3012:	91 81       	ldd	r25, Z+1	; 0x01
    3014:	01 97       	sbiw	r24, 0x01	; 1
    3016:	11 96       	adiw	r26, 0x01	; 1
    3018:	9c 93       	st	X, r25
    301a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    301c:	fe 01       	movw	r30, r28
    301e:	e5 5b       	subi	r30, 0xB5	; 181
    3020:	ff 4f       	sbci	r31, 0xFF	; 255
    3022:	80 81       	ld	r24, Z
    3024:	91 81       	ldd	r25, Z+1	; 0x01
    3026:	00 97       	sbiw	r24, 0x00	; 0
    3028:	d1 f6       	brne	.-76     	; 0x2fde <LCD_voidInit+0x694>
    302a:	27 c0       	rjmp	.+78     	; 0x307a <LCD_voidInit+0x730>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    302c:	8e 01       	movw	r16, r28
    302e:	05 5b       	subi	r16, 0xB5	; 181
    3030:	1f 4f       	sbci	r17, 0xFF	; 255
    3032:	fe 01       	movw	r30, r28
    3034:	e3 5b       	subi	r30, 0xB3	; 179
    3036:	ff 4f       	sbci	r31, 0xFF	; 255
    3038:	60 81       	ld	r22, Z
    303a:	71 81       	ldd	r23, Z+1	; 0x01
    303c:	82 81       	ldd	r24, Z+2	; 0x02
    303e:	93 81       	ldd	r25, Z+3	; 0x03
    3040:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3044:	dc 01       	movw	r26, r24
    3046:	cb 01       	movw	r24, r22
    3048:	f8 01       	movw	r30, r16
    304a:	91 83       	std	Z+1, r25	; 0x01
    304c:	80 83       	st	Z, r24
    304e:	de 01       	movw	r26, r28
    3050:	a9 5b       	subi	r26, 0xB9	; 185
    3052:	bf 4f       	sbci	r27, 0xFF	; 255
    3054:	fe 01       	movw	r30, r28
    3056:	e5 5b       	subi	r30, 0xB5	; 181
    3058:	ff 4f       	sbci	r31, 0xFF	; 255
    305a:	80 81       	ld	r24, Z
    305c:	91 81       	ldd	r25, Z+1	; 0x01
    305e:	8d 93       	st	X+, r24
    3060:	9c 93       	st	X, r25
    3062:	fe 01       	movw	r30, r28
    3064:	e9 5b       	subi	r30, 0xB9	; 185
    3066:	ff 4f       	sbci	r31, 0xFF	; 255
    3068:	80 81       	ld	r24, Z
    306a:	91 81       	ldd	r25, Z+1	; 0x01
    306c:	01 97       	sbiw	r24, 0x01	; 1
    306e:	f1 f7       	brne	.-4      	; 0x306c <LCD_voidInit+0x722>
    3070:	fe 01       	movw	r30, r28
    3072:	e9 5b       	subi	r30, 0xB9	; 185
    3074:	ff 4f       	sbci	r31, 0xFF	; 255
    3076:	91 83       	std	Z+1, r25	; 0x01
    3078:	80 83       	st	Z, r24
	_delay_ms(1);
#endif
	LCD_voidSendCommand(LCD_FunctionSet);
    307a:	88 e2       	ldi	r24, 0x28	; 40
    307c:	0e 94 a5 1a 	call	0x354a	; 0x354a <LCD_voidSendCommand>
    3080:	fe 01       	movw	r30, r28
    3082:	ed 5b       	subi	r30, 0xBD	; 189
    3084:	ff 4f       	sbci	r31, 0xFF	; 255
    3086:	80 e0       	ldi	r24, 0x00	; 0
    3088:	90 e0       	ldi	r25, 0x00	; 0
    308a:	a0 e8       	ldi	r26, 0x80	; 128
    308c:	bf e3       	ldi	r27, 0x3F	; 63
    308e:	80 83       	st	Z, r24
    3090:	91 83       	std	Z+1, r25	; 0x01
    3092:	a2 83       	std	Z+2, r26	; 0x02
    3094:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3096:	8e 01       	movw	r16, r28
    3098:	01 5c       	subi	r16, 0xC1	; 193
    309a:	1f 4f       	sbci	r17, 0xFF	; 255
    309c:	fe 01       	movw	r30, r28
    309e:	ed 5b       	subi	r30, 0xBD	; 189
    30a0:	ff 4f       	sbci	r31, 0xFF	; 255
    30a2:	60 81       	ld	r22, Z
    30a4:	71 81       	ldd	r23, Z+1	; 0x01
    30a6:	82 81       	ldd	r24, Z+2	; 0x02
    30a8:	93 81       	ldd	r25, Z+3	; 0x03
    30aa:	20 e0       	ldi	r18, 0x00	; 0
    30ac:	30 e0       	ldi	r19, 0x00	; 0
    30ae:	4a e7       	ldi	r20, 0x7A	; 122
    30b0:	55 e4       	ldi	r21, 0x45	; 69
    30b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30b6:	dc 01       	movw	r26, r24
    30b8:	cb 01       	movw	r24, r22
    30ba:	f8 01       	movw	r30, r16
    30bc:	80 83       	st	Z, r24
    30be:	91 83       	std	Z+1, r25	; 0x01
    30c0:	a2 83       	std	Z+2, r26	; 0x02
    30c2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    30c4:	fe 01       	movw	r30, r28
    30c6:	ff 96       	adiw	r30, 0x3f	; 63
    30c8:	60 81       	ld	r22, Z
    30ca:	71 81       	ldd	r23, Z+1	; 0x01
    30cc:	82 81       	ldd	r24, Z+2	; 0x02
    30ce:	93 81       	ldd	r25, Z+3	; 0x03
    30d0:	20 e0       	ldi	r18, 0x00	; 0
    30d2:	30 e0       	ldi	r19, 0x00	; 0
    30d4:	40 e8       	ldi	r20, 0x80	; 128
    30d6:	5f e3       	ldi	r21, 0x3F	; 63
    30d8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    30dc:	88 23       	and	r24, r24
    30de:	2c f4       	brge	.+10     	; 0x30ea <LCD_voidInit+0x7a0>
		__ticks = 1;
    30e0:	81 e0       	ldi	r24, 0x01	; 1
    30e2:	90 e0       	ldi	r25, 0x00	; 0
    30e4:	9e af       	std	Y+62, r25	; 0x3e
    30e6:	8d af       	std	Y+61, r24	; 0x3d
    30e8:	46 c0       	rjmp	.+140    	; 0x3176 <LCD_voidInit+0x82c>
	else if (__tmp > 65535)
    30ea:	fe 01       	movw	r30, r28
    30ec:	ff 96       	adiw	r30, 0x3f	; 63
    30ee:	60 81       	ld	r22, Z
    30f0:	71 81       	ldd	r23, Z+1	; 0x01
    30f2:	82 81       	ldd	r24, Z+2	; 0x02
    30f4:	93 81       	ldd	r25, Z+3	; 0x03
    30f6:	20 e0       	ldi	r18, 0x00	; 0
    30f8:	3f ef       	ldi	r19, 0xFF	; 255
    30fa:	4f e7       	ldi	r20, 0x7F	; 127
    30fc:	57 e4       	ldi	r21, 0x47	; 71
    30fe:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3102:	18 16       	cp	r1, r24
    3104:	64 f5       	brge	.+88     	; 0x315e <LCD_voidInit+0x814>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3106:	fe 01       	movw	r30, r28
    3108:	ed 5b       	subi	r30, 0xBD	; 189
    310a:	ff 4f       	sbci	r31, 0xFF	; 255
    310c:	60 81       	ld	r22, Z
    310e:	71 81       	ldd	r23, Z+1	; 0x01
    3110:	82 81       	ldd	r24, Z+2	; 0x02
    3112:	93 81       	ldd	r25, Z+3	; 0x03
    3114:	20 e0       	ldi	r18, 0x00	; 0
    3116:	30 e0       	ldi	r19, 0x00	; 0
    3118:	40 e2       	ldi	r20, 0x20	; 32
    311a:	51 e4       	ldi	r21, 0x41	; 65
    311c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3120:	dc 01       	movw	r26, r24
    3122:	cb 01       	movw	r24, r22
    3124:	bc 01       	movw	r22, r24
    3126:	cd 01       	movw	r24, r26
    3128:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    312c:	dc 01       	movw	r26, r24
    312e:	cb 01       	movw	r24, r22
    3130:	9e af       	std	Y+62, r25	; 0x3e
    3132:	8d af       	std	Y+61, r24	; 0x3d
    3134:	0f c0       	rjmp	.+30     	; 0x3154 <LCD_voidInit+0x80a>
    3136:	80 e9       	ldi	r24, 0x90	; 144
    3138:	91 e0       	ldi	r25, 0x01	; 1
    313a:	9c af       	std	Y+60, r25	; 0x3c
    313c:	8b af       	std	Y+59, r24	; 0x3b
    313e:	8b ad       	ldd	r24, Y+59	; 0x3b
    3140:	9c ad       	ldd	r25, Y+60	; 0x3c
    3142:	01 97       	sbiw	r24, 0x01	; 1
    3144:	f1 f7       	brne	.-4      	; 0x3142 <LCD_voidInit+0x7f8>
    3146:	9c af       	std	Y+60, r25	; 0x3c
    3148:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    314a:	8d ad       	ldd	r24, Y+61	; 0x3d
    314c:	9e ad       	ldd	r25, Y+62	; 0x3e
    314e:	01 97       	sbiw	r24, 0x01	; 1
    3150:	9e af       	std	Y+62, r25	; 0x3e
    3152:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3154:	8d ad       	ldd	r24, Y+61	; 0x3d
    3156:	9e ad       	ldd	r25, Y+62	; 0x3e
    3158:	00 97       	sbiw	r24, 0x00	; 0
    315a:	69 f7       	brne	.-38     	; 0x3136 <LCD_voidInit+0x7ec>
    315c:	16 c0       	rjmp	.+44     	; 0x318a <LCD_voidInit+0x840>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    315e:	fe 01       	movw	r30, r28
    3160:	ff 96       	adiw	r30, 0x3f	; 63
    3162:	60 81       	ld	r22, Z
    3164:	71 81       	ldd	r23, Z+1	; 0x01
    3166:	82 81       	ldd	r24, Z+2	; 0x02
    3168:	93 81       	ldd	r25, Z+3	; 0x03
    316a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    316e:	dc 01       	movw	r26, r24
    3170:	cb 01       	movw	r24, r22
    3172:	9e af       	std	Y+62, r25	; 0x3e
    3174:	8d af       	std	Y+61, r24	; 0x3d
    3176:	8d ad       	ldd	r24, Y+61	; 0x3d
    3178:	9e ad       	ldd	r25, Y+62	; 0x3e
    317a:	9a af       	std	Y+58, r25	; 0x3a
    317c:	89 af       	std	Y+57, r24	; 0x39
    317e:	89 ad       	ldd	r24, Y+57	; 0x39
    3180:	9a ad       	ldd	r25, Y+58	; 0x3a
    3182:	01 97       	sbiw	r24, 0x01	; 1
    3184:	f1 f7       	brne	.-4      	; 0x3182 <LCD_voidInit+0x838>
    3186:	9a af       	std	Y+58, r25	; 0x3a
    3188:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1);
	LCD_voidSendCommand(LCD_DisplayOFF);
    318a:	88 e0       	ldi	r24, 0x08	; 8
    318c:	0e 94 a5 1a 	call	0x354a	; 0x354a <LCD_voidSendCommand>
    3190:	80 e0       	ldi	r24, 0x00	; 0
    3192:	90 e0       	ldi	r25, 0x00	; 0
    3194:	a0 e8       	ldi	r26, 0x80	; 128
    3196:	bf e3       	ldi	r27, 0x3F	; 63
    3198:	8d ab       	std	Y+53, r24	; 0x35
    319a:	9e ab       	std	Y+54, r25	; 0x36
    319c:	af ab       	std	Y+55, r26	; 0x37
    319e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31a0:	6d a9       	ldd	r22, Y+53	; 0x35
    31a2:	7e a9       	ldd	r23, Y+54	; 0x36
    31a4:	8f a9       	ldd	r24, Y+55	; 0x37
    31a6:	98 ad       	ldd	r25, Y+56	; 0x38
    31a8:	20 e0       	ldi	r18, 0x00	; 0
    31aa:	30 e0       	ldi	r19, 0x00	; 0
    31ac:	4a e7       	ldi	r20, 0x7A	; 122
    31ae:	55 e4       	ldi	r21, 0x45	; 69
    31b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31b4:	dc 01       	movw	r26, r24
    31b6:	cb 01       	movw	r24, r22
    31b8:	89 ab       	std	Y+49, r24	; 0x31
    31ba:	9a ab       	std	Y+50, r25	; 0x32
    31bc:	ab ab       	std	Y+51, r26	; 0x33
    31be:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    31c0:	69 a9       	ldd	r22, Y+49	; 0x31
    31c2:	7a a9       	ldd	r23, Y+50	; 0x32
    31c4:	8b a9       	ldd	r24, Y+51	; 0x33
    31c6:	9c a9       	ldd	r25, Y+52	; 0x34
    31c8:	20 e0       	ldi	r18, 0x00	; 0
    31ca:	30 e0       	ldi	r19, 0x00	; 0
    31cc:	40 e8       	ldi	r20, 0x80	; 128
    31ce:	5f e3       	ldi	r21, 0x3F	; 63
    31d0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    31d4:	88 23       	and	r24, r24
    31d6:	2c f4       	brge	.+10     	; 0x31e2 <LCD_voidInit+0x898>
		__ticks = 1;
    31d8:	81 e0       	ldi	r24, 0x01	; 1
    31da:	90 e0       	ldi	r25, 0x00	; 0
    31dc:	98 ab       	std	Y+48, r25	; 0x30
    31de:	8f a7       	std	Y+47, r24	; 0x2f
    31e0:	3f c0       	rjmp	.+126    	; 0x3260 <LCD_voidInit+0x916>
	else if (__tmp > 65535)
    31e2:	69 a9       	ldd	r22, Y+49	; 0x31
    31e4:	7a a9       	ldd	r23, Y+50	; 0x32
    31e6:	8b a9       	ldd	r24, Y+51	; 0x33
    31e8:	9c a9       	ldd	r25, Y+52	; 0x34
    31ea:	20 e0       	ldi	r18, 0x00	; 0
    31ec:	3f ef       	ldi	r19, 0xFF	; 255
    31ee:	4f e7       	ldi	r20, 0x7F	; 127
    31f0:	57 e4       	ldi	r21, 0x47	; 71
    31f2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    31f6:	18 16       	cp	r1, r24
    31f8:	4c f5       	brge	.+82     	; 0x324c <LCD_voidInit+0x902>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31fa:	6d a9       	ldd	r22, Y+53	; 0x35
    31fc:	7e a9       	ldd	r23, Y+54	; 0x36
    31fe:	8f a9       	ldd	r24, Y+55	; 0x37
    3200:	98 ad       	ldd	r25, Y+56	; 0x38
    3202:	20 e0       	ldi	r18, 0x00	; 0
    3204:	30 e0       	ldi	r19, 0x00	; 0
    3206:	40 e2       	ldi	r20, 0x20	; 32
    3208:	51 e4       	ldi	r21, 0x41	; 65
    320a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    320e:	dc 01       	movw	r26, r24
    3210:	cb 01       	movw	r24, r22
    3212:	bc 01       	movw	r22, r24
    3214:	cd 01       	movw	r24, r26
    3216:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    321a:	dc 01       	movw	r26, r24
    321c:	cb 01       	movw	r24, r22
    321e:	98 ab       	std	Y+48, r25	; 0x30
    3220:	8f a7       	std	Y+47, r24	; 0x2f
    3222:	0f c0       	rjmp	.+30     	; 0x3242 <LCD_voidInit+0x8f8>
    3224:	80 e9       	ldi	r24, 0x90	; 144
    3226:	91 e0       	ldi	r25, 0x01	; 1
    3228:	9e a7       	std	Y+46, r25	; 0x2e
    322a:	8d a7       	std	Y+45, r24	; 0x2d
    322c:	8d a5       	ldd	r24, Y+45	; 0x2d
    322e:	9e a5       	ldd	r25, Y+46	; 0x2e
    3230:	01 97       	sbiw	r24, 0x01	; 1
    3232:	f1 f7       	brne	.-4      	; 0x3230 <LCD_voidInit+0x8e6>
    3234:	9e a7       	std	Y+46, r25	; 0x2e
    3236:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3238:	8f a5       	ldd	r24, Y+47	; 0x2f
    323a:	98 a9       	ldd	r25, Y+48	; 0x30
    323c:	01 97       	sbiw	r24, 0x01	; 1
    323e:	98 ab       	std	Y+48, r25	; 0x30
    3240:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3242:	8f a5       	ldd	r24, Y+47	; 0x2f
    3244:	98 a9       	ldd	r25, Y+48	; 0x30
    3246:	00 97       	sbiw	r24, 0x00	; 0
    3248:	69 f7       	brne	.-38     	; 0x3224 <LCD_voidInit+0x8da>
    324a:	14 c0       	rjmp	.+40     	; 0x3274 <LCD_voidInit+0x92a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    324c:	69 a9       	ldd	r22, Y+49	; 0x31
    324e:	7a a9       	ldd	r23, Y+50	; 0x32
    3250:	8b a9       	ldd	r24, Y+51	; 0x33
    3252:	9c a9       	ldd	r25, Y+52	; 0x34
    3254:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3258:	dc 01       	movw	r26, r24
    325a:	cb 01       	movw	r24, r22
    325c:	98 ab       	std	Y+48, r25	; 0x30
    325e:	8f a7       	std	Y+47, r24	; 0x2f
    3260:	8f a5       	ldd	r24, Y+47	; 0x2f
    3262:	98 a9       	ldd	r25, Y+48	; 0x30
    3264:	9c a7       	std	Y+44, r25	; 0x2c
    3266:	8b a7       	std	Y+43, r24	; 0x2b
    3268:	8b a5       	ldd	r24, Y+43	; 0x2b
    326a:	9c a5       	ldd	r25, Y+44	; 0x2c
    326c:	01 97       	sbiw	r24, 0x01	; 1
    326e:	f1 f7       	brne	.-4      	; 0x326c <LCD_voidInit+0x922>
    3270:	9c a7       	std	Y+44, r25	; 0x2c
    3272:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	LCD_voidSendCommand(LCD_ClearDisplay);
    3274:	81 e0       	ldi	r24, 0x01	; 1
    3276:	0e 94 a5 1a 	call	0x354a	; 0x354a <LCD_voidSendCommand>
    327a:	80 e0       	ldi	r24, 0x00	; 0
    327c:	90 e0       	ldi	r25, 0x00	; 0
    327e:	a0 ea       	ldi	r26, 0xA0	; 160
    3280:	b0 e4       	ldi	r27, 0x40	; 64
    3282:	8f a3       	std	Y+39, r24	; 0x27
    3284:	98 a7       	std	Y+40, r25	; 0x28
    3286:	a9 a7       	std	Y+41, r26	; 0x29
    3288:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    328a:	6f a1       	ldd	r22, Y+39	; 0x27
    328c:	78 a5       	ldd	r23, Y+40	; 0x28
    328e:	89 a5       	ldd	r24, Y+41	; 0x29
    3290:	9a a5       	ldd	r25, Y+42	; 0x2a
    3292:	20 e0       	ldi	r18, 0x00	; 0
    3294:	30 e0       	ldi	r19, 0x00	; 0
    3296:	4a e7       	ldi	r20, 0x7A	; 122
    3298:	55 e4       	ldi	r21, 0x45	; 69
    329a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    329e:	dc 01       	movw	r26, r24
    32a0:	cb 01       	movw	r24, r22
    32a2:	8b a3       	std	Y+35, r24	; 0x23
    32a4:	9c a3       	std	Y+36, r25	; 0x24
    32a6:	ad a3       	std	Y+37, r26	; 0x25
    32a8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    32aa:	6b a1       	ldd	r22, Y+35	; 0x23
    32ac:	7c a1       	ldd	r23, Y+36	; 0x24
    32ae:	8d a1       	ldd	r24, Y+37	; 0x25
    32b0:	9e a1       	ldd	r25, Y+38	; 0x26
    32b2:	20 e0       	ldi	r18, 0x00	; 0
    32b4:	30 e0       	ldi	r19, 0x00	; 0
    32b6:	40 e8       	ldi	r20, 0x80	; 128
    32b8:	5f e3       	ldi	r21, 0x3F	; 63
    32ba:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    32be:	88 23       	and	r24, r24
    32c0:	2c f4       	brge	.+10     	; 0x32cc <LCD_voidInit+0x982>
		__ticks = 1;
    32c2:	81 e0       	ldi	r24, 0x01	; 1
    32c4:	90 e0       	ldi	r25, 0x00	; 0
    32c6:	9a a3       	std	Y+34, r25	; 0x22
    32c8:	89 a3       	std	Y+33, r24	; 0x21
    32ca:	3f c0       	rjmp	.+126    	; 0x334a <LCD_voidInit+0xa00>
	else if (__tmp > 65535)
    32cc:	6b a1       	ldd	r22, Y+35	; 0x23
    32ce:	7c a1       	ldd	r23, Y+36	; 0x24
    32d0:	8d a1       	ldd	r24, Y+37	; 0x25
    32d2:	9e a1       	ldd	r25, Y+38	; 0x26
    32d4:	20 e0       	ldi	r18, 0x00	; 0
    32d6:	3f ef       	ldi	r19, 0xFF	; 255
    32d8:	4f e7       	ldi	r20, 0x7F	; 127
    32da:	57 e4       	ldi	r21, 0x47	; 71
    32dc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    32e0:	18 16       	cp	r1, r24
    32e2:	4c f5       	brge	.+82     	; 0x3336 <LCD_voidInit+0x9ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32e4:	6f a1       	ldd	r22, Y+39	; 0x27
    32e6:	78 a5       	ldd	r23, Y+40	; 0x28
    32e8:	89 a5       	ldd	r24, Y+41	; 0x29
    32ea:	9a a5       	ldd	r25, Y+42	; 0x2a
    32ec:	20 e0       	ldi	r18, 0x00	; 0
    32ee:	30 e0       	ldi	r19, 0x00	; 0
    32f0:	40 e2       	ldi	r20, 0x20	; 32
    32f2:	51 e4       	ldi	r21, 0x41	; 65
    32f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32f8:	dc 01       	movw	r26, r24
    32fa:	cb 01       	movw	r24, r22
    32fc:	bc 01       	movw	r22, r24
    32fe:	cd 01       	movw	r24, r26
    3300:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3304:	dc 01       	movw	r26, r24
    3306:	cb 01       	movw	r24, r22
    3308:	9a a3       	std	Y+34, r25	; 0x22
    330a:	89 a3       	std	Y+33, r24	; 0x21
    330c:	0f c0       	rjmp	.+30     	; 0x332c <LCD_voidInit+0x9e2>
    330e:	80 e9       	ldi	r24, 0x90	; 144
    3310:	91 e0       	ldi	r25, 0x01	; 1
    3312:	98 a3       	std	Y+32, r25	; 0x20
    3314:	8f 8f       	std	Y+31, r24	; 0x1f
    3316:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3318:	98 a1       	ldd	r25, Y+32	; 0x20
    331a:	01 97       	sbiw	r24, 0x01	; 1
    331c:	f1 f7       	brne	.-4      	; 0x331a <LCD_voidInit+0x9d0>
    331e:	98 a3       	std	Y+32, r25	; 0x20
    3320:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3322:	89 a1       	ldd	r24, Y+33	; 0x21
    3324:	9a a1       	ldd	r25, Y+34	; 0x22
    3326:	01 97       	sbiw	r24, 0x01	; 1
    3328:	9a a3       	std	Y+34, r25	; 0x22
    332a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    332c:	89 a1       	ldd	r24, Y+33	; 0x21
    332e:	9a a1       	ldd	r25, Y+34	; 0x22
    3330:	00 97       	sbiw	r24, 0x00	; 0
    3332:	69 f7       	brne	.-38     	; 0x330e <LCD_voidInit+0x9c4>
    3334:	14 c0       	rjmp	.+40     	; 0x335e <LCD_voidInit+0xa14>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3336:	6b a1       	ldd	r22, Y+35	; 0x23
    3338:	7c a1       	ldd	r23, Y+36	; 0x24
    333a:	8d a1       	ldd	r24, Y+37	; 0x25
    333c:	9e a1       	ldd	r25, Y+38	; 0x26
    333e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3342:	dc 01       	movw	r26, r24
    3344:	cb 01       	movw	r24, r22
    3346:	9a a3       	std	Y+34, r25	; 0x22
    3348:	89 a3       	std	Y+33, r24	; 0x21
    334a:	89 a1       	ldd	r24, Y+33	; 0x21
    334c:	9a a1       	ldd	r25, Y+34	; 0x22
    334e:	9e 8f       	std	Y+30, r25	; 0x1e
    3350:	8d 8f       	std	Y+29, r24	; 0x1d
    3352:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3354:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3356:	01 97       	sbiw	r24, 0x01	; 1
    3358:	f1 f7       	brne	.-4      	; 0x3356 <LCD_voidInit+0xa0c>
    335a:	9e 8f       	std	Y+30, r25	; 0x1e
    335c:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(5);
	LCD_voidSendCommand(LCD_DisplayON);
    335e:	8c e0       	ldi	r24, 0x0C	; 12
    3360:	0e 94 a5 1a 	call	0x354a	; 0x354a <LCD_voidSendCommand>
    3364:	80 e0       	ldi	r24, 0x00	; 0
    3366:	90 e0       	ldi	r25, 0x00	; 0
    3368:	a0 e8       	ldi	r26, 0x80	; 128
    336a:	bf e3       	ldi	r27, 0x3F	; 63
    336c:	89 8f       	std	Y+25, r24	; 0x19
    336e:	9a 8f       	std	Y+26, r25	; 0x1a
    3370:	ab 8f       	std	Y+27, r26	; 0x1b
    3372:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3374:	69 8d       	ldd	r22, Y+25	; 0x19
    3376:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3378:	8b 8d       	ldd	r24, Y+27	; 0x1b
    337a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    337c:	20 e0       	ldi	r18, 0x00	; 0
    337e:	30 e0       	ldi	r19, 0x00	; 0
    3380:	4a e7       	ldi	r20, 0x7A	; 122
    3382:	55 e4       	ldi	r21, 0x45	; 69
    3384:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3388:	dc 01       	movw	r26, r24
    338a:	cb 01       	movw	r24, r22
    338c:	8d 8b       	std	Y+21, r24	; 0x15
    338e:	9e 8b       	std	Y+22, r25	; 0x16
    3390:	af 8b       	std	Y+23, r26	; 0x17
    3392:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3394:	6d 89       	ldd	r22, Y+21	; 0x15
    3396:	7e 89       	ldd	r23, Y+22	; 0x16
    3398:	8f 89       	ldd	r24, Y+23	; 0x17
    339a:	98 8d       	ldd	r25, Y+24	; 0x18
    339c:	20 e0       	ldi	r18, 0x00	; 0
    339e:	30 e0       	ldi	r19, 0x00	; 0
    33a0:	40 e8       	ldi	r20, 0x80	; 128
    33a2:	5f e3       	ldi	r21, 0x3F	; 63
    33a4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    33a8:	88 23       	and	r24, r24
    33aa:	2c f4       	brge	.+10     	; 0x33b6 <LCD_voidInit+0xa6c>
		__ticks = 1;
    33ac:	81 e0       	ldi	r24, 0x01	; 1
    33ae:	90 e0       	ldi	r25, 0x00	; 0
    33b0:	9c 8b       	std	Y+20, r25	; 0x14
    33b2:	8b 8b       	std	Y+19, r24	; 0x13
    33b4:	3f c0       	rjmp	.+126    	; 0x3434 <LCD_voidInit+0xaea>
	else if (__tmp > 65535)
    33b6:	6d 89       	ldd	r22, Y+21	; 0x15
    33b8:	7e 89       	ldd	r23, Y+22	; 0x16
    33ba:	8f 89       	ldd	r24, Y+23	; 0x17
    33bc:	98 8d       	ldd	r25, Y+24	; 0x18
    33be:	20 e0       	ldi	r18, 0x00	; 0
    33c0:	3f ef       	ldi	r19, 0xFF	; 255
    33c2:	4f e7       	ldi	r20, 0x7F	; 127
    33c4:	57 e4       	ldi	r21, 0x47	; 71
    33c6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    33ca:	18 16       	cp	r1, r24
    33cc:	4c f5       	brge	.+82     	; 0x3420 <LCD_voidInit+0xad6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33ce:	69 8d       	ldd	r22, Y+25	; 0x19
    33d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    33d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    33d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    33d6:	20 e0       	ldi	r18, 0x00	; 0
    33d8:	30 e0       	ldi	r19, 0x00	; 0
    33da:	40 e2       	ldi	r20, 0x20	; 32
    33dc:	51 e4       	ldi	r21, 0x41	; 65
    33de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33e2:	dc 01       	movw	r26, r24
    33e4:	cb 01       	movw	r24, r22
    33e6:	bc 01       	movw	r22, r24
    33e8:	cd 01       	movw	r24, r26
    33ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33ee:	dc 01       	movw	r26, r24
    33f0:	cb 01       	movw	r24, r22
    33f2:	9c 8b       	std	Y+20, r25	; 0x14
    33f4:	8b 8b       	std	Y+19, r24	; 0x13
    33f6:	0f c0       	rjmp	.+30     	; 0x3416 <LCD_voidInit+0xacc>
    33f8:	80 e9       	ldi	r24, 0x90	; 144
    33fa:	91 e0       	ldi	r25, 0x01	; 1
    33fc:	9a 8b       	std	Y+18, r25	; 0x12
    33fe:	89 8b       	std	Y+17, r24	; 0x11
    3400:	89 89       	ldd	r24, Y+17	; 0x11
    3402:	9a 89       	ldd	r25, Y+18	; 0x12
    3404:	01 97       	sbiw	r24, 0x01	; 1
    3406:	f1 f7       	brne	.-4      	; 0x3404 <LCD_voidInit+0xaba>
    3408:	9a 8b       	std	Y+18, r25	; 0x12
    340a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    340c:	8b 89       	ldd	r24, Y+19	; 0x13
    340e:	9c 89       	ldd	r25, Y+20	; 0x14
    3410:	01 97       	sbiw	r24, 0x01	; 1
    3412:	9c 8b       	std	Y+20, r25	; 0x14
    3414:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3416:	8b 89       	ldd	r24, Y+19	; 0x13
    3418:	9c 89       	ldd	r25, Y+20	; 0x14
    341a:	00 97       	sbiw	r24, 0x00	; 0
    341c:	69 f7       	brne	.-38     	; 0x33f8 <LCD_voidInit+0xaae>
    341e:	14 c0       	rjmp	.+40     	; 0x3448 <LCD_voidInit+0xafe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3420:	6d 89       	ldd	r22, Y+21	; 0x15
    3422:	7e 89       	ldd	r23, Y+22	; 0x16
    3424:	8f 89       	ldd	r24, Y+23	; 0x17
    3426:	98 8d       	ldd	r25, Y+24	; 0x18
    3428:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    342c:	dc 01       	movw	r26, r24
    342e:	cb 01       	movw	r24, r22
    3430:	9c 8b       	std	Y+20, r25	; 0x14
    3432:	8b 8b       	std	Y+19, r24	; 0x13
    3434:	8b 89       	ldd	r24, Y+19	; 0x13
    3436:	9c 89       	ldd	r25, Y+20	; 0x14
    3438:	98 8b       	std	Y+16, r25	; 0x10
    343a:	8f 87       	std	Y+15, r24	; 0x0f
    343c:	8f 85       	ldd	r24, Y+15	; 0x0f
    343e:	98 89       	ldd	r25, Y+16	; 0x10
    3440:	01 97       	sbiw	r24, 0x01	; 1
    3442:	f1 f7       	brne	.-4      	; 0x3440 <LCD_voidInit+0xaf6>
    3444:	98 8b       	std	Y+16, r25	; 0x10
    3446:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	LCD_voidSendCommand(LCD_EntryMode);
    3448:	86 e0       	ldi	r24, 0x06	; 6
    344a:	0e 94 a5 1a 	call	0x354a	; 0x354a <LCD_voidSendCommand>
    344e:	80 e0       	ldi	r24, 0x00	; 0
    3450:	90 e0       	ldi	r25, 0x00	; 0
    3452:	a0 e8       	ldi	r26, 0x80	; 128
    3454:	bf e3       	ldi	r27, 0x3F	; 63
    3456:	8b 87       	std	Y+11, r24	; 0x0b
    3458:	9c 87       	std	Y+12, r25	; 0x0c
    345a:	ad 87       	std	Y+13, r26	; 0x0d
    345c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    345e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3460:	7c 85       	ldd	r23, Y+12	; 0x0c
    3462:	8d 85       	ldd	r24, Y+13	; 0x0d
    3464:	9e 85       	ldd	r25, Y+14	; 0x0e
    3466:	20 e0       	ldi	r18, 0x00	; 0
    3468:	30 e0       	ldi	r19, 0x00	; 0
    346a:	4a e7       	ldi	r20, 0x7A	; 122
    346c:	55 e4       	ldi	r21, 0x45	; 69
    346e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3472:	dc 01       	movw	r26, r24
    3474:	cb 01       	movw	r24, r22
    3476:	8f 83       	std	Y+7, r24	; 0x07
    3478:	98 87       	std	Y+8, r25	; 0x08
    347a:	a9 87       	std	Y+9, r26	; 0x09
    347c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    347e:	6f 81       	ldd	r22, Y+7	; 0x07
    3480:	78 85       	ldd	r23, Y+8	; 0x08
    3482:	89 85       	ldd	r24, Y+9	; 0x09
    3484:	9a 85       	ldd	r25, Y+10	; 0x0a
    3486:	20 e0       	ldi	r18, 0x00	; 0
    3488:	30 e0       	ldi	r19, 0x00	; 0
    348a:	40 e8       	ldi	r20, 0x80	; 128
    348c:	5f e3       	ldi	r21, 0x3F	; 63
    348e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3492:	88 23       	and	r24, r24
    3494:	2c f4       	brge	.+10     	; 0x34a0 <LCD_voidInit+0xb56>
		__ticks = 1;
    3496:	81 e0       	ldi	r24, 0x01	; 1
    3498:	90 e0       	ldi	r25, 0x00	; 0
    349a:	9e 83       	std	Y+6, r25	; 0x06
    349c:	8d 83       	std	Y+5, r24	; 0x05
    349e:	3f c0       	rjmp	.+126    	; 0x351e <LCD_voidInit+0xbd4>
	else if (__tmp > 65535)
    34a0:	6f 81       	ldd	r22, Y+7	; 0x07
    34a2:	78 85       	ldd	r23, Y+8	; 0x08
    34a4:	89 85       	ldd	r24, Y+9	; 0x09
    34a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    34a8:	20 e0       	ldi	r18, 0x00	; 0
    34aa:	3f ef       	ldi	r19, 0xFF	; 255
    34ac:	4f e7       	ldi	r20, 0x7F	; 127
    34ae:	57 e4       	ldi	r21, 0x47	; 71
    34b0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    34b4:	18 16       	cp	r1, r24
    34b6:	4c f5       	brge	.+82     	; 0x350a <LCD_voidInit+0xbc0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    34ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    34bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    34be:	9e 85       	ldd	r25, Y+14	; 0x0e
    34c0:	20 e0       	ldi	r18, 0x00	; 0
    34c2:	30 e0       	ldi	r19, 0x00	; 0
    34c4:	40 e2       	ldi	r20, 0x20	; 32
    34c6:	51 e4       	ldi	r21, 0x41	; 65
    34c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34cc:	dc 01       	movw	r26, r24
    34ce:	cb 01       	movw	r24, r22
    34d0:	bc 01       	movw	r22, r24
    34d2:	cd 01       	movw	r24, r26
    34d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34d8:	dc 01       	movw	r26, r24
    34da:	cb 01       	movw	r24, r22
    34dc:	9e 83       	std	Y+6, r25	; 0x06
    34de:	8d 83       	std	Y+5, r24	; 0x05
    34e0:	0f c0       	rjmp	.+30     	; 0x3500 <LCD_voidInit+0xbb6>
    34e2:	80 e9       	ldi	r24, 0x90	; 144
    34e4:	91 e0       	ldi	r25, 0x01	; 1
    34e6:	9c 83       	std	Y+4, r25	; 0x04
    34e8:	8b 83       	std	Y+3, r24	; 0x03
    34ea:	8b 81       	ldd	r24, Y+3	; 0x03
    34ec:	9c 81       	ldd	r25, Y+4	; 0x04
    34ee:	01 97       	sbiw	r24, 0x01	; 1
    34f0:	f1 f7       	brne	.-4      	; 0x34ee <LCD_voidInit+0xba4>
    34f2:	9c 83       	std	Y+4, r25	; 0x04
    34f4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34f6:	8d 81       	ldd	r24, Y+5	; 0x05
    34f8:	9e 81       	ldd	r25, Y+6	; 0x06
    34fa:	01 97       	sbiw	r24, 0x01	; 1
    34fc:	9e 83       	std	Y+6, r25	; 0x06
    34fe:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3500:	8d 81       	ldd	r24, Y+5	; 0x05
    3502:	9e 81       	ldd	r25, Y+6	; 0x06
    3504:	00 97       	sbiw	r24, 0x00	; 0
    3506:	69 f7       	brne	.-38     	; 0x34e2 <LCD_voidInit+0xb98>
    3508:	14 c0       	rjmp	.+40     	; 0x3532 <LCD_voidInit+0xbe8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    350a:	6f 81       	ldd	r22, Y+7	; 0x07
    350c:	78 85       	ldd	r23, Y+8	; 0x08
    350e:	89 85       	ldd	r24, Y+9	; 0x09
    3510:	9a 85       	ldd	r25, Y+10	; 0x0a
    3512:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3516:	dc 01       	movw	r26, r24
    3518:	cb 01       	movw	r24, r22
    351a:	9e 83       	std	Y+6, r25	; 0x06
    351c:	8d 83       	std	Y+5, r24	; 0x05
    351e:	8d 81       	ldd	r24, Y+5	; 0x05
    3520:	9e 81       	ldd	r25, Y+6	; 0x06
    3522:	9a 83       	std	Y+2, r25	; 0x02
    3524:	89 83       	std	Y+1, r24	; 0x01
    3526:	89 81       	ldd	r24, Y+1	; 0x01
    3528:	9a 81       	ldd	r25, Y+2	; 0x02
    352a:	01 97       	sbiw	r24, 0x01	; 1
    352c:	f1 f7       	brne	.-4      	; 0x352a <LCD_voidInit+0xbe0>
    352e:	9a 83       	std	Y+2, r25	; 0x02
    3530:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    3532:	c4 57       	subi	r28, 0x74	; 116
    3534:	df 4f       	sbci	r29, 0xFF	; 255
    3536:	0f b6       	in	r0, 0x3f	; 63
    3538:	f8 94       	cli
    353a:	de bf       	out	0x3e, r29	; 62
    353c:	0f be       	out	0x3f, r0	; 63
    353e:	cd bf       	out	0x3d, r28	; 61
    3540:	cf 91       	pop	r28
    3542:	df 91       	pop	r29
    3544:	1f 91       	pop	r17
    3546:	0f 91       	pop	r16
    3548:	08 95       	ret

0000354a <LCD_voidSendCommand>:

void LCD_voidSendCommand(u8 command){
    354a:	df 93       	push	r29
    354c:	cf 93       	push	r28
    354e:	cd b7       	in	r28, 0x3d	; 61
    3550:	de b7       	in	r29, 0x3e	; 62
    3552:	2f 97       	sbiw	r28, 0x0f	; 15
    3554:	0f b6       	in	r0, 0x3f	; 63
    3556:	f8 94       	cli
    3558:	de bf       	out	0x3e, r29	; 62
    355a:	0f be       	out	0x3f, r0	; 63
    355c:	cd bf       	out	0x3d, r28	; 61
    355e:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_u8SetPinValue(LCD_CONTROL_PORT,LCD_RS, DIO_u8PIN_LOW); //RS = 0
    3560:	80 e0       	ldi	r24, 0x00	; 0
    3562:	63 e0       	ldi	r22, 0x03	; 3
    3564:	40 e0       	ldi	r20, 0x00	; 0
    3566:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>

	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_HIGH); //EN = 1
    356a:	80 e0       	ldi	r24, 0x00	; 0
    356c:	62 e0       	ldi	r22, 0x02	; 2
    356e:	41 e0       	ldi	r20, 0x01	; 1
    3570:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D0, Get_Bit(command, 0));
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D1, Get_Bit(command, 1));
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D2, Get_Bit(command, 2));
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D3, Get_Bit(command, 3));
#endif
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D4, Get_Bit(command, 4));
    3574:	8f 85       	ldd	r24, Y+15	; 0x0f
    3576:	82 95       	swap	r24
    3578:	8f 70       	andi	r24, 0x0F	; 15
    357a:	98 2f       	mov	r25, r24
    357c:	91 70       	andi	r25, 0x01	; 1
    357e:	81 e0       	ldi	r24, 0x01	; 1
    3580:	60 e0       	ldi	r22, 0x00	; 0
    3582:	49 2f       	mov	r20, r25
    3584:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D5, Get_Bit(command, 5));
    3588:	8f 85       	ldd	r24, Y+15	; 0x0f
    358a:	82 95       	swap	r24
    358c:	86 95       	lsr	r24
    358e:	87 70       	andi	r24, 0x07	; 7
    3590:	98 2f       	mov	r25, r24
    3592:	91 70       	andi	r25, 0x01	; 1
    3594:	81 e0       	ldi	r24, 0x01	; 1
    3596:	61 e0       	ldi	r22, 0x01	; 1
    3598:	49 2f       	mov	r20, r25
    359a:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D6, Get_Bit(command, 6));
    359e:	8f 85       	ldd	r24, Y+15	; 0x0f
    35a0:	82 95       	swap	r24
    35a2:	86 95       	lsr	r24
    35a4:	86 95       	lsr	r24
    35a6:	83 70       	andi	r24, 0x03	; 3
    35a8:	98 2f       	mov	r25, r24
    35aa:	91 70       	andi	r25, 0x01	; 1
    35ac:	81 e0       	ldi	r24, 0x01	; 1
    35ae:	62 e0       	ldi	r22, 0x02	; 2
    35b0:	49 2f       	mov	r20, r25
    35b2:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D7, Get_Bit(command, 7));
    35b6:	8f 85       	ldd	r24, Y+15	; 0x0f
    35b8:	98 2f       	mov	r25, r24
    35ba:	99 1f       	adc	r25, r25
    35bc:	99 27       	eor	r25, r25
    35be:	99 1f       	adc	r25, r25
    35c0:	81 e0       	ldi	r24, 0x01	; 1
    35c2:	63 e0       	ldi	r22, 0x03	; 3
    35c4:	49 2f       	mov	r20, r25
    35c6:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_LOW); //EN = 0
    35ca:	80 e0       	ldi	r24, 0x00	; 0
    35cc:	62 e0       	ldi	r22, 0x02	; 2
    35ce:	40 e0       	ldi	r20, 0x00	; 0
    35d0:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>

#if LCD_BITS == LCD_4_BIT_MODE
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_HIGH); //EN = 1
    35d4:	80 e0       	ldi	r24, 0x00	; 0
    35d6:	62 e0       	ldi	r22, 0x02	; 2
    35d8:	41 e0       	ldi	r20, 0x01	; 1
    35da:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D4, Get_Bit(command, 0));
    35de:	8f 85       	ldd	r24, Y+15	; 0x0f
    35e0:	98 2f       	mov	r25, r24
    35e2:	91 70       	andi	r25, 0x01	; 1
    35e4:	81 e0       	ldi	r24, 0x01	; 1
    35e6:	60 e0       	ldi	r22, 0x00	; 0
    35e8:	49 2f       	mov	r20, r25
    35ea:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D5, Get_Bit(command, 1));
    35ee:	8f 85       	ldd	r24, Y+15	; 0x0f
    35f0:	86 95       	lsr	r24
    35f2:	98 2f       	mov	r25, r24
    35f4:	91 70       	andi	r25, 0x01	; 1
    35f6:	81 e0       	ldi	r24, 0x01	; 1
    35f8:	61 e0       	ldi	r22, 0x01	; 1
    35fa:	49 2f       	mov	r20, r25
    35fc:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D6, Get_Bit(command, 2));
    3600:	8f 85       	ldd	r24, Y+15	; 0x0f
    3602:	86 95       	lsr	r24
    3604:	86 95       	lsr	r24
    3606:	98 2f       	mov	r25, r24
    3608:	91 70       	andi	r25, 0x01	; 1
    360a:	81 e0       	ldi	r24, 0x01	; 1
    360c:	62 e0       	ldi	r22, 0x02	; 2
    360e:	49 2f       	mov	r20, r25
    3610:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D7, Get_Bit(command, 3));
    3614:	8f 85       	ldd	r24, Y+15	; 0x0f
    3616:	86 95       	lsr	r24
    3618:	86 95       	lsr	r24
    361a:	86 95       	lsr	r24
    361c:	98 2f       	mov	r25, r24
    361e:	91 70       	andi	r25, 0x01	; 1
    3620:	81 e0       	ldi	r24, 0x01	; 1
    3622:	63 e0       	ldi	r22, 0x03	; 3
    3624:	49 2f       	mov	r20, r25
    3626:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_LOW); //EN = 0
    362a:	80 e0       	ldi	r24, 0x00	; 0
    362c:	62 e0       	ldi	r22, 0x02	; 2
    362e:	40 e0       	ldi	r20, 0x00	; 0
    3630:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
    3634:	80 e0       	ldi	r24, 0x00	; 0
    3636:	90 e0       	ldi	r25, 0x00	; 0
    3638:	a0 ea       	ldi	r26, 0xA0	; 160
    363a:	b0 e4       	ldi	r27, 0x40	; 64
    363c:	8b 87       	std	Y+11, r24	; 0x0b
    363e:	9c 87       	std	Y+12, r25	; 0x0c
    3640:	ad 87       	std	Y+13, r26	; 0x0d
    3642:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3644:	6b 85       	ldd	r22, Y+11	; 0x0b
    3646:	7c 85       	ldd	r23, Y+12	; 0x0c
    3648:	8d 85       	ldd	r24, Y+13	; 0x0d
    364a:	9e 85       	ldd	r25, Y+14	; 0x0e
    364c:	20 e0       	ldi	r18, 0x00	; 0
    364e:	30 e0       	ldi	r19, 0x00	; 0
    3650:	4a e7       	ldi	r20, 0x7A	; 122
    3652:	55 e4       	ldi	r21, 0x45	; 69
    3654:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3658:	dc 01       	movw	r26, r24
    365a:	cb 01       	movw	r24, r22
    365c:	8f 83       	std	Y+7, r24	; 0x07
    365e:	98 87       	std	Y+8, r25	; 0x08
    3660:	a9 87       	std	Y+9, r26	; 0x09
    3662:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3664:	6f 81       	ldd	r22, Y+7	; 0x07
    3666:	78 85       	ldd	r23, Y+8	; 0x08
    3668:	89 85       	ldd	r24, Y+9	; 0x09
    366a:	9a 85       	ldd	r25, Y+10	; 0x0a
    366c:	20 e0       	ldi	r18, 0x00	; 0
    366e:	30 e0       	ldi	r19, 0x00	; 0
    3670:	40 e8       	ldi	r20, 0x80	; 128
    3672:	5f e3       	ldi	r21, 0x3F	; 63
    3674:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3678:	88 23       	and	r24, r24
    367a:	2c f4       	brge	.+10     	; 0x3686 <LCD_voidSendCommand+0x13c>
		__ticks = 1;
    367c:	81 e0       	ldi	r24, 0x01	; 1
    367e:	90 e0       	ldi	r25, 0x00	; 0
    3680:	9e 83       	std	Y+6, r25	; 0x06
    3682:	8d 83       	std	Y+5, r24	; 0x05
    3684:	3f c0       	rjmp	.+126    	; 0x3704 <LCD_voidSendCommand+0x1ba>
	else if (__tmp > 65535)
    3686:	6f 81       	ldd	r22, Y+7	; 0x07
    3688:	78 85       	ldd	r23, Y+8	; 0x08
    368a:	89 85       	ldd	r24, Y+9	; 0x09
    368c:	9a 85       	ldd	r25, Y+10	; 0x0a
    368e:	20 e0       	ldi	r18, 0x00	; 0
    3690:	3f ef       	ldi	r19, 0xFF	; 255
    3692:	4f e7       	ldi	r20, 0x7F	; 127
    3694:	57 e4       	ldi	r21, 0x47	; 71
    3696:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    369a:	18 16       	cp	r1, r24
    369c:	4c f5       	brge	.+82     	; 0x36f0 <LCD_voidSendCommand+0x1a6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    369e:	6b 85       	ldd	r22, Y+11	; 0x0b
    36a0:	7c 85       	ldd	r23, Y+12	; 0x0c
    36a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    36a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    36a6:	20 e0       	ldi	r18, 0x00	; 0
    36a8:	30 e0       	ldi	r19, 0x00	; 0
    36aa:	40 e2       	ldi	r20, 0x20	; 32
    36ac:	51 e4       	ldi	r21, 0x41	; 65
    36ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36b2:	dc 01       	movw	r26, r24
    36b4:	cb 01       	movw	r24, r22
    36b6:	bc 01       	movw	r22, r24
    36b8:	cd 01       	movw	r24, r26
    36ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36be:	dc 01       	movw	r26, r24
    36c0:	cb 01       	movw	r24, r22
    36c2:	9e 83       	std	Y+6, r25	; 0x06
    36c4:	8d 83       	std	Y+5, r24	; 0x05
    36c6:	0f c0       	rjmp	.+30     	; 0x36e6 <LCD_voidSendCommand+0x19c>
    36c8:	80 e9       	ldi	r24, 0x90	; 144
    36ca:	91 e0       	ldi	r25, 0x01	; 1
    36cc:	9c 83       	std	Y+4, r25	; 0x04
    36ce:	8b 83       	std	Y+3, r24	; 0x03
    36d0:	8b 81       	ldd	r24, Y+3	; 0x03
    36d2:	9c 81       	ldd	r25, Y+4	; 0x04
    36d4:	01 97       	sbiw	r24, 0x01	; 1
    36d6:	f1 f7       	brne	.-4      	; 0x36d4 <LCD_voidSendCommand+0x18a>
    36d8:	9c 83       	std	Y+4, r25	; 0x04
    36da:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36dc:	8d 81       	ldd	r24, Y+5	; 0x05
    36de:	9e 81       	ldd	r25, Y+6	; 0x06
    36e0:	01 97       	sbiw	r24, 0x01	; 1
    36e2:	9e 83       	std	Y+6, r25	; 0x06
    36e4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36e6:	8d 81       	ldd	r24, Y+5	; 0x05
    36e8:	9e 81       	ldd	r25, Y+6	; 0x06
    36ea:	00 97       	sbiw	r24, 0x00	; 0
    36ec:	69 f7       	brne	.-38     	; 0x36c8 <LCD_voidSendCommand+0x17e>
    36ee:	14 c0       	rjmp	.+40     	; 0x3718 <LCD_voidSendCommand+0x1ce>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    36f0:	6f 81       	ldd	r22, Y+7	; 0x07
    36f2:	78 85       	ldd	r23, Y+8	; 0x08
    36f4:	89 85       	ldd	r24, Y+9	; 0x09
    36f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    36f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36fc:	dc 01       	movw	r26, r24
    36fe:	cb 01       	movw	r24, r22
    3700:	9e 83       	std	Y+6, r25	; 0x06
    3702:	8d 83       	std	Y+5, r24	; 0x05
    3704:	8d 81       	ldd	r24, Y+5	; 0x05
    3706:	9e 81       	ldd	r25, Y+6	; 0x06
    3708:	9a 83       	std	Y+2, r25	; 0x02
    370a:	89 83       	std	Y+1, r24	; 0x01
    370c:	89 81       	ldd	r24, Y+1	; 0x01
    370e:	9a 81       	ldd	r25, Y+2	; 0x02
    3710:	01 97       	sbiw	r24, 0x01	; 1
    3712:	f1 f7       	brne	.-4      	; 0x3710 <LCD_voidSendCommand+0x1c6>
    3714:	9a 83       	std	Y+2, r25	; 0x02
    3716:	89 83       	std	Y+1, r24	; 0x01
#endif
	_delay_ms(5);
}
    3718:	2f 96       	adiw	r28, 0x0f	; 15
    371a:	0f b6       	in	r0, 0x3f	; 63
    371c:	f8 94       	cli
    371e:	de bf       	out	0x3e, r29	; 62
    3720:	0f be       	out	0x3f, r0	; 63
    3722:	cd bf       	out	0x3d, r28	; 61
    3724:	cf 91       	pop	r28
    3726:	df 91       	pop	r29
    3728:	08 95       	ret

0000372a <LCD_voidSendInitCommand>:

void LCD_voidSendInitCommand(u8 command){
    372a:	df 93       	push	r29
    372c:	cf 93       	push	r28
    372e:	cd b7       	in	r28, 0x3d	; 61
    3730:	de b7       	in	r29, 0x3e	; 62
    3732:	2f 97       	sbiw	r28, 0x0f	; 15
    3734:	0f b6       	in	r0, 0x3f	; 63
    3736:	f8 94       	cli
    3738:	de bf       	out	0x3e, r29	; 62
    373a:	0f be       	out	0x3f, r0	; 63
    373c:	cd bf       	out	0x3d, r28	; 61
    373e:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_u8SetPinValue(LCD_CONTROL_PORT,LCD_RS, DIO_u8PIN_LOW); //RS = 0
    3740:	80 e0       	ldi	r24, 0x00	; 0
    3742:	63 e0       	ldi	r22, 0x03	; 3
    3744:	40 e0       	ldi	r20, 0x00	; 0
    3746:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>

	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_HIGH); //EN = 1
    374a:	80 e0       	ldi	r24, 0x00	; 0
    374c:	62 e0       	ldi	r22, 0x02	; 2
    374e:	41 e0       	ldi	r20, 0x01	; 1
    3750:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D4, Get_Bit(command, 4));
    3754:	8f 85       	ldd	r24, Y+15	; 0x0f
    3756:	82 95       	swap	r24
    3758:	8f 70       	andi	r24, 0x0F	; 15
    375a:	98 2f       	mov	r25, r24
    375c:	91 70       	andi	r25, 0x01	; 1
    375e:	81 e0       	ldi	r24, 0x01	; 1
    3760:	60 e0       	ldi	r22, 0x00	; 0
    3762:	49 2f       	mov	r20, r25
    3764:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D5, Get_Bit(command, 5));
    3768:	8f 85       	ldd	r24, Y+15	; 0x0f
    376a:	82 95       	swap	r24
    376c:	86 95       	lsr	r24
    376e:	87 70       	andi	r24, 0x07	; 7
    3770:	98 2f       	mov	r25, r24
    3772:	91 70       	andi	r25, 0x01	; 1
    3774:	81 e0       	ldi	r24, 0x01	; 1
    3776:	61 e0       	ldi	r22, 0x01	; 1
    3778:	49 2f       	mov	r20, r25
    377a:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D6, Get_Bit(command, 6));
    377e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3780:	82 95       	swap	r24
    3782:	86 95       	lsr	r24
    3784:	86 95       	lsr	r24
    3786:	83 70       	andi	r24, 0x03	; 3
    3788:	98 2f       	mov	r25, r24
    378a:	91 70       	andi	r25, 0x01	; 1
    378c:	81 e0       	ldi	r24, 0x01	; 1
    378e:	62 e0       	ldi	r22, 0x02	; 2
    3790:	49 2f       	mov	r20, r25
    3792:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D7, Get_Bit(command, 7));
    3796:	8f 85       	ldd	r24, Y+15	; 0x0f
    3798:	98 2f       	mov	r25, r24
    379a:	99 1f       	adc	r25, r25
    379c:	99 27       	eor	r25, r25
    379e:	99 1f       	adc	r25, r25
    37a0:	81 e0       	ldi	r24, 0x01	; 1
    37a2:	63 e0       	ldi	r22, 0x03	; 3
    37a4:	49 2f       	mov	r20, r25
    37a6:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_LOW); //EN = 0
    37aa:	80 e0       	ldi	r24, 0x00	; 0
    37ac:	62 e0       	ldi	r22, 0x02	; 2
    37ae:	40 e0       	ldi	r20, 0x00	; 0
    37b0:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
    37b4:	80 e0       	ldi	r24, 0x00	; 0
    37b6:	90 e0       	ldi	r25, 0x00	; 0
    37b8:	a0 ea       	ldi	r26, 0xA0	; 160
    37ba:	b0 e4       	ldi	r27, 0x40	; 64
    37bc:	8b 87       	std	Y+11, r24	; 0x0b
    37be:	9c 87       	std	Y+12, r25	; 0x0c
    37c0:	ad 87       	std	Y+13, r26	; 0x0d
    37c2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    37c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    37c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    37c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    37ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    37cc:	20 e0       	ldi	r18, 0x00	; 0
    37ce:	30 e0       	ldi	r19, 0x00	; 0
    37d0:	4a e7       	ldi	r20, 0x7A	; 122
    37d2:	55 e4       	ldi	r21, 0x45	; 69
    37d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37d8:	dc 01       	movw	r26, r24
    37da:	cb 01       	movw	r24, r22
    37dc:	8f 83       	std	Y+7, r24	; 0x07
    37de:	98 87       	std	Y+8, r25	; 0x08
    37e0:	a9 87       	std	Y+9, r26	; 0x09
    37e2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    37e4:	6f 81       	ldd	r22, Y+7	; 0x07
    37e6:	78 85       	ldd	r23, Y+8	; 0x08
    37e8:	89 85       	ldd	r24, Y+9	; 0x09
    37ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    37ec:	20 e0       	ldi	r18, 0x00	; 0
    37ee:	30 e0       	ldi	r19, 0x00	; 0
    37f0:	40 e8       	ldi	r20, 0x80	; 128
    37f2:	5f e3       	ldi	r21, 0x3F	; 63
    37f4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    37f8:	88 23       	and	r24, r24
    37fa:	2c f4       	brge	.+10     	; 0x3806 <LCD_voidSendInitCommand+0xdc>
		__ticks = 1;
    37fc:	81 e0       	ldi	r24, 0x01	; 1
    37fe:	90 e0       	ldi	r25, 0x00	; 0
    3800:	9e 83       	std	Y+6, r25	; 0x06
    3802:	8d 83       	std	Y+5, r24	; 0x05
    3804:	3f c0       	rjmp	.+126    	; 0x3884 <LCD_voidSendInitCommand+0x15a>
	else if (__tmp > 65535)
    3806:	6f 81       	ldd	r22, Y+7	; 0x07
    3808:	78 85       	ldd	r23, Y+8	; 0x08
    380a:	89 85       	ldd	r24, Y+9	; 0x09
    380c:	9a 85       	ldd	r25, Y+10	; 0x0a
    380e:	20 e0       	ldi	r18, 0x00	; 0
    3810:	3f ef       	ldi	r19, 0xFF	; 255
    3812:	4f e7       	ldi	r20, 0x7F	; 127
    3814:	57 e4       	ldi	r21, 0x47	; 71
    3816:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    381a:	18 16       	cp	r1, r24
    381c:	4c f5       	brge	.+82     	; 0x3870 <LCD_voidSendInitCommand+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    381e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3820:	7c 85       	ldd	r23, Y+12	; 0x0c
    3822:	8d 85       	ldd	r24, Y+13	; 0x0d
    3824:	9e 85       	ldd	r25, Y+14	; 0x0e
    3826:	20 e0       	ldi	r18, 0x00	; 0
    3828:	30 e0       	ldi	r19, 0x00	; 0
    382a:	40 e2       	ldi	r20, 0x20	; 32
    382c:	51 e4       	ldi	r21, 0x41	; 65
    382e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3832:	dc 01       	movw	r26, r24
    3834:	cb 01       	movw	r24, r22
    3836:	bc 01       	movw	r22, r24
    3838:	cd 01       	movw	r24, r26
    383a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    383e:	dc 01       	movw	r26, r24
    3840:	cb 01       	movw	r24, r22
    3842:	9e 83       	std	Y+6, r25	; 0x06
    3844:	8d 83       	std	Y+5, r24	; 0x05
    3846:	0f c0       	rjmp	.+30     	; 0x3866 <LCD_voidSendInitCommand+0x13c>
    3848:	80 e9       	ldi	r24, 0x90	; 144
    384a:	91 e0       	ldi	r25, 0x01	; 1
    384c:	9c 83       	std	Y+4, r25	; 0x04
    384e:	8b 83       	std	Y+3, r24	; 0x03
    3850:	8b 81       	ldd	r24, Y+3	; 0x03
    3852:	9c 81       	ldd	r25, Y+4	; 0x04
    3854:	01 97       	sbiw	r24, 0x01	; 1
    3856:	f1 f7       	brne	.-4      	; 0x3854 <LCD_voidSendInitCommand+0x12a>
    3858:	9c 83       	std	Y+4, r25	; 0x04
    385a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    385c:	8d 81       	ldd	r24, Y+5	; 0x05
    385e:	9e 81       	ldd	r25, Y+6	; 0x06
    3860:	01 97       	sbiw	r24, 0x01	; 1
    3862:	9e 83       	std	Y+6, r25	; 0x06
    3864:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3866:	8d 81       	ldd	r24, Y+5	; 0x05
    3868:	9e 81       	ldd	r25, Y+6	; 0x06
    386a:	00 97       	sbiw	r24, 0x00	; 0
    386c:	69 f7       	brne	.-38     	; 0x3848 <LCD_voidSendInitCommand+0x11e>
    386e:	14 c0       	rjmp	.+40     	; 0x3898 <LCD_voidSendInitCommand+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3870:	6f 81       	ldd	r22, Y+7	; 0x07
    3872:	78 85       	ldd	r23, Y+8	; 0x08
    3874:	89 85       	ldd	r24, Y+9	; 0x09
    3876:	9a 85       	ldd	r25, Y+10	; 0x0a
    3878:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    387c:	dc 01       	movw	r26, r24
    387e:	cb 01       	movw	r24, r22
    3880:	9e 83       	std	Y+6, r25	; 0x06
    3882:	8d 83       	std	Y+5, r24	; 0x05
    3884:	8d 81       	ldd	r24, Y+5	; 0x05
    3886:	9e 81       	ldd	r25, Y+6	; 0x06
    3888:	9a 83       	std	Y+2, r25	; 0x02
    388a:	89 83       	std	Y+1, r24	; 0x01
    388c:	89 81       	ldd	r24, Y+1	; 0x01
    388e:	9a 81       	ldd	r25, Y+2	; 0x02
    3890:	01 97       	sbiw	r24, 0x01	; 1
    3892:	f1 f7       	brne	.-4      	; 0x3890 <LCD_voidSendInitCommand+0x166>
    3894:	9a 83       	std	Y+2, r25	; 0x02
    3896:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}
    3898:	2f 96       	adiw	r28, 0x0f	; 15
    389a:	0f b6       	in	r0, 0x3f	; 63
    389c:	f8 94       	cli
    389e:	de bf       	out	0x3e, r29	; 62
    38a0:	0f be       	out	0x3f, r0	; 63
    38a2:	cd bf       	out	0x3d, r28	; 61
    38a4:	cf 91       	pop	r28
    38a6:	df 91       	pop	r29
    38a8:	08 95       	ret

000038aa <LCD_voidWriteChar>:

void LCD_voidWriteChar(u8 data){
    38aa:	df 93       	push	r29
    38ac:	cf 93       	push	r28
    38ae:	cd b7       	in	r28, 0x3d	; 61
    38b0:	de b7       	in	r29, 0x3e	; 62
    38b2:	2f 97       	sbiw	r28, 0x0f	; 15
    38b4:	0f b6       	in	r0, 0x3f	; 63
    38b6:	f8 94       	cli
    38b8:	de bf       	out	0x3e, r29	; 62
    38ba:	0f be       	out	0x3f, r0	; 63
    38bc:	cd bf       	out	0x3d, r28	; 61
    38be:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_u8SetPinValue(LCD_CONTROL_PORT,LCD_RS, DIO_u8PIN_HIGH); //RS = 0
    38c0:	80 e0       	ldi	r24, 0x00	; 0
    38c2:	63 e0       	ldi	r22, 0x03	; 3
    38c4:	41 e0       	ldi	r20, 0x01	; 1
    38c6:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>

	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_HIGH); //EN = 1
    38ca:	80 e0       	ldi	r24, 0x00	; 0
    38cc:	62 e0       	ldi	r22, 0x02	; 2
    38ce:	41 e0       	ldi	r20, 0x01	; 1
    38d0:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D0, Get_Bit(data, 0));
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D1, Get_Bit(data, 1));
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D2, Get_Bit(data, 2));
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D3, Get_Bit(data, 3));
#endif
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D4, Get_Bit(data, 4));
    38d4:	8f 85       	ldd	r24, Y+15	; 0x0f
    38d6:	82 95       	swap	r24
    38d8:	8f 70       	andi	r24, 0x0F	; 15
    38da:	98 2f       	mov	r25, r24
    38dc:	91 70       	andi	r25, 0x01	; 1
    38de:	81 e0       	ldi	r24, 0x01	; 1
    38e0:	60 e0       	ldi	r22, 0x00	; 0
    38e2:	49 2f       	mov	r20, r25
    38e4:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D5, Get_Bit(data, 5));
    38e8:	8f 85       	ldd	r24, Y+15	; 0x0f
    38ea:	82 95       	swap	r24
    38ec:	86 95       	lsr	r24
    38ee:	87 70       	andi	r24, 0x07	; 7
    38f0:	98 2f       	mov	r25, r24
    38f2:	91 70       	andi	r25, 0x01	; 1
    38f4:	81 e0       	ldi	r24, 0x01	; 1
    38f6:	61 e0       	ldi	r22, 0x01	; 1
    38f8:	49 2f       	mov	r20, r25
    38fa:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D6, Get_Bit(data, 6));
    38fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    3900:	82 95       	swap	r24
    3902:	86 95       	lsr	r24
    3904:	86 95       	lsr	r24
    3906:	83 70       	andi	r24, 0x03	; 3
    3908:	98 2f       	mov	r25, r24
    390a:	91 70       	andi	r25, 0x01	; 1
    390c:	81 e0       	ldi	r24, 0x01	; 1
    390e:	62 e0       	ldi	r22, 0x02	; 2
    3910:	49 2f       	mov	r20, r25
    3912:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D7, Get_Bit(data, 7));
    3916:	8f 85       	ldd	r24, Y+15	; 0x0f
    3918:	98 2f       	mov	r25, r24
    391a:	99 1f       	adc	r25, r25
    391c:	99 27       	eor	r25, r25
    391e:	99 1f       	adc	r25, r25
    3920:	81 e0       	ldi	r24, 0x01	; 1
    3922:	63 e0       	ldi	r22, 0x03	; 3
    3924:	49 2f       	mov	r20, r25
    3926:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_LOW); //EN = 0
    392a:	80 e0       	ldi	r24, 0x00	; 0
    392c:	62 e0       	ldi	r22, 0x02	; 2
    392e:	40 e0       	ldi	r20, 0x00	; 0
    3930:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>

#if LCD_BITS == LCD_4_BIT_MODE
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_HIGH); //EN = 1
    3934:	80 e0       	ldi	r24, 0x00	; 0
    3936:	62 e0       	ldi	r22, 0x02	; 2
    3938:	41 e0       	ldi	r20, 0x01	; 1
    393a:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D4, Get_Bit(data, 0));
    393e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3940:	98 2f       	mov	r25, r24
    3942:	91 70       	andi	r25, 0x01	; 1
    3944:	81 e0       	ldi	r24, 0x01	; 1
    3946:	60 e0       	ldi	r22, 0x00	; 0
    3948:	49 2f       	mov	r20, r25
    394a:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D5, Get_Bit(data, 1));
    394e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3950:	86 95       	lsr	r24
    3952:	98 2f       	mov	r25, r24
    3954:	91 70       	andi	r25, 0x01	; 1
    3956:	81 e0       	ldi	r24, 0x01	; 1
    3958:	61 e0       	ldi	r22, 0x01	; 1
    395a:	49 2f       	mov	r20, r25
    395c:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D6, Get_Bit(data, 2));
    3960:	8f 85       	ldd	r24, Y+15	; 0x0f
    3962:	86 95       	lsr	r24
    3964:	86 95       	lsr	r24
    3966:	98 2f       	mov	r25, r24
    3968:	91 70       	andi	r25, 0x01	; 1
    396a:	81 e0       	ldi	r24, 0x01	; 1
    396c:	62 e0       	ldi	r22, 0x02	; 2
    396e:	49 2f       	mov	r20, r25
    3970:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_DATA_PORT, LCD_D7, Get_Bit(data, 3));
    3974:	8f 85       	ldd	r24, Y+15	; 0x0f
    3976:	86 95       	lsr	r24
    3978:	86 95       	lsr	r24
    397a:	86 95       	lsr	r24
    397c:	98 2f       	mov	r25, r24
    397e:	91 70       	andi	r25, 0x01	; 1
    3980:	81 e0       	ldi	r24, 0x01	; 1
    3982:	63 e0       	ldi	r22, 0x03	; 3
    3984:	49 2f       	mov	r20, r25
    3986:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8PIN_LOW); //EN = 0
    398a:	80 e0       	ldi	r24, 0x00	; 0
    398c:	62 e0       	ldi	r22, 0x02	; 2
    398e:	40 e0       	ldi	r20, 0x00	; 0
    3990:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
    3994:	80 e0       	ldi	r24, 0x00	; 0
    3996:	90 e0       	ldi	r25, 0x00	; 0
    3998:	a0 ea       	ldi	r26, 0xA0	; 160
    399a:	b0 e4       	ldi	r27, 0x40	; 64
    399c:	8b 87       	std	Y+11, r24	; 0x0b
    399e:	9c 87       	std	Y+12, r25	; 0x0c
    39a0:	ad 87       	std	Y+13, r26	; 0x0d
    39a2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    39a4:	6b 85       	ldd	r22, Y+11	; 0x0b
    39a6:	7c 85       	ldd	r23, Y+12	; 0x0c
    39a8:	8d 85       	ldd	r24, Y+13	; 0x0d
    39aa:	9e 85       	ldd	r25, Y+14	; 0x0e
    39ac:	20 e0       	ldi	r18, 0x00	; 0
    39ae:	30 e0       	ldi	r19, 0x00	; 0
    39b0:	4a e7       	ldi	r20, 0x7A	; 122
    39b2:	55 e4       	ldi	r21, 0x45	; 69
    39b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39b8:	dc 01       	movw	r26, r24
    39ba:	cb 01       	movw	r24, r22
    39bc:	8f 83       	std	Y+7, r24	; 0x07
    39be:	98 87       	std	Y+8, r25	; 0x08
    39c0:	a9 87       	std	Y+9, r26	; 0x09
    39c2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    39c4:	6f 81       	ldd	r22, Y+7	; 0x07
    39c6:	78 85       	ldd	r23, Y+8	; 0x08
    39c8:	89 85       	ldd	r24, Y+9	; 0x09
    39ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    39cc:	20 e0       	ldi	r18, 0x00	; 0
    39ce:	30 e0       	ldi	r19, 0x00	; 0
    39d0:	40 e8       	ldi	r20, 0x80	; 128
    39d2:	5f e3       	ldi	r21, 0x3F	; 63
    39d4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    39d8:	88 23       	and	r24, r24
    39da:	2c f4       	brge	.+10     	; 0x39e6 <LCD_voidWriteChar+0x13c>
		__ticks = 1;
    39dc:	81 e0       	ldi	r24, 0x01	; 1
    39de:	90 e0       	ldi	r25, 0x00	; 0
    39e0:	9e 83       	std	Y+6, r25	; 0x06
    39e2:	8d 83       	std	Y+5, r24	; 0x05
    39e4:	3f c0       	rjmp	.+126    	; 0x3a64 <LCD_voidWriteChar+0x1ba>
	else if (__tmp > 65535)
    39e6:	6f 81       	ldd	r22, Y+7	; 0x07
    39e8:	78 85       	ldd	r23, Y+8	; 0x08
    39ea:	89 85       	ldd	r24, Y+9	; 0x09
    39ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    39ee:	20 e0       	ldi	r18, 0x00	; 0
    39f0:	3f ef       	ldi	r19, 0xFF	; 255
    39f2:	4f e7       	ldi	r20, 0x7F	; 127
    39f4:	57 e4       	ldi	r21, 0x47	; 71
    39f6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    39fa:	18 16       	cp	r1, r24
    39fc:	4c f5       	brge	.+82     	; 0x3a50 <LCD_voidWriteChar+0x1a6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    39fe:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a00:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a02:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a04:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a06:	20 e0       	ldi	r18, 0x00	; 0
    3a08:	30 e0       	ldi	r19, 0x00	; 0
    3a0a:	40 e2       	ldi	r20, 0x20	; 32
    3a0c:	51 e4       	ldi	r21, 0x41	; 65
    3a0e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a12:	dc 01       	movw	r26, r24
    3a14:	cb 01       	movw	r24, r22
    3a16:	bc 01       	movw	r22, r24
    3a18:	cd 01       	movw	r24, r26
    3a1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a1e:	dc 01       	movw	r26, r24
    3a20:	cb 01       	movw	r24, r22
    3a22:	9e 83       	std	Y+6, r25	; 0x06
    3a24:	8d 83       	std	Y+5, r24	; 0x05
    3a26:	0f c0       	rjmp	.+30     	; 0x3a46 <LCD_voidWriteChar+0x19c>
    3a28:	80 e9       	ldi	r24, 0x90	; 144
    3a2a:	91 e0       	ldi	r25, 0x01	; 1
    3a2c:	9c 83       	std	Y+4, r25	; 0x04
    3a2e:	8b 83       	std	Y+3, r24	; 0x03
    3a30:	8b 81       	ldd	r24, Y+3	; 0x03
    3a32:	9c 81       	ldd	r25, Y+4	; 0x04
    3a34:	01 97       	sbiw	r24, 0x01	; 1
    3a36:	f1 f7       	brne	.-4      	; 0x3a34 <LCD_voidWriteChar+0x18a>
    3a38:	9c 83       	std	Y+4, r25	; 0x04
    3a3a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a3c:	8d 81       	ldd	r24, Y+5	; 0x05
    3a3e:	9e 81       	ldd	r25, Y+6	; 0x06
    3a40:	01 97       	sbiw	r24, 0x01	; 1
    3a42:	9e 83       	std	Y+6, r25	; 0x06
    3a44:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a46:	8d 81       	ldd	r24, Y+5	; 0x05
    3a48:	9e 81       	ldd	r25, Y+6	; 0x06
    3a4a:	00 97       	sbiw	r24, 0x00	; 0
    3a4c:	69 f7       	brne	.-38     	; 0x3a28 <LCD_voidWriteChar+0x17e>
    3a4e:	14 c0       	rjmp	.+40     	; 0x3a78 <LCD_voidWriteChar+0x1ce>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a50:	6f 81       	ldd	r22, Y+7	; 0x07
    3a52:	78 85       	ldd	r23, Y+8	; 0x08
    3a54:	89 85       	ldd	r24, Y+9	; 0x09
    3a56:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a5c:	dc 01       	movw	r26, r24
    3a5e:	cb 01       	movw	r24, r22
    3a60:	9e 83       	std	Y+6, r25	; 0x06
    3a62:	8d 83       	std	Y+5, r24	; 0x05
    3a64:	8d 81       	ldd	r24, Y+5	; 0x05
    3a66:	9e 81       	ldd	r25, Y+6	; 0x06
    3a68:	9a 83       	std	Y+2, r25	; 0x02
    3a6a:	89 83       	std	Y+1, r24	; 0x01
    3a6c:	89 81       	ldd	r24, Y+1	; 0x01
    3a6e:	9a 81       	ldd	r25, Y+2	; 0x02
    3a70:	01 97       	sbiw	r24, 0x01	; 1
    3a72:	f1 f7       	brne	.-4      	; 0x3a70 <LCD_voidWriteChar+0x1c6>
    3a74:	9a 83       	std	Y+2, r25	; 0x02
    3a76:	89 83       	std	Y+1, r24	; 0x01
#endif
	_delay_ms(5);
}
    3a78:	2f 96       	adiw	r28, 0x0f	; 15
    3a7a:	0f b6       	in	r0, 0x3f	; 63
    3a7c:	f8 94       	cli
    3a7e:	de bf       	out	0x3e, r29	; 62
    3a80:	0f be       	out	0x3f, r0	; 63
    3a82:	cd bf       	out	0x3d, r28	; 61
    3a84:	cf 91       	pop	r28
    3a86:	df 91       	pop	r29
    3a88:	08 95       	ret

00003a8a <LCD_voidWriteString>:

void LCD_voidWriteString(u8* Local_Data){
    3a8a:	df 93       	push	r29
    3a8c:	cf 93       	push	r28
    3a8e:	00 d0       	rcall	.+0      	; 0x3a90 <LCD_voidWriteString+0x6>
    3a90:	0f 92       	push	r0
    3a92:	cd b7       	in	r28, 0x3d	; 61
    3a94:	de b7       	in	r29, 0x3e	; 62
    3a96:	9b 83       	std	Y+3, r25	; 0x03
    3a98:	8a 83       	std	Y+2, r24	; 0x02
	u8 index = 0;
    3a9a:	19 82       	std	Y+1, r1	; 0x01
    3a9c:	0e c0       	rjmp	.+28     	; 0x3aba <LCD_voidWriteString+0x30>
	while(Local_Data[index] != '\0'){
		LCD_voidWriteChar(Local_Data[index]);
    3a9e:	89 81       	ldd	r24, Y+1	; 0x01
    3aa0:	28 2f       	mov	r18, r24
    3aa2:	30 e0       	ldi	r19, 0x00	; 0
    3aa4:	8a 81       	ldd	r24, Y+2	; 0x02
    3aa6:	9b 81       	ldd	r25, Y+3	; 0x03
    3aa8:	fc 01       	movw	r30, r24
    3aaa:	e2 0f       	add	r30, r18
    3aac:	f3 1f       	adc	r31, r19
    3aae:	80 81       	ld	r24, Z
    3ab0:	0e 94 55 1c 	call	0x38aa	; 0x38aa <LCD_voidWriteChar>
		index++;
    3ab4:	89 81       	ldd	r24, Y+1	; 0x01
    3ab6:	8f 5f       	subi	r24, 0xFF	; 255
    3ab8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}

void LCD_voidWriteString(u8* Local_Data){
	u8 index = 0;
	while(Local_Data[index] != '\0'){
    3aba:	89 81       	ldd	r24, Y+1	; 0x01
    3abc:	28 2f       	mov	r18, r24
    3abe:	30 e0       	ldi	r19, 0x00	; 0
    3ac0:	8a 81       	ldd	r24, Y+2	; 0x02
    3ac2:	9b 81       	ldd	r25, Y+3	; 0x03
    3ac4:	fc 01       	movw	r30, r24
    3ac6:	e2 0f       	add	r30, r18
    3ac8:	f3 1f       	adc	r31, r19
    3aca:	80 81       	ld	r24, Z
    3acc:	88 23       	and	r24, r24
    3ace:	39 f7       	brne	.-50     	; 0x3a9e <LCD_voidWriteString+0x14>
		LCD_voidWriteChar(Local_Data[index]);
		index++;
	}
}
    3ad0:	0f 90       	pop	r0
    3ad2:	0f 90       	pop	r0
    3ad4:	0f 90       	pop	r0
    3ad6:	cf 91       	pop	r28
    3ad8:	df 91       	pop	r29
    3ada:	08 95       	ret

00003adc <IntToString>:

u8* IntToString(s32 anInteger,u8 *str){
    3adc:	0f 93       	push	r16
    3ade:	1f 93       	push	r17
    3ae0:	df 93       	push	r29
    3ae2:	cf 93       	push	r28
    3ae4:	cd b7       	in	r28, 0x3d	; 61
    3ae6:	de b7       	in	r29, 0x3e	; 62
    3ae8:	2e 97       	sbiw	r28, 0x0e	; 14
    3aea:	0f b6       	in	r0, 0x3f	; 63
    3aec:	f8 94       	cli
    3aee:	de bf       	out	0x3e, r29	; 62
    3af0:	0f be       	out	0x3f, r0	; 63
    3af2:	cd bf       	out	0x3d, r28	; 61
    3af4:	69 87       	std	Y+9, r22	; 0x09
    3af6:	7a 87       	std	Y+10, r23	; 0x0a
    3af8:	8b 87       	std	Y+11, r24	; 0x0b
    3afa:	9c 87       	std	Y+12, r25	; 0x0c
    3afc:	5e 87       	std	Y+14, r21	; 0x0e
    3afe:	4d 87       	std	Y+13, r20	; 0x0d
	u32 flag = 0;
    3b00:	1d 82       	std	Y+5, r1	; 0x05
    3b02:	1e 82       	std	Y+6, r1	; 0x06
    3b04:	1f 82       	std	Y+7, r1	; 0x07
    3b06:	18 86       	std	Y+8, r1	; 0x08
	u32 i = INT_TO_STRING_ARR_SIZE - 1;
    3b08:	83 e1       	ldi	r24, 0x13	; 19
    3b0a:	90 e0       	ldi	r25, 0x00	; 0
    3b0c:	a0 e0       	ldi	r26, 0x00	; 0
    3b0e:	b0 e0       	ldi	r27, 0x00	; 0
    3b10:	89 83       	std	Y+1, r24	; 0x01
    3b12:	9a 83       	std	Y+2, r25	; 0x02
    3b14:	ab 83       	std	Y+3, r26	; 0x03
    3b16:	bc 83       	std	Y+4, r27	; 0x04
	str[i--] = '\0';
    3b18:	29 81       	ldd	r18, Y+1	; 0x01
    3b1a:	3a 81       	ldd	r19, Y+2	; 0x02
    3b1c:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b1e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b20:	fc 01       	movw	r30, r24
    3b22:	e2 0f       	add	r30, r18
    3b24:	f3 1f       	adc	r31, r19
    3b26:	10 82       	st	Z, r1
    3b28:	89 81       	ldd	r24, Y+1	; 0x01
    3b2a:	9a 81       	ldd	r25, Y+2	; 0x02
    3b2c:	ab 81       	ldd	r26, Y+3	; 0x03
    3b2e:	bc 81       	ldd	r27, Y+4	; 0x04
    3b30:	01 97       	sbiw	r24, 0x01	; 1
    3b32:	a1 09       	sbc	r26, r1
    3b34:	b1 09       	sbc	r27, r1
    3b36:	89 83       	std	Y+1, r24	; 0x01
    3b38:	9a 83       	std	Y+2, r25	; 0x02
    3b3a:	ab 83       	std	Y+3, r26	; 0x03
    3b3c:	bc 83       	std	Y+4, r27	; 0x04
	if (anInteger < 0) {
    3b3e:	89 85       	ldd	r24, Y+9	; 0x09
    3b40:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b42:	ab 85       	ldd	r26, Y+11	; 0x0b
    3b44:	bc 85       	ldd	r27, Y+12	; 0x0c
    3b46:	bb 23       	and	r27, r27
    3b48:	0c f0       	brlt	.+2      	; 0x3b4c <IntToString+0x70>
    3b4a:	4d c0       	rjmp	.+154    	; 0x3be6 <IntToString+0x10a>
		flag = 1;
    3b4c:	81 e0       	ldi	r24, 0x01	; 1
    3b4e:	90 e0       	ldi	r25, 0x00	; 0
    3b50:	a0 e0       	ldi	r26, 0x00	; 0
    3b52:	b0 e0       	ldi	r27, 0x00	; 0
    3b54:	8d 83       	std	Y+5, r24	; 0x05
    3b56:	9e 83       	std	Y+6, r25	; 0x06
    3b58:	af 83       	std	Y+7, r26	; 0x07
    3b5a:	b8 87       	std	Y+8, r27	; 0x08
		anInteger = -anInteger;
    3b5c:	89 85       	ldd	r24, Y+9	; 0x09
    3b5e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b60:	ab 85       	ldd	r26, Y+11	; 0x0b
    3b62:	bc 85       	ldd	r27, Y+12	; 0x0c
    3b64:	b0 95       	com	r27
    3b66:	a0 95       	com	r26
    3b68:	90 95       	com	r25
    3b6a:	81 95       	neg	r24
    3b6c:	9f 4f       	sbci	r25, 0xFF	; 255
    3b6e:	af 4f       	sbci	r26, 0xFF	; 255
    3b70:	bf 4f       	sbci	r27, 0xFF	; 255
    3b72:	89 87       	std	Y+9, r24	; 0x09
    3b74:	9a 87       	std	Y+10, r25	; 0x0a
    3b76:	ab 87       	std	Y+11, r26	; 0x0b
    3b78:	bc 87       	std	Y+12, r27	; 0x0c
    3b7a:	35 c0       	rjmp	.+106    	; 0x3be6 <IntToString+0x10a>
	}
	while (anInteger != 0) {
		str[i--] = (anInteger % 10) + '0';
    3b7c:	29 81       	ldd	r18, Y+1	; 0x01
    3b7e:	3a 81       	ldd	r19, Y+2	; 0x02
    3b80:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b82:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b84:	8c 01       	movw	r16, r24
    3b86:	02 0f       	add	r16, r18
    3b88:	13 1f       	adc	r17, r19
    3b8a:	89 85       	ldd	r24, Y+9	; 0x09
    3b8c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b8e:	ab 85       	ldd	r26, Y+11	; 0x0b
    3b90:	bc 85       	ldd	r27, Y+12	; 0x0c
    3b92:	2a e0       	ldi	r18, 0x0A	; 10
    3b94:	30 e0       	ldi	r19, 0x00	; 0
    3b96:	40 e0       	ldi	r20, 0x00	; 0
    3b98:	50 e0       	ldi	r21, 0x00	; 0
    3b9a:	bc 01       	movw	r22, r24
    3b9c:	cd 01       	movw	r24, r26
    3b9e:	0e 94 4e 20 	call	0x409c	; 0x409c <__divmodsi4>
    3ba2:	dc 01       	movw	r26, r24
    3ba4:	cb 01       	movw	r24, r22
    3ba6:	80 5d       	subi	r24, 0xD0	; 208
    3ba8:	f8 01       	movw	r30, r16
    3baa:	80 83       	st	Z, r24
    3bac:	89 81       	ldd	r24, Y+1	; 0x01
    3bae:	9a 81       	ldd	r25, Y+2	; 0x02
    3bb0:	ab 81       	ldd	r26, Y+3	; 0x03
    3bb2:	bc 81       	ldd	r27, Y+4	; 0x04
    3bb4:	01 97       	sbiw	r24, 0x01	; 1
    3bb6:	a1 09       	sbc	r26, r1
    3bb8:	b1 09       	sbc	r27, r1
    3bba:	89 83       	std	Y+1, r24	; 0x01
    3bbc:	9a 83       	std	Y+2, r25	; 0x02
    3bbe:	ab 83       	std	Y+3, r26	; 0x03
    3bc0:	bc 83       	std	Y+4, r27	; 0x04
		anInteger /= 10;
    3bc2:	89 85       	ldd	r24, Y+9	; 0x09
    3bc4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bc6:	ab 85       	ldd	r26, Y+11	; 0x0b
    3bc8:	bc 85       	ldd	r27, Y+12	; 0x0c
    3bca:	2a e0       	ldi	r18, 0x0A	; 10
    3bcc:	30 e0       	ldi	r19, 0x00	; 0
    3bce:	40 e0       	ldi	r20, 0x00	; 0
    3bd0:	50 e0       	ldi	r21, 0x00	; 0
    3bd2:	bc 01       	movw	r22, r24
    3bd4:	cd 01       	movw	r24, r26
    3bd6:	0e 94 4e 20 	call	0x409c	; 0x409c <__divmodsi4>
    3bda:	da 01       	movw	r26, r20
    3bdc:	c9 01       	movw	r24, r18
    3bde:	89 87       	std	Y+9, r24	; 0x09
    3be0:	9a 87       	std	Y+10, r25	; 0x0a
    3be2:	ab 87       	std	Y+11, r26	; 0x0b
    3be4:	bc 87       	std	Y+12, r27	; 0x0c
	str[i--] = '\0';
	if (anInteger < 0) {
		flag = 1;
		anInteger = -anInteger;
	}
	while (anInteger != 0) {
    3be6:	89 85       	ldd	r24, Y+9	; 0x09
    3be8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bea:	ab 85       	ldd	r26, Y+11	; 0x0b
    3bec:	bc 85       	ldd	r27, Y+12	; 0x0c
    3bee:	00 97       	sbiw	r24, 0x00	; 0
    3bf0:	a1 05       	cpc	r26, r1
    3bf2:	b1 05       	cpc	r27, r1
    3bf4:	19 f6       	brne	.-122    	; 0x3b7c <IntToString+0xa0>
		str[i--] = (anInteger % 10) + '0';
		anInteger /= 10;
	}
	if (flag){
    3bf6:	8d 81       	ldd	r24, Y+5	; 0x05
    3bf8:	9e 81       	ldd	r25, Y+6	; 0x06
    3bfa:	af 81       	ldd	r26, Y+7	; 0x07
    3bfc:	b8 85       	ldd	r27, Y+8	; 0x08
    3bfe:	00 97       	sbiw	r24, 0x00	; 0
    3c00:	a1 05       	cpc	r26, r1
    3c02:	b1 05       	cpc	r27, r1
    3c04:	a1 f0       	breq	.+40     	; 0x3c2e <IntToString+0x152>
		str[i--] = '-';
    3c06:	29 81       	ldd	r18, Y+1	; 0x01
    3c08:	3a 81       	ldd	r19, Y+2	; 0x02
    3c0a:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c0c:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c0e:	fc 01       	movw	r30, r24
    3c10:	e2 0f       	add	r30, r18
    3c12:	f3 1f       	adc	r31, r19
    3c14:	8d e2       	ldi	r24, 0x2D	; 45
    3c16:	80 83       	st	Z, r24
    3c18:	89 81       	ldd	r24, Y+1	; 0x01
    3c1a:	9a 81       	ldd	r25, Y+2	; 0x02
    3c1c:	ab 81       	ldd	r26, Y+3	; 0x03
    3c1e:	bc 81       	ldd	r27, Y+4	; 0x04
    3c20:	01 97       	sbiw	r24, 0x01	; 1
    3c22:	a1 09       	sbc	r26, r1
    3c24:	b1 09       	sbc	r27, r1
    3c26:	89 83       	std	Y+1, r24	; 0x01
    3c28:	9a 83       	std	Y+2, r25	; 0x02
    3c2a:	ab 83       	std	Y+3, r26	; 0x03
    3c2c:	bc 83       	std	Y+4, r27	; 0x04
	}
	i++;
    3c2e:	89 81       	ldd	r24, Y+1	; 0x01
    3c30:	9a 81       	ldd	r25, Y+2	; 0x02
    3c32:	ab 81       	ldd	r26, Y+3	; 0x03
    3c34:	bc 81       	ldd	r27, Y+4	; 0x04
    3c36:	01 96       	adiw	r24, 0x01	; 1
    3c38:	a1 1d       	adc	r26, r1
    3c3a:	b1 1d       	adc	r27, r1
    3c3c:	89 83       	std	Y+1, r24	; 0x01
    3c3e:	9a 83       	std	Y+2, r25	; 0x02
    3c40:	ab 83       	std	Y+3, r26	; 0x03
    3c42:	bc 83       	std	Y+4, r27	; 0x04
	return str + i;
    3c44:	29 81       	ldd	r18, Y+1	; 0x01
    3c46:	3a 81       	ldd	r19, Y+2	; 0x02
    3c48:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c4a:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c4c:	82 0f       	add	r24, r18
    3c4e:	93 1f       	adc	r25, r19

}
    3c50:	2e 96       	adiw	r28, 0x0e	; 14
    3c52:	0f b6       	in	r0, 0x3f	; 63
    3c54:	f8 94       	cli
    3c56:	de bf       	out	0x3e, r29	; 62
    3c58:	0f be       	out	0x3f, r0	; 63
    3c5a:	cd bf       	out	0x3d, r28	; 61
    3c5c:	cf 91       	pop	r28
    3c5e:	df 91       	pop	r29
    3c60:	1f 91       	pop	r17
    3c62:	0f 91       	pop	r16
    3c64:	08 95       	ret

00003c66 <LCD_voidWriteIntData>:

void LCD_voidWriteIntData(s32 Data){
    3c66:	df 93       	push	r29
    3c68:	cf 93       	push	r28
    3c6a:	cd b7       	in	r28, 0x3d	; 61
    3c6c:	de b7       	in	r29, 0x3e	; 62
    3c6e:	6a 97       	sbiw	r28, 0x1a	; 26
    3c70:	0f b6       	in	r0, 0x3f	; 63
    3c72:	f8 94       	cli
    3c74:	de bf       	out	0x3e, r29	; 62
    3c76:	0f be       	out	0x3f, r0	; 63
    3c78:	cd bf       	out	0x3d, r28	; 61
    3c7a:	6f 8b       	std	Y+23, r22	; 0x17
    3c7c:	78 8f       	std	Y+24, r23	; 0x18
    3c7e:	89 8f       	std	Y+25, r24	; 0x19
    3c80:	9a 8f       	std	Y+26, r25	; 0x1a
	if(Data){
    3c82:	8f 89       	ldd	r24, Y+23	; 0x17
    3c84:	98 8d       	ldd	r25, Y+24	; 0x18
    3c86:	a9 8d       	ldd	r26, Y+25	; 0x19
    3c88:	ba 8d       	ldd	r27, Y+26	; 0x1a
    3c8a:	00 97       	sbiw	r24, 0x00	; 0
    3c8c:	a1 05       	cpc	r26, r1
    3c8e:	b1 05       	cpc	r27, r1
    3c90:	99 f0       	breq	.+38     	; 0x3cb8 <LCD_voidWriteIntData+0x52>
		u8 arr[INT_TO_STRING_ARR_SIZE];
		u8 *str = IntToString(Data,arr);
    3c92:	8f 89       	ldd	r24, Y+23	; 0x17
    3c94:	98 8d       	ldd	r25, Y+24	; 0x18
    3c96:	a9 8d       	ldd	r26, Y+25	; 0x19
    3c98:	ba 8d       	ldd	r27, Y+26	; 0x1a
    3c9a:	9e 01       	movw	r18, r28
    3c9c:	2d 5f       	subi	r18, 0xFD	; 253
    3c9e:	3f 4f       	sbci	r19, 0xFF	; 255
    3ca0:	bc 01       	movw	r22, r24
    3ca2:	cd 01       	movw	r24, r26
    3ca4:	a9 01       	movw	r20, r18
    3ca6:	0e 94 6e 1d 	call	0x3adc	; 0x3adc <IntToString>
    3caa:	9a 83       	std	Y+2, r25	; 0x02
    3cac:	89 83       	std	Y+1, r24	; 0x01
		LCD_voidWriteString(str);
    3cae:	89 81       	ldd	r24, Y+1	; 0x01
    3cb0:	9a 81       	ldd	r25, Y+2	; 0x02
    3cb2:	0e 94 45 1d 	call	0x3a8a	; 0x3a8a <LCD_voidWriteString>
    3cb6:	03 c0       	rjmp	.+6      	; 0x3cbe <LCD_voidWriteIntData+0x58>
	}
	else{
		LCD_voidWriteChar('0');
    3cb8:	80 e3       	ldi	r24, 0x30	; 48
    3cba:	0e 94 55 1c 	call	0x38aa	; 0x38aa <LCD_voidWriteChar>
	}
}
    3cbe:	6a 96       	adiw	r28, 0x1a	; 26
    3cc0:	0f b6       	in	r0, 0x3f	; 63
    3cc2:	f8 94       	cli
    3cc4:	de bf       	out	0x3e, r29	; 62
    3cc6:	0f be       	out	0x3f, r0	; 63
    3cc8:	cd bf       	out	0x3d, r28	; 61
    3cca:	cf 91       	pop	r28
    3ccc:	df 91       	pop	r29
    3cce:	08 95       	ret

00003cd0 <LCD_voidWriteFloatData>:

void LCD_voidWriteFloatData(f32 Data){
    3cd0:	df 93       	push	r29
    3cd2:	cf 93       	push	r28
    3cd4:	cd b7       	in	r28, 0x3d	; 61
    3cd6:	de b7       	in	r29, 0x3e	; 62
    3cd8:	a6 97       	sbiw	r28, 0x26	; 38
    3cda:	0f b6       	in	r0, 0x3f	; 63
    3cdc:	f8 94       	cli
    3cde:	de bf       	out	0x3e, r29	; 62
    3ce0:	0f be       	out	0x3f, r0	; 63
    3ce2:	cd bf       	out	0x3d, r28	; 61
    3ce4:	6b a3       	std	Y+35, r22	; 0x23
    3ce6:	7c a3       	std	Y+36, r23	; 0x24
    3ce8:	8d a3       	std	Y+37, r24	; 0x25
    3cea:	9e a3       	std	Y+38, r25	; 0x26
	u8 arr[INT_TO_STRING_ARR_SIZE];
	s32 number = (s32) (Data * 100);
    3cec:	6b a1       	ldd	r22, Y+35	; 0x23
    3cee:	7c a1       	ldd	r23, Y+36	; 0x24
    3cf0:	8d a1       	ldd	r24, Y+37	; 0x25
    3cf2:	9e a1       	ldd	r25, Y+38	; 0x26
    3cf4:	20 e0       	ldi	r18, 0x00	; 0
    3cf6:	30 e0       	ldi	r19, 0x00	; 0
    3cf8:	48 ec       	ldi	r20, 0xC8	; 200
    3cfa:	52 e4       	ldi	r21, 0x42	; 66
    3cfc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d00:	dc 01       	movw	r26, r24
    3d02:	cb 01       	movw	r24, r22
    3d04:	bc 01       	movw	r22, r24
    3d06:	cd 01       	movw	r24, r26
    3d08:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
    3d0c:	dc 01       	movw	r26, r24
    3d0e:	cb 01       	movw	r24, r22
    3d10:	8b 87       	std	Y+11, r24	; 0x0b
    3d12:	9c 87       	std	Y+12, r25	; 0x0c
    3d14:	ad 87       	std	Y+13, r26	; 0x0d
    3d16:	be 87       	std	Y+14, r27	; 0x0e
	u8 *str = IntToString(number,arr);
    3d18:	8b 85       	ldd	r24, Y+11	; 0x0b
    3d1a:	9c 85       	ldd	r25, Y+12	; 0x0c
    3d1c:	ad 85       	ldd	r26, Y+13	; 0x0d
    3d1e:	be 85       	ldd	r27, Y+14	; 0x0e
    3d20:	9e 01       	movw	r18, r28
    3d22:	21 5f       	subi	r18, 0xF1	; 241
    3d24:	3f 4f       	sbci	r19, 0xFF	; 255
    3d26:	bc 01       	movw	r22, r24
    3d28:	cd 01       	movw	r24, r26
    3d2a:	a9 01       	movw	r20, r18
    3d2c:	0e 94 6e 1d 	call	0x3adc	; 0x3adc <IntToString>
    3d30:	9a 87       	std	Y+10, r25	; 0x0a
    3d32:	89 87       	std	Y+9, r24	; 0x09
	u32 counter=0;
    3d34:	1d 82       	std	Y+5, r1	; 0x05
    3d36:	1e 82       	std	Y+6, r1	; 0x06
    3d38:	1f 82       	std	Y+7, r1	; 0x07
    3d3a:	18 86       	std	Y+8, r1	; 0x08
	u32 counter2=0;
    3d3c:	19 82       	std	Y+1, r1	; 0x01
    3d3e:	1a 82       	std	Y+2, r1	; 0x02
    3d40:	1b 82       	std	Y+3, r1	; 0x03
    3d42:	1c 82       	std	Y+4, r1	; 0x04
    3d44:	0b c0       	rjmp	.+22     	; 0x3d5c <LCD_voidWriteFloatData+0x8c>
	while(str[counter] != '\0'){
		counter++;
    3d46:	8d 81       	ldd	r24, Y+5	; 0x05
    3d48:	9e 81       	ldd	r25, Y+6	; 0x06
    3d4a:	af 81       	ldd	r26, Y+7	; 0x07
    3d4c:	b8 85       	ldd	r27, Y+8	; 0x08
    3d4e:	01 96       	adiw	r24, 0x01	; 1
    3d50:	a1 1d       	adc	r26, r1
    3d52:	b1 1d       	adc	r27, r1
    3d54:	8d 83       	std	Y+5, r24	; 0x05
    3d56:	9e 83       	std	Y+6, r25	; 0x06
    3d58:	af 83       	std	Y+7, r26	; 0x07
    3d5a:	b8 87       	std	Y+8, r27	; 0x08
	u8 arr[INT_TO_STRING_ARR_SIZE];
	s32 number = (s32) (Data * 100);
	u8 *str = IntToString(number,arr);
	u32 counter=0;
	u32 counter2=0;
	while(str[counter] != '\0'){
    3d5c:	2d 81       	ldd	r18, Y+5	; 0x05
    3d5e:	3e 81       	ldd	r19, Y+6	; 0x06
    3d60:	89 85       	ldd	r24, Y+9	; 0x09
    3d62:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d64:	fc 01       	movw	r30, r24
    3d66:	e2 0f       	add	r30, r18
    3d68:	f3 1f       	adc	r31, r19
    3d6a:	80 81       	ld	r24, Z
    3d6c:	88 23       	and	r24, r24
    3d6e:	59 f7       	brne	.-42     	; 0x3d46 <LCD_voidWriteFloatData+0x76>
		counter++;
	}
	counter -= 2;
    3d70:	8d 81       	ldd	r24, Y+5	; 0x05
    3d72:	9e 81       	ldd	r25, Y+6	; 0x06
    3d74:	af 81       	ldd	r26, Y+7	; 0x07
    3d76:	b8 85       	ldd	r27, Y+8	; 0x08
    3d78:	02 97       	sbiw	r24, 0x02	; 2
    3d7a:	a1 09       	sbc	r26, r1
    3d7c:	b1 09       	sbc	r27, r1
    3d7e:	8d 83       	std	Y+5, r24	; 0x05
    3d80:	9e 83       	std	Y+6, r25	; 0x06
    3d82:	af 83       	std	Y+7, r26	; 0x07
    3d84:	b8 87       	std	Y+8, r27	; 0x08
	if(!counter){
    3d86:	8d 81       	ldd	r24, Y+5	; 0x05
    3d88:	9e 81       	ldd	r25, Y+6	; 0x06
    3d8a:	af 81       	ldd	r26, Y+7	; 0x07
    3d8c:	b8 85       	ldd	r27, Y+8	; 0x08
    3d8e:	00 97       	sbiw	r24, 0x00	; 0
    3d90:	a1 05       	cpc	r26, r1
    3d92:	b1 05       	cpc	r27, r1
    3d94:	49 f5       	brne	.+82     	; 0x3de8 <LCD_voidWriteFloatData+0x118>
		LCD_voidWriteChar('0');
    3d96:	80 e3       	ldi	r24, 0x30	; 48
    3d98:	0e 94 55 1c 	call	0x38aa	; 0x38aa <LCD_voidWriteChar>
    3d9c:	25 c0       	rjmp	.+74     	; 0x3de8 <LCD_voidWriteFloatData+0x118>
	}
	while(str[counter2] != '\0'){
		if(counter2 == counter){
    3d9e:	29 81       	ldd	r18, Y+1	; 0x01
    3da0:	3a 81       	ldd	r19, Y+2	; 0x02
    3da2:	4b 81       	ldd	r20, Y+3	; 0x03
    3da4:	5c 81       	ldd	r21, Y+4	; 0x04
    3da6:	8d 81       	ldd	r24, Y+5	; 0x05
    3da8:	9e 81       	ldd	r25, Y+6	; 0x06
    3daa:	af 81       	ldd	r26, Y+7	; 0x07
    3dac:	b8 85       	ldd	r27, Y+8	; 0x08
    3dae:	28 17       	cp	r18, r24
    3db0:	39 07       	cpc	r19, r25
    3db2:	4a 07       	cpc	r20, r26
    3db4:	5b 07       	cpc	r21, r27
    3db6:	19 f4       	brne	.+6      	; 0x3dbe <LCD_voidWriteFloatData+0xee>
			LCD_voidWriteChar('.');
    3db8:	8e e2       	ldi	r24, 0x2E	; 46
    3dba:	0e 94 55 1c 	call	0x38aa	; 0x38aa <LCD_voidWriteChar>
		}
		LCD_voidWriteChar(str[counter2]);
    3dbe:	29 81       	ldd	r18, Y+1	; 0x01
    3dc0:	3a 81       	ldd	r19, Y+2	; 0x02
    3dc2:	89 85       	ldd	r24, Y+9	; 0x09
    3dc4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3dc6:	fc 01       	movw	r30, r24
    3dc8:	e2 0f       	add	r30, r18
    3dca:	f3 1f       	adc	r31, r19
    3dcc:	80 81       	ld	r24, Z
    3dce:	0e 94 55 1c 	call	0x38aa	; 0x38aa <LCD_voidWriteChar>
		counter2++;
    3dd2:	89 81       	ldd	r24, Y+1	; 0x01
    3dd4:	9a 81       	ldd	r25, Y+2	; 0x02
    3dd6:	ab 81       	ldd	r26, Y+3	; 0x03
    3dd8:	bc 81       	ldd	r27, Y+4	; 0x04
    3dda:	01 96       	adiw	r24, 0x01	; 1
    3ddc:	a1 1d       	adc	r26, r1
    3dde:	b1 1d       	adc	r27, r1
    3de0:	89 83       	std	Y+1, r24	; 0x01
    3de2:	9a 83       	std	Y+2, r25	; 0x02
    3de4:	ab 83       	std	Y+3, r26	; 0x03
    3de6:	bc 83       	std	Y+4, r27	; 0x04
	}
	counter -= 2;
	if(!counter){
		LCD_voidWriteChar('0');
	}
	while(str[counter2] != '\0'){
    3de8:	29 81       	ldd	r18, Y+1	; 0x01
    3dea:	3a 81       	ldd	r19, Y+2	; 0x02
    3dec:	89 85       	ldd	r24, Y+9	; 0x09
    3dee:	9a 85       	ldd	r25, Y+10	; 0x0a
    3df0:	fc 01       	movw	r30, r24
    3df2:	e2 0f       	add	r30, r18
    3df4:	f3 1f       	adc	r31, r19
    3df6:	80 81       	ld	r24, Z
    3df8:	88 23       	and	r24, r24
    3dfa:	89 f6       	brne	.-94     	; 0x3d9e <LCD_voidWriteFloatData+0xce>
			LCD_voidWriteChar('.');
		}
		LCD_voidWriteChar(str[counter2]);
		counter2++;
	}
}
    3dfc:	a6 96       	adiw	r28, 0x26	; 38
    3dfe:	0f b6       	in	r0, 0x3f	; 63
    3e00:	f8 94       	cli
    3e02:	de bf       	out	0x3e, r29	; 62
    3e04:	0f be       	out	0x3f, r0	; 63
    3e06:	cd bf       	out	0x3d, r28	; 61
    3e08:	cf 91       	pop	r28
    3e0a:	df 91       	pop	r29
    3e0c:	08 95       	ret

00003e0e <LCD_voidGoToPosition>:

void LCD_voidGoToPosition(u8 X_Position, u8 Y_Position){
    3e0e:	df 93       	push	r29
    3e10:	cf 93       	push	r28
    3e12:	00 d0       	rcall	.+0      	; 0x3e14 <LCD_voidGoToPosition+0x6>
    3e14:	0f 92       	push	r0
    3e16:	cd b7       	in	r28, 0x3d	; 61
    3e18:	de b7       	in	r29, 0x3e	; 62
    3e1a:	8a 83       	std	Y+2, r24	; 0x02
    3e1c:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_Address = FIRST_LINE_ADDRESS;
    3e1e:	80 e8       	ldi	r24, 0x80	; 128
    3e20:	89 83       	std	Y+1, r24	; 0x01

	if(X_Position == 0){
    3e22:	8a 81       	ldd	r24, Y+2	; 0x02
    3e24:	88 23       	and	r24, r24
    3e26:	21 f4       	brne	.+8      	; 0x3e30 <LCD_voidGoToPosition+0x22>
		Local_Address = FIRST_LINE_ADDRESS + Y_Position;
    3e28:	8b 81       	ldd	r24, Y+3	; 0x03
    3e2a:	80 58       	subi	r24, 0x80	; 128
    3e2c:	89 83       	std	Y+1, r24	; 0x01
    3e2e:	14 c0       	rjmp	.+40     	; 0x3e58 <LCD_voidGoToPosition+0x4a>
	}
	else if(X_Position == 1){
    3e30:	8a 81       	ldd	r24, Y+2	; 0x02
    3e32:	81 30       	cpi	r24, 0x01	; 1
    3e34:	21 f4       	brne	.+8      	; 0x3e3e <LCD_voidGoToPosition+0x30>
		Local_Address = SECOND_LINE_ADDRESS + Y_Position;
    3e36:	8b 81       	ldd	r24, Y+3	; 0x03
    3e38:	80 54       	subi	r24, 0x40	; 64
    3e3a:	89 83       	std	Y+1, r24	; 0x01
    3e3c:	0d c0       	rjmp	.+26     	; 0x3e58 <LCD_voidGoToPosition+0x4a>
	}
	else if(X_Position == 2){
    3e3e:	8a 81       	ldd	r24, Y+2	; 0x02
    3e40:	82 30       	cpi	r24, 0x02	; 2
    3e42:	21 f4       	brne	.+8      	; 0x3e4c <LCD_voidGoToPosition+0x3e>
		Local_Address = THIRD_LINE_ADDRESS + Y_Position;
    3e44:	8b 81       	ldd	r24, Y+3	; 0x03
    3e46:	8c 56       	subi	r24, 0x6C	; 108
    3e48:	89 83       	std	Y+1, r24	; 0x01
    3e4a:	06 c0       	rjmp	.+12     	; 0x3e58 <LCD_voidGoToPosition+0x4a>
	}
	else if(X_Position == 3){
    3e4c:	8a 81       	ldd	r24, Y+2	; 0x02
    3e4e:	83 30       	cpi	r24, 0x03	; 3
    3e50:	19 f4       	brne	.+6      	; 0x3e58 <LCD_voidGoToPosition+0x4a>
		Local_Address = FOURTH_LINE_ADDRESS + Y_Position;
    3e52:	8b 81       	ldd	r24, Y+3	; 0x03
    3e54:	8c 52       	subi	r24, 0x2C	; 44
    3e56:	89 83       	std	Y+1, r24	; 0x01
	}

	Set_Bit(Local_Address,7); /*You can also just OR / add with 0x80 (128) to set the the MSB*/
    3e58:	89 81       	ldd	r24, Y+1	; 0x01
    3e5a:	80 68       	ori	r24, 0x80	; 128
    3e5c:	89 83       	std	Y+1, r24	; 0x01
	LCD_voidSendCommand(Local_Address);
    3e5e:	89 81       	ldd	r24, Y+1	; 0x01
    3e60:	0e 94 a5 1a 	call	0x354a	; 0x354a <LCD_voidSendCommand>
}
    3e64:	0f 90       	pop	r0
    3e66:	0f 90       	pop	r0
    3e68:	0f 90       	pop	r0
    3e6a:	cf 91       	pop	r28
    3e6c:	df 91       	pop	r29
    3e6e:	08 95       	ret

00003e70 <LCD_voidClear>:

void LCD_voidClear(u8 X_Position, u8 Y_Position)
{
    3e70:	df 93       	push	r29
    3e72:	cf 93       	push	r28
    3e74:	00 d0       	rcall	.+0      	; 0x3e76 <LCD_voidClear+0x6>
    3e76:	cd b7       	in	r28, 0x3d	; 61
    3e78:	de b7       	in	r29, 0x3e	; 62
    3e7a:	89 83       	std	Y+1, r24	; 0x01
    3e7c:	6a 83       	std	Y+2, r22	; 0x02
	LCD_voidGoToPosition(X_Position,Y_Position);
    3e7e:	89 81       	ldd	r24, Y+1	; 0x01
    3e80:	6a 81       	ldd	r22, Y+2	; 0x02
    3e82:	0e 94 07 1f 	call	0x3e0e	; 0x3e0e <LCD_voidGoToPosition>
	LCD_voidWriteChar(' ');
    3e86:	80 e2       	ldi	r24, 0x20	; 32
    3e88:	0e 94 55 1c 	call	0x38aa	; 0x38aa <LCD_voidWriteChar>
}
    3e8c:	0f 90       	pop	r0
    3e8e:	0f 90       	pop	r0
    3e90:	cf 91       	pop	r28
    3e92:	df 91       	pop	r29
    3e94:	08 95       	ret

00003e96 <LCD_voidClearLine>:
void LCD_voidClearLine(u8 X_Position, u8 Y_Position)
{
    3e96:	df 93       	push	r29
    3e98:	cf 93       	push	r28
    3e9a:	00 d0       	rcall	.+0      	; 0x3e9c <LCD_voidClearLine+0x6>
    3e9c:	0f 92       	push	r0
    3e9e:	cd b7       	in	r28, 0x3d	; 61
    3ea0:	de b7       	in	r29, 0x3e	; 62
    3ea2:	8a 83       	std	Y+2, r24	; 0x02
    3ea4:	6b 83       	std	Y+3, r22	; 0x03
	for(u8 num = 0; num <= Y_Position; num++)
    3ea6:	19 82       	std	Y+1, r1	; 0x01
    3ea8:	0a c0       	rjmp	.+20     	; 0x3ebe <LCD_voidClearLine+0x28>
	{
		LCD_voidGoToPosition(X_Position,num);
    3eaa:	8a 81       	ldd	r24, Y+2	; 0x02
    3eac:	69 81       	ldd	r22, Y+1	; 0x01
    3eae:	0e 94 07 1f 	call	0x3e0e	; 0x3e0e <LCD_voidGoToPosition>
		LCD_voidWriteChar(' ');
    3eb2:	80 e2       	ldi	r24, 0x20	; 32
    3eb4:	0e 94 55 1c 	call	0x38aa	; 0x38aa <LCD_voidWriteChar>
	LCD_voidGoToPosition(X_Position,Y_Position);
	LCD_voidWriteChar(' ');
}
void LCD_voidClearLine(u8 X_Position, u8 Y_Position)
{
	for(u8 num = 0; num <= Y_Position; num++)
    3eb8:	89 81       	ldd	r24, Y+1	; 0x01
    3eba:	8f 5f       	subi	r24, 0xFF	; 255
    3ebc:	89 83       	std	Y+1, r24	; 0x01
    3ebe:	99 81       	ldd	r25, Y+1	; 0x01
    3ec0:	8b 81       	ldd	r24, Y+3	; 0x03
    3ec2:	89 17       	cp	r24, r25
    3ec4:	90 f7       	brcc	.-28     	; 0x3eaa <LCD_voidClearLine+0x14>
	{
		LCD_voidGoToPosition(X_Position,num);
		LCD_voidWriteChar(' ');
	}
}
    3ec6:	0f 90       	pop	r0
    3ec8:	0f 90       	pop	r0
    3eca:	0f 90       	pop	r0
    3ecc:	cf 91       	pop	r28
    3ece:	df 91       	pop	r29
    3ed0:	08 95       	ret

00003ed2 <LCD_voidDisplaySpecialChar>:

void LCD_voidDisplaySpecialChar(u8 *char_ptr,u8 CGRam_index,u8 row,u8 column){
    3ed2:	df 93       	push	r29
    3ed4:	cf 93       	push	r28
    3ed6:	cd b7       	in	r28, 0x3d	; 61
    3ed8:	de b7       	in	r29, 0x3e	; 62
    3eda:	27 97       	sbiw	r28, 0x07	; 7
    3edc:	0f b6       	in	r0, 0x3f	; 63
    3ede:	f8 94       	cli
    3ee0:	de bf       	out	0x3e, r29	; 62
    3ee2:	0f be       	out	0x3f, r0	; 63
    3ee4:	cd bf       	out	0x3d, r28	; 61
    3ee6:	9c 83       	std	Y+4, r25	; 0x04
    3ee8:	8b 83       	std	Y+3, r24	; 0x03
    3eea:	6d 83       	std	Y+5, r22	; 0x05
    3eec:	4e 83       	std	Y+6, r20	; 0x06
    3eee:	2f 83       	std	Y+7, r18	; 0x07

	LCD_voidGoToPosition(row,column);
    3ef0:	8e 81       	ldd	r24, Y+6	; 0x06
    3ef2:	6f 81       	ldd	r22, Y+7	; 0x07
    3ef4:	0e 94 07 1f 	call	0x3e0e	; 0x3e0e <LCD_voidGoToPosition>
	LCD_voidWriteChar(CGRam_index);
    3ef8:	8d 81       	ldd	r24, Y+5	; 0x05
    3efa:	0e 94 55 1c 	call	0x38aa	; 0x38aa <LCD_voidWriteChar>
	u8 address = 0;
    3efe:	1a 82       	std	Y+2, r1	; 0x02
	u8 index = 0;
    3f00:	19 82       	std	Y+1, r1	; 0x01
	if(CGRam_index < 8){
    3f02:	8d 81       	ldd	r24, Y+5	; 0x05
    3f04:	88 30       	cpi	r24, 0x08	; 8
    3f06:	30 f5       	brcc	.+76     	; 0x3f54 <LCD_voidDisplaySpecialChar+0x82>
		address = CGRam_index * 8;
    3f08:	8d 81       	ldd	r24, Y+5	; 0x05
    3f0a:	88 2f       	mov	r24, r24
    3f0c:	90 e0       	ldi	r25, 0x00	; 0
    3f0e:	88 0f       	add	r24, r24
    3f10:	99 1f       	adc	r25, r25
    3f12:	88 0f       	add	r24, r24
    3f14:	99 1f       	adc	r25, r25
    3f16:	88 0f       	add	r24, r24
    3f18:	99 1f       	adc	r25, r25
    3f1a:	8a 83       	std	Y+2, r24	; 0x02
		Set_Bit(address,6);
    3f1c:	8a 81       	ldd	r24, Y+2	; 0x02
    3f1e:	80 64       	ori	r24, 0x40	; 64
    3f20:	8a 83       	std	Y+2, r24	; 0x02
		Clear_Bit(address,7);
    3f22:	8a 81       	ldd	r24, Y+2	; 0x02
    3f24:	8f 77       	andi	r24, 0x7F	; 127
    3f26:	8a 83       	std	Y+2, r24	; 0x02
		LCD_voidSendCommand(address);
    3f28:	8a 81       	ldd	r24, Y+2	; 0x02
    3f2a:	0e 94 a5 1a 	call	0x354a	; 0x354a <LCD_voidSendCommand>
		for(index = 0; index < 8; index++){
    3f2e:	19 82       	std	Y+1, r1	; 0x01
    3f30:	0e c0       	rjmp	.+28     	; 0x3f4e <LCD_voidDisplaySpecialChar+0x7c>
			LCD_voidWriteChar(char_ptr[index]);
    3f32:	89 81       	ldd	r24, Y+1	; 0x01
    3f34:	28 2f       	mov	r18, r24
    3f36:	30 e0       	ldi	r19, 0x00	; 0
    3f38:	8b 81       	ldd	r24, Y+3	; 0x03
    3f3a:	9c 81       	ldd	r25, Y+4	; 0x04
    3f3c:	fc 01       	movw	r30, r24
    3f3e:	e2 0f       	add	r30, r18
    3f40:	f3 1f       	adc	r31, r19
    3f42:	80 81       	ld	r24, Z
    3f44:	0e 94 55 1c 	call	0x38aa	; 0x38aa <LCD_voidWriteChar>
	if(CGRam_index < 8){
		address = CGRam_index * 8;
		Set_Bit(address,6);
		Clear_Bit(address,7);
		LCD_voidSendCommand(address);
		for(index = 0; index < 8; index++){
    3f48:	89 81       	ldd	r24, Y+1	; 0x01
    3f4a:	8f 5f       	subi	r24, 0xFF	; 255
    3f4c:	89 83       	std	Y+1, r24	; 0x01
    3f4e:	89 81       	ldd	r24, Y+1	; 0x01
    3f50:	88 30       	cpi	r24, 0x08	; 8
    3f52:	78 f3       	brcs	.-34     	; 0x3f32 <LCD_voidDisplaySpecialChar+0x60>
			LCD_voidWriteChar(char_ptr[index]);
		}
	}
	LCD_voidSendCommand(LCD_ReturnHome);
    3f54:	82 e0       	ldi	r24, 0x02	; 2
    3f56:	0e 94 a5 1a 	call	0x354a	; 0x354a <LCD_voidSendCommand>
}
    3f5a:	27 96       	adiw	r28, 0x07	; 7
    3f5c:	0f b6       	in	r0, 0x3f	; 63
    3f5e:	f8 94       	cli
    3f60:	de bf       	out	0x3e, r29	; 62
    3f62:	0f be       	out	0x3f, r0	; 63
    3f64:	cd bf       	out	0x3d, r28	; 61
    3f66:	cf 91       	pop	r28
    3f68:	df 91       	pop	r29
    3f6a:	08 95       	ret

00003f6c <KPD_u8GetPressedKey>:
#include "KPD_Private.h"



u8 KPD_u8GetPressedKey(void)
{
    3f6c:	df 93       	push	r29
    3f6e:	cf 93       	push	r28
    3f70:	00 d0       	rcall	.+0      	; 0x3f72 <KPD_u8GetPressedKey+0x6>
    3f72:	00 d0       	rcall	.+0      	; 0x3f74 <KPD_u8GetPressedKey+0x8>
    3f74:	0f 92       	push	r0
    3f76:	cd b7       	in	r28, 0x3d	; 61
    3f78:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8PressedKey = KPD_NO_PRESSED_KEY;
    3f7a:	8f ef       	ldi	r24, 0xFF	; 255
    3f7c:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8ColumnIdx, Local_u8RowIdx, Local_u8PinState = 0;
    3f7e:	1c 82       	std	Y+4, r1	; 0x04
			KPD_ROW_PIN1,
			KPD_ROW_PIN2,
			KPD_ROW_PIN3
	};

	for(Local_u8ColumnIdx = 0; Local_u8ColumnIdx < COLM_NUM; Local_u8ColumnIdx++)
    3f80:	1a 82       	std	Y+2, r1	; 0x02
    3f82:	5e c0       	rjmp	.+188    	; 0x4040 <KPD_u8GetPressedKey+0xd4>
	{
		// Activate current column
		DIO_u8SetPinValue(KPD_PORT, Local_u8KPDColmArr[Local_u8ColumnIdx], DIO_u8PIN_LOW);
    3f84:	8a 81       	ldd	r24, Y+2	; 0x02
    3f86:	88 2f       	mov	r24, r24
    3f88:	90 e0       	ldi	r25, 0x00	; 0
    3f8a:	fc 01       	movw	r30, r24
    3f8c:	ee 58       	subi	r30, 0x8E	; 142
    3f8e:	fe 4f       	sbci	r31, 0xFE	; 254
    3f90:	90 81       	ld	r25, Z
    3f92:	82 e0       	ldi	r24, 0x02	; 2
    3f94:	69 2f       	mov	r22, r25
    3f96:	40 e0       	ldi	r20, 0x00	; 0
    3f98:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>

		for(Local_u8RowIdx = 0; Local_u8RowIdx < ROW_NUM; Local_u8RowIdx++)
    3f9c:	19 82       	std	Y+1, r1	; 0x01
    3f9e:	3d c0       	rjmp	.+122    	; 0x401a <KPD_u8GetPressedKey+0xae>
		{
			// Get Current Row
			DIO_GetPinValue(KPD_PORT, Local_u8KPDRowArr[Local_u8RowIdx], &Local_u8PinState);
    3fa0:	89 81       	ldd	r24, Y+1	; 0x01
    3fa2:	88 2f       	mov	r24, r24
    3fa4:	90 e0       	ldi	r25, 0x00	; 0
    3fa6:	fc 01       	movw	r30, r24
    3fa8:	e2 59       	subi	r30, 0x92	; 146
    3faa:	fe 4f       	sbci	r31, 0xFE	; 254
    3fac:	90 81       	ld	r25, Z
    3fae:	9e 01       	movw	r18, r28
    3fb0:	2c 5f       	subi	r18, 0xFC	; 252
    3fb2:	3f 4f       	sbci	r19, 0xFF	; 255
    3fb4:	82 e0       	ldi	r24, 0x02	; 2
    3fb6:	69 2f       	mov	r22, r25
    3fb8:	a9 01       	movw	r20, r18
    3fba:	0e 94 27 11 	call	0x224e	; 0x224e <DIO_GetPinValue>

			// Check pressed
			if( DIO_u8PIN_LOW == Local_u8PinState )
    3fbe:	8c 81       	ldd	r24, Y+4	; 0x04
    3fc0:	88 23       	and	r24, r24
    3fc2:	41 f5       	brne	.+80     	; 0x4014 <KPD_u8GetPressedKey+0xa8>
			{
				Local_u8PressedKey = Local_u8KPDArr[Local_u8RowIdx][Local_u8ColumnIdx];
    3fc4:	89 81       	ldd	r24, Y+1	; 0x01
    3fc6:	48 2f       	mov	r20, r24
    3fc8:	50 e0       	ldi	r21, 0x00	; 0
    3fca:	8a 81       	ldd	r24, Y+2	; 0x02
    3fcc:	28 2f       	mov	r18, r24
    3fce:	30 e0       	ldi	r19, 0x00	; 0
    3fd0:	ca 01       	movw	r24, r20
    3fd2:	88 0f       	add	r24, r24
    3fd4:	99 1f       	adc	r25, r25
    3fd6:	88 0f       	add	r24, r24
    3fd8:	99 1f       	adc	r25, r25
    3fda:	82 0f       	add	r24, r18
    3fdc:	93 1f       	adc	r25, r19
    3fde:	fc 01       	movw	r30, r24
    3fe0:	ea 58       	subi	r30, 0x8A	; 138
    3fe2:	fe 4f       	sbci	r31, 0xFE	; 254
    3fe4:	80 81       	ld	r24, Z
    3fe6:	8b 83       	std	Y+3, r24	; 0x03
    3fe8:	0f c0       	rjmp	.+30     	; 0x4008 <KPD_u8GetPressedKey+0x9c>

				// Busy waiting until released
				while( DIO_u8PIN_LOW == Local_u8PinState )
				{
					DIO_GetPinValue(KPD_PORT, Local_u8KPDRowArr[Local_u8RowIdx], &Local_u8PinState);
    3fea:	89 81       	ldd	r24, Y+1	; 0x01
    3fec:	88 2f       	mov	r24, r24
    3fee:	90 e0       	ldi	r25, 0x00	; 0
    3ff0:	fc 01       	movw	r30, r24
    3ff2:	e2 59       	subi	r30, 0x92	; 146
    3ff4:	fe 4f       	sbci	r31, 0xFE	; 254
    3ff6:	90 81       	ld	r25, Z
    3ff8:	9e 01       	movw	r18, r28
    3ffa:	2c 5f       	subi	r18, 0xFC	; 252
    3ffc:	3f 4f       	sbci	r19, 0xFF	; 255
    3ffe:	82 e0       	ldi	r24, 0x02	; 2
    4000:	69 2f       	mov	r22, r25
    4002:	a9 01       	movw	r20, r18
    4004:	0e 94 27 11 	call	0x224e	; 0x224e <DIO_GetPinValue>
			if( DIO_u8PIN_LOW == Local_u8PinState )
			{
				Local_u8PressedKey = Local_u8KPDArr[Local_u8RowIdx][Local_u8ColumnIdx];

				// Busy waiting until released
				while( DIO_u8PIN_LOW == Local_u8PinState )
    4008:	8c 81       	ldd	r24, Y+4	; 0x04
    400a:	88 23       	and	r24, r24
    400c:	71 f3       	breq	.-36     	; 0x3fea <KPD_u8GetPressedKey+0x7e>
				{
					DIO_GetPinValue(KPD_PORT, Local_u8KPDRowArr[Local_u8RowIdx], &Local_u8PinState);
				}
				return Local_u8PressedKey;
    400e:	8b 81       	ldd	r24, Y+3	; 0x03
    4010:	8d 83       	std	Y+5, r24	; 0x05
    4012:	1c c0       	rjmp	.+56     	; 0x404c <KPD_u8GetPressedKey+0xe0>
	for(Local_u8ColumnIdx = 0; Local_u8ColumnIdx < COLM_NUM; Local_u8ColumnIdx++)
	{
		// Activate current column
		DIO_u8SetPinValue(KPD_PORT, Local_u8KPDColmArr[Local_u8ColumnIdx], DIO_u8PIN_LOW);

		for(Local_u8RowIdx = 0; Local_u8RowIdx < ROW_NUM; Local_u8RowIdx++)
    4014:	89 81       	ldd	r24, Y+1	; 0x01
    4016:	8f 5f       	subi	r24, 0xFF	; 255
    4018:	89 83       	std	Y+1, r24	; 0x01
    401a:	89 81       	ldd	r24, Y+1	; 0x01
    401c:	84 30       	cpi	r24, 0x04	; 4
    401e:	08 f4       	brcc	.+2      	; 0x4022 <KPD_u8GetPressedKey+0xb6>
    4020:	bf cf       	rjmp	.-130    	; 0x3fa0 <KPD_u8GetPressedKey+0x34>
				return Local_u8PressedKey;
			}

		}
		// Deactivate current Column
		DIO_u8SetPinValue(KPD_PORT, Local_u8KPDColmArr[Local_u8ColumnIdx], DIO_u8PIN_HIGH);
    4022:	8a 81       	ldd	r24, Y+2	; 0x02
    4024:	88 2f       	mov	r24, r24
    4026:	90 e0       	ldi	r25, 0x00	; 0
    4028:	fc 01       	movw	r30, r24
    402a:	ee 58       	subi	r30, 0x8E	; 142
    402c:	fe 4f       	sbci	r31, 0xFE	; 254
    402e:	90 81       	ld	r25, Z
    4030:	82 e0       	ldi	r24, 0x02	; 2
    4032:	69 2f       	mov	r22, r25
    4034:	41 e0       	ldi	r20, 0x01	; 1
    4036:	0e 94 de 0f 	call	0x1fbc	; 0x1fbc <DIO_u8SetPinValue>
			KPD_ROW_PIN1,
			KPD_ROW_PIN2,
			KPD_ROW_PIN3
	};

	for(Local_u8ColumnIdx = 0; Local_u8ColumnIdx < COLM_NUM; Local_u8ColumnIdx++)
    403a:	8a 81       	ldd	r24, Y+2	; 0x02
    403c:	8f 5f       	subi	r24, 0xFF	; 255
    403e:	8a 83       	std	Y+2, r24	; 0x02
    4040:	8a 81       	ldd	r24, Y+2	; 0x02
    4042:	84 30       	cpi	r24, 0x04	; 4
    4044:	08 f4       	brcc	.+2      	; 0x4048 <KPD_u8GetPressedKey+0xdc>
    4046:	9e cf       	rjmp	.-196    	; 0x3f84 <KPD_u8GetPressedKey+0x18>
		}
		// Deactivate current Column
		DIO_u8SetPinValue(KPD_PORT, Local_u8KPDColmArr[Local_u8ColumnIdx], DIO_u8PIN_HIGH);

	}
	return Local_u8PressedKey;
    4048:	8b 81       	ldd	r24, Y+3	; 0x03
    404a:	8d 83       	std	Y+5, r24	; 0x05
    404c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    404e:	0f 90       	pop	r0
    4050:	0f 90       	pop	r0
    4052:	0f 90       	pop	r0
    4054:	0f 90       	pop	r0
    4056:	0f 90       	pop	r0
    4058:	cf 91       	pop	r28
    405a:	df 91       	pop	r29
    405c:	08 95       	ret

0000405e <__mulsi3>:
    405e:	62 9f       	mul	r22, r18
    4060:	d0 01       	movw	r26, r0
    4062:	73 9f       	mul	r23, r19
    4064:	f0 01       	movw	r30, r0
    4066:	82 9f       	mul	r24, r18
    4068:	e0 0d       	add	r30, r0
    406a:	f1 1d       	adc	r31, r1
    406c:	64 9f       	mul	r22, r20
    406e:	e0 0d       	add	r30, r0
    4070:	f1 1d       	adc	r31, r1
    4072:	92 9f       	mul	r25, r18
    4074:	f0 0d       	add	r31, r0
    4076:	83 9f       	mul	r24, r19
    4078:	f0 0d       	add	r31, r0
    407a:	74 9f       	mul	r23, r20
    407c:	f0 0d       	add	r31, r0
    407e:	65 9f       	mul	r22, r21
    4080:	f0 0d       	add	r31, r0
    4082:	99 27       	eor	r25, r25
    4084:	72 9f       	mul	r23, r18
    4086:	b0 0d       	add	r27, r0
    4088:	e1 1d       	adc	r30, r1
    408a:	f9 1f       	adc	r31, r25
    408c:	63 9f       	mul	r22, r19
    408e:	b0 0d       	add	r27, r0
    4090:	e1 1d       	adc	r30, r1
    4092:	f9 1f       	adc	r31, r25
    4094:	bd 01       	movw	r22, r26
    4096:	cf 01       	movw	r24, r30
    4098:	11 24       	eor	r1, r1
    409a:	08 95       	ret

0000409c <__divmodsi4>:
    409c:	97 fb       	bst	r25, 7
    409e:	09 2e       	mov	r0, r25
    40a0:	05 26       	eor	r0, r21
    40a2:	0e d0       	rcall	.+28     	; 0x40c0 <__divmodsi4_neg1>
    40a4:	57 fd       	sbrc	r21, 7
    40a6:	04 d0       	rcall	.+8      	; 0x40b0 <__divmodsi4_neg2>
    40a8:	14 d0       	rcall	.+40     	; 0x40d2 <__udivmodsi4>
    40aa:	0a d0       	rcall	.+20     	; 0x40c0 <__divmodsi4_neg1>
    40ac:	00 1c       	adc	r0, r0
    40ae:	38 f4       	brcc	.+14     	; 0x40be <__divmodsi4_exit>

000040b0 <__divmodsi4_neg2>:
    40b0:	50 95       	com	r21
    40b2:	40 95       	com	r20
    40b4:	30 95       	com	r19
    40b6:	21 95       	neg	r18
    40b8:	3f 4f       	sbci	r19, 0xFF	; 255
    40ba:	4f 4f       	sbci	r20, 0xFF	; 255
    40bc:	5f 4f       	sbci	r21, 0xFF	; 255

000040be <__divmodsi4_exit>:
    40be:	08 95       	ret

000040c0 <__divmodsi4_neg1>:
    40c0:	f6 f7       	brtc	.-4      	; 0x40be <__divmodsi4_exit>
    40c2:	90 95       	com	r25
    40c4:	80 95       	com	r24
    40c6:	70 95       	com	r23
    40c8:	61 95       	neg	r22
    40ca:	7f 4f       	sbci	r23, 0xFF	; 255
    40cc:	8f 4f       	sbci	r24, 0xFF	; 255
    40ce:	9f 4f       	sbci	r25, 0xFF	; 255
    40d0:	08 95       	ret

000040d2 <__udivmodsi4>:
    40d2:	a1 e2       	ldi	r26, 0x21	; 33
    40d4:	1a 2e       	mov	r1, r26
    40d6:	aa 1b       	sub	r26, r26
    40d8:	bb 1b       	sub	r27, r27
    40da:	fd 01       	movw	r30, r26
    40dc:	0d c0       	rjmp	.+26     	; 0x40f8 <__udivmodsi4_ep>

000040de <__udivmodsi4_loop>:
    40de:	aa 1f       	adc	r26, r26
    40e0:	bb 1f       	adc	r27, r27
    40e2:	ee 1f       	adc	r30, r30
    40e4:	ff 1f       	adc	r31, r31
    40e6:	a2 17       	cp	r26, r18
    40e8:	b3 07       	cpc	r27, r19
    40ea:	e4 07       	cpc	r30, r20
    40ec:	f5 07       	cpc	r31, r21
    40ee:	20 f0       	brcs	.+8      	; 0x40f8 <__udivmodsi4_ep>
    40f0:	a2 1b       	sub	r26, r18
    40f2:	b3 0b       	sbc	r27, r19
    40f4:	e4 0b       	sbc	r30, r20
    40f6:	f5 0b       	sbc	r31, r21

000040f8 <__udivmodsi4_ep>:
    40f8:	66 1f       	adc	r22, r22
    40fa:	77 1f       	adc	r23, r23
    40fc:	88 1f       	adc	r24, r24
    40fe:	99 1f       	adc	r25, r25
    4100:	1a 94       	dec	r1
    4102:	69 f7       	brne	.-38     	; 0x40de <__udivmodsi4_loop>
    4104:	60 95       	com	r22
    4106:	70 95       	com	r23
    4108:	80 95       	com	r24
    410a:	90 95       	com	r25
    410c:	9b 01       	movw	r18, r22
    410e:	ac 01       	movw	r20, r24
    4110:	bd 01       	movw	r22, r26
    4112:	cf 01       	movw	r24, r30
    4114:	08 95       	ret

00004116 <__prologue_saves__>:
    4116:	2f 92       	push	r2
    4118:	3f 92       	push	r3
    411a:	4f 92       	push	r4
    411c:	5f 92       	push	r5
    411e:	6f 92       	push	r6
    4120:	7f 92       	push	r7
    4122:	8f 92       	push	r8
    4124:	9f 92       	push	r9
    4126:	af 92       	push	r10
    4128:	bf 92       	push	r11
    412a:	cf 92       	push	r12
    412c:	df 92       	push	r13
    412e:	ef 92       	push	r14
    4130:	ff 92       	push	r15
    4132:	0f 93       	push	r16
    4134:	1f 93       	push	r17
    4136:	cf 93       	push	r28
    4138:	df 93       	push	r29
    413a:	cd b7       	in	r28, 0x3d	; 61
    413c:	de b7       	in	r29, 0x3e	; 62
    413e:	ca 1b       	sub	r28, r26
    4140:	db 0b       	sbc	r29, r27
    4142:	0f b6       	in	r0, 0x3f	; 63
    4144:	f8 94       	cli
    4146:	de bf       	out	0x3e, r29	; 62
    4148:	0f be       	out	0x3f, r0	; 63
    414a:	cd bf       	out	0x3d, r28	; 61
    414c:	09 94       	ijmp

0000414e <__epilogue_restores__>:
    414e:	2a 88       	ldd	r2, Y+18	; 0x12
    4150:	39 88       	ldd	r3, Y+17	; 0x11
    4152:	48 88       	ldd	r4, Y+16	; 0x10
    4154:	5f 84       	ldd	r5, Y+15	; 0x0f
    4156:	6e 84       	ldd	r6, Y+14	; 0x0e
    4158:	7d 84       	ldd	r7, Y+13	; 0x0d
    415a:	8c 84       	ldd	r8, Y+12	; 0x0c
    415c:	9b 84       	ldd	r9, Y+11	; 0x0b
    415e:	aa 84       	ldd	r10, Y+10	; 0x0a
    4160:	b9 84       	ldd	r11, Y+9	; 0x09
    4162:	c8 84       	ldd	r12, Y+8	; 0x08
    4164:	df 80       	ldd	r13, Y+7	; 0x07
    4166:	ee 80       	ldd	r14, Y+6	; 0x06
    4168:	fd 80       	ldd	r15, Y+5	; 0x05
    416a:	0c 81       	ldd	r16, Y+4	; 0x04
    416c:	1b 81       	ldd	r17, Y+3	; 0x03
    416e:	aa 81       	ldd	r26, Y+2	; 0x02
    4170:	b9 81       	ldd	r27, Y+1	; 0x01
    4172:	ce 0f       	add	r28, r30
    4174:	d1 1d       	adc	r29, r1
    4176:	0f b6       	in	r0, 0x3f	; 63
    4178:	f8 94       	cli
    417a:	de bf       	out	0x3e, r29	; 62
    417c:	0f be       	out	0x3f, r0	; 63
    417e:	cd bf       	out	0x3d, r28	; 61
    4180:	ed 01       	movw	r28, r26
    4182:	08 95       	ret

00004184 <_exit>:
    4184:	f8 94       	cli

00004186 <__stop_program>:
    4186:	ff cf       	rjmp	.-2      	; 0x4186 <__stop_program>
