// Created by IP Generator (Version 2020.3-Lite build 71107)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


MA_stage0 the_instance_name (
  .a(a),                  // input [17:0]
  .b(b),                  // input [17:0]
  .acc_init(acc_init),    // input [95:0]
  .clk(clk),              // input
  .rst(rst),              // input
  .ce(ce),                // input
  .reload(reload),        // input
  .p(p)                   // output [95:0]
);
