[02/02 22:08:23      0s] 
[02/02 22:08:23      0s] Cadence Innovus(TM) Implementation System.
[02/02 22:08:23      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/02 22:08:23      0s] 
[02/02 22:08:23      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[02/02 22:08:23      0s] Options:	
[02/02 22:08:23      0s] Date:		Tue Feb  2 22:08:23 2021
[02/02 22:08:23      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[02/02 22:08:23      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[02/02 22:08:23      0s] 
[02/02 22:08:23      0s] License:
[02/02 22:08:23      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[02/02 22:08:23      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/02 22:12:21     22s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[02/02 22:12:21     22s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[02/02 22:12:21     22s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[02/02 22:12:21     22s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[02/02 22:12:21     22s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[02/02 22:12:21     22s] @(#)CDS: CPE v17.11-s095
[02/02 22:12:21     22s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[02/02 22:12:21     22s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[02/02 22:12:21     22s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/02 22:12:21     22s] @(#)CDS: RCDB 11.10
[02/02 22:12:21     22s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[02/02 22:12:21     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V.

[02/02 22:12:21     22s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[02/02 22:12:34     23s] 
[02/02 22:12:34     23s] **INFO:  MMMC transition support version v31-84 
[02/02 22:12:34     23s] 
[02/02 22:12:34     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/02 22:12:34     23s] <CMD> suppressMessage ENCEXT-2799
[02/02 22:12:38     23s] <CMD> getDrawView
[02/02 22:12:38     23s] <CMD> loadWorkspace -name Physical
[02/02 22:12:40     23s] <CMD> win
[02/02 22:15:02     28s] <CMD> encMessage warning 0
[02/02 22:15:02     28s] Suppress "**WARN ..." messages.
[02/02 22:15:02     28s] <CMD> encMessage debug 0
[02/02 22:15:02     28s] <CMD> encMessage info 0
[02/02 22:15:07     28s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/02 22:15:09     29s] Loading view definition file from /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_postFix.dat/viewDefinition.tcl
[02/02 22:15:09     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:09     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:09     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:09     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:09     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:09     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:09     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:09     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:10     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:10     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:10     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:10     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:10     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:10     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:11     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:11     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:11     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:11     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:11     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:12     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 22:15:33     31s] *** End library_loading (cpu=0.04min, real=0.40min, mem=19.7M, fe_cpu=0.52min, fe_real=7.17min, fe_mem=529.2M) ***
[02/02 22:15:39     31s] *** Netlist is unique.
[02/02 22:15:40     32s] Loading preference file /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_postFix.dat/gui.pref.tcl ...
[02/02 22:15:41     32s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/02 22:16:03     34s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/02 22:17:56     38s] <CMD> setDrawView place
[02/02 22:19:12     40s] <CMD> encMessage warning 0
[02/02 22:19:12     40s] Suppress "**WARN ..." messages.
[02/02 22:19:12     40s] <CMD> encMessage debug 0
[02/02 22:19:12     40s] <CMD> encMessage info 0
[02/02 22:19:14     40s] Free PSO.
[02/02 22:19:22     41s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[02/02 22:19:29     42s] 
[02/02 22:19:29     42s] 
[02/02 22:19:29     42s] Info (SM2C): Status of key globals:
[02/02 22:19:29     42s] 	 MMMC-by-default flow     : 1
[02/02 22:19:29     42s] 	 Default MMMC objs envvar : 0
[02/02 22:19:29     42s] 	 Data portability         : 0
[02/02 22:19:29     42s] 	 MMMC PV Emulation        : 0
[02/02 22:19:29     42s] 	 MMMC debug               : 0
[02/02 22:19:29     42s] 	 Init_Design flow         : 1
[02/02 22:19:29     42s] 
[02/02 22:19:29     42s] 
[02/02 22:19:29     42s] 	 CTE SM2C global          : false
[02/02 22:19:29     42s] 	 Reporting view filter    : false
[02/02 22:19:33     42s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/02 22:19:35     42s] Loading view definition file from /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_HOLDFIX.enc.dat/viewDefinition.tcl
[02/02 22:20:02     44s] *** End library_loading (cpu=0.04min, real=0.43min, mem=9.0M, fe_cpu=0.75min, fe_real=11.63min, fe_mem=759.0M) ***
[02/02 22:20:07     45s] *** Netlist is unique.
[02/02 22:20:09     45s] Loading preference file /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_HOLDFIX.enc.dat/gui.pref.tcl ...
[02/02 22:20:09     45s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/02 22:20:13     45s] **WARN: analysis view MyAnView not found, use default_view_setup
[02/02 22:20:31     47s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/02 22:21:23     49s] <CMD> ecoRoute
[02/02 22:21:24     49s] #% Begin globalDetailRoute (date=02/02 22:21:23, mem=771.1M)
[02/02 22:21:24     49s] 
[02/02 22:21:24     49s] globalDetailRoute
[02/02 22:21:24     49s] 
[02/02 22:21:24     49s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[02/02 22:21:24     49s] #setNanoRouteMode -routeWithEco true
[02/02 22:21:24     49s] #setNanoRouteMode -routeWithSiDriven false
[02/02 22:21:24     49s] #setNanoRouteMode -routeWithTimingDriven false
[02/02 22:21:24     49s] #Start globalDetailRoute on Tue Feb  2 22:21:24 2021
[02/02 22:21:24     49s] #
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[31] of net instruction_ID_in[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[30] of net instruction_ID_in[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[29] of net instruction_ID_in[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[28] of net instruction_ID_in[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[27] of net instruction_ID_in[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[26] of net instruction_ID_in[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[25] of net instruction_ID_in[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[24] of net instruction_ID_in[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[23] of net instruction_ID_in[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[22] of net instruction_ID_in[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[21] of net instruction_ID_in[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[20] of net instruction_ID_in[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[19] of net instruction_ID_in[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[18] of net instruction_ID_in[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[17] of net instruction_ID_in[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[16] of net instruction_ID_in[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[15] of net instruction_ID_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[14] of net instruction_ID_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:21:27     50s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/02 22:21:27     50s] #To increase the message display limit, refer to the product command reference manual.
[02/02 22:21:28     50s] ### Net info: total nets: 7088
[02/02 22:21:28     50s] ### Net info: dirty nets: 0
[02/02 22:21:28     50s] ### Net info: marked as disconnected nets: 0
[02/02 22:21:32     50s] ### Net info: fully routed nets: 6957
[02/02 22:21:32     50s] ### Net info: trivial (single pin) nets: 0
[02/02 22:21:32     50s] ### Net info: unrouted nets: 78
[02/02 22:21:32     50s] ### Net info: re-extraction nets: 53
[02/02 22:21:32     50s] ### Net info: ignored nets: 0
[02/02 22:21:32     50s] ### Net info: skip routing nets: 0
[02/02 22:21:32     50s] ### import route signature (0) = 1253178772
[02/02 22:21:33     50s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[02/02 22:21:33     50s] #RTESIG:78da8d91418bc2301085f7ecaf18a2870a5ae7c5a44dae82d75d91ddbd962855c460a449
[02/02 22:21:33     50s] #       ffbfb29e16d4746e8ff9e6bd19663cf95d6f49a02e817964c30de8738b9a6b89b984d60b
[02/02 22:21:33     50s] #       d4cdbdf5b312a3f1e46bf32d2d896b88a9d93bef776e7f26fa2705153175a7cb71467d6c
[02/02 22:21:33     50s] #       3b8a6d4a77357d4c832da1e4bfa2e2e0834b4f39a59984eb53786f57554b3a381f5b2a76
[02/02 22:21:33     50s] #       21f8a78c9115a5ae7f8758ad085c22bb1618321b0869542e114be8bc91329c3552c60e30
[02/02 22:21:33     50s] #       b218020db84d4b4de2e5533e6e795cb251
[02/02 22:21:33     50s] #
[02/02 22:21:33     50s] #RTESIG:78da8d91418bc2301085f7ecaf18a2870a5ae7c5a44dae82d75d91ddbd962855c460a449
[02/02 22:21:33     50s] #       ffbfb29e16d4746e8ff9e6bd19663cf95d6f49a02e817964c30de8738b9a6b89b984d60b
[02/02 22:21:33     50s] #       d4cdbdf5b312a3f1e46bf32d2d896b88a9d93bef776e7f26fa2705153175a7cb71467d6c
[02/02 22:21:33     50s] #       3b8a6d4a77357d4c832da1e4bfa2e2e0834b4f39a59984eb53786f57554b3a381f5b2a76
[02/02 22:21:33     50s] #       21f8a78c9115a5ae7f8758ad085c22bb1618321b0869542e114be8bc91329c3552c60e30
[02/02 22:21:33     50s] #       b218020db84d4b4de2e5533e6e795cb251
[02/02 22:21:33     50s] #
[02/02 22:21:34     50s] #Start routing data preparation on Tue Feb  2 22:21:34 2021
[02/02 22:21:34     50s] #
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/02 22:21:34     50s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/02 22:21:34     50s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/02 22:21:34     50s] #Minimum voltage of a net in the design = 0.000.
[02/02 22:21:34     50s] #Maximum voltage of a net in the design = 1.100.
[02/02 22:21:34     50s] #Voltage range [0.000 - 0.000] has 1 net.
[02/02 22:21:34     50s] #Voltage range [1.100 - 1.100] has 1 net.
[02/02 22:21:34     50s] #Voltage range [0.000 - 1.100] has 7086 nets.
[02/02 22:21:43     51s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[02/02 22:21:43     51s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[02/02 22:21:43     51s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[02/02 22:21:43     51s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 22:21:43     51s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 22:21:43     51s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 22:21:43     51s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 22:21:43     51s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 22:21:43     51s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[02/02 22:21:43     51s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[02/02 22:21:43     51s] #Regenerating Ggrids automatically.
[02/02 22:21:43     51s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[02/02 22:21:43     51s] #Using automatically generated G-grids.
[02/02 22:21:43     51s] #Done routing data preparation.
[02/02 22:21:43     51s] #cpu time = 00:00:01, elapsed time = 00:00:10, memory = 810.30 (MB), peak = 842.00 (MB)
[02/02 22:21:43     51s] #Merging special wires...
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.7950 140.0700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 51.9900 120.7500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 41.2950 114.8700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.0050 103.6700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 40.1550 88.4050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 57.1300 81.5500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 54.6500 76.9300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 52.7500 70.3500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.3850 42.0700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 54.2150 26.8050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 47.9450 26.8050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.6600 23.7300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 65.1100 22.7500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 71.8750 20.9300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     51s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 68.0750 20.9300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     52s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 44.3900 41.9300 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     52s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 55.2200 26.9500 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     52s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 48.9500 26.9500 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     52s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 73.8200 21.3450 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     52s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 70.0200 21.3450 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:21:48     52s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[02/02 22:21:48     52s] #To increase the message display limit, refer to the product command reference manual.
[02/02 22:21:48     52s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET ALUout_WB_in_s[24]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[02/02 22:21:48     52s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET n6201. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[02/02 22:21:48     52s] #
[02/02 22:21:48     52s] #Connectivity extraction summary:
[02/02 22:21:48     52s] #53 routed nets are extracted.
[02/02 22:21:48     52s] #    51 (0.72%) extracted nets are partially routed.
[02/02 22:21:48     52s] #6957 routed net(s) are imported.
[02/02 22:21:48     52s] #78 nets are fixed|skipped|trivial (not extracted).
[02/02 22:21:48     52s] #Total number of nets = 7088.
[02/02 22:21:48     52s] #
[02/02 22:21:48     52s] #
[02/02 22:21:48     52s] #Finished routing data preparation on Tue Feb  2 22:21:48 2021
[02/02 22:21:48     52s] #
[02/02 22:21:48     52s] #Cpu time = 00:00:01
[02/02 22:21:48     52s] #Elapsed time = 00:00:15
[02/02 22:21:48     52s] #Increased memory = 14.43 (MB)
[02/02 22:21:48     52s] #Total memory = 812.58 (MB)
[02/02 22:21:48     52s] #Peak memory = 842.00 (MB)
[02/02 22:21:48     52s] #
[02/02 22:21:48     52s] #
[02/02 22:21:48     52s] #Start global routing on Tue Feb  2 22:21:48 2021
[02/02 22:21:48     52s] #
[02/02 22:21:48     52s] #Number of eco nets is 51
[02/02 22:21:48     52s] #
[02/02 22:21:48     52s] #Start global routing data preparation on Tue Feb  2 22:21:48 2021
[02/02 22:21:48     52s] #
[02/02 22:21:49     52s] #Start routing resource analysis on Tue Feb  2 22:21:49 2021
[02/02 22:21:49     52s] #
[02/02 22:21:56     52s] #Routing resource analysis is done on Tue Feb  2 22:21:56 2021
[02/02 22:21:56     52s] #
[02/02 22:21:56     52s] #  Resource Analysis:
[02/02 22:21:56     52s] #
[02/02 22:21:56     52s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/02 22:21:56     52s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/02 22:21:56     52s] #  --------------------------------------------------------------
[02/02 22:21:56     52s] #  metal1         H        1184          28        6561    70.89%
[02/02 22:21:56     52s] #  metal2         V         858          38        6561     2.41%
[02/02 22:21:56     52s] #  metal3         H        1212           0        6561     0.00%
[02/02 22:21:56     52s] #  metal4         V         608           0        6561     0.00%
[02/02 22:21:56     52s] #  metal5         H         605           0        6561     0.00%
[02/02 22:21:56     52s] #  metal6         V         608           0        6561     0.00%
[02/02 22:21:56     52s] #  metal7         H         201           0        6561     0.00%
[02/02 22:21:56     52s] #  metal8         V         202           0        6561     0.00%
[02/02 22:21:56     52s] #  metal9         H          81           0        6561     0.00%
[02/02 22:21:56     52s] #  metal10        V          81           0        6561     0.00%
[02/02 22:21:56     52s] #  --------------------------------------------------------------
[02/02 22:21:56     52s] #  Total                   5640       0.66%       65610     7.33%
[02/02 22:21:56     52s] #
[02/02 22:21:56     52s] #  21 nets (0.30%) with 1 preferred extra spacing.
[02/02 22:21:56     52s] #
[02/02 22:21:56     52s] #
[02/02 22:21:56     52s] #
[02/02 22:21:56     52s] #Global routing data preparation is done on Tue Feb  2 22:21:56 2021
[02/02 22:21:56     52s] #
[02/02 22:21:56     52s] #cpu time = 00:00:01, elapsed time = 00:00:08, memory = 813.42 (MB), peak = 842.00 (MB)
[02/02 22:21:56     52s] #
[02/02 22:21:56     52s] #cpu time = 00:00:01, elapsed time = 00:00:08, memory = 813.70 (MB), peak = 842.00 (MB)
[02/02 22:21:56     52s] #
[02/02 22:21:56     52s] #start global routing iteration 1...
[02/02 22:21:59     53s] #cpu time = 00:00:00, elapsed time = 00:00:03, memory = 819.92 (MB), peak = 842.00 (MB)
[02/02 22:21:59     53s] #
[02/02 22:21:59     53s] #start global routing iteration 2...
[02/02 22:22:01     53s] #cpu time = 00:00:00, elapsed time = 00:00:02, memory = 825.43 (MB), peak = 842.00 (MB)
[02/02 22:22:01     53s] #
[02/02 22:22:01     53s] #start global routing iteration 3...
[02/02 22:22:02     53s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 825.56 (MB), peak = 842.00 (MB)
[02/02 22:22:02     53s] #
[02/02 22:22:02     53s] #
[02/02 22:22:02     53s] #Total number of trivial nets (e.g. < 2 pins) = 78 (skipped).
[02/02 22:22:02     53s] #Total number of routable nets = 7010.
[02/02 22:22:02     53s] #Total number of nets in the design = 7088.
[02/02 22:22:02     53s] #
[02/02 22:22:02     53s] #51 routable nets have only global wires.
[02/02 22:22:02     53s] #6959 routable nets have only detail routed wires.
[02/02 22:22:02     53s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/02 22:22:02     53s] #19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/02 22:22:02     53s] #
[02/02 22:22:02     53s] #Routed nets constraints summary:
[02/02 22:22:02     53s] #------------------------------------------------
[02/02 22:22:02     53s] #        Rules   Pref Extra Space   Unconstrained  
[02/02 22:22:02     53s] #------------------------------------------------
[02/02 22:22:02     53s] #      Default                  3              48  
[02/02 22:22:02     53s] #------------------------------------------------
[02/02 22:22:02     53s] #        Total                  3              48  
[02/02 22:22:02     53s] #------------------------------------------------
[02/02 22:22:02     53s] #
[02/02 22:22:02     53s] #Routing constraints summary of the whole design:
[02/02 22:22:02     53s] #-------------------------------------------------------------------------------
[02/02 22:22:02     53s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[02/02 22:22:02     53s] #-------------------------------------------------------------------------------
[02/02 22:22:02     53s] #      Default                 21            1                 1            6988  
[02/02 22:22:02     53s] #-------------------------------------------------------------------------------
[02/02 22:22:02     53s] #        Total                 21            1                 1            6988  
[02/02 22:22:02     53s] #-------------------------------------------------------------------------------
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] #                 OverCon          
[02/02 22:22:03     53s] #                  #Gcell    %Gcell
[02/02 22:22:03     53s] #     Layer           (1)   OverCon
[02/02 22:22:03     53s] #  --------------------------------
[02/02 22:22:03     53s] #  metal1        0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  metal2        0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  metal3        0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  metal4        0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  metal5        0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  metal6        0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  metal7        0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  metal8        0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  metal9        0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  metal10       0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #  --------------------------------
[02/02 22:22:03     53s] #     Total      0(0.00%)   (0.00%)
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/02 22:22:03     53s] #  Overflow after GR: 0.00% H + 0.00% V
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] #Complete Global Routing.
[02/02 22:22:03     53s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 22:22:03     53s] #Total wire length = 100524 um.
[02/02 22:22:03     53s] #Total half perimeter of net bounding box = 80402 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal1 = 5155 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal2 = 39570 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal3 = 40903 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal4 = 13824 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal5 = 983 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal6 = 89 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal7 = 0 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal8 = 0 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal9 = 0 um.
[02/02 22:22:03     53s] #Total wire length on LAYER metal10 = 0 um.
[02/02 22:22:03     53s] #Total number of vias = 46899
[02/02 22:22:03     53s] #Up-Via Summary (total 46899):
[02/02 22:22:03     53s] #           
[02/02 22:22:03     53s] #-----------------------
[02/02 22:22:03     53s] # metal1          27301
[02/02 22:22:03     53s] # metal2          17494
[02/02 22:22:03     53s] # metal3           2041
[02/02 22:22:03     53s] # metal4             57
[02/02 22:22:03     53s] # metal5              6
[02/02 22:22:03     53s] #-----------------------
[02/02 22:22:03     53s] #                 46899 
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] #Max overcon = 0 track.
[02/02 22:22:03     53s] #Total overcon = 0.00%.
[02/02 22:22:03     53s] #Worst layer Gcell overcon rate = 0.00%.
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] #Global routing statistics:
[02/02 22:22:03     53s] #Cpu time = 00:00:01
[02/02 22:22:03     53s] #Elapsed time = 00:00:15
[02/02 22:22:03     53s] #Increased memory = 12.87 (MB)
[02/02 22:22:03     53s] #Total memory = 825.61 (MB)
[02/02 22:22:03     53s] #Peak memory = 842.00 (MB)
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] #Finished global routing on Tue Feb  2 22:22:03 2021
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] #
[02/02 22:22:03     53s] ### route signature (4) = 1399410281
[02/02 22:22:03     53s] ### violation signature (2) =  694058860
[02/02 22:22:03     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.95 (MB), peak = 842.00 (MB)
[02/02 22:22:05     53s] #Start Track Assignment.
[02/02 22:22:10     54s] #Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[02/02 22:22:15     54s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/02 22:22:16     54s] #Complete Track Assignment.
[02/02 22:22:16     54s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 22:22:16     54s] #Total wire length = 100528 um.
[02/02 22:22:16     54s] #Total half perimeter of net bounding box = 80402 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal1 = 5157 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal2 = 39571 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal3 = 40904 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal4 = 13824 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal5 = 983 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal6 = 89 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal7 = 0 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal8 = 0 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal9 = 0 um.
[02/02 22:22:16     54s] #Total wire length on LAYER metal10 = 0 um.
[02/02 22:22:16     54s] #Total number of vias = 46899
[02/02 22:22:16     54s] #Up-Via Summary (total 46899):
[02/02 22:22:16     54s] #           
[02/02 22:22:16     54s] #-----------------------
[02/02 22:22:16     54s] # metal1          27301
[02/02 22:22:16     54s] # metal2          17494
[02/02 22:22:16     54s] # metal3           2041
[02/02 22:22:16     54s] # metal4             57
[02/02 22:22:16     54s] # metal5              6
[02/02 22:22:16     54s] #-----------------------
[02/02 22:22:16     54s] #                 46899 
[02/02 22:22:16     54s] #
[02/02 22:22:17     54s] ### route signature (8) = 1409194316
[02/02 22:22:17     54s] ### violation signature (6) =  694058860
[02/02 22:22:17     54s] #cpu time = 00:00:01, elapsed time = 00:00:13, memory = 836.33 (MB), peak = 842.00 (MB)
[02/02 22:22:17     54s] #
[02/02 22:22:17     54s] #number of short segments in preferred routing layers
[02/02 22:22:17     54s] #	
[02/02 22:22:17     54s] #	
[02/02 22:22:17     54s] #
[02/02 22:22:17     54s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/02 22:22:17     54s] #Cpu time = 00:00:04
[02/02 22:22:17     54s] #Elapsed time = 00:00:44
[02/02 22:22:17     54s] #Increased memory = 38.48 (MB)
[02/02 22:22:17     54s] #Total memory = 836.38 (MB)
[02/02 22:22:17     54s] #Peak memory = 842.00 (MB)
[02/02 22:22:17     54s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/02 22:22:20     54s] #
[02/02 22:22:20     54s] #Start Detail Routing..
[02/02 22:22:20     54s] #start initial detail routing ...
[02/02 22:23:51     63s] # ECO: 81.1% of the total area was rechecked for DRC, and 8.9% required routing.
[02/02 22:23:51     63s] #   number of violations = 15
[02/02 22:23:51     63s] #
[02/02 22:23:51     63s] #    By Layer and Type :
[02/02 22:23:51     63s] #	         MetSpc    Short   Totals
[02/02 22:23:51     63s] #	metal1        5        4        9
[02/02 22:23:51     63s] #	metal2        1        5        6
[02/02 22:23:51     63s] #	Totals        6        9       15
[02/02 22:23:51     63s] #72 out of 20990 instances (0.3%) need to be verified(marked ipoed), dirty area=0.6%.
[02/02 22:23:51     63s] #5.4% of the total area is being checked for drcs
[02/02 22:23:58     64s] #5.4% of the total area was checked
[02/02 22:23:58     64s] #   number of violations = 15
[02/02 22:23:58     64s] #
[02/02 22:23:58     64s] #    By Layer and Type :
[02/02 22:23:58     64s] #	         MetSpc    Short   Totals
[02/02 22:23:58     64s] #	metal1        5        4        9
[02/02 22:23:58     64s] #	metal2        1        5        6
[02/02 22:23:58     64s] #	Totals        6        9       15
[02/02 22:23:58     64s] #cpu time = 00:00:09, elapsed time = 00:01:38, memory = 846.77 (MB), peak = 847.16 (MB)
[02/02 22:23:58     64s] #start 1st optimization iteration ...
[02/02 22:24:02     64s] #   number of violations = 1
[02/02 22:24:02     64s] #
[02/02 22:24:02     64s] #    By Layer and Type :
[02/02 22:24:02     64s] #	          Short   Totals
[02/02 22:24:02     64s] #	metal1        0        0
[02/02 22:24:02     64s] #	metal2        1        1
[02/02 22:24:02     64s] #	Totals        1        1
[02/02 22:24:02     64s] #cpu time = 00:00:00, elapsed time = 00:00:04, memory = 847.88 (MB), peak = 847.96 (MB)
[02/02 22:24:02     64s] #start 2nd optimization iteration ...
[02/02 22:24:03     64s] #   number of violations = 0
[02/02 22:24:03     64s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 847.96 (MB), peak = 847.96 (MB)
[02/02 22:24:03     64s] #Complete Detail Routing.
[02/02 22:24:04     64s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 22:24:04     64s] #Total wire length = 100477 um.
[02/02 22:24:04     64s] #Total half perimeter of net bounding box = 80402 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal1 = 5158 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal2 = 39490 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal3 = 40905 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal4 = 13851 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal5 = 983 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal6 = 89 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal7 = 0 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal8 = 0 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal9 = 0 um.
[02/02 22:24:04     64s] #Total wire length on LAYER metal10 = 0 um.
[02/02 22:24:04     64s] #Total number of vias = 47038
[02/02 22:24:04     64s] #Up-Via Summary (total 47038):
[02/02 22:24:04     64s] #           
[02/02 22:24:04     64s] #-----------------------
[02/02 22:24:04     64s] # metal1          27324
[02/02 22:24:04     64s] # metal2          17586
[02/02 22:24:04     64s] # metal3           2065
[02/02 22:24:04     64s] # metal4             57
[02/02 22:24:04     64s] # metal5              6
[02/02 22:24:04     64s] #-----------------------
[02/02 22:24:04     64s] #                 47038 
[02/02 22:24:04     64s] #
[02/02 22:24:04     64s] #Total number of DRC violations = 0
[02/02 22:24:04     64s] ### route signature (19) = 1255085754
[02/02 22:24:04     64s] ### violation signature (17) = 1905142130
[02/02 22:24:04     64s] #Cpu time = 00:00:10
[02/02 22:24:04     64s] #Elapsed time = 00:01:47
[02/02 22:24:04     64s] #Increased memory = -18.54 (MB)
[02/02 22:24:04     64s] #Total memory = 817.85 (MB)
[02/02 22:24:04     64s] #Peak memory = 847.96 (MB)
[02/02 22:24:04     64s] #detailRoute Statistics:
[02/02 22:24:04     64s] #Cpu time = 00:00:10
[02/02 22:24:04     64s] #Elapsed time = 00:01:47
[02/02 22:24:04     64s] #Increased memory = -18.54 (MB)
[02/02 22:24:04     64s] #Total memory = 817.85 (MB)
[02/02 22:24:04     64s] #Peak memory = 847.96 (MB)
[02/02 22:24:06     65s] ### export route signature (20) = 1255085754
[02/02 22:24:08     65s] ### export violation signature (18) = 1905142130
[02/02 22:24:09     65s] #
[02/02 22:24:09     65s] #globalDetailRoute statistics:
[02/02 22:24:09     65s] #Cpu time = 00:00:16
[02/02 22:24:09     65s] #Elapsed time = 00:02:45
[02/02 22:24:09     65s] #Increased memory = 40.74 (MB)
[02/02 22:24:09     65s] #Total memory = 811.84 (MB)
[02/02 22:24:09     65s] #Peak memory = 847.96 (MB)
[02/02 22:24:09     65s] #Number of warnings = 80
[02/02 22:24:09     65s] #Total number of warnings = 80
[02/02 22:24:09     65s] #Number of fails = 0
[02/02 22:24:09     65s] #Total number of fails = 0
[02/02 22:24:09     65s] #Complete globalDetailRoute on Tue Feb  2 22:24:09 2021
[02/02 22:24:09     65s] #
[02/02 22:24:09     65s] #% End globalDetailRoute (date=02/02 22:24:09, total cpu=0:00:15.7, real=0:02:45, peak res=848.0M, current mem=848.0M)
[02/02 22:24:09     65s] ### 
[02/02 22:24:09     65s] ###   Scalability Statistics
[02/02 22:24:09     65s] ### 
[02/02 22:24:09     65s] ### ------------------------+----------------+----------------+----------------+
[02/02 22:24:09     65s] ###   ecoRoute              |        cpu time|    elapsed time|     scalability|
[02/02 22:24:09     65s] ### ------------------------+----------------+----------------+----------------+
[02/02 22:24:10     65s] ###   Data Preparation      |        00:00:01|        00:00:10|             0.1|
[02/02 22:24:10     65s] ###   Global Routing        |        00:00:01|        00:00:15|             0.1|
[02/02 22:24:10     65s] ###   Track Assignment      |        00:00:01|        00:00:11|             0.1|
[02/02 22:24:10     65s] ###   Detail Routing        |        00:00:10|        00:01:47|             0.1|
[02/02 22:24:10     65s] ###   Total                 |        00:00:16|        00:02:46|             0.1|
[02/02 22:24:10     65s] ### ------------------------+----------------+----------------+----------------+
[02/02 22:24:10     65s] ### 
[02/02 22:24:16     65s] <CMD> setDrawView place
[02/02 22:24:36     66s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[02/02 22:24:36     66s] <CMD> verifyGeometry
[02/02 22:24:36     66s]  *** Starting Verify Geometry (MEM: 979.9) ***
[02/02 22:24:36     66s] 
[02/02 22:24:36     66s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[02/02 22:24:36     66s]   VERIFY GEOMETRY ...... Starting Verification
[02/02 22:24:36     66s]   VERIFY GEOMETRY ...... Initializing
[02/02 22:24:36     66s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/02 22:24:36     66s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/02 22:24:36     66s]                   ...... bin size: 2160
[02/02 22:24:36     66s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/02 22:25:30     71s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/02 22:25:30     71s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/02 22:25:30     71s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/02 22:25:30     71s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/02 22:25:31     71s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/02 22:25:31     71s] VG: elapsed time: 55.00
[02/02 22:25:31     71s] Begin Summary ...
[02/02 22:25:31     71s]   Cells       : 0
[02/02 22:25:31     71s]   SameNet     : 0
[02/02 22:25:31     71s]   Wiring      : 0
[02/02 22:25:31     71s]   Antenna     : 0
[02/02 22:25:31     71s]   Short       : 0
[02/02 22:25:31     71s]   Overlap     : 0
[02/02 22:25:31     71s] End Summary
[02/02 22:25:31     71s] 
[02/02 22:25:31     71s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/02 22:25:31     71s] 
[02/02 22:25:31     71s] **********End: VERIFY GEOMETRY**********
[02/02 22:25:31     71s]  *** verify geometry (CPU: 0:00:05.1  MEM: 235.1M)
[02/02 22:25:31     71s] 
[02/02 22:25:32     71s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[02/02 22:25:51     72s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/02 22:25:51     72s] VERIFY_CONNECTIVITY use new engine.
[02/02 22:25:51     72s] 
[02/02 22:25:51     72s] ******** Start: VERIFY CONNECTIVITY ********
[02/02 22:25:51     72s] Start Time: Tue Feb  2 22:25:51 2021
[02/02 22:25:51     72s] 
[02/02 22:25:51     72s] Design Name: RISCV
[02/02 22:25:51     72s] Database Units: 2000
[02/02 22:25:51     72s] Design Boundary: (0.0000, 0.0000) (170.2400, 169.6800)
[02/02 22:25:51     72s] Error Limit = 1000; Warning Limit = 50
[02/02 22:25:51     72s] Check all nets
[02/02 22:25:57     72s] **** 22:25:57 **** Processed 5000 nets.
[02/02 22:26:09     73s] 
[02/02 22:26:09     73s] Begin Summary 
[02/02 22:26:09     73s]   Found no problems or warnings.
[02/02 22:26:09     73s] End Summary
[02/02 22:26:09     73s] 
[02/02 22:26:09     73s] End Time: Tue Feb  2 22:26:09 2021
[02/02 22:26:09     73s] Time Elapsed: 0:00:18.0
[02/02 22:26:09     73s] 
[02/02 22:26:09     73s] ******** End: VERIFY CONNECTIVITY ********
[02/02 22:26:09     73s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/02 22:26:09     73s]   (CPU Time: 0:00:01.5  MEM: 0.000M)
[02/02 22:26:09     73s] 
[02/02 22:26:51     75s] <CMD> reset_parasitics
[02/02 22:26:51     75s] Performing RC Extraction ...
[02/02 22:26:51     75s] <CMD> extractRC
[02/02 22:26:51     75s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 22:26:51     75s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 22:26:51     75s] Type 'man IMPEXT-3530' for more detail.
[02/02 22:26:51     75s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 22:26:51     75s] RC Extraction called in multi-corner(1) mode.
[02/02 22:26:51     75s] Process corner(s) are loaded.
[02/02 22:26:51     75s]  Corner: my_rc
[02/02 22:26:51     75s] extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d  -extended
[02/02 22:26:51     75s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 22:26:51     75s]       RC Corner Indexes            0   
[02/02 22:26:51     75s] Capacitance Scaling Factor   : 1.00000 
[02/02 22:26:51     75s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 22:26:51     75s] Resistance Scaling Factor    : 1.00000 
[02/02 22:26:51     75s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 22:26:51     75s] Clock Res. Scaling Factor    : 1.00000 
[02/02 22:26:51     75s] Shrink Factor                : 1.00000
[02/02 22:26:53     75s] Initializing multi-corner capacitance tables ... 
[02/02 22:26:53     75s] Initializing multi-corner resistance tables ...
[02/02 22:26:54     75s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1215.0M)
[02/02 22:26:55     75s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for storing RC.
[02/02 22:26:56     75s] Extracted 10.0016% (CPU Time= 0:00:00.3  MEM= 1255.1M)
[02/02 22:26:57     75s] Extracted 20.002% (CPU Time= 0:00:00.4  MEM= 1255.1M)
[02/02 22:26:57     75s] Extracted 30.0014% (CPU Time= 0:00:00.4  MEM= 1255.1M)
[02/02 22:26:59     75s] Extracted 40.0018% (CPU Time= 0:00:00.5  MEM= 1255.1M)
[02/02 22:26:59     75s] Extracted 50.0023% (CPU Time= 0:00:00.6  MEM= 1255.1M)
[02/02 22:27:01     76s] Extracted 60.0016% (CPU Time= 0:00:00.7  MEM= 1255.1M)
[02/02 22:27:02     76s] Extracted 70.002% (CPU Time= 0:00:00.8  MEM= 1255.1M)
[02/02 22:27:03     76s] Extracted 80.0014% (CPU Time= 0:00:01.0  MEM= 1255.1M)
[02/02 22:27:05     76s] Extracted 90.0018% (CPU Time= 0:00:01.1  MEM= 1255.1M)
[02/02 22:27:10     76s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1255.1M)
[02/02 22:27:11     77s] Number of Extracted Resistors     : 135540
[02/02 22:27:11     77s] Number of Extracted Ground Cap.   : 142382
[02/02 22:27:11     77s] Number of Extracted Coupling Cap. : 219124
[02/02 22:27:11     77s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:27:11     77s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 22:27:11     77s]  Corner: my_rc
[02/02 22:27:11     77s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1117.0M)
[02/02 22:27:12     77s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb_Filter.rcdb.d' for storing RC.
[02/02 22:27:13     77s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:27:15     77s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1116.984M)
[02/02 22:27:15     77s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:27:15     77s] processing rcdb (/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 22:27:16     77s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1116.984M)
[02/02 22:27:16     77s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:25.0  MEM: 1116.984M)
[02/02 22:27:16     77s] <CMD> rcOut -setload RISCV.setload -rc_corner my_rc
[02/02 22:27:16     77s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:27:16     77s] RC Out has the following PVT Info:
[02/02 22:27:16     77s]    RC:my_rc, Operating temperature 25 C
[02/02 22:27:16     77s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1117.0M)
[02/02 22:27:17     77s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:27:17     77s] <CMD> rcOut -setres RISCV.setres -rc_corner my_rc
[02/02 22:27:17     77s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:27:17     77s] RC Out has the following PVT Info:
[02/02 22:27:17     77s]    RC:my_rc, Operating temperature 25 C
[02/02 22:27:17     77s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1117.0M)
[02/02 22:27:17     77s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:27:17     77s] <CMD> rcOut -spf RISCV.spf -rc_corner my_rc
[02/02 22:27:17     77s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:27:17     77s] RC Out has the following PVT Info:
[02/02 22:27:17     77s]    RC:my_rc, Operating temperature 25 C
[02/02 22:27:18     77s] Printing *|NET...
[02/02 22:27:31     78s] RC Out from RCDB Completed (CPU Time= 0:00:01.3  MEM= 1117.0M)
[02/02 22:27:31     78s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:27:31     78s] <CMD> rcOut -spef RISCV.spef -rc_corner my_rc
[02/02 22:27:31     78s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:27:31     78s] RC Out has the following PVT Info:
[02/02 22:27:31     78s]    RC:my_rc, Operating temperature 25 C
[02/02 22:27:31     78s] Dumping Spef file.....
[02/02 22:27:31     78s] Printing D_NET...
[02/02 22:27:39     79s] RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 1117.0M)
[02/02 22:27:39     79s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:28:06     80s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/02 22:28:06     80s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/02 22:28:06     80s]  Reset EOS DB
[02/02 22:28:06     80s] Ignoring AAE DB Resetting ...
[02/02 22:28:06     80s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 22:28:06     80s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 22:28:06     80s] Type 'man IMPEXT-3530' for more detail.
[02/02 22:28:06     80s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 22:28:06     80s] RC Extraction called in multi-corner(1) mode.
[02/02 22:28:06     80s] Process corner(s) are loaded.
[02/02 22:28:06     80s]  Corner: my_rc
[02/02 22:28:06     80s] extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d -maxResLength 200  -extended
[02/02 22:28:06     80s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 22:28:06     80s]       RC Corner Indexes            0   
[02/02 22:28:06     80s] Capacitance Scaling Factor   : 1.00000 
[02/02 22:28:06     80s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 22:28:06     80s] Resistance Scaling Factor    : 1.00000 
[02/02 22:28:06     80s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 22:28:06     80s] Clock Res. Scaling Factor    : 1.00000 
[02/02 22:28:06     80s] Shrink Factor                : 1.00000
[02/02 22:28:08     80s] Initializing multi-corner capacitance tables ... 
[02/02 22:28:08     80s] Initializing multi-corner resistance tables ...
[02/02 22:28:10     80s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1079.0M)
[02/02 22:28:11     80s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for storing RC.
[02/02 22:28:12     81s] Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1125.7M)
[02/02 22:28:13     81s] Extracted 20.002% (CPU Time= 0:00:00.4  MEM= 1125.7M)
[02/02 22:28:13     81s] Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1125.7M)
[02/02 22:28:14     81s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1125.7M)
[02/02 22:28:16     81s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1125.7M)
[02/02 22:28:17     81s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1125.7M)
[02/02 22:28:17     81s] Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1125.7M)
[02/02 22:28:19     81s] Extracted 80.0014% (CPU Time= 0:00:01.0  MEM= 1125.7M)
[02/02 22:28:21     81s] Extracted 90.0018% (CPU Time= 0:00:01.2  MEM= 1125.7M)
[02/02 22:28:25     82s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1129.7M)
[02/02 22:28:26     82s] Number of Extracted Resistors     : 135540
[02/02 22:28:26     82s] Number of Extracted Ground Cap.   : 142382
[02/02 22:28:26     82s] Number of Extracted Coupling Cap. : 219124
[02/02 22:28:26     82s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:28:26     82s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 22:28:26     82s]  Corner: my_rc
[02/02 22:28:27     82s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1113.6M)
[02/02 22:28:27     82s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb_Filter.rcdb.d' for storing RC.
[02/02 22:28:29     82s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:28:30     82s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1113.641M)
[02/02 22:28:30     82s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:28:30     82s] processing rcdb (/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 22:28:31     82s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1113.641M)
[02/02 22:28:31     82s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:25.0  MEM: 1113.641M)
[02/02 22:28:31     82s] Effort level <high> specified for reg2reg path_group
[02/02 22:28:39     83s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 22:28:42     83s] #################################################################################
[02/02 22:28:42     83s] # Design Stage: PostRoute
[02/02 22:28:42     83s] # Design Name: RISCV
[02/02 22:28:42     83s] # Design Mode: 90nm
[02/02 22:28:42     83s] # Analysis Mode: MMMC OCV 
[02/02 22:28:42     83s] # Parasitics Mode: SPEF/RCDB
[02/02 22:28:42     83s] # Signoff Settings: SI On 
[02/02 22:28:42     83s] #################################################################################
[02/02 22:28:42     83s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:28:42     83s] Setting infinite Tws ...
[02/02 22:28:42     83s] First Iteration Infinite Tw... 
[02/02 22:28:43     83s] Calculate late delays in OCV mode...
[02/02 22:28:43     83s] Calculate early delays in OCV mode...
[02/02 22:28:43     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 1082.1M, InitMEM = 1082.1M)
[02/02 22:28:43     83s] Start delay calculation (fullDC) (1 T). (MEM=1082.12)
[02/02 22:28:44     83s] Initializing multi-corner capacitance tables ... 
[02/02 22:28:44     83s] Initializing multi-corner resistance tables ...
[02/02 22:28:46     84s] Start AAE Lib Loading. (MEM=1098.34)
[02/02 22:28:47     84s] End AAE Lib Loading. (MEM=1298.62 CPU=0:00:00.0 Real=0:00:01.0)
[02/02 22:28:47     84s] End AAE Lib Interpolated Model. (MEM=1298.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:28:49     84s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:28:49     84s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1270.0M)
[02/02 22:28:49     84s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:30:03     91s] Total number of fetched objects 8172
[02/02 22:30:03     91s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 22:30:04     91s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 22:30:04     91s] End delay calculation. (MEM=1338.79 CPU=0:00:07.0 REAL=0:01:12)
[02/02 22:30:05     91s] End delay calculation (fullDC). (MEM=1241.42 CPU=0:00:07.9 REAL=0:01:22)
[02/02 22:30:05     91s] *** CDM Built up (cpu=0:00:08.0  real=0:01:23  mem= 1241.4M) ***
[02/02 22:30:15     92s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1241.4M)
[02/02 22:30:15     92s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 22:30:15     92s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1241.4M)
[02/02 22:30:15     92s] Starting SI iteration 2
[02/02 22:30:17     92s] Calculate late delays in OCV mode...
[02/02 22:30:17     92s] Calculate early delays in OCV mode...
[02/02 22:30:17     92s] Start delay calculation (fullDC) (1 T). (MEM=1249.46)
[02/02 22:30:17     92s] End AAE Lib Interpolated Model. (MEM=1249.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:30:20     93s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 22:30:20     93s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/02 22:30:20     93s] Total number of fetched objects 8172
[02/02 22:30:20     93s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 22:30:20     93s] End delay calculation. (MEM=1217.46 CPU=0:00:00.2 REAL=0:00:02.0)
[02/02 22:30:20     93s] End delay calculation (fullDC). (MEM=1217.46 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 22:30:20     93s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1217.5M) ***
[02/02 22:30:24     93s] *** Done Building Timing Graph (cpu=0:00:09.9 real=0:01:45 totSessionCpu=0:01:33 mem=1217.5M)
[02/02 22:30:28     93s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.000  | -0.000  | -0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.029%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[02/02 22:30:29     93s] Total CPU time: 13.43 sec
[02/02 22:30:29     93s] Total Real time: 143.0 sec
[02/02 22:30:29     93s] Total Memory Usage: 1126.898438 Mbytes
[02/02 22:30:30     93s] Reset AAE Options
[02/02 22:31:40     96s] <CMD> setAnalysisMode -analysisType onChipVariation
[02/02 22:31:53     96s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/02 22:31:53     96s] <CMD> setDelayCalMode -engine default -siAware true
[02/02 22:31:53     96s] <CMD> optDesign -postRoute
[02/02 22:31:53     96s] **WARN: (IMPOPT-576):	166 nets have unplaced terms. 
[02/02 22:31:53     96s] Type 'man IMPOPT-576' for more detail.
[02/02 22:31:53     96s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/02 22:31:53     96s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/02 22:31:53     96s] #spOpts: mergeVia=F 
[02/02 22:31:53     96s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 22:31:54     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 22:31:59     97s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 22:31:59     97s] Summary for sequential cells identification: 
[02/02 22:31:59     97s]   Identified SBFF number: 16
[02/02 22:31:59     97s]   Identified MBFF number: 0
[02/02 22:31:59     97s]   Identified SB Latch number: 0
[02/02 22:31:59     97s]   Identified MB Latch number: 0
[02/02 22:31:59     97s]   Not identified SBFF number: 0
[02/02 22:31:59     97s]   Not identified MBFF number: 0
[02/02 22:31:59     97s]   Not identified SB Latch number: 0
[02/02 22:31:59     97s]   Not identified MB Latch number: 0
[02/02 22:31:59     97s]   Number of sequential cells which are not FFs: 13
[02/02 22:31:59     97s] Creating Cell Server, finished. 
[02/02 22:31:59     97s] 
[02/02 22:31:59     97s] #spOpts: mergeVia=F 
[02/02 22:32:00     97s] GigaOpt running with 1 threads.
[02/02 22:32:00     97s] Info: 1 threads available for lower-level modules during optimization.
[02/02 22:32:00     97s] #spOpts: mergeVia=F 
[02/02 22:32:01     97s] 
[02/02 22:32:01     97s] Creating Lib Analyzer ...
[02/02 22:32:01     97s] 
[02/02 22:32:01     97s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 22:32:01     97s]   
[02/02 22:32:01     97s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 22:32:01     97s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/02 22:32:01     97s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/02 22:32:01     97s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/02 22:32:01     97s] 
[02/02 22:32:07     97s] Creating Lib Analyzer, finished. 
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (IMPOPT-665):	instruction_ID_in[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 22:32:07     97s] Type 'man IMPOPT-665' for more detail.
[02/02 22:32:07     97s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/02 22:32:07     97s] To increase the message display limit, refer to the product command reference manual.
[02/02 22:32:08     98s] Effort level <high> specified for reg2reg path_group
[02/02 22:32:10     98s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 876.6M, totSessionCpu=0:01:38 **
[02/02 22:32:10     98s] Begin checking placement ... (start mem=1156.4M, init mem=1156.4M)
[02/02 22:32:12     98s] *info: Placed = 20990         
[02/02 22:32:12     98s] *info: Unplaced = 0           
[02/02 22:32:12     98s] Placement Density:100.00%(25533/25533)
[02/02 22:32:12     98s] Placement Density (including fixed std cells):100.00%(25533/25533)
[02/02 22:32:12     98s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1156.4M)
[02/02 22:32:12     98s]  Initial DC engine is -> aae
[02/02 22:32:12     98s]  
[02/02 22:32:12     98s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/02 22:32:12     98s]  
[02/02 22:32:12     98s]  
[02/02 22:32:12     98s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/02 22:32:12     98s]  
[02/02 22:32:12     98s] Reset EOS DB
[02/02 22:32:12     98s] Ignoring AAE DB Resetting ...
[02/02 22:32:12     98s]  Set Options for AAE Based Opt flow 
[02/02 22:32:12     98s] *** optDesign -postRoute ***
[02/02 22:32:12     98s] DRC Margin: user margin 0.0; extra margin 0
[02/02 22:32:12     98s] Setup Target Slack: user slack 0
[02/02 22:32:12     98s] Hold Target Slack: user slack 0
[02/02 22:32:12     98s] **INFO: No dynamic/leakage power view specified, setting up the setup view "MyAnView" as power view
[02/02 22:32:12     98s] -powerEffort none                          # enums={none low high}, default=none
[02/02 22:32:13     98s] Multi-VT timing optimization disabled based on library information.
[02/02 22:32:13     98s] Deleting Cell Server ...
[02/02 22:32:13     98s] Deleting Lib Analyzer.
[02/02 22:32:13     98s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 22:32:13     98s] Summary for sequential cells identification: 
[02/02 22:32:13     98s]   Identified SBFF number: 16
[02/02 22:32:13     98s]   Identified MBFF number: 0
[02/02 22:32:13     98s]   Identified SB Latch number: 0
[02/02 22:32:13     98s]   Identified MB Latch number: 0
[02/02 22:32:13     98s]   Not identified SBFF number: 0
[02/02 22:32:13     98s]   Not identified MBFF number: 0
[02/02 22:32:13     98s]   Not identified SB Latch number: 0
[02/02 22:32:13     98s]   Not identified MB Latch number: 0
[02/02 22:32:13     98s]   Number of sequential cells which are not FFs: 13
[02/02 22:32:13     98s] Creating Cell Server, finished. 
[02/02 22:32:13     98s] 
[02/02 22:32:13     98s] 
[02/02 22:32:13     98s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 22:32:13     98s]   
[02/02 22:32:13     98s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 22:32:13     98s]   Deleting Cell Server ...
[02/02 22:32:13     98s] ** INFO : this run is activating 'postRoute' automaton
[02/02 22:32:14     98s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7080 times net's RC data read were performed.
[02/02 22:32:14     98s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 22:32:14     98s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 22:32:14     98s] Type 'man IMPEXT-3530' for more detail.
[02/02 22:32:14     98s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 22:32:14     98s] RC Extraction called in multi-corner(1) mode.
[02/02 22:32:14     98s] Process corner(s) are loaded.
[02/02 22:32:14     98s]  Corner: my_rc
[02/02 22:32:14     98s] extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d -maxResLength 200  -extended
[02/02 22:32:14     98s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 22:32:14     98s]       RC Corner Indexes            0   
[02/02 22:32:14     98s] Capacitance Scaling Factor   : 1.00000 
[02/02 22:32:14     98s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 22:32:14     98s] Resistance Scaling Factor    : 1.00000 
[02/02 22:32:14     98s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 22:32:14     98s] Clock Res. Scaling Factor    : 1.00000 
[02/02 22:32:14     98s] Shrink Factor                : 1.00000
[02/02 22:32:16     98s] Initializing multi-corner capacitance tables ... 
[02/02 22:32:16     98s] Initializing multi-corner resistance tables ...
[02/02 22:32:17     98s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1148.4M)
[02/02 22:32:18     98s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for storing RC.
[02/02 22:32:20     99s] Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1222.5M)
[02/02 22:32:20     99s] Extracted 20.002% (CPU Time= 0:00:00.4  MEM= 1222.5M)
[02/02 22:32:21     99s] Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1222.5M)
[02/02 22:32:22     99s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1222.5M)
[02/02 22:32:23     99s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1222.5M)
[02/02 22:32:24     99s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1222.5M)
[02/02 22:32:24     99s] Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1222.5M)
[02/02 22:32:26     99s] Extracted 80.0014% (CPU Time= 0:00:01.0  MEM= 1222.5M)
[02/02 22:32:28     99s] Extracted 90.0018% (CPU Time= 0:00:01.2  MEM= 1222.5M)
[02/02 22:32:32    100s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1226.5M)
[02/02 22:32:34    100s] Number of Extracted Resistors     : 135540
[02/02 22:32:34    100s] Number of Extracted Ground Cap.   : 142382
[02/02 22:32:34    100s] Number of Extracted Coupling Cap. : 219124
[02/02 22:32:34    100s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:32:34    100s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 22:32:34    100s]  Corner: my_rc
[02/02 22:32:34    100s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1202.5M)
[02/02 22:32:34    100s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb_Filter.rcdb.d' for storing RC.
[02/02 22:32:36    100s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:32:37    100s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1202.461M)
[02/02 22:32:37    100s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:32:37    100s] processing rcdb (/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 22:32:38    100s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1202.461M)
[02/02 22:32:38    100s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:24.0  MEM: 1202.461M)
[02/02 22:32:38    100s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:32:38    100s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1202.5M)
[02/02 22:32:39    100s] Initializing multi-corner capacitance tables ... 
[02/02 22:32:39    100s] Initializing multi-corner resistance tables ...
[02/02 22:32:39    100s] Unfixed 0 ViaPillar Nets
[02/02 22:32:39    101s] End AAE Lib Interpolated Model. (MEM=1202.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:32:39    101s] **INFO: Starting Blocking QThread with 1 CPU
[02/02 22:32:39    101s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/02 22:32:39    101s] #################################################################################
[02/02 22:32:39    101s] # Design Stage: PostRoute
[02/02 22:32:39    101s] # Design Name: RISCV
[02/02 22:32:39    101s] # Design Mode: 90nm
[02/02 22:32:39    101s] # Analysis Mode: MMMC OCV 
[02/02 22:32:39    101s] # Parasitics Mode: SPEF/RCDB
[02/02 22:32:39    101s] # Signoff Settings: SI Off 
[02/02 22:32:39    101s] #################################################################################
[02/02 22:32:39    101s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:32:39    101s] Calculate late delays in OCV mode...
[02/02 22:32:39    101s] Calculate early delays in OCV mode...
[02/02 22:32:39    101s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/02 22:32:39    101s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/02 22:32:39    101s] End AAE Lib Interpolated Model. (MEM=22.7305 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:32:39    101s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 22:32:39    101s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8171. 
[02/02 22:32:39    101s] Total number of fetched objects 8172
[02/02 22:32:39    101s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 22:32:39    101s] End delay calculation. (MEM=0 CPU=0:00:04.4 REAL=0:00:47.0)
[02/02 22:32:39    101s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.7 REAL=0:00:50.0)
[02/02 22:32:39    101s] *** CDM Built up (cpu=0:00:04.8  real=0:00:51.0  mem= 0.0M) ***
[02/02 22:32:39    101s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:57.0 totSessionCpu=0:00:06.2 mem=0.0M)
[02/02 22:32:39    101s] Done building cte hold timing graph (HoldAware) cpu=0:00:06.2 real=0:01:07 totSessionCpu=0:00:06.2 mem=0.0M ***
[02/02 22:33:53    101s] **WARN: (PRL-280):	The elapsed time (73 sec) of the threaded job 1 is more than twice the CPU time (7 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
[02/02 22:33:53    107s]  
_______________________________________________________________________
[02/02 22:33:56    107s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 22:33:56    107s] Begin IPO call back ...
[02/02 22:34:00    107s] End IPO call back ...
[02/02 22:34:03    108s] #################################################################################
[02/02 22:34:03    108s] # Design Stage: PostRoute
[02/02 22:34:03    108s] # Design Name: RISCV
[02/02 22:34:03    108s] # Design Mode: 90nm
[02/02 22:34:03    108s] # Analysis Mode: MMMC OCV 
[02/02 22:34:03    108s] # Parasitics Mode: SPEF/RCDB
[02/02 22:34:03    108s] # Signoff Settings: SI On 
[02/02 22:34:03    108s] #################################################################################
[02/02 22:34:04    108s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:34:04    108s] Setting infinite Tws ...
[02/02 22:34:04    108s] First Iteration Infinite Tw... 
[02/02 22:34:04    108s] Calculate early delays in OCV mode...
[02/02 22:34:04    108s] Calculate late delays in OCV mode...
[02/02 22:34:05    108s] Topological Sorting (REAL = 0:00:01.0, MEM = 1200.5M, InitMEM = 1200.5M)
[02/02 22:34:05    108s] Start delay calculation (fullDC) (1 T). (MEM=1200.46)
[02/02 22:34:08    108s] End AAE Lib Interpolated Model. (MEM=1216.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:35:26    115s] Total number of fetched objects 8172
[02/02 22:35:26    115s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 22:35:26    115s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/02 22:35:26    115s] End delay calculation. (MEM=1269.91 CPU=0:00:07.1 REAL=0:01:15)
[02/02 22:35:26    115s] End delay calculation (fullDC). (MEM=1269.91 CPU=0:00:07.6 REAL=0:01:21)
[02/02 22:35:26    115s] *** CDM Built up (cpu=0:00:07.8  real=0:01:23  mem= 1269.9M) ***
[02/02 22:35:36    116s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1269.9M)
[02/02 22:35:36    116s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 22:35:37    116s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1269.9M)
[02/02 22:35:37    116s] 
[02/02 22:35:37    116s] Executing IPO callback for view pruning ..
[02/02 22:35:37    116s] Starting SI iteration 2
[02/02 22:35:39    117s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:35:39    117s] Calculate early delays in OCV mode...
[02/02 22:35:39    117s] Calculate late delays in OCV mode...
[02/02 22:35:39    117s] Start delay calculation (fullDC) (1 T). (MEM=1277.95)
[02/02 22:35:40    117s] End AAE Lib Interpolated Model. (MEM=1277.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:35:42    117s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 22:35:42    117s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/02 22:35:42    117s] Total number of fetched objects 8172
[02/02 22:35:42    117s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 22:35:42    117s] End delay calculation. (MEM=1245.95 CPU=0:00:00.2 REAL=0:00:02.0)
[02/02 22:35:42    117s] End delay calculation (fullDC). (MEM=1245.95 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 22:35:42    117s] *** CDM Built up (cpu=0:00:00.4  real=0:00:03.0  mem= 1245.9M) ***
[02/02 22:35:50    118s] *** Done Building Timing Graph (cpu=0:00:10.6 real=0:01:55 totSessionCpu=0:01:58 mem=1245.9M)
[02/02 22:35:51    118s] End AAE Lib Interpolated Model. (MEM=1245.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:35:57    118s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:03:47, mem = 909.9M, totSessionCpu=0:01:59 **
[02/02 22:35:58    118s] Setting latch borrow mode to budget during optimization.
[02/02 22:36:09    119s] Glitch fixing enabled
[02/02 22:36:09    119s] **INFO: Start fixing DRV (Mem = 1219.44M) ...
[02/02 22:36:09    119s] Begin: GigaOpt DRV Optimization
[02/02 22:36:09    119s] Glitch fixing enabled
[02/02 22:36:09    119s] Info: 1 clock net  excluded from IPO operation.
[02/02 22:36:10    119s] End AAE Lib Interpolated Model. (MEM=1219.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:36:10    119s] 
[02/02 22:36:10    119s] Power Net Detected:
[02/02 22:36:10    119s]     Voltage	    Name
[02/02 22:36:10    119s]     0.00V	    VSS
[02/02 22:36:10    119s]     1.10V	    VDD
[02/02 22:36:10    119s]     0.00V	    VSS
[02/02 22:36:10    119s]     1.10V	    VDD
[02/02 22:36:10    119s] MY_CLK(357.143MHz) **Info: maxClkFreq: 3.57143e+08, FlopMeanTranDen: 4.28608e+06, FlopCount: 399, scaledTranDenForUnitPwr: 214304
[02/02 22:36:25    121s] 
[02/02 22:36:25    121s] PhyDesignGrid: maxLocalDensity 0.96
[02/02 22:36:25    121s] ### Creating PhyDesignMc. totSessionCpu=0:02:01 mem=1237.4M
[02/02 22:36:25    121s] #spOpts: mergeVia=F 
[02/02 22:36:27    121s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=1237.4M
[02/02 22:36:27    121s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1237.4M
[02/02 22:36:33    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1257.5M
[02/02 22:36:37    122s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1409.0M
[02/02 22:36:37    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1409.0M
[02/02 22:36:37    122s] 
[02/02 22:36:37    122s] Creating Lib Analyzer ...
[02/02 22:36:37    122s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/02 22:36:37    122s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/02 22:36:37    122s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/02 22:36:37    122s] 
[02/02 22:36:44    123s] Creating Lib Analyzer, finished. 
[02/02 22:36:56    124s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[02/02 22:36:59    124s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/02 22:36:59    124s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/02 22:36:59    124s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/02 22:36:59    124s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/02 22:36:59    124s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/02 22:37:02    124s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/02 22:37:04    124s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 100.00|          |         |
[02/02 22:37:04    124s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/02 22:37:05    124s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1466.3M|
[02/02 22:37:05    124s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/02 22:37:05    124s] **** Begin NDR-Layer Usage Statistics ****
[02/02 22:37:05    124s] Layer 4 has 1 constrained nets 
[02/02 22:37:05    124s] **** End NDR-Layer Usage Statistics ****
[02/02 22:37:05    124s] 
[02/02 22:37:05    124s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:09.0 mem=1466.3M) ***
[02/02 22:37:05    124s] 
[02/02 22:37:05    124s] Begin: glitch net info
[02/02 22:37:05    125s] glitch slack range: number of glitch nets
[02/02 22:37:05    125s] glitch slack < -0.32 : 0
[02/02 22:37:05    125s] -0.32 < glitch slack < -0.28 : 0
[02/02 22:37:05    125s] -0.28 < glitch slack < -0.24 : 0
[02/02 22:37:05    125s] -0.24 < glitch slack < -0.2 : 0
[02/02 22:37:05    125s] -0.2 < glitch slack < -0.16 : 0
[02/02 22:37:05    125s] -0.16 < glitch slack < -0.12 : 0
[02/02 22:37:05    125s] -0.12 < glitch slack < -0.08 : 0
[02/02 22:37:05    125s] -0.08 < glitch slack < -0.04 : 0
[02/02 22:37:05    125s] -0.04 < glitch slack : 0
[02/02 22:37:05    125s] End: glitch net info
[02/02 22:37:06    125s] drv optimizer changes nothing and skips refinePlace
[02/02 22:37:06    125s] End: GigaOpt DRV Optimization
[02/02 22:37:06    125s] **optDesign ... cpu = 0:00:27, real = 0:04:56, mem = 1021.4M, totSessionCpu=0:02:05 **
[02/02 22:37:06    125s] *info:
[02/02 22:37:06    125s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1327.10M).
[02/02 22:37:13    125s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.95min mem=1327.1M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:05:03, mem = 1019.1M, totSessionCpu=0:02:06 **
[02/02 22:37:16    125s]   DRV Snapshot: (REF)
[02/02 22:37:16    125s]          Tran DRV: 0
[02/02 22:37:16    125s]           Cap DRV: 0
[02/02 22:37:16    125s]        Fanout DRV: 0
[02/02 22:37:16    125s]            Glitch: 0
[02/02 22:37:16    126s] *** Timing Is met
[02/02 22:37:16    126s] *** Check timing (0:00:00.0)
[02/02 22:37:16    126s] *** Setup timing is met (target slack 0ns)
[02/02 22:37:18    126s]   Timing Snapshot: (REF)
[02/02 22:37:18    126s]      Weighted WNS: 0.000
[02/02 22:37:18    126s]       All  PG WNS: 0.000
[02/02 22:37:18    126s]       High PG WNS: 0.000
[02/02 22:37:18    126s]       All  PG TNS: 0.000
[02/02 22:37:18    126s]       High PG TNS: 0.000
[02/02 22:37:18    126s]    Category Slack: { [L, 0.001] [H, 0.936] }
[02/02 22:37:18    126s] 
[02/02 22:37:18    126s] Running postRoute recovery in preEcoRoute mode
[02/02 22:37:18    126s] **optDesign ... cpu = 0:00:28, real = 0:05:08, mem = 1013.8M, totSessionCpu=0:02:06 **
[02/02 22:37:20    126s]   DRV Snapshot: (TGT)
[02/02 22:37:20    126s]          Tran DRV: 0
[02/02 22:37:20    126s]           Cap DRV: 0
[02/02 22:37:20    126s]        Fanout DRV: 0
[02/02 22:37:20    126s]            Glitch: 0
[02/02 22:37:21    126s] Checking DRV degradation...
[02/02 22:37:21    126s] 
[02/02 22:37:21    126s] Recovery Manager:
[02/02 22:37:21    126s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/02 22:37:21    126s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/02 22:37:21    126s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/02 22:37:21    126s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/02 22:37:21    126s] 
[02/02 22:37:21    126s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/02 22:37:21    126s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:03, mem=1260.33M, totSessionCpu=0:02:06).
[02/02 22:37:21    126s] **optDesign ... cpu = 0:00:28, real = 0:05:11, mem = 1013.9M, totSessionCpu=0:02:06 **
[02/02 22:37:21    126s] 
[02/02 22:37:24    126s]   Timing/DRV Snapshot: (REF)
[02/02 22:37:24    126s]      Weighted WNS: 0.000
[02/02 22:37:24    126s]       All  PG WNS: 0.000
[02/02 22:37:24    126s]       High PG WNS: 0.000
[02/02 22:37:24    126s]       All  PG TNS: 0.000
[02/02 22:37:24    126s]       High PG TNS: 0.000
[02/02 22:37:24    126s]          Tran DRV: 0
[02/02 22:37:24    126s]           Cap DRV: 0
[02/02 22:37:24    126s]        Fanout DRV: 0
[02/02 22:37:24    126s]            Glitch: 0
[02/02 22:37:24    126s]    Category Slack: { [L, 0.001] [H, 0.936] }
[02/02 22:37:24    126s] 
[02/02 22:37:24    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=1260.3M
[02/02 22:37:24    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=1260.3M
[02/02 22:37:25    126s] Default Rule : ""
[02/02 22:37:25    126s] Non Default Rules :
[02/02 22:37:25    126s] Worst Slack : 0.936 ns
[02/02 22:37:25    126s] Total 0 nets layer assigned (0.1).
[02/02 22:37:25    126s] GigaOpt: setting up router preferences
[02/02 22:37:26    126s] GigaOpt: 0 nets assigned router directives
[02/02 22:37:26    126s] 
[02/02 22:37:26    126s] Start Assign Priority Nets ...
[02/02 22:37:26    126s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/02 22:37:26    126s] Existing Priority Nets 0 (0.0%)
[02/02 22:37:26    126s] Assigned Priority Nets 0 (0.0%)
[02/02 22:37:26    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=1317.6M
[02/02 22:37:26    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=1317.6M
[02/02 22:37:26    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=1317.6M
[02/02 22:37:26    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=1317.6M
[02/02 22:37:29    127s] Default Rule : ""
[02/02 22:37:29    127s] Non Default Rules :
[02/02 22:37:30    127s] Worst Slack : 0.001 ns
[02/02 22:37:30    127s] Total 0 nets layer assigned (0.4).
[02/02 22:37:30    127s] GigaOpt: setting up router preferences
[02/02 22:37:31    127s] GigaOpt: 0 nets assigned router directives
[02/02 22:37:31    127s] 
[02/02 22:37:31    127s] Start Assign Priority Nets ...
[02/02 22:37:31    127s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/02 22:37:31    127s] Existing Priority Nets 0 (0.0%)
[02/02 22:37:31    127s] Total Assign Priority Nets 24 (0.3%)
[02/02 22:37:38    128s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:05:28, mem = 935.9M, totSessionCpu=0:02:08 **
[02/02 22:37:39    128s] *** Starting refinePlace (0:02:08 mem=1191.1M) ***
[02/02 22:37:39    128s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 22:37:40    128s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[02/02 22:37:40    128s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 22:37:40    128s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1191.1MB
[02/02 22:37:40    128s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1191.1MB) @(0:02:08 - 0:02:08).
[02/02 22:37:40    128s] *** Finished refinePlace (0:02:08 mem=1191.1M) ***
[02/02 22:37:40    128s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[02/02 22:37:40    128s] -routeWithEco true                        # bool, default=false, user setting
[02/02 22:37:40    128s] -routeSelectedNetOnly false               # bool, default=false
[02/02 22:37:40    128s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/02 22:37:40    128s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/02 22:37:41    128s] 
[02/02 22:37:41    128s] globalDetailRoute
[02/02 22:37:41    128s] 
[02/02 22:37:41    128s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[02/02 22:37:41    128s] #setNanoRouteMode -routeWithEco true
[02/02 22:37:41    128s] #setNanoRouteMode -routeWithSiDriven false
[02/02 22:37:41    128s] #setNanoRouteMode -routeWithTimingDriven false
[02/02 22:37:41    128s] #Start globalDetailRoute on Tue Feb  2 22:37:41 2021
[02/02 22:37:41    128s] #
[02/02 22:37:41    128s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7080 times net's RC data read were performed.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[31] of net instruction_ID_in[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[30] of net instruction_ID_in[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[29] of net instruction_ID_in[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[28] of net instruction_ID_in[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[27] of net instruction_ID_in[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[26] of net instruction_ID_in[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[25] of net instruction_ID_in[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[24] of net instruction_ID_in[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[23] of net instruction_ID_in[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[22] of net instruction_ID_in[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[21] of net instruction_ID_in[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[20] of net instruction_ID_in[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[19] of net instruction_ID_in[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[18] of net instruction_ID_in[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[17] of net instruction_ID_in[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[16] of net instruction_ID_in[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[15] of net instruction_ID_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[14] of net instruction_ID_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:37:43    128s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/02 22:37:43    128s] #To increase the message display limit, refer to the product command reference manual.
[02/02 22:37:44    128s] ### Net info: total nets: 7088
[02/02 22:37:44    128s] ### Net info: dirty nets: 0
[02/02 22:37:44    128s] ### Net info: marked as disconnected nets: 0
[02/02 22:37:49    129s] ### Net info: fully routed nets: 7010
[02/02 22:37:49    129s] ### Net info: trivial (single pin) nets: 0
[02/02 22:37:49    129s] ### Net info: unrouted nets: 78
[02/02 22:37:49    129s] ### Net info: re-extraction nets: 0
[02/02 22:37:49    129s] ### Net info: ignored nets: 0
[02/02 22:37:49    129s] ### Net info: skip routing nets: 0
[02/02 22:37:50    129s] ### import route signature (21) = 1838538010
[02/02 22:37:51    129s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[02/02 22:37:51    129s] #RTESIG:78da8d90c10a824014455bf7158fd18541dabbe38c3adba06d85545b31d00824c119ff3f
[02/02 22:37:51    129s] #       a9ad35beed3d9ccb7d41783b94249027406cb9e00a742c91732e114b68bd435e4dd1752f
[02/02 22:37:51    129s] #       d641783a5fc08690f0e7286abbbe765b1a6d33906d9c7bbe1e9b2fa73493a847d70b8aac
[02/02 22:37:51    129s] #       1ba66016cbb294dabab30d45f7beef6619a3158113783bc1905e1b64a1c80de35f2685f6
[02/02 22:37:51    129s] #       8b54c15e912acc0291815f64164cd35293f8f9f0d51bcaad91d4
[02/02 22:37:51    129s] #
[02/02 22:37:51    129s] #RTESIG:78da8d90c10a824014455bf7158fd18541dabbe38c3adba06d85545b31d00824c119ff3f
[02/02 22:37:51    129s] #       a9ad35beed3d9ccb7d41783b94249027406cb9e00a742c91732e114b68bd435e4dd1752f
[02/02 22:37:51    129s] #       d641783a5fc08690f0e7286abbbe765b1a6d33906d9c7bbe1e9b2fa73493a847d70b8aac
[02/02 22:37:51    129s] #       1ba66016cbb294dabab30d45f7beef6619a3158113783bc1905e1b64a1c80de35f2685f6
[02/02 22:37:51    129s] #       8b54c15e912acc0291815f64164cd35293f8f9f0d51bcaad91d4
[02/02 22:37:51    129s] #
[02/02 22:37:52    129s] #Start routing data preparation on Tue Feb  2 22:37:52 2021
[02/02 22:37:52    129s] #
[02/02 22:37:52    129s] #Minimum voltage of a net in the design = 0.000.
[02/02 22:37:52    129s] #Maximum voltage of a net in the design = 1.100.
[02/02 22:37:52    129s] #Voltage range [0.000 - 0.000] has 1 net.
[02/02 22:37:52    129s] #Voltage range [1.100 - 1.100] has 1 net.
[02/02 22:37:52    129s] #Voltage range [0.000 - 1.100] has 7086 nets.
[02/02 22:37:53    129s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[02/02 22:37:53    129s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[02/02 22:37:53    129s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[02/02 22:37:53    129s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 22:37:53    129s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 22:37:53    129s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 22:37:53    129s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 22:37:53    129s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 22:37:53    129s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[02/02 22:37:53    129s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[02/02 22:37:56    129s] #Regenerating Ggrids automatically.
[02/02 22:37:56    129s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[02/02 22:37:56    129s] #Using automatically generated G-grids.
[02/02 22:37:57    129s] #Done routing data preparation.
[02/02 22:37:57    129s] #cpu time = 00:00:00, elapsed time = 00:00:05, memory = 936.26 (MB), peak = 1074.04 (MB)
[02/02 22:37:57    129s] #Merging special wires...
[02/02 22:37:57    129s] #Found 0 nets for post-route si or timing fixing.
[02/02 22:37:57    129s] #
[02/02 22:37:57    129s] #Finished routing data preparation on Tue Feb  2 22:37:57 2021
[02/02 22:37:57    129s] #
[02/02 22:37:57    129s] #Cpu time = 00:00:01
[02/02 22:37:57    129s] #Elapsed time = 00:00:06
[02/02 22:37:57    129s] #Increased memory = 5.23 (MB)
[02/02 22:37:57    129s] #Total memory = 936.43 (MB)
[02/02 22:37:57    129s] #Peak memory = 1074.04 (MB)
[02/02 22:37:57    129s] #
[02/02 22:37:57    129s] #
[02/02 22:37:57    129s] #Start global routing on Tue Feb  2 22:37:57 2021
[02/02 22:37:57    129s] #
[02/02 22:37:57    129s] #WARNING (NRGR-22) Design is already detail routed.
[02/02 22:37:57    129s] ### route signature (24) =  358408871
[02/02 22:37:57    129s] ### violation signature (21) = 1905142130
[02/02 22:37:59    129s] ### route signature (27) =  315086603
[02/02 22:37:59    129s] ### violation signature (24) = 1905142130
[02/02 22:37:59    130s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/02 22:37:59    130s] #Cpu time = 00:00:01
[02/02 22:37:59    130s] #Elapsed time = 00:00:08
[02/02 22:37:59    130s] #Increased memory = 5.57 (MB)
[02/02 22:37:59    130s] #Total memory = 936.67 (MB)
[02/02 22:37:59    130s] #Peak memory = 1074.04 (MB)
[02/02 22:38:01    130s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/02 22:38:03    130s] #
[02/02 22:38:03    130s] #Start Detail Routing..
[02/02 22:38:03    130s] #start initial detail routing ...
[02/02 22:38:04    130s] #   number of violations = 0
[02/02 22:38:04    130s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 939.31 (MB), peak = 1074.04 (MB)
[02/02 22:38:04    130s] #start 1st optimization iteration ...
[02/02 22:38:04    130s] #   number of violations = 0
[02/02 22:38:04    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.50 (MB), peak = 1074.04 (MB)
[02/02 22:38:04    130s] #Complete Detail Routing.
[02/02 22:38:05    130s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 22:38:05    130s] #Total wire length = 100477 um.
[02/02 22:38:05    130s] #Total half perimeter of net bounding box = 80402 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal1 = 5158 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal2 = 39490 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal3 = 40905 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal4 = 13851 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal5 = 983 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal6 = 89 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal7 = 0 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal8 = 0 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal9 = 0 um.
[02/02 22:38:05    130s] #Total wire length on LAYER metal10 = 0 um.
[02/02 22:38:05    130s] #Total number of vias = 47038
[02/02 22:38:05    130s] #Up-Via Summary (total 47038):
[02/02 22:38:05    130s] #           
[02/02 22:38:05    130s] #-----------------------
[02/02 22:38:05    130s] # metal1          27324
[02/02 22:38:05    130s] # metal2          17586
[02/02 22:38:05    130s] # metal3           2065
[02/02 22:38:05    130s] # metal4             57
[02/02 22:38:05    130s] # metal5              6
[02/02 22:38:05    130s] #-----------------------
[02/02 22:38:05    130s] #                 47038 
[02/02 22:38:05    130s] #
[02/02 22:38:05    130s] #Total number of DRC violations = 0
[02/02 22:38:05    130s] ### route signature (32) =  315086603
[02/02 22:38:05    130s] ### violation signature (29) = 1905142130
[02/02 22:38:05    130s] #Cpu time = 00:00:01
[02/02 22:38:05    130s] #Elapsed time = 00:00:06
[02/02 22:38:05    130s] #Increased memory = 0.73 (MB)
[02/02 22:38:05    130s] #Total memory = 937.40 (MB)
[02/02 22:38:05    130s] #Peak memory = 1074.04 (MB)
[02/02 22:38:05    130s] #detailRoute Statistics:
[02/02 22:38:05    130s] #Cpu time = 00:00:01
[02/02 22:38:05    130s] #Elapsed time = 00:00:06
[02/02 22:38:05    130s] #Increased memory = 0.73 (MB)
[02/02 22:38:05    130s] #Total memory = 937.40 (MB)
[02/02 22:38:05    130s] #Peak memory = 1074.04 (MB)
[02/02 22:38:07    130s] ### export route signature (33) =  315086603
[02/02 22:38:11    130s] #
[02/02 22:38:11    130s] #globalDetailRoute statistics:
[02/02 22:38:11    130s] #Cpu time = 00:00:03
[02/02 22:38:11    130s] #Elapsed time = 00:00:30
[02/02 22:38:11    130s] #Increased memory = -7.11 (MB)
[02/02 22:38:11    130s] #Total memory = 929.67 (MB)
[02/02 22:38:11    130s] #Peak memory = 1074.04 (MB)
[02/02 22:38:11    130s] #Number of warnings = 22
[02/02 22:38:11    130s] #Total number of warnings = 102
[02/02 22:38:11    130s] #Number of fails = 0
[02/02 22:38:11    130s] #Total number of fails = 0
[02/02 22:38:11    130s] #Complete globalDetailRoute on Tue Feb  2 22:38:11 2021
[02/02 22:38:11    130s] #
[02/02 22:38:11    130s] ### 
[02/02 22:38:11    130s] ###   Scalability Statistics
[02/02 22:38:11    130s] ### 
[02/02 22:38:11    130s] ### ------------------------+----------------+----------------+----------------+
[02/02 22:38:11    130s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[02/02 22:38:11    130s] ### ------------------------+----------------+----------------+----------------+
[02/02 22:38:11    130s] ###   Data Preparation      |        00:00:00|        00:00:05|             0.1|
[02/02 22:38:11    130s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[02/02 22:38:11    130s] ###   Detail Routing        |        00:00:00|        00:00:06|             0.1|
[02/02 22:38:11    130s] ###   Total                 |        00:00:03|        00:00:30|             0.1|
[02/02 22:38:11    130s] ### ------------------------+----------------+----------------+----------------+
[02/02 22:38:11    130s] ### 
[02/02 22:38:11    130s] **optDesign ... cpu = 0:00:33, real = 0:06:01, mem = 929.7M, totSessionCpu=0:02:11 **
[02/02 22:38:11    130s] -routeWithEco false                       # bool, default=false
[02/02 22:38:11    130s] -routeSelectedNetOnly false               # bool, default=false
[02/02 22:38:11    130s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/02 22:38:11    130s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/02 22:38:11    130s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 22:38:11    130s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 22:38:11    130s] Type 'man IMPEXT-3530' for more detail.
[02/02 22:38:11    130s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 22:38:11    130s] RC Extraction called in multi-corner(1) mode.
[02/02 22:38:11    131s] Process corner(s) are loaded.
[02/02 22:38:11    131s]  Corner: my_rc
[02/02 22:38:11    131s] extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d -maxResLength 200  -extended
[02/02 22:38:11    131s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 22:38:11    131s]       RC Corner Indexes            0   
[02/02 22:38:11    131s] Capacitance Scaling Factor   : 1.00000 
[02/02 22:38:11    131s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 22:38:11    131s] Resistance Scaling Factor    : 1.00000 
[02/02 22:38:11    131s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 22:38:11    131s] Clock Res. Scaling Factor    : 1.00000 
[02/02 22:38:11    131s] Shrink Factor                : 1.00000
[02/02 22:38:14    131s] Initializing multi-corner capacitance tables ... 
[02/02 22:38:14    131s] Initializing multi-corner resistance tables ...
[02/02 22:38:15    131s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1190.3M)
[02/02 22:38:17    131s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for storing RC.
[02/02 22:38:19    131s] Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1264.4M)
[02/02 22:38:20    131s] Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1264.4M)
[02/02 22:38:20    131s] Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1264.4M)
[02/02 22:38:22    131s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1264.4M)
[02/02 22:38:23    131s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1264.4M)
[02/02 22:38:24    132s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1264.4M)
[02/02 22:38:26    132s] Extracted 70.002% (CPU Time= 0:00:01.0  MEM= 1264.4M)
[02/02 22:38:28    132s] Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1264.4M)
[02/02 22:38:30    132s] Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1264.4M)
[02/02 22:38:35    133s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1268.4M)
[02/02 22:38:36    133s] Number of Extracted Resistors     : 135540
[02/02 22:38:36    133s] Number of Extracted Ground Cap.   : 142382
[02/02 22:38:36    133s] Number of Extracted Coupling Cap. : 219124
[02/02 22:38:36    133s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:38:36    133s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 22:38:36    133s]  Corner: my_rc
[02/02 22:38:36    133s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1240.4M)
[02/02 22:38:37    133s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb_Filter.rcdb.d' for storing RC.
[02/02 22:38:38    133s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:38:40    133s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1240.379M)
[02/02 22:38:40    133s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:38:40    133s] processing rcdb (/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 22:38:41    133s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1240.379M)
[02/02 22:38:41    133s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:30.0  MEM: 1240.379M)
[02/02 22:38:43    133s] **optDesign ... cpu = 0:00:35, real = 0:06:32, mem = 894.4M, totSessionCpu=0:02:14 **
[02/02 22:38:43    133s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 22:38:43    133s] Begin IPO call back ...
[02/02 22:38:48    134s] End IPO call back ...
[02/02 22:38:50    134s] #################################################################################
[02/02 22:38:50    134s] # Design Stage: PostRoute
[02/02 22:38:50    134s] # Design Name: RISCV
[02/02 22:38:50    134s] # Design Mode: 90nm
[02/02 22:38:50    134s] # Analysis Mode: MMMC OCV 
[02/02 22:38:50    134s] # Parasitics Mode: SPEF/RCDB
[02/02 22:38:50    134s] # Signoff Settings: SI On 
[02/02 22:38:50    134s] #################################################################################
[02/02 22:38:56    134s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:38:56    134s] Setting infinite Tws ...
[02/02 22:38:56    134s] First Iteration Infinite Tw... 
[02/02 22:38:56    134s] Calculate early delays in OCV mode...
[02/02 22:38:56    134s] Calculate late delays in OCV mode...
[02/02 22:38:57    134s] Topological Sorting (REAL = 0:00:01.0, MEM = 1178.1M, InitMEM = 1178.1M)
[02/02 22:38:57    134s] Start delay calculation (fullDC) (1 T). (MEM=1178.08)
[02/02 22:38:57    134s] Initializing multi-corner capacitance tables ... 
[02/02 22:38:57    134s] Initializing multi-corner resistance tables ...
[02/02 22:39:00    135s] End AAE Lib Interpolated Model. (MEM=1194.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:39:00    135s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:39:00    135s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1194.3M)
[02/02 22:39:00    135s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:40:17    142s] Total number of fetched objects 8172
[02/02 22:40:17    142s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 22:40:19    142s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:02.0)
[02/02 22:40:19    142s] End delay calculation. (MEM=1261.06 CPU=0:00:07.0 REAL=0:01:16)
[02/02 22:40:19    142s] End delay calculation (fullDC). (MEM=1261.06 CPU=0:00:07.5 REAL=0:01:22)
[02/02 22:40:19    142s] *** CDM Built up (cpu=0:00:08.2  real=0:01:29  mem= 1261.1M) ***
[02/02 22:40:29    143s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1261.1M)
[02/02 22:40:29    143s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 22:40:30    143s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1261.1M)
[02/02 22:40:30    143s] Starting SI iteration 2
[02/02 22:40:32    143s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:40:32    143s] Calculate early delays in OCV mode...
[02/02 22:40:32    143s] Calculate late delays in OCV mode...
[02/02 22:40:32    143s] Start delay calculation (fullDC) (1 T). (MEM=1269.11)
[02/02 22:40:33    143s] End AAE Lib Interpolated Model. (MEM=1269.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:40:36    143s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 22:40:36    143s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/02 22:40:36    143s] Total number of fetched objects 8172
[02/02 22:40:36    143s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 22:40:36    143s] End delay calculation. (MEM=1237.11 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 22:40:36    143s] End delay calculation (fullDC). (MEM=1237.11 CPU=0:00:00.3 REAL=0:00:04.0)
[02/02 22:40:36    143s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1237.1M) ***
[02/02 22:40:50    145s] *** Done Building Timing Graph (cpu=0:00:11.5 real=0:02:07 totSessionCpu=0:02:25 mem=1237.1M)
[02/02 22:40:50    145s] **optDesign ... cpu = 0:00:47, real = 0:08:40, mem = 937.9M, totSessionCpu=0:02:25 **
[02/02 22:40:50    145s] Executing marking Critical Nets1
[02/02 22:40:50    145s] Footprint XOR2_X1 has at least 2 pins...
[02/02 22:40:50    145s] Footprint XNOR2_X1 has at least 3 pins...
[02/02 22:40:50    145s] Footprint TLAT_X1 has at least 4 pins...
[02/02 22:40:50    145s] Footprint SDFF_X1 has at least 5 pins...
[02/02 22:40:50    145s] *** Number of Vt Cells Partition = 1
[02/02 22:40:50    145s] Running postRoute recovery in postEcoRoute mode
[02/02 22:40:50    145s] **optDesign ... cpu = 0:00:47, real = 0:08:40, mem = 938.0M, totSessionCpu=0:02:25 **
[02/02 22:40:57    145s]   Timing/DRV Snapshot: (TGT)
[02/02 22:40:57    145s]      Weighted WNS: 0.000
[02/02 22:40:57    145s]       All  PG WNS: 0.000
[02/02 22:40:57    145s]       High PG WNS: 0.000
[02/02 22:40:57    145s]       All  PG TNS: 0.000
[02/02 22:40:57    145s]       High PG TNS: 0.000
[02/02 22:40:57    145s]          Tran DRV: 0
[02/02 22:40:57    145s]           Cap DRV: 0
[02/02 22:40:57    145s]        Fanout DRV: 0
[02/02 22:40:57    145s]            Glitch: 0
[02/02 22:40:57    145s]    Category Slack: { [L, 0.001] [H, 0.936] }
[02/02 22:40:57    145s] 
[02/02 22:40:57    145s] Checking setup slack degradation ...
[02/02 22:40:57    145s] 
[02/02 22:40:57    145s] Recovery Manager:
[02/02 22:40:57    145s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[02/02 22:40:57    145s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.051) - Skip
[02/02 22:40:57    145s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/02 22:40:57    145s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/02 22:40:57    145s] 
[02/02 22:40:57    145s] Checking DRV degradation...
[02/02 22:40:57    145s] 
[02/02 22:40:57    145s] Recovery Manager:
[02/02 22:40:57    145s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/02 22:40:57    145s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/02 22:40:57    145s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/02 22:40:57    145s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/02 22:40:57    145s] 
[02/02 22:40:57    145s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/02 22:40:57    145s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:07, mem=1172.33M, totSessionCpu=0:02:26).
[02/02 22:40:57    145s] **optDesign ... cpu = 0:00:47, real = 0:08:47, mem = 938.1M, totSessionCpu=0:02:26 **
[02/02 22:40:57    145s] 
[02/02 22:40:57    145s] Latch borrow mode reset to max_borrow
[02/02 22:41:04    146s] Reported timing to dir ./timingReports
[02/02 22:41:04    146s] **optDesign ... cpu = 0:00:48, real = 0:08:54, mem = 938.1M, totSessionCpu=0:02:26 **
[02/02 22:41:04    146s] End AAE Lib Interpolated Model. (MEM=1172.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:41:05    146s] Begin: glitch net info
[02/02 22:41:05    146s] glitch slack range: number of glitch nets
[02/02 22:41:05    146s] glitch slack < -0.32 : 0
[02/02 22:41:05    146s] -0.32 < glitch slack < -0.28 : 0
[02/02 22:41:05    146s] -0.28 < glitch slack < -0.24 : 0
[02/02 22:41:05    146s] -0.24 < glitch slack < -0.2 : 0
[02/02 22:41:05    146s] -0.2 < glitch slack < -0.16 : 0
[02/02 22:41:05    146s] -0.16 < glitch slack < -0.12 : 0
[02/02 22:41:05    146s] -0.12 < glitch slack < -0.08 : 0
[02/02 22:41:05    146s] -0.08 < glitch slack < -0.04 : 0
[02/02 22:41:05    146s] -0.04 < glitch slack : 0
[02/02 22:41:05    146s] End: glitch net info
[02/02 22:41:22    147s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:09:12, mem = 938.2M, totSessionCpu=0:02:28 **
[02/02 22:41:22    147s]  ReSet Options after AAE Based Opt flow 
[02/02 22:41:22    147s] *** Finished optDesign ***
[02/02 22:41:23    147s] 
[02/02 22:41:23    147s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:51.0 real=  0:09:28)
[02/02 22:41:23    147s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 22:41:23    147s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:05.0 real=0:00:57.0)
[02/02 22:41:23    147s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.9 real=  0:03:30)
[02/02 22:41:23    147s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 22:41:23    147s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 22:41:23    147s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.2 real=  0:01:08)
[02/02 22:41:23    147s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.7 real=0:00:07.9)
[02/02 22:41:23    147s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.4 real=0:00:13.9)
[02/02 22:41:23    147s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.9 real=0:00:33.0)
[02/02 22:41:23    147s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.5 real=  0:02:07)
[02/02 22:41:23    147s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.2)
[02/02 22:41:23    147s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.1 real=0:00:14.3)
[02/02 22:41:23    147s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 22:41:23    147s] Info: pop threads available for lower-level modules during optimization.
[02/02 22:41:23    147s] Deleting Lib Analyzer.
[02/02 22:41:23    147s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d' for reading.
[02/02 22:41:23    147s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d'. 7080 times net's RC data read were performed.
[02/02 22:41:23    147s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1188.3M)
[02/02 22:41:24    147s] Info: Destroy the CCOpt slew target map.
[02/02 22:41:48    148s] <CMD> reset_parasitics
[02/02 22:41:49    148s] Performing RC Extraction ...
[02/02 22:41:49    148s] <CMD> extractRC
[02/02 22:41:49    148s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 22:41:49    148s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 22:41:49    148s] Type 'man IMPEXT-3530' for more detail.
[02/02 22:41:49    148s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 22:41:49    148s] RC Extraction called in multi-corner(1) mode.
[02/02 22:41:49    148s] Process corner(s) are loaded.
[02/02 22:41:49    148s]  Corner: my_rc
[02/02 22:41:49    148s] extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d -maxResLength 200  -extended
[02/02 22:41:49    148s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 22:41:49    148s]       RC Corner Indexes            0   
[02/02 22:41:49    148s] Capacitance Scaling Factor   : 1.00000 
[02/02 22:41:49    148s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 22:41:49    148s] Resistance Scaling Factor    : 1.00000 
[02/02 22:41:49    148s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 22:41:49    148s] Clock Res. Scaling Factor    : 1.00000 
[02/02 22:41:49    148s] Shrink Factor                : 1.00000
[02/02 22:41:52    148s] Initializing multi-corner capacitance tables ... 
[02/02 22:41:52    148s] Initializing multi-corner resistance tables ...
[02/02 22:41:53    148s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1182.3M)
[02/02 22:41:54    149s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for storing RC.
[02/02 22:41:56    149s] Extracted 10.0016% (CPU Time= 0:00:00.3  MEM= 1248.4M)
[02/02 22:41:57    149s] Extracted 20.002% (CPU Time= 0:00:00.4  MEM= 1248.4M)
[02/02 22:41:58    149s] Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1248.4M)
[02/02 22:41:59    149s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1248.4M)
[02/02 22:42:01    149s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1248.4M)
[02/02 22:42:03    149s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1248.4M)
[02/02 22:42:04    149s] Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1248.4M)
[02/02 22:42:07    149s] Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1248.4M)
[02/02 22:42:09    150s] Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1248.4M)
[02/02 22:42:16    150s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1252.4M)
[02/02 22:42:17    150s] Number of Extracted Resistors     : 135540
[02/02 22:42:17    150s] Number of Extracted Ground Cap.   : 142382
[02/02 22:42:17    150s] Number of Extracted Coupling Cap. : 219124
[02/02 22:42:17    150s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for reading.
[02/02 22:42:17    150s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 22:42:17    150s]  Corner: my_rc
[02/02 22:42:17    150s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1236.4M)
[02/02 22:42:18    150s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb_Filter.rcdb.d' for storing RC.
[02/02 22:42:20    150s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:42:22    150s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1236.363M)
[02/02 22:42:22    150s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for reading.
[02/02 22:42:22    151s] processing rcdb (/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 22:42:23    151s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1236.363M)
[02/02 22:42:23    151s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:34.0  MEM: 1236.363M)
[02/02 22:42:25    151s] <CMD> rcOut -setload RISCV.setload -rc_corner my_rc
[02/02 22:42:25    151s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for reading.
[02/02 22:42:25    151s] RC Out has the following PVT Info:
[02/02 22:42:25    151s]    RC:my_rc, Operating temperature 25 C
[02/02 22:42:25    151s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1214.1M)
[02/02 22:42:25    151s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:42:25    151s] <CMD> rcOut -setres RISCV.setres -rc_corner my_rc
[02/02 22:42:25    151s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for reading.
[02/02 22:42:26    151s] RC Out has the following PVT Info:
[02/02 22:42:26    151s]    RC:my_rc, Operating temperature 25 C
[02/02 22:42:26    151s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1214.1M)
[02/02 22:42:26    151s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:42:26    151s] <CMD> rcOut -spf RISCV.spf -rc_corner my_rc
[02/02 22:42:26    151s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for reading.
[02/02 22:42:27    151s] RC Out has the following PVT Info:
[02/02 22:42:27    151s]    RC:my_rc, Operating temperature 25 C
[02/02 22:42:28    151s] Printing *|NET...
[02/02 22:42:44    152s] RC Out from RCDB Completed (CPU Time= 0:00:01.3  MEM= 1214.1M)
[02/02 22:42:44    152s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:42:44    152s] <CMD> rcOut -spef RISCV.spef -rc_corner my_rc
[02/02 22:42:44    152s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for reading.
[02/02 22:42:44    152s] RC Out has the following PVT Info:
[02/02 22:42:44    152s]    RC:my_rc, Operating temperature 25 C
[02/02 22:42:44    152s] Dumping Spef file.....
[02/02 22:42:45    152s] Printing D_NET...
[02/02 22:42:51    153s] RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 1214.1M)
[02/02 22:42:51    153s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:43:32    154s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/02 22:43:32    154s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/02 22:43:32    154s]  Reset EOS DB
[02/02 22:43:32    154s] Ignoring AAE DB Resetting ...
[02/02 22:43:32    154s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 22:43:32    154s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 22:43:32    154s] Type 'man IMPEXT-3530' for more detail.
[02/02 22:43:32    154s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 22:43:32    154s] RC Extraction called in multi-corner(1) mode.
[02/02 22:43:33    154s] Process corner(s) are loaded.
[02/02 22:43:33    154s]  Corner: my_rc
[02/02 22:43:33    154s] extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d -maxResLength 200  -extended
[02/02 22:43:33    154s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 22:43:33    154s]       RC Corner Indexes            0   
[02/02 22:43:33    154s] Capacitance Scaling Factor   : 1.00000 
[02/02 22:43:33    154s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 22:43:33    154s] Resistance Scaling Factor    : 1.00000 
[02/02 22:43:33    154s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 22:43:33    154s] Clock Res. Scaling Factor    : 1.00000 
[02/02 22:43:33    154s] Shrink Factor                : 1.00000
[02/02 22:43:35    154s] Initializing multi-corner capacitance tables ... 
[02/02 22:43:35    154s] Initializing multi-corner resistance tables ...
[02/02 22:43:36    154s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1170.5M)
[02/02 22:43:38    154s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for storing RC.
[02/02 22:43:40    155s] Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1220.6M)
[02/02 22:43:41    155s] Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1220.6M)
[02/02 22:43:41    155s] Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1220.6M)
[02/02 22:43:42    155s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1220.6M)
[02/02 22:43:44    155s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1220.6M)
[02/02 22:43:45    155s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1220.6M)
[02/02 22:43:47    155s] Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1220.6M)
[02/02 22:43:49    155s] Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1220.6M)
[02/02 22:43:51    156s] Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1220.6M)
[02/02 22:43:56    156s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1224.6M)
[02/02 22:43:58    156s] Number of Extracted Resistors     : 135540
[02/02 22:43:58    156s] Number of Extracted Ground Cap.   : 142382
[02/02 22:43:58    156s] Number of Extracted Coupling Cap. : 219124
[02/02 22:43:58    156s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for reading.
[02/02 22:43:58    156s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 22:43:58    156s]  Corner: my_rc
[02/02 22:43:58    156s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1208.6M)
[02/02 22:43:59    156s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb_Filter.rcdb.d' for storing RC.
[02/02 22:44:00    156s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 22:44:03    156s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1208.578M)
[02/02 22:44:03    156s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for reading.
[02/02 22:44:03    156s] processing rcdb (/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 22:44:04    157s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1208.578M)
[02/02 22:44:04    157s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:32.0  MEM: 1208.578M)
[02/02 22:44:04    157s] Effort level <high> specified for reg2reg path_group
[02/02 22:44:12    157s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 22:44:12    157s] Begin IPO call back ...
[02/02 22:44:17    158s] End IPO call back ...
[02/02 22:44:19    158s] #################################################################################
[02/02 22:44:19    158s] # Design Stage: PostRoute
[02/02 22:44:19    158s] # Design Name: RISCV
[02/02 22:44:19    158s] # Design Mode: 90nm
[02/02 22:44:19    158s] # Analysis Mode: MMMC OCV 
[02/02 22:44:19    158s] # Parasitics Mode: SPEF/RCDB
[02/02 22:44:19    158s] # Signoff Settings: SI On 
[02/02 22:44:19    158s] #################################################################################
[02/02 22:44:19    158s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:44:19    158s] Setting infinite Tws ...
[02/02 22:44:19    158s] First Iteration Infinite Tw... 
[02/02 22:44:19    158s] Calculate late delays in OCV mode...
[02/02 22:44:19    158s] Calculate early delays in OCV mode...
[02/02 22:44:19    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 1176.1M, InitMEM = 1176.1M)
[02/02 22:44:19    158s] Start delay calculation (fullDC) (1 T). (MEM=1176.07)
[02/02 22:44:21    158s] Initializing multi-corner capacitance tables ... 
[02/02 22:44:21    158s] Initializing multi-corner resistance tables ...
[02/02 22:44:24    158s] End AAE Lib Interpolated Model. (MEM=1192.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:44:24    158s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d' for reading.
[02/02 22:44:24    158s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1192.3M)
[02/02 22:44:24    158s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:45:53    165s] Total number of fetched objects 8172
[02/02 22:45:53    165s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 22:45:55    166s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:02.0)
[02/02 22:45:55    166s] End delay calculation. (MEM=1259.05 CPU=0:00:07.1 REAL=0:01:28)
[02/02 22:45:55    166s] End delay calculation (fullDC). (MEM=1259.05 CPU=0:00:07.6 REAL=0:01:36)
[02/02 22:45:55    166s] *** CDM Built up (cpu=0:00:07.7  real=0:01:36  mem= 1259.1M) ***
[02/02 22:46:03    166s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1259.1M)
[02/02 22:46:03    166s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 22:46:04    167s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1259.1M)
[02/02 22:46:04    167s] Starting SI iteration 2
[02/02 22:46:06    167s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:46:06    167s] Calculate late delays in OCV mode...
[02/02 22:46:06    167s] Calculate early delays in OCV mode...
[02/02 22:46:06    167s] Start delay calculation (fullDC) (1 T). (MEM=1267.1)
[02/02 22:46:07    167s] End AAE Lib Interpolated Model. (MEM=1267.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:46:10    167s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 22:46:10    167s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/02 22:46:10    167s] Total number of fetched objects 8172
[02/02 22:46:10    167s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 22:46:10    167s] End delay calculation. (MEM=1235.09 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 22:46:10    167s] End delay calculation (fullDC). (MEM=1235.09 CPU=0:00:00.3 REAL=0:00:04.0)
[02/02 22:46:10    167s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1235.1M) ***
[02/02 22:46:13    167s] *** Done Building Timing Graph (cpu=0:00:10.2 real=0:02:01 totSessionCpu=0:02:48 mem=1235.1M)
[02/02 22:46:17    168s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.000  | -0.000  | -0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.029%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[02/02 22:46:19    168s] Total CPU time: 13.77 sec
[02/02 22:46:19    168s] Total Real time: 167.0 sec
[02/02 22:46:19    168s] Total Memory Usage: 1140.53125 Mbytes
[02/02 22:46:19    168s] Reset AAE Options
[02/02 22:46:58    169s] <CMD> get_time_unit
[02/02 22:46:58    169s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[02/02 22:46:59    169s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 22:47:01    169s] #################################################################################
[02/02 22:47:01    169s] # Design Stage: PostRoute
[02/02 22:47:01    169s] # Design Name: RISCV
[02/02 22:47:01    169s] # Design Mode: 90nm
[02/02 22:47:01    169s] # Analysis Mode: MMMC OCV 
[02/02 22:47:01    169s] # Parasitics Mode: SPEF/RCDB
[02/02 22:47:01    169s] # Signoff Settings: SI On 
[02/02 22:47:01    169s] #################################################################################
[02/02 22:47:07    170s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:47:07    170s] Setting infinite Tws ...
[02/02 22:47:07    170s] First Iteration Infinite Tw... 
[02/02 22:47:07    170s] Calculate late delays in OCV mode...
[02/02 22:47:07    170s] Calculate early delays in OCV mode...
[02/02 22:47:07    170s] Topological Sorting (REAL = 0:00:00.0, MEM = 1144.1M, InitMEM = 1144.1M)
[02/02 22:47:07    170s] Start delay calculation (fullDC) (1 T). (MEM=1144.05)
[02/02 22:47:10    170s] End AAE Lib Interpolated Model. (MEM=1160.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:48:26    177s] Total number of fetched objects 8172
[02/02 22:48:26    177s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 22:48:27    177s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 22:48:27    177s] End delay calculation. (MEM=1259.05 CPU=0:00:06.6 REAL=0:01:14)
[02/02 22:48:27    177s] End delay calculation (fullDC). (MEM=1259.05 CPU=0:00:07.1 REAL=0:01:20)
[02/02 22:48:27    177s] *** CDM Built up (cpu=0:00:07.7  real=0:01:26  mem= 1259.1M) ***
[02/02 22:48:36    178s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1259.1M)
[02/02 22:48:36    178s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 22:48:37    178s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1259.1M)
[02/02 22:48:37    178s] Starting SI iteration 2
[02/02 22:48:39    178s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:48:39    178s] Calculate late delays in OCV mode...
[02/02 22:48:39    178s] Calculate early delays in OCV mode...
[02/02 22:48:39    178s] Start delay calculation (fullDC) (1 T). (MEM=1267.1)
[02/02 22:48:39    178s] End AAE Lib Interpolated Model. (MEM=1267.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:48:43    178s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 22:48:43    178s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/02 22:48:43    178s] Total number of fetched objects 8172
[02/02 22:48:43    178s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 22:48:43    178s] End delay calculation. (MEM=1235.09 CPU=0:00:00.2 REAL=0:00:04.0)
[02/02 22:48:43    178s] End delay calculation (fullDC). (MEM=1235.09 CPU=0:00:00.3 REAL=0:00:04.0)
[02/02 22:48:43    178s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1235.1M) ***
[02/02 22:49:01    180s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[02/02 22:49:01    180s] Parsing file top.mtarpt...
[02/02 22:50:05    184s] <CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
[02/02 22:50:05    184s] Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
[02/02 22:50:05    184s] Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
[02/02 22:50:05    184s] Deleted 1862 physical insts (cell FILLCELL_X8 / prefix -).
[02/02 22:50:05    184s] Deleted 3246 physical insts (cell FILLCELL_X4 / prefix -).
[02/02 22:50:05    184s] Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
[02/02 22:50:05    184s] Deleted 39 physical insts (cell FILLCELL_X2 / prefix -).
[02/02 22:50:05    184s] Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
[02/02 22:50:05    184s] Deleted 9104 physical insts (cell FILLCELL_X1 / prefix -).
[02/02 22:50:06    184s] Total physical insts deleted = 14438.
[02/02 22:50:47    185s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_15_
[02/02 22:50:47    185s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_15_
[02/02 22:50:53    185s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_15_
[02/02 22:50:53    185s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_15_
[02/02 22:50:53    185s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_15_
[02/02 22:51:52    187s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_15_ -cell SDFFR_X2
[02/02 22:51:52    187s] #################################################################################
[02/02 22:51:52    187s] # Design Stage: PostRoute
[02/02 22:51:52    187s] # Design Name: RISCV
[02/02 22:51:52    187s] # Design Mode: 90nm
[02/02 22:51:52    187s] # Analysis Mode: MMMC OCV 
[02/02 22:51:52    187s] # Parasitics Mode: SPEF/RCDB
[02/02 22:51:52    187s] # Signoff Settings: SI On 
[02/02 22:51:52    187s] #################################################################################
[02/02 22:51:54    187s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 22:51:56    188s] #################################################################################
[02/02 22:51:56    188s] # Design Stage: PostRoute
[02/02 22:51:56    188s] # Design Name: RISCV
[02/02 22:51:56    188s] # Design Mode: 90nm
[02/02 22:51:56    188s] # Analysis Mode: MMMC OCV 
[02/02 22:51:56    188s] # Parasitics Mode: SPEF/RCDB
[02/02 22:51:56    188s] # Signoff Settings: SI On 
[02/02 22:51:56    188s] #################################################################################
[02/02 22:52:04    188s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:52:04    188s] Setting infinite Tws ...
[02/02 22:52:04    188s] First Iteration Infinite Tw... 
[02/02 22:52:04    188s] Calculate early delays in OCV mode...
[02/02 22:52:04    188s] Calculate late delays in OCV mode...
[02/02 22:52:04    188s] Topological Sorting (REAL = 0:00:00.0, MEM = 1210.8M, InitMEM = 1210.8M)
[02/02 22:52:04    188s] Start delay calculation (fullDC) (1 T). (MEM=1210.82)
[02/02 22:52:08    188s] End AAE Lib Interpolated Model. (MEM=1227.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:53:35    195s] Total number of fetched objects 8172
[02/02 22:53:35    195s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 22:53:37    196s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:02.0)
[02/02 22:53:37    196s] End delay calculation. (MEM=1259.05 CPU=0:00:07.0 REAL=0:01:26)
[02/02 22:53:37    196s] End delay calculation (fullDC). (MEM=1259.05 CPU=0:00:07.5 REAL=0:01:33)
[02/02 22:53:37    196s] *** CDM Built up (cpu=0:00:08.1  real=0:01:41  mem= 1259.0M) ***
[02/02 22:53:46    196s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1259.0M)
[02/02 22:53:46    196s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 22:53:46    196s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1259.0M)
[02/02 22:53:46    196s] Starting SI iteration 2
[02/02 22:53:48    197s] AAE_INFO: 1 threads acquired from CTE.
[02/02 22:53:48    197s] Calculate early delays in OCV mode...
[02/02 22:53:48    197s] Calculate late delays in OCV mode...
[02/02 22:53:48    197s] Start delay calculation (fullDC) (1 T). (MEM=1267.09)
[02/02 22:53:49    197s] End AAE Lib Interpolated Model. (MEM=1267.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 22:53:52    197s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 22:53:52    197s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/02 22:53:52    197s] Total number of fetched objects 8172
[02/02 22:53:52    197s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 22:53:52    197s] End delay calculation. (MEM=1227.46 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 22:53:52    197s] End delay calculation (fullDC). (MEM=1227.46 CPU=0:00:00.3 REAL=0:00:04.0)
[02/02 22:53:52    197s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1227.5M) ***
[02/02 22:53:57    197s] Design State:
[02/02 22:53:57    197s]     #signal nets       :  7080
[02/02 22:53:57    197s]     #routed signal nets:  7009
[02/02 22:53:57    197s]     #clock nets        :  1
[02/02 22:53:57    197s]     #routed clock nets :  1
[02/02 22:53:57    197s] #################################################################################
[02/02 22:53:57    197s] # Design Stage: PostRoute
[02/02 22:53:57    197s] # Design Name: RISCV
[02/02 22:53:57    197s] # Design Mode: 90nm
[02/02 22:53:57    197s] # Analysis Mode: MMMC OCV 
[02/02 22:53:57    197s] # Parasitics Mode: SPEF/RCDB
[02/02 22:53:57    197s] # Signoff Settings: SI On 
[02/02 22:53:57    197s] #################################################################################
[02/02 22:53:57    197s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 22:53:57    197s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 22:53:57    197s] *** Starting refinePlace (0:03:18 mem=1227.5M) ***
[02/02 22:53:57    197s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 22:53:57    197s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:53:57    197s] Starting refinePlace ...
[02/02 22:53:58    197s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/02 22:53:58    197s] Density distribution unevenness ratio = 6.226%
[02/02 22:53:58    197s]   Spread Effort: high, post-route mode, useDDP on.
[02/02 22:53:58    197s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1227.5MB) @(0:03:18 - 0:03:18).
[02/02 22:53:58    197s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:53:58    197s] wireLenOptFixPriorityInst 0 inst fixed
[02/02 22:53:59    198s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:53:59    198s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1227.5MB) @(0:03:18 - 0:03:18).
[02/02 22:53:59    198s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:53:59    198s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1227.5MB
[02/02 22:53:59    198s] Statistics of distance of Instance movement in refine placement:
[02/02 22:53:59    198s]   maximum (X+Y) =         0.00 um
[02/02 22:53:59    198s]   mean    (X+Y) =         0.00 um
[02/02 22:53:59    198s] Summary Report:
[02/02 22:53:59    198s] Instances move: 0 (out of 6552 movable)
[02/02 22:53:59    198s] Instances flipped: 0
[02/02 22:53:59    198s] Mean displacement: 0.00 um
[02/02 22:53:59    198s] Max displacement: 0.00 um 
[02/02 22:53:59    198s] Total instances moved : 0
[02/02 22:53:59    198s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 22:53:59    198s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1227.5MB
[02/02 22:53:59    198s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1227.5MB) @(0:03:18 - 0:03:18).
[02/02 22:53:59    198s] *** Finished refinePlace (0:03:18 mem=1227.5M) ***
[02/02 22:53:59    198s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_15_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/02 22:54:00    198s] Resize reg_ALUout_EX_MEM_q_reg_15_ (SDFFR_X1) to SDFFR_X2.
[02/02 22:54:25    199s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_10_
[02/02 22:54:25    199s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_10_
[02/02 22:55:03    200s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_10_ -cell SDFFR_X2
[02/02 22:55:03    200s] Design State:
[02/02 22:55:03    200s]     #signal nets       :  7080
[02/02 22:55:03    200s]     #routed signal nets:  7009
[02/02 22:55:03    200s]     #clock nets        :  1
[02/02 22:55:03    200s]     #routed clock nets :  1
[02/02 22:55:03    200s] #################################################################################
[02/02 22:55:03    200s] # Design Stage: PostRoute
[02/02 22:55:03    200s] # Design Name: RISCV
[02/02 22:55:03    200s] # Design Mode: 90nm
[02/02 22:55:03    200s] # Analysis Mode: MMMC OCV 
[02/02 22:55:03    200s] # Parasitics Mode: SPEF/RCDB
[02/02 22:55:03    200s] # Signoff Settings: SI On 
[02/02 22:55:03    200s] #################################################################################
[02/02 22:55:03    200s] #spOpts: mergeVia=F 
[02/02 22:55:04    200s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 22:55:04    200s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 22:55:04    200s] *** Starting refinePlace (0:03:20 mem=1300.0M) ***
[02/02 22:55:04    200s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 22:55:04    200s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:55:04    200s] Starting refinePlace ...
[02/02 22:55:05    200s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/02 22:55:05    200s] Density distribution unevenness ratio = 6.225%
[02/02 22:55:05    200s]   Spread Effort: high, post-route mode, useDDP on.
[02/02 22:55:05    200s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1300.0MB) @(0:03:21 - 0:03:21).
[02/02 22:55:05    200s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:55:05    200s] wireLenOptFixPriorityInst 0 inst fixed
[02/02 22:55:06    200s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:55:06    200s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1300.0MB) @(0:03:21 - 0:03:21).
[02/02 22:55:06    200s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:55:06    200s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1300.0MB
[02/02 22:55:07    200s] Statistics of distance of Instance movement in refine placement:
[02/02 22:55:07    200s]   maximum (X+Y) =         0.00 um
[02/02 22:55:07    200s]   mean    (X+Y) =         0.00 um
[02/02 22:55:07    200s] Summary Report:
[02/02 22:55:07    200s] Instances move: 0 (out of 6552 movable)
[02/02 22:55:07    200s] Instances flipped: 0
[02/02 22:55:07    200s] Mean displacement: 0.00 um
[02/02 22:55:07    200s] Max displacement: 0.00 um 
[02/02 22:55:07    200s] Total instances moved : 0
[02/02 22:55:07    200s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 22:55:07    200s] Runtime: CPU: 0:00:00.2 REAL: 0:00:03.0 MEM: 1300.0MB
[02/02 22:55:07    200s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:03.0, mem=1300.0MB) @(0:03:20 - 0:03:21).
[02/02 22:55:07    200s] *** Finished refinePlace (0:03:21 mem=1300.0M) ***
[02/02 22:55:07    200s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_10_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/02 22:55:07    200s] Resize reg_ALUout_EX_MEM_q_reg_10_ (SDFFR_X1) to SDFFR_X2.
[02/02 22:55:19    201s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_20_
[02/02 22:55:19    201s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_20_
[02/02 22:55:53    202s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_20_ -cell SDFFR_X2
[02/02 22:55:53    202s] Design State:
[02/02 22:55:53    202s]     #signal nets       :  7080
[02/02 22:55:53    202s]     #routed signal nets:  7009
[02/02 22:55:53    202s]     #clock nets        :  1
[02/02 22:55:53    202s]     #routed clock nets :  1
[02/02 22:55:53    202s] #################################################################################
[02/02 22:55:53    202s] # Design Stage: PostRoute
[02/02 22:55:53    202s] # Design Name: RISCV
[02/02 22:55:53    202s] # Design Mode: 90nm
[02/02 22:55:53    202s] # Analysis Mode: MMMC OCV 
[02/02 22:55:53    202s] # Parasitics Mode: SPEF/RCDB
[02/02 22:55:53    202s] # Signoff Settings: SI On 
[02/02 22:55:53    202s] #################################################################################
[02/02 22:55:53    202s] #spOpts: mergeVia=F 
[02/02 22:55:53    202s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 22:55:53    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 22:55:53    202s] *** Starting refinePlace (0:03:22 mem=1300.0M) ***
[02/02 22:55:53    202s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 22:55:53    202s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:55:53    202s] Starting refinePlace ...
[02/02 22:55:54    202s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/02 22:55:54    202s] Density distribution unevenness ratio = 6.224%
[02/02 22:55:54    202s]   Spread Effort: high, post-route mode, useDDP on.
[02/02 22:55:54    202s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1300.0MB) @(0:03:23 - 0:03:23).
[02/02 22:55:54    202s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:55:54    202s] wireLenOptFixPriorityInst 0 inst fixed
[02/02 22:55:55    202s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:55:55    202s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1300.0MB) @(0:03:23 - 0:03:23).
[02/02 22:55:55    202s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 22:55:55    202s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1300.0MB
[02/02 22:55:55    202s] Statistics of distance of Instance movement in refine placement:
[02/02 22:55:55    202s]   maximum (X+Y) =         0.00 um
[02/02 22:55:55    202s]   mean    (X+Y) =         0.00 um
[02/02 22:55:55    202s] Summary Report:
[02/02 22:55:55    202s] Instances move: 0 (out of 6552 movable)
[02/02 22:55:55    202s] Instances flipped: 0
[02/02 22:55:55    202s] Mean displacement: 0.00 um
[02/02 22:55:55    202s] Max displacement: 0.00 um 
[02/02 22:55:55    202s] Total instances moved : 0
[02/02 22:55:55    202s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 22:55:55    202s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1300.0MB
[02/02 22:55:55    202s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1300.0MB) @(0:03:22 - 0:03:23).
[02/02 22:55:55    202s] *** Finished refinePlace (0:03:23 mem=1300.0M) ***
[02/02 22:55:55    202s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_20_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/02 22:55:57    202s] Resize reg_ALUout_EX_MEM_q_reg_20_ (SDFFR_X1) to SDFFR_X2.
[02/02 22:56:12    203s] <CMD> getFillerMode -quiet
[02/02 22:56:22    203s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[02/02 22:56:22    203s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/02 22:56:22    203s] Type 'man IMPSP-5217' for more detail.
[02/02 22:56:22    203s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 22:56:22    203s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 22:56:24    203s]   Signal wire search tree: 135374 elements. (cpu=0:00:00.1, mem=0.0M)
[02/02 22:56:41    205s] For 14435 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/02 22:56:41    205s] *INFO: Adding fillers to top-module.
[02/02 22:56:41    205s] *INFO:   Added 17 filler insts (cell FILLCELL_X32 / prefix FILLER).
[02/02 22:56:41    205s] *INFO:   Added 170 filler insts (cell FILLCELL_X16 / prefix FILLER).
[02/02 22:56:41    205s] *INFO:   Added 1860 filler insts (cell FILLCELL_X8 / prefix FILLER).
[02/02 22:56:41    205s] *INFO:   Added 3248 filler insts (cell FILLCELL_X4 / prefix FILLER).
[02/02 22:56:41    205s] *INFO:   Added 45 filler insts (cell FILLCELL_X2 / prefix FILLER).
[02/02 22:56:41    205s] *INFO:   Added 9103 filler insts (cell FILLCELL_X1 / prefix FILLER).
[02/02 22:56:41    205s] *INFO: Total 14443 filler insts added - prefix FILLER (CPU: 0:00:01.8).
[02/02 22:56:41    205s] For 8 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/02 22:56:51    205s] <CMD> ecoRoute
[02/02 22:56:52    205s] #% Begin globalDetailRoute (date=02/02 22:56:51, mem=971.4M)
[02/02 22:56:52    205s] 
[02/02 22:56:52    205s] globalDetailRoute
[02/02 22:56:52    205s] 
[02/02 22:56:52    205s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[02/02 22:56:52    205s] #setNanoRouteMode -routeWithEco true
[02/02 22:56:52    205s] #setNanoRouteMode -routeWithSiDriven false
[02/02 22:56:52    205s] #setNanoRouteMode -routeWithTimingDriven false
[02/02 22:56:52    205s] #Start globalDetailRoute on Tue Feb  2 22:56:52 2021
[02/02 22:56:52    205s] #
[02/02 22:56:52    205s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d'. 7080 times net's RC data read were performed.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[31] of net instruction_ID_in[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[30] of net instruction_ID_in[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[29] of net instruction_ID_in[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[28] of net instruction_ID_in[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[27] of net instruction_ID_in[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[26] of net instruction_ID_in[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[25] of net instruction_ID_in[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[24] of net instruction_ID_in[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[23] of net instruction_ID_in[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[22] of net instruction_ID_in[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[21] of net instruction_ID_in[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[20] of net instruction_ID_in[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[19] of net instruction_ID_in[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[18] of net instruction_ID_in[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[17] of net instruction_ID_in[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[16] of net instruction_ID_in[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[15] of net instruction_ID_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[14] of net instruction_ID_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 22:56:54    205s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/02 22:56:54    205s] #To increase the message display limit, refer to the product command reference manual.
[02/02 22:56:55    206s] ### Net info: total nets: 7088
[02/02 22:56:55    206s] ### Net info: dirty nets: 0
[02/02 22:56:55    206s] ### Net info: marked as disconnected nets: 0
[02/02 22:57:00    206s] ### Net info: fully routed nets: 7000
[02/02 22:57:00    206s] ### Net info: trivial (single pin) nets: 0
[02/02 22:57:00    206s] ### Net info: unrouted nets: 78
[02/02 22:57:00    206s] ### Net info: re-extraction nets: 10
[02/02 22:57:00    206s] ### Net info: ignored nets: 0
[02/02 22:57:00    206s] ### Net info: skip routing nets: 0
[02/02 22:57:00    206s] ### import route signature (34) = 2096672709
[02/02 22:57:02    206s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[02/02 22:57:02    206s] #RTESIG:78da8d91418bc2301085f7ecaf18a2870a5ae7c5a44dae82d75d91ddbd962855c460a449
[02/02 22:57:02    206s] #       ffbfb29e16d4746e8ff9e6bd19663cf95d6f49a02e817964c30de8738b9a6b89b984d60b
[02/02 22:57:02    206s] #       d4cdbdf5b312a3f1e46bf32d2d896b88a9d93bef776e7f26fa2705153175a7cb71467d6c
[02/02 22:57:02    206s] #       3b8a6d4a77357d4c832da1e4bfa2e2e0834b4f39a59984eb53786f57554b3a381f5b2a76
[02/02 22:57:02    206s] #       21f8a78c9115a5ae7f8758ad085c22bb1618321b0869542e114be8bc91329c3552c60e30
[02/02 22:57:02    206s] #       b218020db84d4b4de2e5533e6e795cb251
[02/02 22:57:02    206s] #
[02/02 22:57:02    206s] #RTESIG:78da8d91418bc2301085f7ecaf18a2870a5ae7c5a44dae82d75d91ddbd962855c460a449
[02/02 22:57:02    206s] #       ffbfb29e16d4746e8ff9e6bd19663cf95d6f49a02e817964c30de8738b9a6b89b984d60b
[02/02 22:57:02    206s] #       d4cdbdf5b312a3f1e46bf32d2d896b88a9d93bef776e7f26fa2705153175a7cb71467d6c
[02/02 22:57:02    206s] #       3b8a6d4a77357d4c832da1e4bfa2e2e0834b4f39a59984eb53786f57554b3a381f5b2a76
[02/02 22:57:02    206s] #       21f8a78c9115a5ae7f8758ad085c22bb1618321b0869542e114be8bc91329c3552c60e30
[02/02 22:57:02    206s] #       b218020db84d4b4de2e5533e6e795cb251
[02/02 22:57:02    206s] #
[02/02 22:57:02    206s] #Start routing data preparation on Tue Feb  2 22:57:02 2021
[02/02 22:57:02    206s] #
[02/02 22:57:03    206s] #Minimum voltage of a net in the design = 0.000.
[02/02 22:57:03    206s] #Maximum voltage of a net in the design = 1.100.
[02/02 22:57:03    206s] #Voltage range [0.000 - 0.000] has 1 net.
[02/02 22:57:03    206s] #Voltage range [1.100 - 1.100] has 1 net.
[02/02 22:57:03    206s] #Voltage range [0.000 - 1.100] has 7086 nets.
[02/02 22:57:04    206s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[02/02 22:57:04    206s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[02/02 22:57:04    206s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[02/02 22:57:04    206s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 22:57:04    206s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 22:57:04    206s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 22:57:04    206s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 22:57:04    206s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 22:57:04    206s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[02/02 22:57:04    206s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[02/02 22:57:08    207s] #Regenerating Ggrids automatically.
[02/02 22:57:08    207s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[02/02 22:57:08    207s] #Using automatically generated G-grids.
[02/02 22:57:08    207s] #Done routing data preparation.
[02/02 22:57:08    207s] #cpu time = 00:00:01, elapsed time = 00:00:06, memory = 962.86 (MB), peak = 1074.04 (MB)
[02/02 22:57:08    207s] #Merging special wires...
[02/02 22:57:09    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 42.4350 116.4050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:09    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 40.5350 92.4700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:09    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 42.4350 72.8700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN SE at ( 40.0950 116.3450 ) on metal1 for NET FE_OFN50_n5473. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 43.4400 116.5500 ) on metal1 for NET FE_OFN25_FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 41.5400 92.3300 ) on metal1 for NET FE_OFN29_FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 43.4400 72.7300 ) on metal1 for NET FE_OFN29_FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 42.2800 92.5400 ) on metal1 for NET ALU_backward_MEM_out_s[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 44.1800 116.3400 ) on metal1 for NET ALU_backward_MEM_out_s[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 44.1800 72.9400 ) on metal1 for NET ALU_backward_MEM_out_s[20]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 41.9050 92.5400 ) on metal1 for NET n1574. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 43.8050 72.9400 ) on metal1 for NET n1579. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 43.8050 116.3400 ) on metal1 for NET n1569. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 22:57:10    207s] #
[02/02 22:57:10    207s] #Connectivity extraction summary:
[02/02 22:57:10    207s] #10 routed nets are extracted.
[02/02 22:57:10    207s] #    10 (0.14%) extracted nets are partially routed.
[02/02 22:57:10    207s] #7000 routed net(s) are imported.
[02/02 22:57:10    207s] #78 nets are fixed|skipped|trivial (not extracted).
[02/02 22:57:10    207s] #Total number of nets = 7088.
[02/02 22:57:10    207s] #
[02/02 22:57:11    207s] #
[02/02 22:57:11    207s] #Finished routing data preparation on Tue Feb  2 22:57:11 2021
[02/02 22:57:11    207s] #
[02/02 22:57:11    207s] #Cpu time = 00:00:01
[02/02 22:57:11    207s] #Elapsed time = 00:00:09
[02/02 22:57:11    207s] #Increased memory = 6.94 (MB)
[02/02 22:57:11    207s] #Total memory = 964.81 (MB)
[02/02 22:57:11    207s] #Peak memory = 1074.04 (MB)
[02/02 22:57:11    207s] #
[02/02 22:57:11    207s] #
[02/02 22:57:11    207s] #Start global routing on Tue Feb  2 22:57:11 2021
[02/02 22:57:11    207s] #
[02/02 22:57:11    207s] #Number of eco nets is 10
[02/02 22:57:11    207s] #
[02/02 22:57:11    207s] #Start global routing data preparation on Tue Feb  2 22:57:11 2021
[02/02 22:57:11    207s] #
[02/02 22:57:12    207s] #Start routing resource analysis on Tue Feb  2 22:57:12 2021
[02/02 22:57:12    207s] #
[02/02 22:57:19    208s] #Routing resource analysis is done on Tue Feb  2 22:57:19 2021
[02/02 22:57:19    208s] #
[02/02 22:57:19    208s] #  Resource Analysis:
[02/02 22:57:19    208s] #
[02/02 22:57:19    208s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/02 22:57:19    208s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/02 22:57:19    208s] #  --------------------------------------------------------------
[02/02 22:57:19    208s] #  metal1         H        1184          28        6561    70.89%
[02/02 22:57:19    208s] #  metal2         V         858          38        6561     2.41%
[02/02 22:57:19    208s] #  metal3         H        1212           0        6561     0.00%
[02/02 22:57:19    208s] #  metal4         V         608           0        6561     0.00%
[02/02 22:57:19    208s] #  metal5         H         605           0        6561     0.00%
[02/02 22:57:19    208s] #  metal6         V         608           0        6561     0.00%
[02/02 22:57:19    208s] #  metal7         H         201           0        6561     0.00%
[02/02 22:57:19    208s] #  metal8         V         202           0        6561     0.00%
[02/02 22:57:19    208s] #  metal9         H          81           0        6561     0.00%
[02/02 22:57:19    208s] #  metal10        V          81           0        6561     0.00%
[02/02 22:57:19    208s] #  --------------------------------------------------------------
[02/02 22:57:19    208s] #  Total                   5640       0.66%       65610     7.33%
[02/02 22:57:19    208s] #
[02/02 22:57:19    208s] #  21 nets (0.30%) with 1 preferred extra spacing.
[02/02 22:57:19    208s] #
[02/02 22:57:19    208s] #
[02/02 22:57:19    208s] #
[02/02 22:57:19    208s] #Global routing data preparation is done on Tue Feb  2 22:57:19 2021
[02/02 22:57:19    208s] #
[02/02 22:57:19    208s] #cpu time = 00:00:01, elapsed time = 00:00:08, memory = 965.60 (MB), peak = 1074.04 (MB)
[02/02 22:57:19    208s] #
[02/02 22:57:20    208s] #cpu time = 00:00:01, elapsed time = 00:00:09, memory = 965.60 (MB), peak = 1074.04 (MB)
[02/02 22:57:20    208s] #
[02/02 22:57:20    208s] #start global routing iteration 1...
[02/02 22:57:23    208s] #cpu time = 00:00:00, elapsed time = 00:00:04, memory = 972.25 (MB), peak = 1074.04 (MB)
[02/02 22:57:23    208s] #
[02/02 22:57:24    208s] #start global routing iteration 2...
[02/02 22:57:25    208s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 979.83 (MB), peak = 1074.04 (MB)
[02/02 22:57:25    208s] #
[02/02 22:57:25    208s] #start global routing iteration 3...
[02/02 22:57:26    208s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 979.86 (MB), peak = 1074.04 (MB)
[02/02 22:57:26    208s] #
[02/02 22:57:27    208s] #
[02/02 22:57:27    208s] #Total number of trivial nets (e.g. < 2 pins) = 78 (skipped).
[02/02 22:57:27    208s] #Total number of routable nets = 7010.
[02/02 22:57:27    208s] #Total number of nets in the design = 7088.
[02/02 22:57:27    208s] #
[02/02 22:57:27    208s] #10 routable nets have only global wires.
[02/02 22:57:27    208s] #7000 routable nets have only detail routed wires.
[02/02 22:57:27    208s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/02 22:57:27    208s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/02 22:57:27    208s] #
[02/02 22:57:27    208s] #Routed nets constraints summary:
[02/02 22:57:27    208s] #------------------------------------------------
[02/02 22:57:27    208s] #        Rules   Pref Extra Space   Unconstrained  
[02/02 22:57:27    208s] #------------------------------------------------
[02/02 22:57:27    208s] #      Default                  2               8  
[02/02 22:57:27    208s] #------------------------------------------------
[02/02 22:57:27    208s] #        Total                  2               8  
[02/02 22:57:27    208s] #------------------------------------------------
[02/02 22:57:27    208s] #
[02/02 22:57:27    208s] #Routing constraints summary of the whole design:
[02/02 22:57:27    208s] #-------------------------------------------------------------------------------
[02/02 22:57:27    208s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[02/02 22:57:27    208s] #-------------------------------------------------------------------------------
[02/02 22:57:27    208s] #      Default                 21            1                 1            6988  
[02/02 22:57:27    208s] #-------------------------------------------------------------------------------
[02/02 22:57:27    208s] #        Total                 21            1                 1            6988  
[02/02 22:57:27    208s] #-------------------------------------------------------------------------------
[02/02 22:57:27    208s] #
[02/02 22:57:27    208s] #
[02/02 22:57:27    208s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/02 22:57:27    208s] #
[02/02 22:57:27    208s] #                 OverCon          
[02/02 22:57:27    208s] #                  #Gcell    %Gcell
[02/02 22:57:27    208s] #     Layer           (1)   OverCon
[02/02 22:57:27    208s] #  --------------------------------
[02/02 22:57:27    208s] #  metal1        0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  metal2        0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  metal3        0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  metal4        0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  metal5        0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  metal6        0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  metal7        0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  metal8        0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  metal9        0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  metal10       0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #  --------------------------------
[02/02 22:57:27    208s] #     Total      0(0.00%)   (0.00%)
[02/02 22:57:27    208s] #
[02/02 22:57:27    208s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/02 22:57:27    208s] #  Overflow after GR: 0.00% H + 0.00% V
[02/02 22:57:27    208s] #
[02/02 22:57:28    208s] #Complete Global Routing.
[02/02 22:57:28    208s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 22:57:28    208s] #Total wire length = 100471 um.
[02/02 22:57:28    208s] #Total half perimeter of net bounding box = 80400 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal1 = 5156 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal2 = 39487 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal3 = 40905 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal4 = 13851 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal5 = 983 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal6 = 89 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal7 = 0 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal8 = 0 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal9 = 0 um.
[02/02 22:57:28    208s] #Total wire length on LAYER metal10 = 0 um.
[02/02 22:57:28    208s] #Total number of vias = 47038
[02/02 22:57:28    208s] #Up-Via Summary (total 47038):
[02/02 22:57:28    208s] #           
[02/02 22:57:28    208s] #-----------------------
[02/02 22:57:28    208s] # metal1          27322
[02/02 22:57:28    208s] # metal2          17588
[02/02 22:57:28    208s] # metal3           2065
[02/02 22:57:28    208s] # metal4             57
[02/02 22:57:28    208s] # metal5              6
[02/02 22:57:28    208s] #-----------------------
[02/02 22:57:28    208s] #                 47038 
[02/02 22:57:28    208s] #
[02/02 22:57:28    208s] #Max overcon = 0 track.
[02/02 22:57:28    208s] #Total overcon = 0.00%.
[02/02 22:57:28    208s] #Worst layer Gcell overcon rate = 0.00%.
[02/02 22:57:28    208s] #
[02/02 22:57:28    208s] #Global routing statistics:
[02/02 22:57:28    208s] #Cpu time = 00:00:01
[02/02 22:57:28    208s] #Elapsed time = 00:00:17
[02/02 22:57:28    208s] #Increased memory = 14.80 (MB)
[02/02 22:57:28    208s] #Total memory = 979.86 (MB)
[02/02 22:57:28    208s] #Peak memory = 1074.04 (MB)
[02/02 22:57:28    208s] #
[02/02 22:57:28    208s] #Finished global routing on Tue Feb  2 22:57:28 2021
[02/02 22:57:28    208s] #
[02/02 22:57:28    208s] #
[02/02 22:57:28    208s] ### route signature (38) =  605255017
[02/02 22:57:28    208s] ### violation signature (32) = 1905142130
[02/02 22:57:29    209s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 968.30 (MB), peak = 1074.04 (MB)
[02/02 22:57:30    209s] #Start Track Assignment.
[02/02 22:57:36    209s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[02/02 22:57:41    210s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/02 22:57:43    210s] #Complete Track Assignment.
[02/02 22:57:43    210s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 22:57:43    210s] #Total wire length = 100473 um.
[02/02 22:57:43    210s] #Total half perimeter of net bounding box = 80400 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal1 = 5156 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal2 = 39488 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal3 = 40906 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal4 = 13851 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal5 = 983 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal6 = 89 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal7 = 0 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal8 = 0 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal9 = 0 um.
[02/02 22:57:43    210s] #Total wire length on LAYER metal10 = 0 um.
[02/02 22:57:43    210s] #Total number of vias = 47038
[02/02 22:57:43    210s] #Up-Via Summary (total 47038):
[02/02 22:57:43    210s] #           
[02/02 22:57:43    210s] #-----------------------
[02/02 22:57:43    210s] # metal1          27322
[02/02 22:57:43    210s] # metal2          17588
[02/02 22:57:43    210s] # metal3           2065
[02/02 22:57:43    210s] # metal4             57
[02/02 22:57:43    210s] # metal5              6
[02/02 22:57:43    210s] #-----------------------
[02/02 22:57:43    210s] #                 47038 
[02/02 22:57:43    210s] #
[02/02 22:57:43    210s] ### route signature (42) =  483563624
[02/02 22:57:43    210s] ### violation signature (36) = 1905142130
[02/02 22:57:43    210s] #cpu time = 00:00:01, elapsed time = 00:00:14, memory = 991.49 (MB), peak = 1074.04 (MB)
[02/02 22:57:43    210s] #
[02/02 22:57:43    210s] #number of short segments in preferred routing layers
[02/02 22:57:43    210s] #	
[02/02 22:57:43    210s] #	
[02/02 22:57:43    210s] #
[02/02 22:57:44    210s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/02 22:57:44    210s] #Cpu time = 00:00:04
[02/02 22:57:44    210s] #Elapsed time = 00:00:42
[02/02 22:57:44    210s] #Increased memory = 33.70 (MB)
[02/02 22:57:44    210s] #Total memory = 991.49 (MB)
[02/02 22:57:44    210s] #Peak memory = 1074.04 (MB)
[02/02 22:57:46    210s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/02 22:57:48    210s] #
[02/02 22:57:48    210s] #Start Detail Routing..
[02/02 22:57:48    210s] #start initial detail routing ...
[02/02 22:59:11    218s] # ECO: 87.6% of the total area was rechecked for DRC, and 1.8% required routing.
[02/02 22:59:12    218s] #   number of violations = 1
[02/02 22:59:12    218s] #
[02/02 22:59:12    218s] #    By Layer and Type :
[02/02 22:59:12    218s] #	          Short   Totals
[02/02 22:59:12    218s] #	metal1        0        0
[02/02 22:59:12    218s] #	metal2        1        1
[02/02 22:59:12    218s] #	Totals        1        1
[02/02 22:59:12    218s] #11 out of 20995 instances (0.1%) need to be verified(marked ipoed), dirty area=0.1%.
[02/02 22:59:12    218s] #1.1% of the total area is being checked for drcs
[02/02 22:59:13    218s] #1.1% of the total area was checked
[02/02 22:59:13    218s] #   number of violations = 1
[02/02 22:59:13    218s] #
[02/02 22:59:13    218s] #    By Layer and Type :
[02/02 22:59:13    218s] #	          Short   Totals
[02/02 22:59:13    218s] #	metal1        0        0
[02/02 22:59:13    218s] #	metal2        1        1
[02/02 22:59:13    218s] #	Totals        1        1
[02/02 22:59:13    218s] #cpu time = 00:00:08, elapsed time = 00:01:26, memory = 1005.47 (MB), peak = 1074.04 (MB)
[02/02 22:59:13    218s] #start 1st optimization iteration ...
[02/02 22:59:14    218s] #   number of violations = 0
[02/02 22:59:14    218s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1005.71 (MB), peak = 1074.04 (MB)
[02/02 22:59:15    218s] #Complete Detail Routing.
[02/02 22:59:15    218s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 22:59:15    218s] #Total wire length = 100465 um.
[02/02 22:59:15    218s] #Total half perimeter of net bounding box = 80400 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal1 = 5157 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal2 = 39457 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal3 = 40910 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal4 = 13869 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal5 = 983 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal6 = 89 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal7 = 0 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal8 = 0 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal9 = 0 um.
[02/02 22:59:15    218s] #Total wire length on LAYER metal10 = 0 um.
[02/02 22:59:15    218s] #Total number of vias = 47055
[02/02 22:59:15    218s] #Up-Via Summary (total 47055):
[02/02 22:59:15    218s] #           
[02/02 22:59:15    218s] #-----------------------
[02/02 22:59:15    218s] # metal1          27326
[02/02 22:59:15    218s] # metal2          17593
[02/02 22:59:15    218s] # metal3           2073
[02/02 22:59:15    218s] # metal4             57
[02/02 22:59:15    218s] # metal5              6
[02/02 22:59:15    218s] #-----------------------
[02/02 22:59:15    218s] #                 47055 
[02/02 22:59:15    218s] #
[02/02 22:59:15    218s] #Total number of DRC violations = 0
[02/02 22:59:16    218s] ### route signature (51) = 2140488293
[02/02 22:59:16    218s] ### violation signature (45) = 1905142130
[02/02 22:59:16    218s] #Cpu time = 00:00:08
[02/02 22:59:16    218s] #Elapsed time = 00:01:32
[02/02 22:59:16    218s] #Increased memory = -16.39 (MB)
[02/02 22:59:16    218s] #Total memory = 975.10 (MB)
[02/02 22:59:16    218s] #Peak memory = 1074.04 (MB)
[02/02 22:59:16    218s] #detailRoute Statistics:
[02/02 22:59:16    218s] #Cpu time = 00:00:08
[02/02 22:59:16    218s] #Elapsed time = 00:01:32
[02/02 22:59:16    218s] #Increased memory = -16.39 (MB)
[02/02 22:59:16    218s] #Total memory = 975.10 (MB)
[02/02 22:59:16    218s] #Peak memory = 1074.04 (MB)
[02/02 22:59:17    218s] ### export route signature (52) = 2140488293
[02/02 22:59:20    218s] ### export violation signature (46) = 1905142130
[02/02 22:59:21    218s] #
[02/02 22:59:21    218s] #globalDetailRoute statistics:
[02/02 22:59:21    218s] #Cpu time = 00:00:13
[02/02 22:59:21    218s] #Elapsed time = 00:02:29
[02/02 22:59:21    218s] #Increased memory = -30.36 (MB)
[02/02 22:59:21    218s] #Total memory = 941.08 (MB)
[02/02 22:59:21    218s] #Peak memory = 1074.04 (MB)
[02/02 22:59:21    218s] #Number of warnings = 34
[02/02 22:59:21    218s] #Total number of warnings = 136
[02/02 22:59:21    218s] #Number of fails = 0
[02/02 22:59:21    218s] #Total number of fails = 0
[02/02 22:59:21    218s] #Complete globalDetailRoute on Tue Feb  2 22:59:21 2021
[02/02 22:59:21    218s] #
[02/02 22:59:21    218s] #% End globalDetailRoute (date=02/02 22:59:21, total cpu=0:00:13.2, real=0:02:29, peak res=1005.5M, current mem=941.1M)
[02/02 22:59:21    218s] ### 
[02/02 22:59:21    218s] ###   Scalability Statistics
[02/02 22:59:21    218s] ### 
[02/02 22:59:21    218s] ### ------------------------+----------------+----------------+----------------+
[02/02 22:59:21    218s] ###   ecoRoute              |        cpu time|    elapsed time|     scalability|
[02/02 22:59:21    218s] ### ------------------------+----------------+----------------+----------------+
[02/02 22:59:21    218s] ###   Data Preparation      |        00:00:01|        00:00:06|             0.1|
[02/02 22:59:21    218s] ###   Global Routing        |        00:00:01|        00:00:17|             0.1|
[02/02 22:59:21    218s] ###   Track Assignment      |        00:00:01|        00:00:13|             0.1|
[02/02 22:59:21    218s] ###   Detail Routing        |        00:00:08|        00:01:31|             0.1|
[02/02 22:59:21    218s] ###   Total                 |        00:00:13|        00:02:30|             0.1|
[02/02 22:59:21    218s] ### ------------------------+----------------+----------------+----------------+
[02/02 22:59:21    218s] ### 
[02/02 22:59:36    219s] <CMD> reset_parasitics
[02/02 22:59:37    219s] Performing RC Extraction ...
[02/02 22:59:37    219s] <CMD> extractRC
[02/02 22:59:37    219s] Extraction called for design 'RISCV' of instances=20995 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 22:59:37    219s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 22:59:37    219s] Type 'man IMPEXT-3530' for more detail.
[02/02 22:59:37    219s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 22:59:37    219s] RC Extraction called in multi-corner(1) mode.
[02/02 22:59:37    219s] Process corner(s) are loaded.
[02/02 22:59:37    219s]  Corner: my_rc
[02/02 22:59:37    219s] extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d -maxResLength 200  -extended
[02/02 22:59:37    219s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 22:59:37    219s]       RC Corner Indexes            0   
[02/02 22:59:37    219s] Capacitance Scaling Factor   : 1.00000 
[02/02 22:59:37    219s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 22:59:37    219s] Resistance Scaling Factor    : 1.00000 
[02/02 22:59:37    219s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 22:59:37    219s] Clock Res. Scaling Factor    : 1.00000 
[02/02 22:59:37    219s] Shrink Factor                : 1.00000
[02/02 22:59:40    219s] Initializing multi-corner capacitance tables ... 
[02/02 22:59:40    219s] Initializing multi-corner resistance tables ...
[02/02 22:59:41    219s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1167.6M)
[02/02 22:59:42    219s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for storing RC.
[02/02 22:59:43    220s] Extracted 10.0022% (CPU Time= 0:00:00.4  MEM= 1237.6M)
[02/02 22:59:45    220s] Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1237.6M)
[02/02 22:59:45    220s] Extracted 30.0019% (CPU Time= 0:00:00.5  MEM= 1237.6M)
[02/02 22:59:47    220s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1237.6M)
[02/02 22:59:48    220s] Extracted 50.0017% (CPU Time= 0:00:00.7  MEM= 1237.6M)
[02/02 22:59:49    220s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1237.6M)
[02/02 22:59:51    220s] Extracted 70.0015% (CPU Time= 0:00:00.9  MEM= 1237.6M)
[02/02 22:59:52    220s] Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1237.6M)
[02/02 22:59:55    220s] Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1237.6M)
[02/02 23:00:00    221s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1241.6M)
[02/02 23:00:01    221s] Number of Extracted Resistors     : 135482
[02/02 23:00:01    221s] Number of Extracted Ground Cap.   : 142324
[02/02 23:00:01    221s] Number of Extracted Coupling Cap. : 218996
[02/02 23:00:01    221s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:00:01    221s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 23:00:01    221s]  Corner: my_rc
[02/02 23:00:02    221s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1214.4M)
[02/02 23:00:03    221s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb_Filter.rcdb.d' for storing RC.
[02/02 23:00:04    221s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 23:00:06    221s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1214.367M)
[02/02 23:00:06    221s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:00:06    221s] processing rcdb (/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 23:00:06    221s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1214.367M)
[02/02 23:00:06    221s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:29.0  MEM: 1214.367M)
[02/02 23:00:06    221s] <CMD> rcOut -setload RISCV.setload -rc_corner my_rc
[02/02 23:00:06    221s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:00:07    221s] RC Out has the following PVT Info:
[02/02 23:00:07    221s]    RC:my_rc, Operating temperature 25 C
[02/02 23:00:07    221s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1214.4M)
[02/02 23:00:07    221s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 23:00:07    221s] <CMD> rcOut -setres RISCV.setres -rc_corner my_rc
[02/02 23:00:07    221s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:00:07    221s] RC Out has the following PVT Info:
[02/02 23:00:07    221s]    RC:my_rc, Operating temperature 25 C
[02/02 23:00:08    222s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1214.4M)
[02/02 23:00:08    222s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 23:00:08    222s] <CMD> rcOut -spf RISCV.spf -rc_corner my_rc
[02/02 23:00:08    222s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:00:08    222s] RC Out has the following PVT Info:
[02/02 23:00:08    222s]    RC:my_rc, Operating temperature 25 C
[02/02 23:00:09    222s] Printing *|NET...
[02/02 23:00:23    223s] RC Out from RCDB Completed (CPU Time= 0:00:01.4  MEM= 1214.4M)
[02/02 23:00:23    223s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 23:00:23    223s] <CMD> rcOut -spef RISCV.spef -rc_corner my_rc
[02/02 23:00:23    223s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:00:24    223s] RC Out has the following PVT Info:
[02/02 23:00:24    223s]    RC:my_rc, Operating temperature 25 C
[02/02 23:00:24    223s] Dumping Spef file.....
[02/02 23:00:24    223s] Printing D_NET...
[02/02 23:00:30    224s] RC Out from RCDB Completed (CPU Time= 0:00:00.6  MEM= 1214.4M)
[02/02 23:00:30    224s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 23:00:43    224s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/02 23:00:43    224s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/02 23:00:44    224s]  Reset EOS DB
[02/02 23:00:44    224s] Ignoring AAE DB Resetting ...
[02/02 23:00:44    224s] Extraction called for design 'RISCV' of instances=20995 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 23:00:44    224s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 23:00:44    224s] Type 'man IMPEXT-3530' for more detail.
[02/02 23:00:44    224s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 23:00:44    224s] RC Extraction called in multi-corner(1) mode.
[02/02 23:00:44    224s] Process corner(s) are loaded.
[02/02 23:00:44    224s]  Corner: my_rc
[02/02 23:00:44    224s] extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d -maxResLength 200  -extended
[02/02 23:00:44    224s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 23:00:44    224s]       RC Corner Indexes            0   
[02/02 23:00:44    224s] Capacitance Scaling Factor   : 1.00000 
[02/02 23:00:44    224s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 23:00:44    224s] Resistance Scaling Factor    : 1.00000 
[02/02 23:00:44    224s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 23:00:44    224s] Clock Res. Scaling Factor    : 1.00000 
[02/02 23:00:44    224s] Shrink Factor                : 1.00000
[02/02 23:00:46    224s] Initializing multi-corner capacitance tables ... 
[02/02 23:00:47    224s] Initializing multi-corner resistance tables ...
[02/02 23:00:48    224s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1180.3M)
[02/02 23:00:49    224s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for storing RC.
[02/02 23:00:51    225s] Extracted 10.0022% (CPU Time= 0:00:00.4  MEM= 1230.4M)
[02/02 23:00:52    225s] Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1230.4M)
[02/02 23:00:52    225s] Extracted 30.0019% (CPU Time= 0:00:00.5  MEM= 1230.4M)
[02/02 23:00:53    225s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1230.4M)
[02/02 23:00:55    225s] Extracted 50.0017% (CPU Time= 0:00:00.7  MEM= 1230.4M)
[02/02 23:00:56    225s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1230.4M)
[02/02 23:00:57    225s] Extracted 70.0015% (CPU Time= 0:00:00.9  MEM= 1230.4M)
[02/02 23:00:59    225s] Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1230.4M)
[02/02 23:01:02    226s] Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1230.4M)
[02/02 23:01:07    226s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1234.4M)
[02/02 23:01:09    226s] Number of Extracted Resistors     : 135482
[02/02 23:01:09    226s] Number of Extracted Ground Cap.   : 142324
[02/02 23:01:09    226s] Number of Extracted Coupling Cap. : 218996
[02/02 23:01:09    226s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:01:09    226s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 23:01:09    226s]  Corner: my_rc
[02/02 23:01:09    226s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1218.4M)
[02/02 23:01:10    226s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb_Filter.rcdb.d' for storing RC.
[02/02 23:01:11    226s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 23:01:13    226s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1218.367M)
[02/02 23:01:13    226s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:01:13    226s] processing rcdb (/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 23:01:14    226s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1218.367M)
[02/02 23:01:14    226s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:30.0  MEM: 1218.367M)
[02/02 23:01:14    227s] Effort level <high> specified for reg2reg path_group
[02/02 23:01:22    227s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 23:01:25    227s] #################################################################################
[02/02 23:01:25    227s] # Design Stage: PostRoute
[02/02 23:01:25    227s] # Design Name: RISCV
[02/02 23:01:25    227s] # Design Mode: 90nm
[02/02 23:01:25    227s] # Analysis Mode: MMMC OCV 
[02/02 23:01:25    227s] # Parasitics Mode: SPEF/RCDB
[02/02 23:01:25    227s] # Signoff Settings: SI On 
[02/02 23:01:25    227s] #################################################################################
[02/02 23:01:25    227s] AAE_INFO: 1 threads acquired from CTE.
[02/02 23:01:25    227s] Setting infinite Tws ...
[02/02 23:01:25    227s] First Iteration Infinite Tw... 
[02/02 23:01:26    227s] Calculate late delays in OCV mode...
[02/02 23:01:26    227s] Calculate early delays in OCV mode...
[02/02 23:01:26    228s] Topological Sorting (REAL = 0:00:00.0, MEM = 1185.9M, InitMEM = 1185.9M)
[02/02 23:01:26    228s] Start delay calculation (fullDC) (1 T). (MEM=1185.86)
[02/02 23:01:27    228s] Initializing multi-corner capacitance tables ... 
[02/02 23:01:27    228s] Initializing multi-corner resistance tables ...
[02/02 23:01:28    228s] End AAE Lib Interpolated Model. (MEM=1202.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 23:01:28    228s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:01:30    228s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:02.0  MEM= 1202.1M)
[02/02 23:01:30    228s] AAE_INFO: 1 threads acquired from CTE.
[02/02 23:02:49    235s] Total number of fetched objects 8172
[02/02 23:02:49    235s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 23:02:50    235s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 23:02:50    235s] End delay calculation. (MEM=1268.84 CPU=0:00:06.9 REAL=0:01:17)
[02/02 23:02:50    235s] End delay calculation (fullDC). (MEM=1268.84 CPU=0:00:07.4 REAL=0:01:24)
[02/02 23:02:50    235s] *** CDM Built up (cpu=0:00:07.6  real=0:01:25  mem= 1268.8M) ***
[02/02 23:02:59    236s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1268.8M)
[02/02 23:02:59    236s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 23:03:00    236s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1268.8M)
[02/02 23:03:00    236s] Starting SI iteration 2
[02/02 23:03:03    236s] AAE_INFO: 1 threads acquired from CTE.
[02/02 23:03:03    236s] Calculate late delays in OCV mode...
[02/02 23:03:03    236s] Calculate early delays in OCV mode...
[02/02 23:03:03    236s] Start delay calculation (fullDC) (1 T). (MEM=1276.89)
[02/02 23:03:04    236s] End AAE Lib Interpolated Model. (MEM=1276.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 23:03:07    236s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 23:03:07    236s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/02 23:03:07    236s] Total number of fetched objects 8172
[02/02 23:03:07    236s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 23:03:07    236s] End delay calculation. (MEM=1244.88 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 23:03:07    236s] End delay calculation (fullDC). (MEM=1244.88 CPU=0:00:00.3 REAL=0:00:04.0)
[02/02 23:03:07    236s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1244.9M) ***
[02/02 23:03:11    237s] *** Done Building Timing Graph (cpu=0:00:09.6 real=0:01:49 totSessionCpu=0:03:57 mem=1244.9M)
[02/02 23:03:15    237s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  | -0.000  | -0.000  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.032%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[02/02 23:03:16    237s] Total CPU time: 13.3 sec
[02/02 23:03:16    237s] Total Real time: 153.0 sec
[02/02 23:03:16    237s] Total Memory Usage: 1150.320312 Mbytes
[02/02 23:03:16    237s] Reset AAE Options
[02/02 23:04:21    239s] <CMD> saveNetlist RISCV.v
[02/02 23:04:21    239s] Writing Netlist "RISCV.v" ...
[02/02 23:04:32    240s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/02 23:04:32    240s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/02 23:04:32    240s]  Reset EOS DB
[02/02 23:04:32    240s] Ignoring AAE DB Resetting ...
[02/02 23:04:32    240s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d'. 7080 times net's RC data read were performed.
[02/02 23:04:32    240s] Extraction called for design 'RISCV' of instances=20995 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 23:04:32    240s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 23:04:32    240s] Type 'man IMPEXT-3530' for more detail.
[02/02 23:04:32    240s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 23:04:32    240s] RC Extraction called in multi-corner(1) mode.
[02/02 23:04:33    240s] Process corner(s) are loaded.
[02/02 23:04:33    240s]  Corner: my_rc
[02/02 23:04:33    240s] extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d -maxResLength 200  -extended
[02/02 23:04:33    240s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 23:04:33    240s]       RC Corner Indexes            0   
[02/02 23:04:33    240s] Capacitance Scaling Factor   : 1.00000 
[02/02 23:04:33    240s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 23:04:33    240s] Resistance Scaling Factor    : 1.00000 
[02/02 23:04:33    240s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 23:04:33    240s] Clock Res. Scaling Factor    : 1.00000 
[02/02 23:04:33    240s] Shrink Factor                : 1.00000
[02/02 23:04:36    240s] Initializing multi-corner capacitance tables ... 
[02/02 23:04:36    240s] Initializing multi-corner resistance tables ...
[02/02 23:04:37    240s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1156.3M)
[02/02 23:04:38    240s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for storing RC.
[02/02 23:04:40    240s] Extracted 10.0022% (CPU Time= 0:00:00.4  MEM= 1230.4M)
[02/02 23:04:40    240s] Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1230.4M)
[02/02 23:04:41    240s] Extracted 30.0019% (CPU Time= 0:00:00.5  MEM= 1230.4M)
[02/02 23:04:42    241s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1230.4M)
[02/02 23:04:44    241s] Extracted 50.0017% (CPU Time= 0:00:00.7  MEM= 1230.4M)
[02/02 23:04:45    241s] Extracted 60.0016% (CPU Time= 0:00:00.9  MEM= 1230.4M)
[02/02 23:04:47    241s] Extracted 70.0015% (CPU Time= 0:00:01.0  MEM= 1230.4M)
[02/02 23:04:49    241s] Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1230.4M)
[02/02 23:04:52    241s] Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1230.4M)
[02/02 23:04:56    242s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1234.4M)
[02/02 23:04:58    242s] Number of Extracted Resistors     : 135482
[02/02 23:04:58    242s] Number of Extracted Ground Cap.   : 142324
[02/02 23:04:58    242s] Number of Extracted Coupling Cap. : 218996
[02/02 23:04:58    242s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:04:58    242s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 23:04:58    242s]  Corner: my_rc
[02/02 23:04:58    242s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1218.4M)
[02/02 23:04:59    242s] Creating parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb_Filter.rcdb.d' for storing RC.
[02/02 23:05:01    242s] Closing parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 23:05:03    242s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1218.367M)
[02/02 23:05:03    242s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:05:03    242s] processing rcdb (/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 23:05:03    242s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1218.367M)
[02/02 23:05:03    242s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:31.0  MEM: 1218.367M)
[02/02 23:05:04    242s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 23:05:07    242s] #################################################################################
[02/02 23:05:07    242s] # Design Stage: PostRoute
[02/02 23:05:07    242s] # Design Name: RISCV
[02/02 23:05:07    242s] # Design Mode: 90nm
[02/02 23:05:07    242s] # Analysis Mode: MMMC OCV 
[02/02 23:05:07    242s] # Parasitics Mode: SPEF/RCDB
[02/02 23:05:07    242s] # Signoff Settings: SI On 
[02/02 23:05:07    242s] #################################################################################
[02/02 23:05:14    243s] AAE_INFO: 1 threads acquired from CTE.
[02/02 23:05:14    243s] Setting infinite Tws ...
[02/02 23:05:14    243s] First Iteration Infinite Tw... 
[02/02 23:05:14    243s] Calculate early delays in OCV mode...
[02/02 23:05:14    243s] Calculate late delays in OCV mode...
[02/02 23:05:15    243s] Topological Sorting (REAL = 0:00:01.0, MEM = 1216.4M, InitMEM = 1216.4M)
[02/02 23:05:15    243s] Start delay calculation (fullDC) (1 T). (MEM=1216.37)
[02/02 23:05:15    243s] Initializing multi-corner capacitance tables ... 
[02/02 23:05:15    243s] Initializing multi-corner resistance tables ...
[02/02 23:05:18    243s] End AAE Lib Interpolated Model. (MEM=1232.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 23:05:19    243s] Opening parasitic data file '/tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d' for reading.
[02/02 23:05:19    243s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1232.6M)
[02/02 23:05:19    243s] AAE_INFO: 1 threads acquired from CTE.
[02/02 23:06:39    250s] Total number of fetched objects 8172
[02/02 23:06:39    250s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 23:06:40    251s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 23:06:40    251s] End delay calculation. (MEM=1299.35 CPU=0:00:06.9 REAL=0:01:18)
[02/02 23:06:40    251s] End delay calculation (fullDC). (MEM=1299.35 CPU=0:00:07.5 REAL=0:01:25)
[02/02 23:06:40    251s] *** CDM Built up (cpu=0:00:08.1  real=0:01:34  mem= 1299.4M) ***
[02/02 23:06:50    251s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1299.4M)
[02/02 23:06:50    251s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 23:06:51    251s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1299.4M)
[02/02 23:06:51    251s] Starting SI iteration 2
[02/02 23:06:53    252s] AAE_INFO: 1 threads acquired from CTE.
[02/02 23:06:53    252s] Calculate early delays in OCV mode...
[02/02 23:06:53    252s] Calculate late delays in OCV mode...
[02/02 23:06:53    252s] Start delay calculation (fullDC) (1 T). (MEM=1307.4)
[02/02 23:06:53    252s] End AAE Lib Interpolated Model. (MEM=1307.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 23:06:56    252s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 23:06:56    252s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/02 23:06:56    252s] Total number of fetched objects 8172
[02/02 23:06:56    252s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 23:06:56    252s] End delay calculation. (MEM=1275.39 CPU=0:00:00.2 REAL=0:00:02.0)
[02/02 23:06:56    252s] End delay calculation (fullDC). (MEM=1275.39 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 23:06:56    252s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1275.4M) ***
[02/02 23:07:01    252s] Effort level <high> specified for reg2reg path_group
[02/02 23:07:03    252s] End AAE Lib Interpolated Model. (MEM=1181.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 23:07:03    252s] Begin: glitch net info
[02/02 23:07:03    253s] glitch slack range: number of glitch nets
[02/02 23:07:03    253s] glitch slack < -0.32 : 0
[02/02 23:07:03    253s] -0.32 < glitch slack < -0.28 : 0
[02/02 23:07:03    253s] -0.28 < glitch slack < -0.24 : 0
[02/02 23:07:03    253s] -0.24 < glitch slack < -0.2 : 0
[02/02 23:07:03    253s] -0.2 < glitch slack < -0.16 : 0
[02/02 23:07:03    253s] -0.16 < glitch slack < -0.12 : 0
[02/02 23:07:03    253s] -0.12 < glitch slack < -0.08 : 0
[02/02 23:07:03    253s] -0.08 < glitch slack < -0.04 : 0
[02/02 23:07:03    253s] -0.04 < glitch slack : 0
[02/02 23:07:03    253s] End: glitch net info
[02/02 23:07:27    254s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.032%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[02/02 23:07:27    254s] Total CPU time: 14.85 sec
[02/02 23:07:27    254s] Total Real time: 175.0 sec
[02/02 23:07:27    254s] Total Memory Usage: 1179.277344 Mbytes
[02/02 23:07:27    255s] Reset AAE Options
[02/02 23:09:32    258s] <CMD> set_power_analysis_mode -reset
[02/02 23:09:32    258s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[02/02 23:11:44    264s] <CMD> set_power_output_dir -reset
[02/02 23:11:44    264s] <CMD> set_power_output_dir ./
[02/02 23:11:44    264s] <CMD> set_default_switching_activity -reset
[02/02 23:11:44    264s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[02/02 23:11:44    264s] <CMD> read_activity_file -reset
[02/02 23:11:44    264s] <CMD> read_activity_file -format VCD -scope tb_riscv/riscv_comp -start {} -end {} -block {} ../vcd/design.vcd
[02/02 23:11:44    264s] <CMD> set_power -reset
[02/02 23:11:44    264s] <CMD> set_powerup_analysis -reset
[02/02 23:11:44    264s] <CMD> set_dynamic_power_simulation -reset
[02/02 23:11:44    264s] <CMD> report_power -rail_analysis_format VS -outfile .//RISCV.rpt
[02/02 23:11:49    265s] 
[02/02 23:11:49    265s] Begin Power Analysis
[02/02 23:11:49    265s] 
[02/02 23:11:49    265s]     0.00V	    VSS
[02/02 23:11:49    265s]     1.10V	    VDD
[02/02 23:11:49    265s] Begin Processing Timing Library for Power Calculation
[02/02 23:11:49    265s] 
[02/02 23:11:50    265s] Begin Processing Timing Library for Power Calculation
[02/02 23:11:50    265s] 
[02/02 23:11:50    265s] 
[02/02 23:11:50    265s] 
[02/02 23:11:50    265s] Begin Processing Power Net/Grid for Power Calculation
[02/02 23:11:50    265s] 
[02/02 23:11:50    265s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=966.53MB/966.53MB)
[02/02 23:11:50    265s] 
[02/02 23:11:50    265s] Begin Processing Timing Window Data for Power Calculation
[02/02 23:11:50    265s] 
[02/02 23:11:51    265s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:01, mem(process/total)=966.55MB/966.55MB)
[02/02 23:11:51    265s] 
[02/02 23:11:52    265s] Begin Processing User Attributes
[02/02 23:11:52    265s] 
[02/02 23:11:52    265s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=973.55MB/973.55MB)
[02/02 23:11:52    265s] 
[02/02 23:11:53    265s] Begin Processing Signal Activity
[02/02 23:11:53    265s] 
[02/02 23:12:05    266s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:12, mem(process/total)=973.56MB/973.56MB)
[02/02 23:12:05    266s] 
[02/02 23:12:05    266s] Begin Power Computation
[02/02 23:12:05    266s] 
[02/02 23:12:05    266s]       ----------------------------------------------------------
[02/02 23:12:05    266s]       # of cell(s) missing both power/leakage table: 0
[02/02 23:12:05    266s]       # of cell(s) missing power table: 0
[02/02 23:12:05    266s]       # of cell(s) missing leakage table: 0
[02/02 23:12:05    266s]       # of MSMV cell(s) missing power_level: 0
[02/02 23:12:05    266s]       ----------------------------------------------------------
[02/02 23:12:05    266s] 
[02/02 23:12:05    266s] 
[02/02 23:12:58    271s] Ended Power Computation: (cpu=0:00:04, real=0:00:53, mem(process/total)=974.29MB/974.29MB)
[02/02 23:12:58    271s] 
[02/02 23:12:58    271s] Begin Processing User Attributes
[02/02 23:12:58    271s] 
[02/02 23:12:58    271s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=974.29MB/974.29MB)
[02/02 23:12:58    271s] 
[02/02 23:12:59    271s] Ended Power Analysis: (cpu=0:00:06, real=0:01:09, mem(process/total)=974.34MB/974.34MB)
[02/02 23:12:59    271s] 
[02/02 23:13:54    274s] <CMD> report_power -outfile report_innovus_02_02.txt -sort { total }
[02/02 23:16:23    279s] <CMD> saveDesign RISCV_02_02
[02/02 23:16:23    279s] The in-memory database contained RC information but was not saved. To save 
[02/02 23:16:23    279s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/02 23:16:23    279s] so it should only be saved when it is really desired.
[02/02 23:16:24    279s] #% Begin save design ... (date=02/02 23:16:23, mem=975.0M)
[02/02 23:16:25    279s] % Begin Save netlist data ... (date=02/02 23:16:24, mem=975.7M)
[02/02 23:16:25    279s] Writing Binary DB to RISCV_02_02.dat/RISCV.v.bin in single-threaded mode...
[02/02 23:16:25    279s] % End Save netlist data ... (date=02/02 23:16:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=975.9M, current mem=975.9M)
[02/02 23:16:26    279s] % Begin Save AAE data ... (date=02/02 23:16:25, mem=975.9M)
[02/02 23:16:26    279s] Saving AAE Data ...
[02/02 23:16:26    279s] % End Save AAE data ... (date=02/02 23:16:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.9M, current mem=975.9M)
[02/02 23:16:27    279s] % Begin Save clock tree data ... (date=02/02 23:16:27, mem=976.4M)
[02/02 23:16:28    279s] % End Save clock tree data ... (date=02/02 23:16:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=976.4M, current mem=976.4M)
[02/02 23:16:28    279s] Saving preference file RISCV_02_02.dat/gui.pref.tcl ...
[02/02 23:16:28    279s] Saving mode setting ...
[02/02 23:16:28    279s] Saving global file ...
[02/02 23:16:30    279s] % Begin Save floorplan data ... (date=02/02 23:16:29, mem=976.8M)
[02/02 23:16:30    279s] Saving floorplan file ...
[02/02 23:16:31    279s] % End Save floorplan data ... (date=02/02 23:16:31, total cpu=0:00:00.1, real=0:00:01.0, peak res=977.0M, current mem=977.0M)
[02/02 23:16:31    279s] Saving Drc markers ...
[02/02 23:16:31    279s] ... No Drc file written since there is no markers found.
[02/02 23:16:32    279s] % Begin Save placement data ... (date=02/02 23:16:31, mem=977.0M)
[02/02 23:16:32    279s] ** Saving stdCellPlacement_binary (version# 1) ...
[02/02 23:16:32    279s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1204.3M) ***
[02/02 23:16:33    280s] % End Save placement data ... (date=02/02 23:16:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=977.6M, current mem=977.6M)
[02/02 23:16:33    280s] % Begin Save routing data ... (date=02/02 23:16:33, mem=977.6M)
[02/02 23:16:33    280s] Saving route file ...
[02/02 23:16:39    280s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:06.0 mem=1204.3M) ***
[02/02 23:16:39    280s] % End Save routing data ... (date=02/02 23:16:39, total cpu=0:00:00.3, real=0:00:06.0, peak res=977.7M, current mem=977.7M)
[02/02 23:16:40    280s] Saving property file RISCV_02_02.dat/RISCV.prop
[02/02 23:16:40    280s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1204.3M) ***
[02/02 23:16:40    280s] #Saving pin access info...
[02/02 23:16:41    280s] #
[02/02 23:16:41    280s] % Begin Save power constraints data ... (date=02/02 23:16:41, mem=977.8M)
[02/02 23:16:42    280s] % End Save power constraints data ... (date=02/02 23:16:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=977.8M, current mem=977.8M)
[02/02 23:16:47    280s] Generated self-contained design RISCV_02_02.dat
[02/02 23:16:48    280s] #% End save design ... (date=02/02 23:16:47, total cpu=0:00:01.5, real=0:00:24.0, peak res=977.9M, current mem=972.3M)
[02/02 23:16:48    280s] *** Message Summary: 0 warning(s), 0 error(s)
[02/02 23:16:48    280s] 
[02/02 23:17:02    281s] 
[02/02 23:17:02    281s] *** Memory Usage v#1 (Current mem = 1205.379M, initial mem = 187.684M) ***
[02/02 23:17:02    281s] 
[02/02 23:17:02    281s] *** Summary of all messages that are not suppressed in this session:
[02/02 23:17:02    281s] Severity  ID               Count  Summary                                  
[02/02 23:17:02    281s] WARNING   IMPEXT-3530          9  The process node is not set. Use the com...
[02/02 23:17:02    281s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/02 23:17:02    281s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[02/02 23:17:02    281s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[02/02 23:17:02    281s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[02/02 23:17:02    281s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[02/02 23:17:02    281s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[02/02 23:17:02    281s] WARNING   IMPOPT-665         166  %s : Net has unplaced terms or is connec...
[02/02 23:17:02    281s] WARNING   IMPOPT-3549          3  Timing updation on term %s will only hap...
[02/02 23:17:02    281s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/02 23:17:02    281s] WARNING   PRL-280              1  The elapsed time (%.0f sec) of the threa...
[02/02 23:17:02    281s] WARNING   GLOBAL-100           4  Global '%s' has become obsolete. It will...
[02/02 23:17:02    281s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[02/02 23:17:02    281s] *** Message Summary: 209 warning(s), 2 error(s)
[02/02 23:17:02    281s] 
[02/02 23:17:02    281s] --- Ending "Innovus" (totcpu=0:04:41, real=1:08:39, mem=1205.4M) ---
