{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747015450128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747015450129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 23:04:10 2025 " "Processing started: Sun May 11 23:04:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747015450129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015450129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015450130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747015450906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747015450906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_principal " "Found entity 1: ram_principal" {  } { { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5_erv25_grupo2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5_erv25_grupo2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tp2_e5_ERV25_grupo2 " "Found entity 1: tp2_e5_ERV25_grupo2" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant0_lpm_constant_r09 " "Found entity 1: constant0_lpm_constant_r09" {  } { { "constant0.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461507 ""} { "Info" "ISGN_ENTITY_NAME" "2 constant0 " "Found entity 2: constant0" {  } { { "constant0.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btb.v 1 1 " "Found 1 design units, including 1 entities, in source file btb.v" { { "Info" "ISGN_ENTITY_NAME" "1 btb " "Found entity 1: btb" {  } { { "btb.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/btb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_testbench " "Found entity 1: bht_testbench" {  } { { "bht_testbench.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_module " "Found entity 1: bht_module" {  } { { "bht_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file bht_btb_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_ram " "Found entity 1: bht_btb_ram" {  } { { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_module " "Found entity 1: bht_btb_module" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_controller2.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_controller2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_controller " "Found entity 1: bht_btb_controller" {  } { { "bht_btb_controller2.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_controller2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_module2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_module2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_module2 " "Found entity 1: bht_btb_module2" {  } { { "bht_btb_module2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_decode " "Found entity 1: opcode_decode" {  } { { "opcode_decode.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/opcode_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_builder.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_builder.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_builder " "Found entity 1: immediate_builder" {  } { { "immediate_builder.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/immediate_builder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_latch " "Found entity 1: decode_latch" {  } { { "decode_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/decode_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file op_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_latch " "Found entity 1: op_latch" {  } { { "op_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/op_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand_build.v 1 1 " "Found 1 design units, including 1 entities, in source file operand_build.v" { { "Info" "ISGN_ENTITY_NAME" "1 operand_build " "Found entity 1: operand_build" {  } { { "operand_build.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/operand_build.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_funct.v 1 1 " "Found 1 design units, including 1 entities, in source file concat_funct.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_funct " "Found entity 1: concat_funct" {  } { { "concat_funct.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/concat_funct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_latch " "Found entity 1: alu_latch" {  } { { "alu_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_constant.v 2 2 " "Found 2 design units, including 2 entities, in source file instruction_constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_constant_lpm_constant_h19 " "Found entity 1: instruction_constant_lpm_constant_h19" {  } { { "instruction_constant.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461541 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_constant " "Found entity 2: instruction_constant" {  } { { "instruction_constant.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015461541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp2_e5_ERV25_grupo2 " "Elaborating entity \"tp2_e5_ERV25_grupo2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747015461628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_latch alu_latch:inst7 " "Elaborating entity \"alu_latch\" for hierarchy \"alu_latch:inst7\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst7" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1200 1912 2096 1344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst30 " "Elaborating entity \"alu\" for hierarchy \"alu:inst30\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst30" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1216 1544 1712 1328 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_build operand_build:inst24 " "Elaborating entity \"operand_build\" for hierarchy \"operand_build:inst24\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst24" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1216 1136 1328 1360 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_latch op_latch:inst29 " "Elaborating entity \"op_latch\" for hierarchy \"op_latch:inst29\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst29" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 592 1448 1696 960 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_latch decode_latch:inst4 " "Elaborating entity \"decode_latch\" for hierarchy \"decode_latch:inst4\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst4" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -8 1888 2136 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat_funct concat_funct:inst28 " "Elaborating entity \"concat_funct\" for hierarchy \"concat_funct:inst28\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst28" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 296 1392 1584 376 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:inst2 " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:inst2\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst2" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 328 536 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_constant instruction_constant:inst10 " "Elaborating entity \"instruction_constant\" for hierarchy \"instruction_constant:inst10\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst10" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -56 152 264 -8 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_constant_lpm_constant_h19 instruction_constant:inst10\|instruction_constant_lpm_constant_h19:instruction_constant_lpm_constant_h19_component " "Elaborating entity \"instruction_constant_lpm_constant_h19\" for hierarchy \"instruction_constant:inst10\|instruction_constant_lpm_constant_h19:instruction_constant_lpm_constant_h19_component\"" {  } { { "instruction_constant.v" "instruction_constant_lpm_constant_h19_component" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_builder immediate_builder:inst17 " "Elaborating entity \"immediate_builder\" for hierarchy \"immediate_builder:inst17\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst17" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 64 1360 1560 144 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decode opcode_decode:inst16 " "Elaborating entity \"opcode_decode\" for hierarchy \"opcode_decode:inst16\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst16" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 1016 1232 256 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:inst22 " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:inst22\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst22" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 648 320 536 824 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461915 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out register_bank.v(15) " "Output port \"data_out\" at register_bank.v(15) has no driver" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461921 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[31\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461922 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461923 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[30\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461924 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[29\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461925 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[28\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461926 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[27\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461927 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[26\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461928 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[25\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461929 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[24\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461930 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[23\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[22\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461931 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[21\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461932 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[20\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461933 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[19\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461934 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[18\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461935 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[17\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461936 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[16\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461937 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[15\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461938 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461939 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[14\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461940 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[13\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461941 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[12\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461942 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[11\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[10\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461943 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[9\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461944 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[8\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461945 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461946 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[7\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461947 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[6\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461948 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[5\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461949 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[4\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461950 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[3\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[0\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[0\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[1\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[1\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[2\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[2\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[3\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[3\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[4\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[4\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[5\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[5\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[6\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[6\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[7\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[7\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[8\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[8\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[9\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[9\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[10\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[10\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[11\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[11\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[12\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[12\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[13\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[13\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[14\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[14\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[15\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[15\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[16\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[16\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[17\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[17\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[18\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[18\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[19\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[19\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[20\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[20\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[21\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[21\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[22\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[22\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461951 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[23\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[23\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461952 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[24\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[24\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461952 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[25\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[25\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461952 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[26\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[26\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461952 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[27\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[27\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461952 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[28\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[28\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461952 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[29\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[29\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461952 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[30\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[30\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461952 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[31\] register_bank.v(43) " "Inferred latch for \"x\[0\]\[31\]\" at register_bank.v(43)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015461952 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_principal ram_principal:inst " "Elaborating entity \"ram_principal\" for hierarchy \"ram_principal:inst\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015461958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_principal:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_principal:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_principal.v" "altsyncram_component" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015462024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_principal:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_principal:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015462030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_principal:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_principal:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747015462030 ""}  } { { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747015462030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkh2 " "Found entity 1: altsyncram_mkh2" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747015462086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015462086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkh2 ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated " "Elaborating entity \"altsyncram_mkh2\" for hierarchy \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015462087 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[0\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[1\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[2\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[3\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[4\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[5\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[6\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[7\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[8\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[9\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[10\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[11\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[12\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[13\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[14\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[15\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[16\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[17\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[18\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[19\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[20\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[21\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[22\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[23\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 800 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[24\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 833 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[25\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 866 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[26\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[27\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 932 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[28\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[29\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[30\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[31\] " "Synthesized away node \"ram_principal:inst\|altsyncram:altsyncram_component\|altsyncram_mkh2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_mkh2.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 98 0 0 } } { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747015462569 "|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747015462569 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747015462569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[31\] GND " "Pin \"c_write_back\[31\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[30\] GND " "Pin \"c_write_back\[30\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[29\] GND " "Pin \"c_write_back\[29\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[28\] GND " "Pin \"c_write_back\[28\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[27\] GND " "Pin \"c_write_back\[27\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[26\] GND " "Pin \"c_write_back\[26\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[25\] GND " "Pin \"c_write_back\[25\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[24\] GND " "Pin \"c_write_back\[24\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[23\] GND " "Pin \"c_write_back\[23\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[22\] GND " "Pin \"c_write_back\[22\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[21\] GND " "Pin \"c_write_back\[21\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[20\] GND " "Pin \"c_write_back\[20\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[19\] GND " "Pin \"c_write_back\[19\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[18\] GND " "Pin \"c_write_back\[18\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[17\] GND " "Pin \"c_write_back\[17\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[16\] GND " "Pin \"c_write_back\[16\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[15\] GND " "Pin \"c_write_back\[15\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[14\] GND " "Pin \"c_write_back\[14\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[13\] GND " "Pin \"c_write_back\[13\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[12\] GND " "Pin \"c_write_back\[12\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[11\] GND " "Pin \"c_write_back\[11\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[10\] GND " "Pin \"c_write_back\[10\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[9\] GND " "Pin \"c_write_back\[9\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[8\] GND " "Pin \"c_write_back\[8\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[7\] GND " "Pin \"c_write_back\[7\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[6\] GND " "Pin \"c_write_back\[6\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[5\] GND " "Pin \"c_write_back\[5\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[4\] GND " "Pin \"c_write_back\[4\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[3\] GND " "Pin \"c_write_back\[3\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_write_back\[1\] GND " "Pin \"c_write_back\[1\]\" is stuck at GND" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1232 2360 2551 1248 "c_write_back\[31..0\]" "" } { 1232 2096 2233 1248 "c_write_back\[31..0\]" "" } { 712 194 320 728 "c_write_back\[31..0\]" "" } { 1224 2283 2375 1240 "c_write_back\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747015462878 "|tp2_e5_ERV25_grupo2|c_write_back[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747015462878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747015462949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747015463239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747015463539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747015463539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747015463883 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747015463883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747015463883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747015463883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747015463957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 23:04:23 2025 " "Processing ended: Sun May 11 23:04:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747015463957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747015463957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747015463957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747015463957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747015465653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747015465653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 23:04:25 2025 " "Processing started: Sun May 11 23:04:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747015465653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747015465653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747015465653 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747015465874 ""}
{ "Info" "0" "" "Project  = tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Project  = tp2_e5_ERV25_grupo2" 0 0 "Fitter" 0 0 1747015465874 ""}
{ "Info" "0" "" "Revision = tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Revision = tp2_e5_ERV25_grupo2" 0 0 "Fitter" 0 0 1747015465875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747015465999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747015465999 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tp2_e5_ERV25_grupo2 EP4CE22F17C8L " "Selected device EP4CE22F17C8L for design \"tp2_e5_ERV25_grupo2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747015466009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747015466053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747015466053 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747015466212 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747015466218 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8L " "Device EP4CE10F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747015466344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I8L " "Device EP4CE10F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747015466344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8L " "Device EP4CE6F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747015466344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I8L " "Device EP4CE6F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747015466344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8L " "Device EP4CE15F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747015466344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I8L " "Device EP4CE15F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747015466344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I8L " "Device EP4CE22F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747015466344 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747015466344 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747015466346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747015466346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747015466346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747015466346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747015466346 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747015466346 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747015466348 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747015466589 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp2_e5_ERV25_grupo2.sdc " "Synopsys Design Constraints File file not found: 'tp2_e5_ERV25_grupo2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747015466757 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747015466758 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747015466759 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1747015466760 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747015466760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747015466783 ""}  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -608 -440 96 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747015466783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747015466783 ""}  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 112 -600 -432 128 "reset" "" } } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747015466783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747015467063 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747015467063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747015467064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747015467064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747015467065 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747015467065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747015467065 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747015467065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747015467095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747015467096 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747015467096 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1747015467098 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1747015467098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747015467098 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747015467098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747015467098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747015467098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747015467098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747015467098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747015467098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747015467098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747015467098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1747015467098 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747015467098 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747015467124 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747015467132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747015467959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747015468016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747015468031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747015469052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747015469052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747015469300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747015470012 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747015470012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747015470224 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747015470224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747015470227 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747015470412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747015470427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747015470535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747015470536 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747015470697 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747015471086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/output_files/tp2_e5_ERV25_grupo2.fit.smsg " "Generated suppressed messages file D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/output_files/tp2_e5_ERV25_grupo2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747015471387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5455 " "Peak virtual memory: 5455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747015471827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 23:04:31 2025 " "Processing ended: Sun May 11 23:04:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747015471827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747015471827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747015471827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747015471827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747015473234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747015473234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 23:04:33 2025 " "Processing started: Sun May 11 23:04:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747015473234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747015473234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747015473234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747015473704 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747015474232 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747015474269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747015474471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 23:04:34 2025 " "Processing ended: Sun May 11 23:04:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747015474471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747015474471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747015474471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747015474471 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747015475144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747015476140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747015476140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 23:04:35 2025 " "Processing started: Sun May 11 23:04:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747015476140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747015476140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_sta tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747015476141 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747015476374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747015476613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747015476613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015476658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015476658 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp2_e5_ERV25_grupo2.sdc " "Synopsys Design Constraints File file not found: 'tp2_e5_ERV25_grupo2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747015476963 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015476963 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747015476964 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747015476964 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747015476964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747015476965 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747015476966 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747015477036 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747015477064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747015477064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.695 " "Worst-case setup slack is -0.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695              -1.582 clk  " "   -0.695              -1.582 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015477072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.525 " "Worst-case hold slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 clk  " "    0.525               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015477082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747015477093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747015477102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.578 clk  " "   -3.000             -13.578 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015477110 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747015477141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747015477164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747015477359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747015477442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747015477457 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747015477457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.660 " "Worst-case setup slack is -0.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660              -1.441 clk  " "   -0.660              -1.441 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015477464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.515 " "Worst-case hold slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 clk  " "    0.515               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015477474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747015477483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747015477493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.578 clk  " "   -3.000             -13.578 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015477500 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747015477593 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747015477711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.053 " "Worst-case setup slack is 0.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 clk  " "    0.053               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015477720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clk  " "    0.280               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015477734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747015477779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747015477789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747015477789 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747015477789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.578 clk  " "   -3.000             -13.578 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747015477796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747015477796 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747015478385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747015478386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747015478521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 23:04:38 2025 " "Processing ended: Sun May 11 23:04:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747015478521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747015478521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747015478521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747015478521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1747015479879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747015479880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 23:04:39 2025 " "Processing started: Sun May 11 23:04:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747015479880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747015479880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747015479880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1747015480519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp2_e5_ERV25_grupo2.vo D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/questa/ simulation " "Generated file tp2_e5_ERV25_grupo2.vo in folder \"D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747015480583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747015480641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 23:04:40 2025 " "Processing ended: Sun May 11 23:04:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747015480641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747015480641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747015480641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747015480641 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747015481313 ""}
