
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34744
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'RISCV' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/RISCV.v:12]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:5]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (1#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:86]
INFO: [Synth 8-6157] synthesizing module 'SRA_SHF' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SRA_SHF' (2#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:68]
INFO: [Synth 8-6157] synthesizing module 'MUL' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:237]
	Parameter DELAY bound to: 4'b0100 
INFO: [Synth 8-6157] synthesizing module 'signed_mul' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/signed_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signed_mul' (3#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/signed_mul_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'signed_mulh' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/signed_mulh_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signed_mulh' (4#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/signed_mulh_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'unsigned_mulh' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/unsigned_mulh_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_mulh' (5#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/unsigned_mulh_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'signed_unsigned_mulh' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/signed_unsigned_mulh_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signed_unsigned_mulh' (6#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/signed_unsigned_mulh_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MUL' (7#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:237]
INFO: [Synth 8-6157] synthesizing module 'DIV' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:138]
	Parameter DELAY bound to: 8'b00010010 
INFO: [Synth 8-6157] synthesizing module 'Dividers' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/Dividers_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Dividers' (8#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/Dividers_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Divideru' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/Divideru_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Divideru' (9#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/Divideru_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DIV' (10#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:138]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:86]
INFO: [Synth 8-6157] synthesizing module 'CMP' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:333]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (12#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:333]
INFO: [Synth 8-6155] done synthesizing module 'RISCV' (13#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/RISCV.v:12]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:2]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\mithi\Desktop\share\memrom.txt' is read successfully [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:26]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (14#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:52]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (15#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (16#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:52]
INFO: [Synth 8-6157] synthesizing module 'seg_7' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seg_7' (17#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:6]
INFO: [Synth 8-6157] synthesizing module 'led_24' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:63]
INFO: [Synth 8-6155] done synthesizing module 'led_24' (18#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:63]
INFO: [Synth 8-6157] synthesizing module 'Input_sw' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:107]
INFO: [Synth 8-6155] done synthesizing module 'Input_sw' (19#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:107]
INFO: [Synth 8-6157] synthesizing module 'BPP' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:133]
INFO: [Synth 8-6155] done synthesizing module 'BPP' (20#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:133]
INFO: [Synth 8-6157] synthesizing module 'IPCP' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:196]
INFO: [Synth 8-6155] done synthesizing module 'IPCP' (21#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:196]
INFO: [Synth 8-6157] synthesizing module 'UART' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:515]
INFO: [Synth 8-6157] synthesizing module 'FIFO_FWFT' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/FIFO_FWFT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_FWFT' (22#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/FIFO_FWFT_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:267]
	Parameter CLK bound to: 50000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter CLKS_PER_BIT bound to: 54 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (23#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:267]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/FIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (24#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/FIFO_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:409]
	Parameter CLK bound to: 50000000 - type: integer 
	Parameter BAUD bound to: 921600 - type: integer 
	Parameter RATE bound to: 27 - type: integer 
	Parameter TX_IDLE bound to: 4'b0000 
	Parameter TX_START bound to: 4'b0001 
	Parameter TX_LOOP bound to: 4'b0010 
	Parameter TX_STOP bound to: 4'b0011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (25#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:409]
INFO: [Synth 8-6155] done synthesizing module 'UART' (26#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:515]
INFO: [Synth 8-6157] synthesizing module 'DFPU' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:653]
	Parameter DMUL bound to: 2'b00 
	Parameter DDIV bound to: 2'b01 
	Parameter DADD bound to: 2'b10 
	Parameter DCMP bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'fpd_mul' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/fpd_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fpd_mul' (27#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/fpd_mul_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fpd_div' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/fpd_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fpd_div' (28#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/fpd_div_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fpd_add' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/fpd_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fpd_add' (29#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/fpd_add_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fpd_cmp' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/fpd_cmp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fpd_cmp' (30#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-71768-LAPTOP-CCFS063F/realtime/fpd_cmp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DFPU' (31#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:653]
INFO: [Synth 8-6155] done synthesizing module 'top' (32#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.016 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.016 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.016 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1009.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/unsigned_mulh/unsigned_mulh/unsigned_mulh_in_context.xdc] for cell 'cpu/alu/mul/uu_mul'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/unsigned_mulh/unsigned_mulh/unsigned_mulh_in_context.xdc] for cell 'cpu/alu/mul/uu_mul'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_unsigned_mulh/signed_unsigned_mulh/signed_unsigned_mulh_in_context.xdc] for cell 'cpu/alu/mul/su_mul'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_unsigned_mulh/signed_unsigned_mulh/signed_unsigned_mulh_in_context.xdc] for cell 'cpu/alu/mul/su_mul'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_mulh/signed_mulh/signed_mulh_in_context.xdc] for cell 'cpu/alu/mul/ss_mulh'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_mulh/signed_mulh/signed_mulh_in_context.xdc] for cell 'cpu/alu/mul/ss_mulh'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/Divideru/Divideru/Divideru_in_context.xdc] for cell 'cpu/alu/div/divideru'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/Divideru/Divideru/Divideru_in_context.xdc] for cell 'cpu/alu/div/divideru'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/fpd_cmp/fpd_cmp/fpd_cmp_in_context.xdc] for cell 'dfpu/fpcmp'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/fpd_cmp/fpd_cmp/fpd_cmp_in_context.xdc] for cell 'dfpu/fpcmp'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/FIFO/FIFO/FIFO_in_context.xdc] for cell 'uart/tx_fifo'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/FIFO/FIFO/FIFO_in_context.xdc] for cell 'uart/tx_fifo'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_mul/signed_mul/signed_mul_in_context.xdc] for cell 'cpu/alu/mul/ss_mul'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_mul/signed_mul/signed_mul_in_context.xdc] for cell 'cpu/alu/mul/ss_mul'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/fpd_div/fpd_div/fpd_div_in_context.xdc] for cell 'dfpu/fpdiv'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/fpd_div/fpd_div/fpd_div_in_context.xdc] for cell 'dfpu/fpdiv'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/Dividers/Dividers/Dividers_in_context.xdc] for cell 'cpu/alu/div/dividers'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/Dividers/Dividers/Dividers_in_context.xdc] for cell 'cpu/alu/div/dividers'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/FIFO_FWFT/FIFO_FWFT/FIFO_FWFT_in_context.xdc] for cell 'uart/rx_fifo'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/FIFO_FWFT/FIFO_FWFT/FIFO_FWFT_in_context.xdc] for cell 'uart/rx_fifo'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'dmem/ram'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'dmem/ram'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/fpd_add/fpd_add/fpd_add_in_context.xdc] for cell 'dfpu/fpadd'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/fpd_add/fpd_add/fpd_add_in_context.xdc] for cell 'dfpu/fpadd'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/fpd_mul/fpd_mul/fpd_mul_in_context.xdc] for cell 'dfpu/fpmul'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/fpd_mul/fpd_mul/fpd_mul_in_context.xdc] for cell 'dfpu/fpmul'
Parsing XDC File [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1063.977 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu/alu/div/dividers' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu/alu/div/divideru' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu/alu/mul/ss_mul' at clock pin 'CLK' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu/alu/mul/ss_mulh' at clock pin 'CLK' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu/alu/mul/su_mul' at clock pin 'CLK' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu/alu/mul/uu_mul' at clock pin 'CLK' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dfpu/fpadd' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dfpu/fpcmp' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dfpu/fpdiv' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dfpu/fpmul' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1065.008 ; gain = 55.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1065.008 ; gain = 55.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/mul/uu_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/mul/su_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/mul/ss_mulh. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/div/divideru. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dfpu/fpcmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart/tx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/mul/ss_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dfpu/fpdiv. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/div/dividers. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart/rx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dmem/ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dfpu/fpadd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dfpu/fpmul. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.008 ; gain = 55.992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MUL'
INFO: [Synth 8-802] inferred FSM for state register 'dcon_reg' in module 'DIV'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'dcon_reg' in module 'DFPU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MUL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dcon_reg' using encoding 'one-hot' in module 'DIV'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                             0000
                TX_START |                               01 |                             0001
                 TX_LOOP |                               10 |                             0010
                 TX_STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dcon_reg' using encoding 'sequential' in module 'DFPU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1065.008 ; gain = 55.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 50    
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 13    
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 38    
	   4 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 77    
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1076.047 ; gain = 67.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|top         | imem/idata_reg | 8192x32       | Block RAM      | 
|top         | imem/mdata_reg | 8192x32       | Block RAM      | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-681] value '1310720000.0ps' out of range, cropping to '214748368.0ps' [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc:10]
WARNING: [Synth 8-681] value '655360000.0ps' out of range, cropping to '214748368.0ps' [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc:10]
WARNING: [Synth 8-681] value '1310720000.0ps' out of range, cropping to '214748368.0ps' [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc:10]
WARNING: [Synth 8-681] value '655360000.0ps' out of range, cropping to '214748368.0ps' [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc:10]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1076.047 ; gain = 67.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1241.238 ; gain = 232.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance imem/idata_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 1270.754 ; gain = 261.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:33]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 1283.578 ; gain = 274.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 1283.578 ; gain = 274.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1283.578 ; gain = 274.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1283.578 ; gain = 274.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1283.578 ; gain = 274.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1283.578 ; gain = 274.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |Dividers             |         1|
|2     |Divideru             |         1|
|3     |signed_mul           |         1|
|4     |signed_mulh          |         1|
|5     |unsigned_mulh        |         1|
|6     |signed_unsigned_mulh |         1|
|7     |fpd_mul              |         1|
|8     |fpd_div              |         1|
|9     |fpd_add              |         1|
|10    |fpd_cmp              |         1|
|11    |DRAM                 |         1|
|12    |FIFO_FWFT            |         1|
|13    |FIFO                 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |DRAM                 |     1|
|2     |Dividers             |     1|
|3     |Divideru             |     1|
|4     |FIFO                 |     1|
|5     |FIFO_FWFT            |     1|
|6     |fpd_add              |     1|
|7     |fpd_cmp              |     1|
|8     |fpd_div              |     1|
|9     |fpd_mul              |     1|
|10    |signed_mul           |     1|
|11    |signed_mulh          |     1|
|12    |signed_unsigned_mulh |     1|
|13    |unsigned_mulh        |     1|
|14    |BUFG                 |     2|
|15    |CARRY4               |   151|
|16    |LUT1                 |    10|
|17    |LUT2                 |   147|
|18    |LUT3                 |   188|
|19    |LUT4                 |   337|
|20    |LUT5                 |   490|
|21    |LUT6                 |  1505|
|22    |MUXF7                |   258|
|23    |MUXF8                |    65|
|24    |RAMB36E1             |     8|
|32    |FDRE                 |  2023|
|33    |FDSE                 |     4|
|34    |IBUF                 |    32|
|35    |OBUF                 |    39|
|36    |OBUFT                |     6|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1283.578 ; gain = 274.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:47 . Memory (MB): peak = 1283.578 ; gain = 218.570
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 1283.578 ; gain = 274.562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1285.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 482 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1289.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:06 . Memory (MB): peak = 1289.066 ; gain = 280.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/mithi/RISV/RISV.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 22:39:36 2021...
