#s(hash-table size 217 test equal rehash-size 1.5 rehash-threshold 0.8125 data
	      ("axi_test"
	       (:items
		("AW" "DW" "TA" "TT" "AXI_LITE_DV" "addr" "prot_t" "data" "strb" "axi_pkg" "IW" "UW" "ax_id" "ax_addr" "ax_len" "ax_size" "ax_burst" "ax_lock" "ax_cache" "ax_prot" "ax_qos" "ax_region" "ax_atop" "ax_user" "w_data" "w_strb" "w_last" "w_user" "b_id" "b_user" "r_id" "r_data" "r_last" "r_user" "AXI_BUS_DV" "ax_beat_t" "w_beat_t" "b_beat_t" "r_beat_t" "MAX_READ_TXNS" "MAX_WRITE_TXNS" "AX_MIN_WAIT_CYCLES" "AX_MAX_WAIT_CYCLES" "W_MIN_WAIT_CYCLES" "W_MAX_WAIT_CYCLES" "RESP_MIN_WAIT_CYCLES" "RESP_MAX_WAIT_CYCLES" "AXI_MAX_BURST_LEN" "TRAFFIC_SHAPING" "AXI_EXCLS" "AXI_ATOPS" "AXI_BURST_FIXED" "AXI_BURST_INCR" "AXI_BURST_WRAP" "UNIQUE_IDS" "AXI_STRB_WIDTH" "N_AXI_IDS" "addr_t" "data_t" "id_t" "user_t" "r_flight_cnt" "atop_resp_b" "cnt_sem" "len" "cprob" "max_cprob" "mem_type_t" "freq" "is_read" "rand_success" "mem_region_idx" "i" "bytes" "log_bytes" "n_bytes" "ul" "min" "id_is_legal" "n_reads" "ar_done" "n_writes" "excl" "aw_done" "begin_byte" "rand_strb" "b" "RAND_RESP" "R_MIN_WAIT_CYCLES" "R_MAX_WAIT_CYCLES" "MAPPED" "byte_t" "b_wait_cnt" "MIN_ADDR" "MAX_ADDR" "strb_t" "name" "b_queue" "w_queue" "go_b" "aw_mbx" "NUM_CHECKS" "axi_id_t" "axi_addr_t" "check_en" "j" "new" "reset_master" "reset_slave" "cycle_start" "cycle_end" "send_aw" "send_w" "send_b" "send_ar" "send_r" "recv_aw" "recv_w" "recv_b" "recv_ar" "recv_r" "mon_aw" "mon_w" "mon_b" "mon_ar" "mon_r" "reset" "add_memory_region" "add_traffic_shaping" "new_rand_burst" "rand_atop_burst" "rand_excl_ar" "rand_wait" "legalize_id" "send_ars" "recv_rs" "create_aws" "send_aws" "send_ws" "recv_bs" "run" "recv_ars" "send_rs" "recv_aws" "recv_ws" "send_bs" "write" "read" "monitor" "handle_write" "handle_write_resp" "handle_read" "enable_read_check" "disable_read_check" "enable_b_resp_check" "disable_b_resp_check" "enable_r_resp_check" "disable_r_resp_check" "enable_all_checks" "disable_all_checks" "check_byte" "clear_byte" "clear_range" "get_byte" "mem_region_t" "traffic_shape" "axi_lite_driver" "axi_ax_beat" "axi_w_beat" "axi_b_beat" "axi_r_beat" "axi_driver" "axi_rand_master" "axi_rand_slave" "axi_lite_rand_master" "axi_lite_rand_slave" "axi_monitor" "axi_scoreboard")
		:locs
		((:type "package" :desc "package axi_test;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 20)))
	       "AW"
	       (:items nil :locs
		       ((:type "parameter int unsigned" :desc "parameter int unsigned AW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1892)
			(:type "parameter int unsigned" :desc "parameter int unsigned AW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1797)
			(:type "parameter int unsigned" :desc "parameter int unsigned AW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1664)
			(:type "parameter int unsigned" :desc "parameter int unsigned AW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1495)
			(:type "parameter int" :desc "parameter int   AW = 32," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1262)
			(:type "parameter int" :desc "parameter int   AW = 32," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 683)
			(:type "parameter int" :desc "parameter int  AW = 32  ," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 283)
			(:type "parameter" :desc "parameter AW = 32," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 228)
			(:type "parameter int" :desc "parameter int  AW = 32  ," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 26)))
	       "DW"
	       (:items nil :locs
		       ((:type "parameter int unsigned" :desc "parameter int unsigned DW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1894)
			(:type "parameter int unsigned" :desc "parameter int unsigned DW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1799)
			(:type "parameter int unsigned" :desc "parameter int unsigned DW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1665)
			(:type "parameter int unsigned" :desc "parameter int unsigned DW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1496)
			(:type "parameter int" :desc "parameter int   DW = 32," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1263)
			(:type "parameter int" :desc "parameter int   DW = 32," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 684)
			(:type "parameter int" :desc "parameter int  DW = 32  ," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 284)
			(:type "parameter" :desc "parameter DW = 32," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 269)
			(:type "parameter" :desc "parameter DW = 32," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 248)
			(:type "parameter int" :desc "parameter int  DW = 32  ," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 27)))
	       "TA"
	       (:items nil :locs
		       ((:type "parameter time" :desc "parameter time  TA = 2ns," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1667)
			(:type "parameter time" :desc "parameter time  TA = 2ns," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1498)
			(:type "parameter time" :desc "parameter time  TA = 0ps," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1267)
			(:type "parameter time" :desc "parameter time  TA = 0ps," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 688)
			(:type "parameter time" :desc "parameter time TA = 0ns , // stimuli application time" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 287)
			(:type "parameter time" :desc "parameter time TA = 0ns , // stimuli application time" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 28)))
	       "TT"
	       (:items nil :locs
		       ((:type "parameter time" :desc "parameter time TT = 0ns" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1898)
			(:type "parameter time" :desc "parameter time TT = 0ns" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1803)
			(:type "parameter time" :desc "parameter time  TT = 8ns," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1668)
			(:type "parameter time" :desc "parameter time  TT = 8ns," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1499)
			(:type "parameter time" :desc "parameter time  TT = 0ps," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1268)
			(:type "parameter time" :desc "parameter time  TT = 0ps," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 689)
			(:type "parameter time" :desc "parameter time TT = 0ns   // stimuli test time" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 288)
			(:type "parameter time" :desc "parameter time TT = 0ns   // stimuli test time" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 29)))
	       "AXI_LITE_DV"
	       (:items nil :locs
		       ((:type "virtual" :desc "virtual AXI_LITE_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1692)
			(:type "virtual" :desc "virtual AXI_LITE_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1529)
			(:type "virtual" :desc "virtual AXI_LITE_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 37)
			(:type "virtual" :desc "virtual AXI_LITE_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 31)))
	       "addr"
	       (:items nil :locs
		       ((:type "output [AW-1:0]" :desc "output [AW-1:0] addr," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 197)
			(:type "output [AW-1:0]" :desc "output [AW-1:0] addr," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 157)
			(:type "input logic [AW-1:0]" :desc "input logic [AW-1:0] addr," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 125)
			(:type "input logic [AW-1:0]" :desc "input logic [AW-1:0] addr," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 80)))
	       "prot_t"
	       (:items nil :locs
		       ((:type "input" :desc "task automatic read(input addr_t r_addr, input prot_t r_prot = prot_t'(0)," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1651)
			(:type "input" :desc "task automatic write(input addr_t w_addr, input prot_t w_prot = prot_t'(0), input data_t w_data," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1637)
			(:type "output" :desc "output prot_t   prot" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 198)
			(:type "output" :desc "output prot_t   prot" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 158)
			(:type "input" :desc "input prot_t         prot" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 126)
			(:type "input" :desc "input prot_t         prot" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 81)))
	       "data"
	       (:items nil :locs
		       ((:type "output [DW-1:0]" :desc "output [DW-1:0] data," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 211)
			(:type "output [DW-1:0]" :desc "output [DW-1:0] data," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 171)
			(:type "input logic [DW-1:0]" :desc "input logic [DW-1:0] data," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 141)
			(:type "input logic [DW-1:0]" :desc "input logic [DW-1:0] data," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 96)))
	       "strb"
	       (:items nil :locs
		       ((:type "output [DW/8-1:0]" :desc "output [DW/8-1:0] strb" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 172)
			(:type "input logic [DW/8-1:0]" :desc "input logic [DW/8-1:0] strb" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 97)))
	       "axi_pkg"
	       (:items nil :locs
		       ((:type "localparam" :desc "localparam axi_pkg::size_t BUS_SIZE = $clog2(DW/8);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1903)
			(:type "output" :desc "output data_t r_data, output axi_pkg::resp_t r_resp);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1652)
			(:type "output" :desc "input strb_t w_strb, output axi_pkg::resp_t b_resp);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1638)
			(:type "output" :desc "output axi_pkg::resp_t resp" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 212)
			(:type "output" :desc "output axi_pkg::resp_t resp" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 185)
			(:type "input" :desc "input axi_pkg::resp_t resp" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 142)
			(:type "input" :desc "input axi_pkg::resp_t resp" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 112)))
	       "IW"
	       (:items nil :locs
		       ((:type "parameter int unsigned" :desc "parameter int unsigned IW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1890)
			(:type "parameter int unsigned" :desc "parameter int unsigned IW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1795)
			(:type "parameter int" :desc "parameter int   IW = 8," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1264)
			(:type "parameter int" :desc "parameter int   IW = 8," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 685)
			(:type "parameter int" :desc "parameter int  IW = 8   ," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 285)
			(:type "parameter" :desc "parameter IW = 8 ," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 270)
			(:type "parameter" :desc "parameter IW = 8," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 259)
			(:type "parameter" :desc "parameter IW = 8 ," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 229)))
	       "UW"
	       (:items nil :locs
		       ((:type "parameter int unsigned" :desc "parameter int unsigned UW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1896)
			(:type "parameter int unsigned" :desc "parameter int unsigned UW = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1801)
			(:type "parameter int" :desc "parameter int   UW = 1," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1265)
			(:type "parameter int" :desc "parameter int   UW = 1," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 686)
			(:type "parameter int" :desc "parameter int  UW = 1   ," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 286)
			(:type "parameter" :desc "parameter UW = 1" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 271)
			(:type "parameter" :desc "parameter UW = 1" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 260)
			(:type "parameter" :desc "parameter UW = 1" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 249)
			(:type "parameter" :desc "parameter UW = 1" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 230)))
	       "ax_id"
	       (:items nil :locs
		       ((:type "rand logic [IW-1:0]" :desc "rand logic [IW-1:0] ax_id     = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 232)))
	       "ax_addr"
	       (:items nil :locs
		       ((:type "rand logic [AW-1:0]" :desc "rand logic [AW-1:0] ax_addr   = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 233)))
	       "ax_len"
	       (:items nil :locs
		       ((:type "logic [7:0]" :desc "logic [7:0]         ax_len    = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 234)))
	       "ax_size"
	       (:items nil :locs
		       ((:type "logic [2:0]" :desc "logic [2:0]         ax_size   = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 235)))
	       "ax_burst"
	       (:items nil :locs
		       ((:type "logic [1:0]" :desc "logic [1:0]         ax_burst  = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 236)))
	       "ax_lock"
	       (:items nil :locs
		       ((:type "logic" :desc "logic               ax_lock   = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 237)))
	       "ax_cache"
	       (:items nil :locs
		       ((:type "logic [3:0]" :desc "logic [3:0]         ax_cache  = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 238)))
	       "ax_prot"
	       (:items nil :locs
		       ((:type "logic [2:0]" :desc "logic [2:0]         ax_prot   = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 239)))
	       "ax_qos"
	       (:items nil :locs
		       ((:type "rand logic [3:0]" :desc "rand logic [3:0]    ax_qos    = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 240)))
	       "ax_region"
	       (:items nil :locs
		       ((:type "logic [3:0]" :desc "logic [3:0]         ax_region = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 241)))
	       "ax_atop"
	       (:items nil :locs
		       ((:type "logic [5:0]" :desc "logic [5:0]         ax_atop   = '0; // Only defined on the AW channel." :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 242)))
	       "ax_user"
	       (:items nil :locs
		       ((:type "rand logic [UW-1:0]" :desc "rand logic [UW-1:0] ax_user   = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 243)))
	       "w_data"
	       (:items nil :locs
		       ((:type "rand logic [DW-1:0]" :desc "rand logic [DW-1:0]   w_data = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 251)))
	       "w_strb"
	       (:items nil :locs
		       ((:type "rand logic [DW/8-1:0]" :desc "rand logic [DW/8-1:0] w_strb = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 252)))
	       "w_last"
	       (:items nil :locs
		       ((:type "logic" :desc "logic                 w_last = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 253)))
	       "w_user"
	       (:items nil :locs
		       ((:type "rand logic [UW-1:0]" :desc "rand logic [UW-1:0]   w_user = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 254)))
	       "b_id"
	       (:items nil :locs
		       ((:type "rand logic [IW-1:0]" :desc "rand logic [IW-1:0] b_id   = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 262)))
	       "b_user"
	       (:items nil :locs
		       ((:type "rand logic [UW-1:0]" :desc "rand logic [UW-1:0] b_user = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 264)))
	       "r_id"
	       (:items nil :locs
		       ((:type "rand logic [IW-1:0]" :desc "rand logic [IW-1:0] r_id   = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 273)))
	       "r_data"
	       (:items nil :locs
		       ((:type "rand logic [DW-1:0]" :desc "rand logic [DW-1:0] r_data = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 274)))
	       "r_last"
	       (:items nil :locs
		       ((:type "logic" :desc "logic               r_last = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 276)))
	       "r_user"
	       (:items nil :locs
		       ((:type "rand logic [UW-1:0]" :desc "rand logic [UW-1:0] r_user = '0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 277)))
	       "AXI_BUS_DV"
	       (:items nil :locs
		       ((:type "virtual" :desc "virtual AXI_BUS_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1942)
			(:type "virtual" :desc "virtual AXI_BUS_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1920)
			(:type "virtual" :desc "virtual AXI_BUS_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1820)
			(:type "virtual" :desc "virtual AXI_BUS_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1306)
			(:type "virtual" :desc "virtual AXI_BUS_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 768)
			(:type "virtual" :desc "virtual AXI_BUS_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 303)
			(:type "virtual" :desc "virtual AXI_BUS_DV #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 290)))
	       "ax_beat_t"
	       (:items nil :locs
		       ((:type "inout" :desc "task legalize_id(input bit is_read, inout ax_beat_t beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1073)
			(:type "input" :desc "function bit id_is_legal(input bit is_read, input ax_beat_t beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1051)
			(:type "inout" :desc "function void rand_excl_ar(inout ax_beat_t ar_beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1008)
			(:type "inout" :desc "task rand_atop_burst(inout ax_beat_t beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 939)
			(:type "output" :desc "output ax_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 644)
			(:type "output" :desc "output ax_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 595)
			(:type "output" :desc "output ax_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 554)
			(:type "output" :desc "output ax_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 499)
			(:type "input" :desc "input ax_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 445)
			(:type "input" :desc "input ax_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 374)))
	       "w_beat_t"
	       (:items nil :locs
		       ((:type "output" :desc "output w_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 617)
			(:type "output" :desc "output w_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 523)
			(:type "input" :desc "input w_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 409)))
	       "b_beat_t"
	       (:items nil :locs
		       ((:type "output" :desc "output b_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 631)
			(:type "output" :desc "output b_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 539)
			(:type "input" :desc "input b_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 428)))
	       "r_beat_t"
	       (:items nil :locs
		       ((:type "output" :desc "output r_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 666)
			(:type "output" :desc "output r_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 578)
			(:type "input" :desc "input r_beat_t beat" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 478)))
	       "MAX_READ_TXNS"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   MAX_READ_TXNS = 1," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1503)
			(:type "parameter int" :desc "parameter int   MAX_READ_TXNS = 1," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 691)))
	       "MAX_WRITE_TXNS"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   MAX_WRITE_TXNS = 1," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1504)
			(:type "parameter int" :desc "parameter int   MAX_WRITE_TXNS = 1," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 692)))
	       "AX_MIN_WAIT_CYCLES"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   AX_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1670)
			(:type "parameter int" :desc "parameter int   AX_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1506)
			(:type "parameter int" :desc "parameter int   AX_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1271)
			(:type "parameter int" :desc "parameter int   AX_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 694)))
	       "AX_MAX_WAIT_CYCLES"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   AX_MAX_WAIT_CYCLES = 100," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1671)
			(:type "parameter int" :desc "parameter int   AX_MAX_WAIT_CYCLES = 100," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1507)
			(:type "parameter int" :desc "parameter int   AX_MAX_WAIT_CYCLES = 100," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1272)
			(:type "parameter int" :desc "parameter int   AX_MAX_WAIT_CYCLES = 100," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 695)))
	       "W_MIN_WAIT_CYCLES"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   W_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1508)
			(:type "parameter int" :desc "parameter int   W_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 696)))
	       "W_MAX_WAIT_CYCLES"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   W_MAX_WAIT_CYCLES = 5," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1509)
			(:type "parameter int" :desc "parameter int   W_MAX_WAIT_CYCLES = 5," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 697)))
	       "RESP_MIN_WAIT_CYCLES"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   RESP_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1674)
			(:type "parameter int" :desc "parameter int   RESP_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1510)
			(:type "parameter int" :desc "parameter int   RESP_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1275)
			(:type "parameter int" :desc "parameter int   RESP_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 698)))
	       "RESP_MAX_WAIT_CYCLES"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   RESP_MAX_WAIT_CYCLES = 20" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1675)
			(:type "parameter int" :desc "parameter int   RESP_MAX_WAIT_CYCLES = 20" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1511)
			(:type "parameter int" :desc "parameter int   RESP_MAX_WAIT_CYCLES = 20," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1276)
			(:type "parameter int" :desc "parameter int   RESP_MAX_WAIT_CYCLES = 20," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 699)))
	       "AXI_MAX_BURST_LEN"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   AXI_MAX_BURST_LEN = 0, // maximum number of beats in burst; 0 = AXI max (256)" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 701)))
	       "TRAFFIC_SHAPING"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   TRAFFIC_SHAPING   = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 702)))
	       "AXI_EXCLS"
	       (:items nil :locs
		       ((:type "parameter bit" :desc "parameter bit   AXI_EXCLS         = 1'b0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 703)))
	       "AXI_ATOPS"
	       (:items nil :locs
		       ((:type "parameter bit" :desc "parameter bit   AXI_ATOPS         = 1'b0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 704)))
	       "AXI_BURST_FIXED"
	       (:items nil :locs
		       ((:type "parameter bit" :desc "parameter bit   AXI_BURST_FIXED   = 1'b1," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 705)))
	       "AXI_BURST_INCR"
	       (:items nil :locs
		       ((:type "parameter bit" :desc "parameter bit   AXI_BURST_INCR    = 1'b1," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 706)))
	       "AXI_BURST_WRAP"
	       (:items nil :locs
		       ((:type "parameter bit" :desc "parameter bit   AXI_BURST_WRAP    = 1'b0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 707)))
	       "UNIQUE_IDS"
	       (:items nil :locs
		       ((:type "parameter bit" :desc "parameter bit   UNIQUE_IDS        = 1'b0, // guarantee that the ID of each transaction is" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 708)))
	       "AXI_STRB_WIDTH"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   AXI_STRB_WIDTH = DW/8," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 712)))
	       "N_AXI_IDS"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   N_AXI_IDS = 2**IW" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 713)))
	       "addr_t"
	       (:items nil :locs
		       ((:type "typedef logic [AW-1:0]" :desc "typedef logic [AW-1:0]   addr_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1681)
			(:type "input" :desc "task automatic read(input addr_t r_addr, input prot_t r_prot = prot_t'(0)," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1651)
			(:type "input" :desc "task automatic write(input addr_t w_addr, input prot_t w_prot = prot_t'(0), input data_t w_data," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1637)
			(:type "typedef logic [AW-1:0]" :desc "typedef logic [AW-1:0]   addr_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1517)
			(:type "typedef logic [AW-1:0]" :desc "typedef logic [AW-1:0] addr_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1294)
			(:type "input" :desc "function void add_memory_region(input addr_t addr_begin, input addr_t addr_end, input mem_type_t mem_type);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 805)
			(:type "typedef logic [AW-1:0]" :desc "typedef logic [AW-1:0]      addr_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 718)))
	       "data_t"
	       (:items nil :locs
		       ((:type "typedef logic [DW-1:0]" :desc "typedef logic [DW-1:0]   data_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1682)
			(:type "output" :desc "output data_t r_data, output axi_pkg::resp_t r_resp);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1652)
			(:type "input" :desc "task automatic write(input addr_t w_addr, input prot_t w_prot = prot_t'(0), input data_t w_data," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1637)
			(:type "typedef logic [DW-1:0]" :desc "typedef logic [DW-1:0]   data_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1518)
			(:type "typedef logic [DW-1:0]" :desc "typedef logic [DW-1:0]      data_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 721)))
	       "id_t"
	       (:items nil :locs
		       ((:type "typedef logic [IW-1:0]" :desc "typedef logic [IW-1:0]      id_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 722)))
	       "user_t"
	       (:items nil :locs
		       ((:type "typedef logic [UW-1:0]" :desc "typedef logic [UW-1:0]      user_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 725)))
	       "r_flight_cnt"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "int unsigned          r_flight_cnt[N_AXI_IDS-1:0]," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 738)))
	       "atop_resp_b"
	       (:items nil :locs
		       ((:type "logic [N_AXI_IDS-1:0]" :desc "logic [N_AXI_IDS-1:0] atop_resp_b," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 742)))
	       "cnt_sem"
	       (:items nil :locs
		       ((:type "semaphore" :desc "semaphore cnt_sem;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 748)))
	       "len"
	       (:items nil :locs
		       ((:type "input int unsigned" :desc "function void add_traffic_shaping(input int unsigned len, input int unsigned freq);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 809)
			(:type "int unsigned" :desc "int unsigned len  ;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 762)))
	       "cprob"
	       (:items nil :locs
		       ((:type "int" :desc "automatic int cprob;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 830)
			(:type "int unsigned" :desc "int unsigned cprob;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 763)))
	       "max_cprob"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "int unsigned max_cprob;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 765)))
	       "mem_type_t"
	       (:items nil :locs
		       ((:type "input" :desc "function void add_memory_region(input addr_t addr_begin, input addr_t addr_end, input mem_type_t mem_type);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 805)))
	       "freq"
	       (:items nil :locs
		       ((:type "input int unsigned" :desc "function void add_traffic_shaping(input int unsigned len, input int unsigned freq);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 809)))
	       "is_read"
	       (:items nil :locs
		       ((:type "input bit" :desc "task legalize_id(input bit is_read, inout ax_beat_t beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1073)
			(:type "input bit" :desc "function bit id_is_legal(input bit is_read, input ax_beat_t beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1051)
			(:type "input logic" :desc "function ax_beat_t new_rand_burst(input logic is_read);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 818)))
	       "rand_success"
	       (:items nil :locs
		       ((:type "logic" :desc "automatic logic           rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1767)
			(:type "logic" :desc "automatic logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1731)
			(:type "int unsigned" :desc "int unsigned rand_success, cycles;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1709)
			(:type "logic" :desc "automatic logic  rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1596)
			(:type "int unsigned" :desc "int unsigned rand_success, cycles;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1546)
			(:type "logic" :desc "automatic logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1455)
			(:type "logic" :desc "automatic logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1351)
			(:type "int unsigned" :desc "int unsigned rand_success, cycles;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1327)
			(:type "static logic" :desc "static logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1189)
			(:type "logic" :desc "automatic logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1155)
			(:type "logic" :desc "automatic logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1115)
			(:type "logic" :desc "automatic logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1074)
			(:type "int unsigned" :desc "int unsigned rand_success, cycles;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1040)
			(:type "logic" :desc "automatic logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1011)
			(:type "logic" :desc "automatic logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 940)
			(:type "logic" :desc "automatic logic rand_success;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 819)))
	       "mem_region_idx"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "automatic int unsigned mem_region_idx;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 828)))
	       "i"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "for (int unsigned i = 0; i < NoIds; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2535)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i < NoIds; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2479)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i < NoIds; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2462)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i < 2**IW; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2265)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i < 2**IW; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2205)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i <= ar_beat.ax_len; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2052)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i <= aw_beat.ax_len; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2022)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i <= aw_beat.ax_len; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1992)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i <= aw_beat.ax_len; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1980)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i < (DW/8); i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1431)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i < (DW/8); i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1367)
			(:type "int unsigned" :desc "for (int unsigned i = 0; i < aw_beat.ax_len + 1; i++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1192)
			(:type "int" :desc "for (int i = 0; i < traffic_shape.size(); i++)" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 861)))
	       "bytes"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "automatic int unsigned bytes;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 964)))
	       "log_bytes"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "automatic int unsigned log_bytes;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 977)
			(:type "int unsigned" :desc "automatic int unsigned log_bytes;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 967)))
	       "n_bytes"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "automatic int unsigned n_bytes;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1012)))
	       "ul"
	       (:items nil :locs
		       ((:type "static int unsigned" :desc "static int unsigned ul = (AXI_STRB_WIDTH < 8) ? 4 + $clog2(AXI_STRB_WIDTH) : 7;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1017)))
	       "min"
	       (:items nil :locs
		       ((:type "input int unsigned" :desc "task automatic rand_wait(input int unsigned min, max);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1708)
			(:type "input int unsigned" :desc "task automatic rand_wait(input int unsigned min, max);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1545)
			(:type "input int unsigned" :desc "task automatic rand_wait(input int unsigned min, max);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1326)
			(:type "input int unsigned" :desc "task automatic rand_wait(input int unsigned min, max);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1039)))
	       "id_is_legal"
	       (:items nil :locs
		       ((:type "function" :desc "function bit id_is_legal(input bit is_read, input ax_beat_t beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1051)
			(:type "bit" :desc "function bit id_is_legal(input bit is_read, input ax_beat_t beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1051)))
	       "n_reads"
	       (:items nil :locs
		       ((:type "input int unsigned" :desc "task automatic run(input int unsigned n_reads, input int unsigned n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1625)
			(:type "input int unsigned" :desc "task automatic recv_rs(input int unsigned n_reads);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1568)
			(:type "input int unsigned" :desc "task automatic send_ars(input int unsigned n_reads);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1555)
			(:type "input int" :desc "task run(input int n_reads, input int n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1239)
			(:type "input int" :desc "task send_ars(input int n_reads);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1114)))
	       "ar_done"
	       (:items nil :locs
		       ((:type "logic" :desc "automatic logic  ar_done = 1'b0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1240)
			(:type "ref logic" :desc "task recv_rs(ref logic ar_done, aw_done);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1132)))
	       "n_writes"
	       (:items nil :locs
		       ((:type "input int unsigned" :desc "task automatic run(input int unsigned n_reads, input int unsigned n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1625)
			(:type "input int unsigned" :desc "task automatic recv_bs(input int unsigned n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1612)
			(:type "input int unsigned" :desc "task automatic send_ws(input int unsigned n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1595)
			(:type "input int unsigned" :desc "task automatic send_aws(input int unsigned n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1581)
			(:type "input int" :desc "task run(input int n_reads, input int n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1239)
			(:type "input int" :desc "task create_aws(input int n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1154)))
	       "excl"
	       (:items nil :locs
		       ((:type "bit" :desc "automatic bit excl = 1'b0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1157)))
	       "aw_done"
	       (:items nil :locs
		       ((:type "ref logic" :desc "task recv_bs(ref logic aw_done);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1223)
			(:type "ref logic" :desc "task send_ws(ref logic aw_done);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1185)
			(:type "ref logic" :desc "task send_aws(ref logic aw_done);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1175)))
	       "begin_byte"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "automatic int unsigned begin_byte, end_byte, n_bytes;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1194)))
	       "rand_strb"
	       (:items nil :locs
		       ((:type "logic [AXI_STRB_WIDTH-1:0]" :desc "automatic logic [AXI_STRB_WIDTH-1:0] rand_strb, strb_mask;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1195)))
	       "b"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "for (int unsigned b = begin_byte; b < end_byte; b++)" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1211)))
	       "RAND_RESP"
	       (:items nil :locs
		       ((:type "parameter bit" :desc "parameter bit   RAND_RESP = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1269)))
	       "R_MIN_WAIT_CYCLES"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   R_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1672)
			(:type "parameter int" :desc "parameter int   R_MIN_WAIT_CYCLES = 0," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1273)))
	       "R_MAX_WAIT_CYCLES"
	       (:items nil :locs
		       ((:type "parameter int" :desc "parameter int   R_MAX_WAIT_CYCLES = 5," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1673)
			(:type "parameter int" :desc "parameter int   R_MAX_WAIT_CYCLES = 5," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1274)))
	       "MAPPED"
	       (:items nil :locs
		       ((:type "parameter bit" :desc "parameter bit   MAPPED = 1'b0" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1280)))
	       "byte_t"
	       (:items nil :locs
		       ((:type "output" :desc "task automatic get_byte(input axi_addr_t byte_addr, output byte_t byte_data);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2298)
			(:type "typedef logic [7:0]" :desc "typedef logic [7:0]      byte_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1911)
			(:type "typedef logic [7:0]" :desc "typedef logic [7:0]    byte_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1295)))
	       "b_wait_cnt"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "int unsigned          b_wait_cnt;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1300)))
	       "MIN_ADDR"
	       (:items nil :locs
		       ((:type "parameter int unsigned" :desc "parameter int unsigned MIN_ADDR = 32'h0000_0000," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1500)))
	       "MAX_ADDR"
	       (:items nil :locs
		       ((:type "parameter int unsigned" :desc "parameter int unsigned MAX_ADDR = 32'h1000_0000," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1501)))
	       "strb_t"
	       (:items nil :locs
		       ((:type "typedef logic [DW/8-1:0]" :desc "typedef logic [DW/8-1:0] strb_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1683)
			(:type "input" :desc "input strb_t w_strb, output axi_pkg::resp_t b_resp);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1638)
			(:type "typedef logic [DW/8-1:0]" :desc "typedef logic [DW/8-1:0] strb_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1519)))
	       "name"
	       (:items nil :locs
		       ((:type "input string" :desc "input string name" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1696)
			(:type "string" :desc "string         name;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1685)
			(:type "input string" :desc "input string name" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1533)
			(:type "string" :desc "string         name;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1521)))
	       "b_queue"
	       (:items nil :locs
		       ((:type "logic" :desc "logic          b_queue[$];" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1689)
			(:type "logic" :desc "logic          b_queue[$];" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1525)))
	       "w_queue"
	       (:items nil :locs
		       ((:type "logic" :desc "logic          w_queue[$];" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1526)))
	       "go_b"
	       (:items nil :locs
		       ((:type "logic" :desc "automatic logic           go_b;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1769)
			(:type "logic" :desc "automatic logic           go_b;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1613)))
	       "aw_mbx"
	       (:items nil :locs
		       ((:type "mailbox" :desc "mailbox aw_mbx = new, w_mbx = new, b_mbx = new," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1816)))
	       "NUM_CHECKS"
	       (:items nil :locs
		       ((:type "localparam int unsigned" :desc "localparam int unsigned NUM_CHECKS  = 32'd3;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1901)))
	       "axi_id_t"
	       (:items nil :locs
		       ((:type "input" :desc "protected task automatic handle_read(input axi_id_t id);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2038)
			(:type "input" :desc "protected task automatic handle_write_resp(input axi_id_t id);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2008)
			(:type "typedef logic [IW-1:0]" :desc "typedef logic [IW-1:0]   axi_id_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1912)))
	       "axi_addr_t"
	       (:items nil :locs
		       ((:type "input" :desc "task automatic get_byte(input axi_addr_t byte_addr, output byte_t byte_data);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2298)
			(:type "typedef logic [AW-1:0]" :desc "typedef logic [AW-1:0]   axi_addr_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1913)))
	       "check_en"
	       (:items nil :locs
		       ((:type "protected bit [NUM_CHECKS-1:0]" :desc "protected bit [NUM_CHECKS-1:0] check_en;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1929)))
	       "j"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "int unsigned j = i;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2206)
			(:type "int unsigned" :desc "for (int unsigned j = 0; j < axi_pkg::num_bytes(ar_beat.ax_size); j++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2067)
			(:type "int unsigned" :desc "for (int unsigned j = 0; j < axi_pkg::num_bytes(BUS_SIZE); j++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2060)
			(:type "int" :desc "for (int j = 0; j < axi_pkg::num_bytes(BUS_SIZE); j++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2026)
			(:type "int unsigned" :desc "for (int unsigned j = 0; j < axi_pkg::num_bytes(BUS_SIZE); j++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1996)
			(:type "int unsigned" :desc "for (int unsigned j = 0; j < axi_pkg::num_bytes(BUS_SIZE); j++) begin" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1986)))
	       "new"
	       (:items
		("name")
		:locs
		((:type "function" :desc "function new(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1941)
		 (:type "function" :desc "function new(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1819)
		 (:type "function" :desc "function new(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1691)
		 (:type "function" :desc "function new(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1528)
		 (:type "function" :desc "function new(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1305)
		 (:type "function" :desc "function new(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 767)
		 (:type "function" :desc "function new(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 302)
		 (:type "function" :desc "function new(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 36)))
	       "reset_master"
	       (:items nil :locs
		       ((:type "function" :desc "function void reset_master();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 313)
			(:type "function" :desc "function void reset_master();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 45)))
	       "reset_slave"
	       (:items nil :locs
		       ((:type "function" :desc "function void reset_slave();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 348)
			(:type "function" :desc "function void reset_slave();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 59)))
	       "cycle_start"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic cycle_start;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1954)
			(:type "task" :desc "task cycle_start;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 364)
			(:type "task" :desc "task cycle_start;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 70)))
	       "cycle_end"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic cycle_end;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1959)
			(:type "task" :desc "task cycle_end;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 368)
			(:type "task" :desc "task cycle_end;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 74)))
	       "send_aw"
	       (:items nil :locs
		       ((:type "task" :desc "task send_aw (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 373)
			(:type "task" :desc "task send_aw (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 79)))
	       "send_w"
	       (:items nil :locs
		       ((:type "task" :desc "task send_w (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 408)
			(:type "task" :desc "task send_w (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 95)))
	       "send_b"
	       (:items nil :locs
		       ((:type "task" :desc "task send_b (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 427)
			(:type "task" :desc "task send_b (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 111)))
	       "send_ar"
	       (:items nil :locs
		       ((:type "task" :desc "task send_ar (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 444)
			(:type "task" :desc "task send_ar (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 124)))
	       "send_r"
	       (:items nil :locs
		       ((:type "task" :desc "task send_r (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 477)
			(:type "task" :desc "task send_r (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 140)))
	       "recv_aw"
	       (:items nil :locs
		       ((:type "task" :desc "task recv_aw (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 498)
			(:type "task" :desc "task recv_aw (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 156)))
	       "recv_w"
	       (:items nil :locs
		       ((:type "task" :desc "task recv_w (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 522)
			(:type "task" :desc "task recv_w (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 170)))
	       "recv_b"
	       (:items nil :locs
		       ((:type "task" :desc "task recv_b (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 538)
			(:type "task" :desc "task recv_b (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 184)))
	       "recv_ar"
	       (:items nil :locs
		       ((:type "task" :desc "task recv_ar (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 553)
			(:type "task" :desc "task recv_ar (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 196)))
	       "recv_r"
	       (:items nil :locs
		       ((:type "task" :desc "task recv_r (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 577)
			(:type "task" :desc "task recv_r (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 210)))
	       "mon_aw"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic mon_aw();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2094)
			(:type "task" :desc "task mon_aw (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 594)))
	       "mon_w"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic mon_w();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2119)
			(:type "task" :desc "task mon_w (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 616)))
	       "mon_b"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic mon_b();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2136)
			(:type "task" :desc "task mon_b (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 630)))
	       "mon_ar"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic mon_ar();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2152)
			(:type "task" :desc "task mon_ar (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 643)))
	       "mon_r"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic mon_r();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2177)
			(:type "task" :desc "task mon_r (" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 665)))
	       "reset"
	       (:items nil :locs
		       ((:type "task" :desc "task automatic reset();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2260)
			(:type "function" :desc "function void reset();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1704)
			(:type "function" :desc "function void reset();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1541)
			(:type "function" :desc "function void reset();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1319)
			(:type "function" :desc "function void reset();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 795)))
	       "add_memory_region"
	       (:items nil :locs
		       ((:type "function" :desc "function void add_memory_region(input addr_t addr_begin, input addr_t addr_end, input mem_type_t mem_type);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 805)))
	       "add_traffic_shaping"
	       (:items nil :locs
		       ((:type "function" :desc "function void add_traffic_shaping(input int unsigned len, input int unsigned freq);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 809)))
	       "new_rand_burst"
	       (:items
		("rand_success" "mem_region_idx" "cprob")
		:locs
		((:type "function" :desc "function ax_beat_t new_rand_burst(input logic is_read);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 818)))
	       "rand_atop_burst"
	       (:items
		("rand_success" "bytes" "log_bytes")
		:locs
		((:type "task" :desc "task rand_atop_burst(inout ax_beat_t beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 939)))
	       "rand_excl_ar"
	       (:items
		("rand_success" "n_bytes" "ul")
		:locs
		((:type "function" :desc "function void rand_excl_ar(inout ax_beat_t ar_beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1008)))
	       "rand_wait"
	       (:items
		("rand_success")
		:locs
		((:type "task" :desc "task automatic rand_wait(input int unsigned min, max);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1708)
		 (:type "task" :desc "task automatic rand_wait(input int unsigned min, max);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1545)
		 (:type "task" :desc "task automatic rand_wait(input int unsigned min, max);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1326)
		 (:type "task" :desc "task automatic rand_wait(input int unsigned min, max);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1039)))
	       "legalize_id"
	       (:items
		("rand_success")
		:locs
		((:type "task" :desc "task legalize_id(input bit is_read, inout ax_beat_t beat);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1073)))
	       "send_ars"
	       (:items
		("rand_success")
		:locs
		((:type "task" :desc "task automatic send_ars(input int unsigned n_reads);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1555)
		 (:type "task" :desc "task send_ars(input int n_reads);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1114)))
	       "recv_rs"
	       (:items nil :locs
		       ((:type "task" :desc "task automatic recv_rs(input int unsigned n_reads);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1568)
			(:type "task" :desc "task recv_rs(ref logic ar_done, aw_done);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1132)))
	       "create_aws"
	       (:items
		("rand_success" "excl")
		:locs
		((:type "task" :desc "task create_aws(input int n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1154)))
	       "send_aws"
	       (:items nil :locs
		       ((:type "task" :desc "task automatic send_aws(input int unsigned n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1581)
			(:type "task" :desc "task send_aws(ref logic aw_done);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1175)))
	       "send_ws"
	       (:items
		("rand_success" "begin_byte" "rand_strb")
		:locs
		((:type "task" :desc "task automatic send_ws(input int unsigned n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1595)
		 (:type "task" :desc "task send_ws(ref logic aw_done);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1185)))
	       "recv_bs"
	       (:items
		("go_b")
		:locs
		((:type "task" :desc "task automatic recv_bs(input int unsigned n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1612)
		 (:type "task" :desc "task recv_bs(ref logic aw_done);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1223)))
	       "run"
	       (:items
		("ar_done")
		:locs
		((:type "task" :desc "task automatic run();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1781)
		 (:type "task" :desc "task automatic run(input int unsigned n_reads, input int unsigned n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1625)
		 (:type "task" :desc "task run();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1480)
		 (:type "task" :desc "task run(input int n_reads, input int n_writes);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1239)))
	       "recv_ars"
	       (:items nil :locs
		       ((:type "task" :desc "task automatic recv_ars();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1718)
			(:type "task" :desc "task recv_ars();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1336)))
	       "send_rs"
	       (:items
		("rand_success")
		:locs
		((:type "task" :desc "task automatic send_rs();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1729)
		 (:type "task" :desc "task send_rs();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1349)))
	       "recv_aws"
	       (:items nil :locs
		       ((:type "task" :desc "task automatic recv_aws();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1743)
			(:type "task" :desc "task recv_aws();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1398)))
	       "recv_ws"
	       (:items nil :locs
		       ((:type "task" :desc "task automatic recv_ws();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1754)
			(:type "task" :desc "task recv_ws();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1417)))
	       "send_bs"
	       (:items
		("rand_success" "go_b")
		:locs
		((:type "task" :desc "task automatic send_bs();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1765)
		 (:type "task" :desc "task send_bs();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1451)))
	       "write"
	       (:items
		("data_t" "strb_t" "axi_pkg")
		:locs
		((:type "task" :desc "task automatic write(input addr_t w_addr, input prot_t w_prot = prot_t'(0), input data_t w_data," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1637)))
	       "read"
	       (:items
		("data_t" "axi_pkg")
		:locs
		((:type "task" :desc "task automatic read(input addr_t r_addr, input prot_t r_prot = prot_t'(0)," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1651)))
	       "monitor"
	       (:items
		("j")
		:locs
		((:type "task" :desc "task automatic monitor();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2196)
		 (:type "task" :desc "task monitor;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1830)))
	       "handle_write"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic handle_write();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1964)))
	       "handle_write_resp"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic handle_write_resp(input axi_id_t id);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2008)))
	       "handle_read"
	       (:items nil :locs
		       ((:type "task" :desc "protected task automatic handle_read(input axi_id_t id);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2038)))
	       "enable_read_check"
	       (:items nil :locs
		       ((:type "task" :desc "task enable_read_check();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2216)))
	       "disable_read_check"
	       (:items nil :locs
		       ((:type "task" :desc "task disable_read_check();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2221)))
	       "enable_b_resp_check"
	       (:items nil :locs
		       ((:type "task" :desc "task enable_b_resp_check();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2227)))
	       "disable_b_resp_check"
	       (:items nil :locs
		       ((:type "task" :desc "task disable_b_resp_check();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2232)))
	       "enable_r_resp_check"
	       (:items nil :locs
		       ((:type "task" :desc "task enable_r_resp_check();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2239)))
	       "disable_r_resp_check"
	       (:items nil :locs
		       ((:type "task" :desc "task disable_r_resp_check();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2244)))
	       "enable_all_checks"
	       (:items nil :locs
		       ((:type "task" :desc "task enable_all_checks();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2249)))
	       "disable_all_checks"
	       (:items nil :locs
		       ((:type "task" :desc "task disable_all_checks();" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2254)))
	       "check_byte"
	       (:items nil :locs
		       ((:type "task" :desc "task automatic check_byte(axi_addr_t check_addr, byte_t check_data);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2274)))
	       "clear_byte"
	       (:items nil :locs
		       ((:type "task" :desc "task clear_byte(axi_addr_t clear_addr);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2281)))
	       "clear_range"
	       (:items nil :locs
		       ((:type "task" :desc "task automatic clear_range(axi_addr_t clear_start_addr, clear_end_addr);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2289)))
	       "get_byte"
	       (:items nil :locs
		       ((:type "task" :desc "task automatic get_byte(input axi_addr_t byte_addr, output byte_t byte_data);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2298)))
	       "mem_region_t"
	       (:items nil :locs
		       ((:type "struct" :desc "} mem_region_t;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 758)))
	       "traffic_shape"
	       (:items
		("len" "cprob")
		:locs
		((:type "struct" :desc "} traffic_shape[$];" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 764)))
	       "axi_lite_driver"
	       (:items
		("AXI_LITE_DV" "new" "reset_master" "reset_slave" "cycle_start" "cycle_end" "send_aw" "send_w" "send_b" "send_ar" "send_r" "recv_aw" "recv_w" "recv_b" "recv_ar" "recv_r" "mem_region_t" "traffic_shape")
		:locs
		((:type "class" :desc "class axi_lite_driver #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 25)))
	       "axi_ax_beat"
	       (:items
		("ax_id" "ax_addr" "ax_len" "ax_size" "ax_burst" "ax_lock" "ax_cache" "ax_prot" "ax_qos" "ax_region" "ax_atop" "ax_user" "mem_region_t" "traffic_shape")
		:locs
		((:type "class" :desc "class axi_ax_beat #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 227)))
	       "axi_w_beat"
	       (:items
		("w_data" "w_strb" "w_last" "w_user" "mem_region_t" "traffic_shape")
		:locs
		((:type "class" :desc "class axi_w_beat #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 247)))
	       "axi_b_beat"
	       (:items
		("b_id" "b_user" "mem_region_t" "traffic_shape")
		:locs
		((:type "class" :desc "class axi_b_beat #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 258)))
	       "axi_r_beat"
	       (:items
		("r_id" "r_data" "r_last" "r_user" "mem_region_t" "traffic_shape")
		:locs
		((:type "class" :desc "class axi_r_beat #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 268)))
	       "axi_driver"
	       (:items
		("AXI_BUS_DV" "new" "reset_master" "reset_slave" "cycle_start" "cycle_end" "send_aw" "send_w" "send_b" "send_ar" "send_r" "recv_aw" "recv_w" "recv_b" "recv_ar" "recv_r" "mon_aw" "mon_w" "mon_b" "mon_ar" "mon_r" "mem_region_t" "traffic_shape")
		:locs
		((:type "class" :desc "class axi_driver #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 282)))
	       "axi_rand_master"
	       (:items
		("addr_t" "data_t" "id_t" "user_t" "r_flight_cnt" "atop_resp_b" "cnt_sem" "len" "cprob" "max_cprob" "rand_success" "mem_region_idx" "bytes" "log_bytes" "n_bytes" "ul" "id_is_legal" "excl" "begin_byte" "rand_strb" "ar_done" "new" "reset" "add_memory_region" "add_traffic_shaping" "new_rand_burst" "rand_atop_burst" "rand_excl_ar" "rand_wait" "legalize_id" "send_ars" "recv_rs" "create_aws" "send_aws" "send_ws" "recv_bs" "run" "mem_region_t" "traffic_shape")
		:locs
		((:type "class" :desc "class axi_rand_master #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 681)))
	       "axi_rand_slave"
	       (:items
		("addr_t" "byte_t" "b_wait_cnt" "rand_success" "new" "reset" "rand_wait" "recv_ars" "send_rs" "recv_aws" "recv_ws" "send_bs" "run")
		:locs
		((:type "class" :desc "class axi_rand_slave #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1260)))
	       "axi_lite_rand_master"
	       (:items
		("addr_t" "data_t" "strb_t" "name" "b_queue" "w_queue" "rand_success" "go_b" "axi_pkg" "new" "reset" "rand_wait" "send_ars" "recv_rs" "send_aws" "send_ws" "recv_bs" "run" "write" "read")
		:locs
		((:type "class" :desc "class axi_lite_rand_master #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1493)))
	       "axi_lite_rand_slave"
	       (:items
		("addr_t" "data_t" "strb_t" "name" "b_queue" "rand_success" "go_b" "new" "reset" "rand_wait" "recv_ars" "send_rs" "recv_aws" "recv_ws" "send_bs" "run")
		:locs
		((:type "class" :desc "class axi_lite_rand_slave #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1662)))
	       "axi_monitor"
	       (:items
		("aw_mbx" "new" "monitor")
		:locs
		((:type "class" :desc "class axi_monitor #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1793)))
	       "axi_scoreboard"
	       (:items
		("NUM_CHECKS" "axi_pkg" "byte_t" "axi_id_t" "axi_addr_t" "AXI_BUS_DV" "check_en" "j" "new" "cycle_start" "cycle_end" "handle_write" "handle_write_resp" "handle_read" "mon_aw" "mon_w" "mon_b" "mon_ar" "mon_r" "monitor" "enable_read_check" "disable_read_check" "enable_b_resp_check" "disable_b_resp_check" "enable_r_resp_check" "disable_r_resp_check" "enable_all_checks" "disable_all_checks" "reset" "check_byte" "clear_byte" "clear_range" "get_byte")
		:locs
		((:type "class" :desc "class axi_scoreboard #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 1888)))
	       "axi_chan_logger"
	       (:items
		("TestTime" "LoggerName" "aw_chan_t" "w_chan_t" "b_chan_t" "ar_chan_t" "r_chan_t" "clk_i" "rst_ni" "end_sim_i" "aw_valid_i" "aw_ready_i" "w_valid_i" "w_ready_i" "b_valid_i" "b_ready_i" "ar_valid_i" "ar_ready_i" "r_valid_i" "r_ready_i" "IdWidth" "NoIds" "fd" "log_file" "log_str" "log_name" "log_string" "no_w_beat" "no_r_beat" "i")
		:locs
		((:type "module" :desc "module axi_chan_logger #(" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2316)))
	       "TestTime"
	       (:items nil :locs
		       ((:type "parameter time" :desc "parameter time TestTime     = 8ns,          // Time after clock, where sampling happens" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2317)))
	       "LoggerName"
	       (:items nil :locs
		       ((:type "parameter string" :desc "parameter string LoggerName = \"axi_logger\", // name of the logger" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2318)))
	       "aw_chan_t"
	       (:items nil :locs
		       ((:type "input" :desc "input aw_chan_t aw_chan_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2329)
			(:type "parameter type" :desc "parameter type aw_chan_t    = logic,        // axi AW type" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2319)))
	       "w_chan_t"
	       (:items nil :locs
		       ((:type "input" :desc "input w_chan_t  w_chan_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2333)
			(:type "parameter type" :desc "parameter type  w_chan_t    = logic,        // axi  W type" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2320)))
	       "b_chan_t"
	       (:items nil :locs
		       ((:type "input" :desc "input b_chan_t  b_chan_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2337)
			(:type "parameter type" :desc "parameter type  b_chan_t    = logic,        // axi  B type" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2321)))
	       "ar_chan_t"
	       (:items nil :locs
		       ((:type "input" :desc "input ar_chan_t ar_chan_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2341)
			(:type "parameter type" :desc "parameter type ar_chan_t    = logic,        // axi AR type" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2322)))
	       "r_chan_t"
	       (:items nil :locs
		       ((:type "input" :desc "input r_chan_t  r_chan_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2345)
			(:type "parameter type" :desc "parameter type  r_chan_t    = logic         // axi  R type" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2323)))
	       "clk_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     clk_i,     // Clock" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2325)))
	       "rst_ni"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     rst_ni,    // Asynchronous reset active low, when `1'b0` no sampling" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2326)))
	       "end_sim_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     end_sim_i, // end of simulation" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2327)))
	       "aw_valid_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     aw_valid_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2330)))
	       "aw_ready_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     aw_ready_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2331)))
	       "w_valid_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     w_valid_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2334)))
	       "w_ready_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     w_ready_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2335)))
	       "b_valid_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     b_valid_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2338)))
	       "b_ready_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     b_ready_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2339)))
	       "ar_valid_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     ar_valid_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2342)))
	       "ar_ready_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     ar_ready_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2343)))
	       "r_valid_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     r_valid_i," :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2346)))
	       "r_ready_i"
	       (:items nil :locs
		       ((:type "input logic" :desc "input logic     r_ready_i" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2347)))
	       "IdWidth"
	       (:items nil :locs
		       ((:type "localparam int unsigned" :desc "localparam int unsigned IdWidth = $bits(aw_chan_i.id);" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2350)))
	       "NoIds"
	       (:items nil :locs
		       ((:type "localparam int unsigned" :desc "localparam int unsigned NoIds   = 2**IdWidth;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2351)))
	       "fd"
	       (:items nil :locs
		       ((:type "int" :desc "automatic int          fd;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2459)
			(:type "int" :desc "automatic int       fd;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2363)))
	       "log_file"
	       (:items nil :locs
		       ((:type "string" :desc "automatic string    log_file;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2364)))
	       "log_str"
	       (:items nil :locs
		       ((:type "string" :desc "automatic string    log_str;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2365)))
	       "log_name"
	       (:items nil :locs
		       ((:type "string" :desc "automatic string       log_name;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2450)))
	       "log_string"
	       (:items nil :locs
		       ((:type "string" :desc "automatic string       log_string;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2451)))
	       "no_w_beat"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "automatic int unsigned no_w_beat = 0;" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2454)))
	       "no_r_beat"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "automatic int unsigned no_r_beat[NoIds];" :file "/home/gonz/.emacs.d/straight/repos/verilog-ext/test-hdl/verilog/files/common/axi_test.sv" :line 2458)))))
