# compile vhdl design source files
vhdl my_library  \
"../../../../Example_Project_1.srcs/sources_1/new/And_gate.vhd" \
"../../../../Example_Project_1.srcs/sources_1/new/Or_gate.vhd" \
"../../../../Example_Project_1.srcs/sources_1/new/my_package.vhd" \

vhdl xil_defaultlib  \
"../../../../Example_Project_1.srcs/sources_1/new/Top_Design.vhd" \
"../../../../Example_Project_1.srcs/sources_1/new/Top_Design_TB.vhd" \

# Do not sort compile order
nosort
