
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 575.95

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: xs[14].cli1.i[13]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: out_r[1174]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ xs[14].cli1.i[13]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.52   11.30   31.26   31.26 ^ xs[14].cli1.i[13]$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01166_ (net)
                 11.30    0.00   31.26 ^ _11951_/A (INVx1_ASAP7_75t_R)
     1    0.59    6.07    5.71   36.98 v _11951_/Y (INVx1_ASAP7_75t_R)
                                         peo[29][10] (net)
                  6.07    0.00   36.98 v out_r[1174]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 36.98   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ out_r[1174]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.64    8.64   library hold time
                                  8.64   data required time
-----------------------------------------------------------------------------
                                  8.64   data required time
                                -36.98   data arrival time
-----------------------------------------------------------------------------
                                 28.34   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: cmd[4] (input port clocked by core_clock)
Endpoint: xs[13].cli1.i[32]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    1.78    0.00    0.00  200.00 v cmd[4] (in)
                                         cmd[4] (net)
                  0.29    0.09  200.09 v input5/A (BUFx6f_ASAP7_75t_R)
     1    7.94   10.11   11.57  211.66 v input5/Y (BUFx6f_ASAP7_75t_R)
                                         net5 (net)
                 18.41    4.87  216.53 v _15785_/D (OR4x1_ASAP7_75t_R)
     1    0.64   10.74   32.56  249.09 v _15785_/Y (OR4x1_ASAP7_75t_R)
                                         _11463_ (net)
                 10.74    0.00  249.10 v _15786_/C (OR3x1_ASAP7_75t_R)
     1    1.13   12.03   26.08  275.18 v _15786_/Y (OR3x1_ASAP7_75t_R)
                                         _11464_ (net)
                 12.03    0.01  275.19 v _15787_/B (AND2x6_ASAP7_75t_R)
     5   15.98   22.37   26.22  301.42 v _15787_/Y (AND2x6_ASAP7_75t_R)
                                         _11465_ (net)
                 25.14    4.13  305.54 v _15788_/A (BUFx12f_ASAP7_75t_R)
    10   19.18   15.45   18.84  324.38 v _15788_/Y (BUFx12f_ASAP7_75t_R)
                                         _11466_ (net)
                 22.50    5.19  329.57 v _17262_/D (AND5x2_ASAP7_75t_R)
     1    2.23   11.28   30.10  359.67 v _17262_/Y (AND5x2_ASAP7_75t_R)
                                         _05849_ (net)
                 11.29    0.09  359.77 v _17270_/A (NAND2x2_ASAP7_75t_R)
     8   14.10   59.91   25.30  385.06 ^ _17270_/Y (NAND2x2_ASAP7_75t_R)
                                         _05857_ (net)
                 67.12   10.87  395.93 ^ _17273_/B (NOR2x1_ASAP7_75t_R)
     1    0.69   17.01   15.69  411.62 v _17273_/Y (NOR2x1_ASAP7_75t_R)
                                         _03775_ (net)
                 17.01    0.01  411.63 v xs[13].cli1.i[32]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                411.63   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ xs[13].cli1.i[32]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -12.42  987.58   library setup time
                                987.58   data required time
-----------------------------------------------------------------------------
                                987.58   data required time
                               -411.63   data arrival time
-----------------------------------------------------------------------------
                                575.95   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: cmd[4] (input port clocked by core_clock)
Endpoint: xs[13].cli1.i[32]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    1.78    0.00    0.00  200.00 v cmd[4] (in)
                                         cmd[4] (net)
                  0.29    0.09  200.09 v input5/A (BUFx6f_ASAP7_75t_R)
     1    7.94   10.11   11.57  211.66 v input5/Y (BUFx6f_ASAP7_75t_R)
                                         net5 (net)
                 18.41    4.87  216.53 v _15785_/D (OR4x1_ASAP7_75t_R)
     1    0.64   10.74   32.56  249.09 v _15785_/Y (OR4x1_ASAP7_75t_R)
                                         _11463_ (net)
                 10.74    0.00  249.10 v _15786_/C (OR3x1_ASAP7_75t_R)
     1    1.13   12.03   26.08  275.18 v _15786_/Y (OR3x1_ASAP7_75t_R)
                                         _11464_ (net)
                 12.03    0.01  275.19 v _15787_/B (AND2x6_ASAP7_75t_R)
     5   15.98   22.37   26.22  301.42 v _15787_/Y (AND2x6_ASAP7_75t_R)
                                         _11465_ (net)
                 25.14    4.13  305.54 v _15788_/A (BUFx12f_ASAP7_75t_R)
    10   19.18   15.45   18.84  324.38 v _15788_/Y (BUFx12f_ASAP7_75t_R)
                                         _11466_ (net)
                 22.50    5.19  329.57 v _17262_/D (AND5x2_ASAP7_75t_R)
     1    2.23   11.28   30.10  359.67 v _17262_/Y (AND5x2_ASAP7_75t_R)
                                         _05849_ (net)
                 11.29    0.09  359.77 v _17270_/A (NAND2x2_ASAP7_75t_R)
     8   14.10   59.91   25.30  385.06 ^ _17270_/Y (NAND2x2_ASAP7_75t_R)
                                         _05857_ (net)
                 67.12   10.87  395.93 ^ _17273_/B (NOR2x1_ASAP7_75t_R)
     1    0.69   17.01   15.69  411.62 v _17273_/Y (NOR2x1_ASAP7_75t_R)
                                         _03775_ (net)
                 17.01    0.01  411.63 v xs[13].cli1.i[32]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                411.63   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ xs[13].cli1.i[32]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -12.42  987.58   library setup time
                                987.58   data required time
-----------------------------------------------------------------------------
                                987.58   data required time
                               -411.63   data arrival time
-----------------------------------------------------------------------------
                                575.95   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
227.7919464111328

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7118

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
12.076892852783203

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5242

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: xs[3].cli1.r[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: xs[3].cli1.r[26]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ xs[3].cli1.r[0]$_SDFF_PP0_/CLK (DFFHQNx3_ASAP7_75t_R)
  47.66   47.66 v xs[3].cli1.r[0]$_SDFF_PP0_/QN (DFFHQNx3_ASAP7_75t_R)
  10.50   58.17 ^ _11894_/Y (INVx1_ASAP7_75t_R)
  19.84   78.01 v _21210_/CON (HAxp5_ASAP7_75t_R)
  50.96  128.97 v _18973_/Y (OR4x1_ASAP7_75t_R)
  47.03  175.99 v _18991_/Y (OR4x1_ASAP7_75t_R)
  57.43  233.43 v _19003_/Y (OR5x2_ASAP7_75t_R)
  41.51  274.94 v _19018_/Y (OR5x1_ASAP7_75t_R)
  19.00  293.94 v _19019_/Y (BUFx3_ASAP7_75t_R)
  34.00  327.94 v _19033_/Y (OR4x1_ASAP7_75t_R)
  28.67  356.62 ^ _19034_/Y (XOR2x2_ASAP7_75t_R)
  15.95  372.57 ^ _19035_/Y (AND2x2_ASAP7_75t_R)
   0.02  372.58 ^ xs[3].cli1.r[26]$_SDFF_PP0_/D (DFFHQNx3_ASAP7_75t_R)
         372.58   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
        1000.00 ^ xs[3].cli1.r[26]$_SDFF_PP0_/CLK (DFFHQNx3_ASAP7_75t_R)
 -10.68  989.32   library setup time
         989.32   data required time
---------------------------------------------------------
         989.32   data required time
        -372.58   data arrival time
---------------------------------------------------------
         616.74   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: xs[14].cli1.i[13]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: out_r[1174]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ xs[14].cli1.i[13]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
  31.26   31.26 ^ xs[14].cli1.i[13]$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
   5.71   36.98 v _11951_/Y (INVx1_ASAP7_75t_R)
   0.00   36.98 v out_r[1174]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
          36.98   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ out_r[1174]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.64    8.64   library hold time
           8.64   data required time
---------------------------------------------------------
           8.64   data required time
         -36.98   data arrival time
---------------------------------------------------------
          28.34   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
411.6331

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
575.9483

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
139.917878

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.20e-03   7.77e-05   5.74e-07   4.28e-03  87.7%
Combinational          2.95e-04   3.04e-04   1.34e-06   6.01e-04  12.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.50e-03   3.82e-04   1.91e-06   4.88e-03 100.0%
                          92.1%       7.8%       0.0%
