-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Sun Oct  6 10:39:08 2024
-- Host        : ashraf-Yoga-Slim-7-14ARE05 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ riscv_gig_ethernet_pcs_pma_0_0_sim_netlist.vhdl
-- Design      : riscv_gig_ethernet_pcs_pma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT is
  port (
    gtxe2_i_0 : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_2 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt0_cpllreset_i_0 : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_gt : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_6 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 36,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 8,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => gtxe2_i_0,
      CPLLLOCKDETCLK => independent_clock_bufg,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i_0,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gtrefclk_bufg,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk_out,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_gt,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_out,
      QPLLREFCLK => gt0_qplloutrefclk_out,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1) => D(11),
      RXCHARISCOMMA(0) => D(23),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1) => D(10),
      RXCHARISK(0) => D(22),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 8) => D(7 downto 0),
      RXDATA(7 downto 0) => D(19 downto 12),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1) => D(9),
      RXDISPERR(0) => D(21),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => reset_out,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1) => D(8),
      RXNOTINTABLE(0) => D(20),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => reset_out,
      RXPCSRESET => wtd_rxpcsreset_in,
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gtxe2_i_1,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_i,
      RXUSRCLK => rxuserclk2,
      RXUSRCLK2 => rxuserclk2,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => TXBUFSTATUS(0),
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 2) => B"000000",
      TXCHARDISPMODE(1 downto 0) => gtxe2_i_4(1 downto 0),
      TXCHARDISPVAL(7 downto 2) => B"000000",
      TXCHARDISPVAL(1 downto 0) => gtxe2_i_5(1 downto 0),
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => gtxe2_i_6(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => Q(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => TXPD(0),
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"100",
      TXPCSRESET => '0',
      TXPD(1) => TXPD(0),
      TXPD(0) => TXPD(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gtxe2_i_2,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_i,
      TXUSRCLK => gtxe2_i_3,
      TXUSRCLK2 => gtxe2_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    gtrefclk_bufg : out STD_LOGIC;
    mmcm_locked : out STD_LOGIC;
    userclk : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    rxuserclk2 : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    mmcm_reset : in STD_LOGIC;
    rxoutclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_clocking;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_clocking is
  signal clkfbout : STD_LOGIC;
  signal clkout0 : STD_LOGIC;
  signal clkout1 : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal txoutclk_bufg : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gtrefclk : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_txoutclk : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_userclk : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_userclk2 : label is "PRIMITIVE";
  attribute BOX_TYPE of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of rxrecclkbufg : label is "PRIMITIVE";
begin
  gtrefclk_out <= \^gtrefclk_out\;
bufg_gtrefclk: unisim.vcomponents.BUFG
     port map (
      I => \^gtrefclk_out\,
      O => gtrefclk_bufg
    );
bufg_txoutclk: unisim.vcomponents.BUFG
     port map (
      I => txoutclk,
      O => txoutclk_bufg
    );
bufg_userclk: unisim.vcomponents.BUFG
     port map (
      I => clkout1,
      O => userclk
    );
bufg_userclk2: unisim.vcomponents.BUFG
     port map (
      I => clkout0,
      O => userclk2
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE2
    generic map(
      CLKCM_CFG => true,
      CLKRCV_TRST => true,
      CLKSWING_CFG => B"11"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => \^gtrefclk_out\,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 16.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 16.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 16,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => txoutclk_bufg,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clkout0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clkout1,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => mmcm_locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => mmcm_reset
    );
rxrecclkbufg: unisim.vcomponents.BUFG
     port map (
      I => rxoutclk,
      O => rxuserclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_cpll_railing is
  port (
    gt0_cpllpd_i : out STD_LOGIC;
    gt0_cpllreset_i_0 : out STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_cpll_railing;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_cpll_railing is
  signal cpll_reset0_i : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => gt0_cpllpd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset0_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt0_cpllreset_i,
      O => gt0_cpllreset_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_gt_common is
  port (
    gt0_qplloutclk_out : out STD_LOGIC;
    gt0_qplloutrefclk_out : out STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_gt_common;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_gt_common is
  signal gtxe2_common_i_n_2 : STD_LOGIC;
  signal gtxe2_common_i_n_5 : STD_LOGIC;
  signal NLW_gtxe2_common_i_DRPRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_DRPDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_common_i : label is "PRIMITIVE";
begin
gtxe2_common_i: unisim.vcomponents.GTXE2_COMMON
    generic map(
      BIAS_CFG => X"0000040000001000",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_QPLLLOCKDETCLK_INVERTED => '0',
      QPLL_CFG => X"06801C1",
      QPLL_CLKOUT_CFG => B"0000",
      QPLL_COARSE_FREQ_OVRD => B"010000",
      QPLL_COARSE_FREQ_OVRD_EN => '0',
      QPLL_CP => B"0000011111",
      QPLL_CP_MONITOR_EN => '0',
      QPLL_DMONITOR_SEL => '0',
      QPLL_FBDIV => B"0000100000",
      QPLL_FBDIV_MONITOR_EN => '0',
      QPLL_FBDIV_RATIO => '1',
      QPLL_INIT_CFG => X"000006",
      QPLL_LOCK_CFG => X"21E8",
      QPLL_LPF => B"1111",
      QPLL_REFCLK_DIV => 1,
      SIM_QPLLREFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_VERSION => "4.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15 downto 0) => NLW_gtxe2_common_i_DRPDO_UNCONNECTED(15 downto 0),
      DRPEN => '0',
      DRPRDY => NLW_gtxe2_common_i_DRPRDY_UNCONNECTED,
      DRPWE => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk_out,
      GTREFCLK1 => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      PMARSVD(7 downto 0) => B"00000000",
      QPLLDMONITOR(7 downto 0) => NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED(7 downto 0),
      QPLLFBCLKLOST => NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED,
      QPLLLOCK => gtxe2_common_i_n_2,
      QPLLLOCKDETCLK => independent_clock_bufg,
      QPLLLOCKEN => '1',
      QPLLOUTCLK => gt0_qplloutclk_out,
      QPLLOUTREFCLK => gt0_qplloutrefclk_out,
      QPLLOUTRESET => '0',
      QPLLPD => '1',
      QPLLREFCLKLOST => gtxe2_common_i_n_5,
      QPLLREFCLKSEL(2 downto 0) => B"001",
      QPLLRESET => \out\(0),
      QPLLRSVD1(15 downto 0) => B"0000000000000000",
      QPLLRSVD2(4 downto 0) => B"11111",
      RCALENB => '1',
      REFCLKOUTMONITOR => NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr is
  port (
    clk12_5 : out STD_LOGIC;
    clk_en_12_5_fall0 : out STD_LOGIC;
    clk_en_12_5_rise0 : out STD_LOGIC;
    speed_is_10_100_fall_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    clk12_5_reg : in STD_LOGIC;
    speed_is_10_100_fall : in STD_LOGIC;
    speed_is_100_fall : in STD_LOGIC;
    clk1_25 : in STD_LOGIC;
    reset_fall : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr is
  signal \^clk12_5\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_12_5_fall_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of clk_en_12_5_rise_i_1 : label is "soft_lutpair70";
begin
  clk12_5 <= \^clk12_5\;
clk_en_12_5_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk12_5_reg,
      I1 => \^clk12_5\,
      O => clk_en_12_5_fall0
    );
clk_en_12_5_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clk12_5\,
      I1 => clk12_5_reg,
      O => clk_en_12_5_rise0
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg2,
      Q => \^clk12_5\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^clk12_5\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reg4,
      I1 => reg5_reg_n_0,
      I2 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFD5"
    )
        port map (
      I0 => speed_is_10_100_fall,
      I1 => \^clk12_5\,
      I2 => speed_is_100_fall,
      I3 => clk1_25,
      I4 => reset_fall,
      O => speed_is_10_100_fall_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34 is
  port (
    clk1_25 : out STD_LOGIC;
    sgmii_clk_r0_out : out STD_LOGIC;
    clk_en_1_25_fall0 : out STD_LOGIC;
    clk_en_12_5_rise : in STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    sgmii_clk_r_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    clk12_5 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34 : entity is "riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_1_25_fall_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of sgmii_clk_r_i_1 : label is "soft_lutpair71";
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall0
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_en_12_5_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sgmii_clk_r_reg,
      I1 => \^clk1_25\,
      I2 => data_out,
      I3 => clk12_5,
      O => sgmii_clk_r0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_out : out STD_LOGIC;
    reset_sync6_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    initialize_ram_complete : in STD_LOGIC;
    initialize_ram_complete_pulse : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1 : entity is "riscv_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_addr[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \wr_data_reg[28]_i_1\ : label is "soft_lutpair105";
begin
  reset_out <= \^reset_out\;
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => mgt_rx_reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => mgt_rx_reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => mgt_rx_reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => mgt_rx_reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => \^reset_out\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete_pulse,
      O => reset_sync6_0(0)
    );
\wr_data_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2 : entity is "riscv_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => mgt_rx_reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => mgt_rx_reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => mgt_rx_reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => mgt_rx_reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3 : entity is "riscv_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31 is
  port (
    reset_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31 : entity is "riscv_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer is
  port (
    wtd_rxpcsreset_in : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer is
  signal \counter_stg1[5]_i_1_n_0\ : STD_LOGIC;
  signal counter_stg1_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \counter_stg1_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal counter_stg1_roll : STD_LOGIC;
  signal \counter_stg2[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_stg30 : STD_LOGIC;
  signal \counter_stg3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_stg3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal reset_i_7_n_0 : STD_LOGIC;
  signal reset_i_8_n_0 : STD_LOGIC;
  signal \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_stg1[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \counter_stg1[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \counter_stg1[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \counter_stg1[4]_i_1\ : label is "soft_lutpair106";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[8]_i_1\ : label is 11;
begin
\counter_stg1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      O => p_0_in(0)
    );
\counter_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_stg1_reg__0\(1),
      I1 => \counter_stg1_reg__0\(0),
      O => p_0_in(1)
    );
\counter_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter_stg1_reg__0\(2),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      O => p_0_in(2)
    );
\counter_stg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(2),
      O => p_0_in(3)
    );
\counter_stg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(0),
      I4 => \counter_stg1_reg__0\(3),
      O => p_0_in(4)
    );
\counter_stg1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_out,
      I1 => reset_i_2_n_0,
      I2 => counter_stg1_roll,
      O => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      I5 => counter_stg1_reg(5),
      O => p_0_in(5)
    );
\counter_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(0),
      Q => \counter_stg1_reg__0\(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(1),
      Q => \counter_stg1_reg__0\(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(2),
      Q => \counter_stg1_reg__0\(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(3),
      Q => \counter_stg1_reg__0\(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(4),
      Q => \counter_stg1_reg__0\(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(5),
      Q => counter_stg1_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => \counter_stg1_reg__0\(4),
      I2 => \counter_stg1_reg__0\(2),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(0),
      I5 => \counter_stg1_reg__0\(3),
      O => counter_stg1_roll
    );
\counter_stg2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg2_reg(0),
      O => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_7\,
      Q => counter_stg2_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg2_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg2_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg2_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg2_reg[0]_i_2_n_4\,
      O(2) => \counter_stg2_reg[0]_i_2_n_5\,
      O(1) => \counter_stg2_reg[0]_i_2_n_6\,
      O(0) => \counter_stg2_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg2_reg(3 downto 1),
      S(0) => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_5\,
      Q => counter_stg2_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_4\,
      Q => counter_stg2_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_6\,
      Q => counter_stg2_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_5\,
      Q => counter_stg2_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_4\,
      Q => counter_stg2_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_7\,
      Q => counter_stg2_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg2_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg2_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[4]_i_1_n_4\,
      O(2) => \counter_stg2_reg[4]_i_1_n_5\,
      O(1) => \counter_stg2_reg[4]_i_1_n_6\,
      O(0) => \counter_stg2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(7 downto 4)
    );
\counter_stg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_6\,
      Q => counter_stg2_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_5\,
      Q => counter_stg2_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_4\,
      Q => counter_stg2_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_7\,
      Q => counter_stg2_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg2_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[8]_i_1_n_4\,
      O(2) => \counter_stg2_reg[8]_i_1_n_5\,
      O(1) => \counter_stg2_reg[8]_i_1_n_6\,
      O(0) => \counter_stg2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(11 downto 8)
    );
\counter_stg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_6\,
      Q => counter_stg2_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => counter_stg1_roll,
      I1 => \counter_stg3[0]_i_3_n_0\,
      I2 => counter_stg2_reg(3),
      I3 => counter_stg2_reg(8),
      I4 => counter_stg2_reg(11),
      I5 => counter_stg2_reg(4),
      O => counter_stg30
    );
\counter_stg3[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => counter_stg2_reg(10),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(2),
      I3 => counter_stg2_reg(1),
      I4 => \counter_stg3[0]_i_5_n_0\,
      O => \counter_stg3[0]_i_3_n_0\
    );
\counter_stg3[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg3_reg(0),
      O => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(0),
      I1 => counter_stg2_reg(7),
      I2 => counter_stg2_reg(5),
      I3 => counter_stg2_reg(6),
      O => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_7\,
      Q => counter_stg3_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg3_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg3_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg3_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg3_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg3_reg[0]_i_2_n_4\,
      O(2) => \counter_stg3_reg[0]_i_2_n_5\,
      O(1) => \counter_stg3_reg[0]_i_2_n_6\,
      O(0) => \counter_stg3_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg3_reg(3 downto 1),
      S(0) => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_5\,
      Q => counter_stg3_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_4\,
      Q => counter_stg3_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_6\,
      Q => counter_stg3_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_5\,
      Q => counter_stg3_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_4\,
      Q => counter_stg3_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_7\,
      Q => counter_stg3_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg3_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg3_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[4]_i_1_n_4\,
      O(2) => \counter_stg3_reg[4]_i_1_n_5\,
      O(1) => \counter_stg3_reg[4]_i_1_n_6\,
      O(0) => \counter_stg3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(7 downto 4)
    );
\counter_stg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_6\,
      Q => counter_stg3_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_5\,
      Q => counter_stg3_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_4\,
      Q => counter_stg3_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_7\,
      Q => counter_stg3_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg3_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[8]_i_1_n_4\,
      O(2) => \counter_stg3_reg[8]_i_1_n_5\,
      O(1) => \counter_stg3_reg[8]_i_1_n_6\,
      O(0) => \counter_stg3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(11 downto 8)
    );
\counter_stg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_6\,
      Q => counter_stg3_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => reset_i_2_n_0,
      O => reset0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reset_i_3_n_0,
      I1 => reset_i_4_n_0,
      I2 => reset_i_5_n_0,
      I3 => reset_i_6_n_0,
      I4 => reset_i_7_n_0,
      I5 => reset_i_8_n_0,
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => counter_stg3_reg(9),
      I1 => counter_stg3_reg(8),
      I2 => counter_stg3_reg(6),
      I3 => counter_stg3_reg(11),
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter_stg3_reg(1),
      I1 => counter_stg2_reg(0),
      I2 => counter_stg2_reg(10),
      I3 => counter_stg3_reg(0),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(3),
      I1 => counter_stg2_reg(8),
      I2 => counter_stg2_reg(11),
      I3 => counter_stg2_reg(4),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_stg2_reg(7),
      I1 => counter_stg3_reg(10),
      I2 => counter_stg2_reg(2),
      I3 => counter_stg3_reg(3),
      O => reset_i_6_n_0
    );
reset_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter_stg3_reg(7),
      I1 => counter_stg2_reg(5),
      I2 => counter_stg3_reg(5),
      I3 => counter_stg3_reg(2),
      O => reset_i_7_n_0
    );
reset_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter_stg2_reg(9),
      I1 => counter_stg2_reg(6),
      I2 => counter_stg3_reg(4),
      I3 => counter_stg2_reg(1),
      O => reset_i_8_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset0,
      Q => wtd_rxpcsreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_resets is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_resets;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  \out\(0) <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    gmii_rx_er_out_reg_1 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sfd_enable_i_3 : label is "soft_lutpair72";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_er_aligned,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(0),
      Q => gmii_rxd(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(1),
      Q => gmii_rxd(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(2),
      Q => gmii_rxd(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(3),
      Q => gmii_rxd(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(4),
      Q => gmii_rxd(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(5),
      Q => gmii_rxd(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(6),
      Q => gmii_rxd(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(7),
      Q => gmii_rxd(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => gmii_rx_dv,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => gmii_rx_er,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => gmii_rx_er_out_reg_1,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => gmii_rx_er_out_reg_1,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_in : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal rx_reset_done_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => rx_reset_done_i,
      R => '0'
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_reset_done_i,
      I1 => data_out,
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_0 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_0 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_0 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_10 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_10 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_10 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\wr_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ADDRD(1),
      I1 => \^data_out\,
      O => S(1)
    );
\wr_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_11 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_11 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_12 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_12 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
rd_occupancy0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DI(0),
      I1 => data_out,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_13 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_13 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => \rd_occupancy_reg[3]_2\,
      I5 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_14 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_14 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_14 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_15 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_15 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_16 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_16 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_16 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rd_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\rd_occupancy0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_17 is
  port (
    initialize_ram_complete_sync_ris_edg0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    initialize_ram_complete_sync_reg1 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_17 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_17 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => initialize_ram_complete_sync_reg1,
      O => initialize_ram_complete_sync_ris_edg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_18 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_18 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_18 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_19 is
  port (
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_1\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_2\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_3\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_19 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_19 is
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444FF4F"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_tx_state_reg[0]_1\,
      I3 => reset_time_out,
      I4 => \FSM_sequential_tx_state_reg[0]_2\,
      I5 => \FSM_sequential_tx_state[3]_i_8_n_0\,
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => reset_time_out,
      I2 => \FSM_sequential_tx_state[3]_i_3_2\,
      I3 => Q(2),
      I4 => \FSM_sequential_tx_state[3]_i_3_3\,
      I5 => cplllock_sync,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111111"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => cplllock_sync,
      I3 => \FSM_sequential_tx_state[3]_i_3_0\,
      I4 => \FSM_sequential_tx_state[3]_i_3_1\,
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out_0,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => reset_time_out,
      O => \FSM_sequential_tx_state_reg[3]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10337733"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => cplllock_sync,
      I3 => Q(0),
      I4 => reset_time_out_reg,
      O => reset_time_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_20 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_20 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_20 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_21 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_21 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_21 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_22 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_22 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_22 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_23 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_23 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_23 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_24 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_24 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_24 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_25 is
  port (
    reset_time_out_reg : out STD_LOGIC;
    time_out_2ms_reg : out STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    check_tlock_max : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    reset_time_out_reg_3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_25 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_25 is
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00000000"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]\,
      I1 => cplllock_sync,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => time_out_2ms_reg
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => check_tlock_max,
      I2 => reset_time_out_reg_1,
      I3 => reset_time_out_i_5_n_0,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg_3,
      O => reset_time_out_reg
    );
reset_time_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0D1D0DD1C1DDCD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => cplllock_sync,
      I4 => Q(0),
      I5 => data_out,
      O => reset_time_out_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_26 is
  port (
    \FSM_sequential_rx_state_reg[2]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_in : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_1 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_4\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_26 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_26 is
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA8A8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I3 => \FSM_sequential_rx_state_reg[0]_3\,
      I4 => \FSM_sequential_rx_state_reg[0]_4\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03443377"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[0]_4\,
      O => D(1)
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]\,
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_1\,
      I5 => \FSM_sequential_rx_state_reg[0]_2\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFFFFFDDDF0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => \FSM_sequential_rx_state_reg[3]\,
      I2 => Q(0),
      I3 => time_out_wait_bypass_s3,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_0\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C48"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => rx_fsm_reset_done_int_reg_0,
      I2 => \^data_out\,
      I3 => Q(0),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => Q(2),
      I2 => Q(3),
      I3 => rx_fsm_reset_done_int_i_3_n_0,
      I4 => data_in,
      O => \FSM_sequential_rx_state_reg[2]\
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => rx_fsm_reset_done_int_reg_1,
      I3 => rx_fsm_reset_done_int_reg,
      I4 => \^data_out\,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3131C0CCFFFF"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_0,
      I1 => \^data_out\,
      I2 => rx_fsm_reset_done_int_reg,
      I3 => rx_fsm_reset_done_int_reg_1,
      I4 => Q(1),
      I5 => Q(0),
      O => rx_fsm_reset_done_int_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_27 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_27 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_27 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_28 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_28 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_28 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_29 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_29 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_29 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_30 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_30 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_30 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_32 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_32 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_32 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => speed_is_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_33 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_33 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_33 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => speed_is_10_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_4 is
  port (
    data_out : out STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_4 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_4 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => status_vector(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_5 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_5 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_5 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_6 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_6 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
wr_occupancy0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_6_in,
      I2 => data_out,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_7 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_7 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_7 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      I5 => \wr_occupancy_reg[3]_2\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_8 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_8 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_9 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_9 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt is
  port (
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gmii_tx_er_out_reg_0 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_tx_en_out_reg_0,
      Q => gmii_tx_en,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_tx_er_out_reg_0,
      Q => gmii_tx_er,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kYrcO/E+Jhm4R/4R3+CukKYR9M2FIvcsEHYDIEQ941LV/qe3nw66ouV0tjU2K77WxMp0KzE3bUaN
EkHZUhS54Zbapq0AAlHGThTWWu9TToic0Fogfo0uxbTRj/YKvsYbGHXn+38UtVT4gl+Z+q34s2Mx
S+RksJLLbqa/UjuB2IA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
k7VYfhbczr+tglBVnP2dNpzQUg4faERuh35S6DlbOXKmaLBzNWJuLZKd3/iHJso+4/ki/NZUVDCo
PIbVzwxMtfGyW1fMXDvveUi46OnejPwVxk5t1kIbtSbcZCd++dNgqg5UzMEgptRWzheZuzX0GigU
yFrxhwF/EKgqip1pp6C9cstz8ElT8YbfLOW5ZqJRuK3p8wRTUD9tZ+3ZT4AUQNnb5LwhJYd18bKy
gCZ5WG9Mj+aMW9valUSRFjEY4oFOYnca2u9dC1uGlv48Br0t9pUhfrmTbufRCalBxAR594dFK/W+
13kLKPWgZzIiZRLopKxSb3kx8JrEbJXF16BnhQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TxEtvLMShWARGvALMwAihIuShrdtPpwirMDR7BzuLz8WzVhoqvJSM5/nLMHFGqovxD5hXGIA2TAw
UB0YVlq6K3gG1/oM4RpzHTN3yz8Lt5YW3A+UfuxJr1V9UVkS6LmvF75rPoruMKpllkRnQaQkrdOH
79erJYgSSdvNFj79HX4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Jd4QdSkhWhpPJfQcqGINGTBbyQi4fwpgiNWDB3Wd2IjKeric0AmdHU7UViuSzCLh03DSaNG2q/XP
qatCMMw9/14uzhpUJU/1zUWxXlbRxdCkB/LSsYsRRmVRjaX8PHa9/COyOOXOwziBKCZ4EH/zCO32
LML+m8CiAQ/Hl3o7OkbgzReeGFKo2yT0AlTR1mlGeI1ujqvvwRe1Fai0g+TwEJcmsDU1/5bkvxQ8
aV49pZh6N2SUhTCJ+wLBZlcMIljfD3Bu8Sp/4tL/+j+yW2zEEf4Sl33jw0Cb08EifW3RF8BmuSm6
hUeX9HuDvEf347dVCR8t8qRzeC+0nGD4/fB1NQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
nE6k/lSQEQ4OmPB4XqBcP/LpC07K/JJ0IvLqk0FbQzQZjzqT5yDvPsiRjELAcBvPJRahwOqlfyes
JDXxH4G+XSbtKQtE02yLheyEjNesZ0dv/v3vL+wA09O8khSrVyP5ijRndW00Cf5Bf2IpNiaJRcds
F1ushZZu9jXeBItrh4znBf9fOoXggbdnBLyNjuw7bRfvTeY2Xhe1Z7RpJLgPWMz3yKmlUVxO5Zyf
mjNu1+82dGuZ9x/eImCHDzcLcpca/TdMV0iJAkZHrvuhhu0GfQ7zgBbvuyb+I/r0q0vuL52PeEET
HDmGQS2oxiFTbcwiGY3t/ioXPJYkEEqNFUIzSA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EYYoCPbR+OMFlmBfBNcQ1RKQKD88wkYgxA5pkdacb5EuwAeven6zC8gsLrmbmaf1Y+GE+exjL/E8
csfwUz3cQq4551Y/pgVQB6wc+K/5qus2SV7wqxTpqsWY/Yu+bULiGuBSdS51qWlfxDNujKEBhRPN
GKWkQK8KP7xMHh1W8rO4WL7cLP0qnZ7xSovnz379iAYpAJOGf/f5GjM87wrRCh+60BUmNbENwN6h
Un/7huetrD2tvDcD67Ox5Dkto+nybbrNNH3ry0zh96Cq8sxNBI7cJ/iRp5kCBgqxCxELTa7hlTHW
RWkLjA2W/Y2HjatDbYo5U0A7bO8ORiG66IX0Kg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
q9bGXHBOyTLb3eTSnDNZfQbfjyoc3yN7NB+1C2N+mReGSJxWRtlWWn5HWbhvjoAJehclGC7OtjK2
ZSTJ0A3pHY3St3rul3liQXKD5kCQ9+vFLUhyKlQc08mhaOXPkXVrLBkSbJoneeg+zcwJuKQzPvv8
Se016G+DYsP9PPIjvWbgYSkDDPBmrvDI1+5mRe5HwZFGFGhAQNqFMnPAskAW1MwhObzaIpkQKTZT
7A6i2BjYT3UzWyOCYK2zgjiB9ZFwChUw4Bwh+H8Xf2j3ysF46VVr3Y/hfiRxPSHR8Jb8iMEkCJjf
nRAfkr8Y2ZxDL10aUR1VFpL5aHsLiRKnNRdZXw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
nsakC0nZIZNi1X6ujQodgmUw2UIdYzuFQ4iAZwA9YfvRrxXUL7ynKQCgPpNVzwJk5S+CJlgNjRvH
avhNsBU4C+cBB3dvqouQ4tOLrtjvGCn/tgPDevuIaG5LBxGdZZ/MOgVEltPHWIYycz6nfuA5/Axp
6IIz71mUhQT3OW6kWYR5cK3zVKmHXkQGZxfNAWG/Pw5DHuc9xxTQpswaIv4ECw8olrxqfoRkzz/n
gmc1riU255Qanc8CpzTXkB0TXLYD8b3W4k0EIAYhAlKk5HVAVS9D3DfcWg27dKxRMm5dVH7ddpvn
9W7az/Gv4/jAcQ/A2wvn+5RGmVdmY2XJTvnb42j3M+6+R6PXkHvxDCRRgj7df9TYddZWyOeT0KQd
DnIaIlkFA345xytHveeTmDy6qVwsD6GrlsYJS9tCsR6FloMwjoQcZKSxBqfWh+rvQ8/8NxsGVy4v
3tFI5PwOhr5e4Nw4hm2q3u3mpmtv9+BzXIuf1HXxWr2eSaeu22WHlCsg

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuUgcS5b6yfqTuzjufwmIVC5kWm6y/3mx22Aii+Dgdcnv/uLoI9/njjHdhb7hUlsD3Xs1keDNIwN
3pNTWeUxyZTJzKR7udvlJMLBMym3o/ECBMv+uN4BToB/hl2qqhLvFAO/r5AFOlliZqDwiGcbQvyz
YxE2I3qA+lBeP2iX2/4t2ns07deHzxcGsGDpvkWpwNcM3RmD3m5puzv13u/mWj0iTjzSuDu+lCO3
EIjElwRdbJl/F7N/czlKYgmKd6feg7/nbSKTQgrJk+bEOJwzrhlLGQvovZgtfM2nxWwlvulcT7sS
n2ZxTDzZIZJeakYPGSP3PRWLzaOntLk4/JYNoQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HAfLWwf5IE4nVH0RKu6Ckfcag4YISAB7GxmA74RLd0WtgVtvSg/hiI6xjdDBajL3WlsS8r0EeRuE
7k3XV6Iw18PLWYY7xEqYXN+4UCUMJuuhFnCKbupuHsoPe92DFCS1iQmSCu4KA4if6La2soKs0Eai
lizBuddfJbplTj7Z459Jc2VAD/slvgcakh9coxr57R1xf3xL+SqtbztnNWXTWebaVsMi9o1R8+q2
Bw6o2bthJTK5AjuaNFC1mXchmICuCVK92/JyceC3nXwexvYK1qRmiOyoTPwPOS9/j/gup9+/1Be6
vYxlYOcskfzyxWLNti298ohd6UCc2uC5C4Rl3w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DzCZLHkutR8dxKMJJC1uS/LdG9PoCtj5GsOR4GKxJSZTHbAW3Lwb4zUisDiKbo8nzvAc+Pc3aKIh
FZY+iEihN/UyNBp/ZVBx4xfw4KiNs0WcNidwHxnj/AmT0YahVcv3MBdpFE4TvDgOFqEqCr2KvrS5
K14RY6HsADqifYcgChtDVh4X+2Nen/oSD8dZS1qLOsyQr7ETEhogVmc4Gi3TE4/HYjm8lV5GRuJM
x1+0GPRONu+RFuc2B6sidWODYyJus0b7HVqnBAA8gMcV6twjAADrnyIqZwnPoiUCKAMzsDKVKhW3
GrlmNwP5uDSVq/4QrLJ59GIzFy3EXCfFTYr7nA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 226080)
`protect data_block
sTQh5/rlCBHc5bMdzE3evS3OqWbvoXUVnFJcyDK5NV8v0A+XQdXeVZix/iCQfykMkferfG3BMoTW
JEsuVp3Ew4RA5oZXnApglSMn1pUAVgQrmYxkGxdwXCU8RSXkAbCGA+Vc3LFnzSXzZhvRg0V4zWbA
jhYzM9ehbLMuPph/C6gfluv8yPQKZRXS/F3J9RD9gQK+m36hmHkDL9BlbEJQxBR9Vn/agvnW8c6p
ph/JdQhp3pIWtpybe8szlSzvGaQsCNlnn0izy0vAjxiT/pxP2vtPvnTkRt4KerlHi2iaNJRYDEkQ
aZ1v4nSGqkcCTwnFNLGApJTaJpEOgvO9VIVut8EywJCTJZpDThFxjObImY0vpOAIh68cEZNwG7o1
oer9vcoQS7nuuMnlj9EV3lkAN6gqByi0c8uqPfPOMfMkKExQve4tk0LZBcZqUzs/yz80Hbtz2Rxi
OwYGQmOWEcBZFguIj5pjipnY/cpyUxdatolVQqNai3Ul2514e6cVSsGGiyLqxF4v0FMbk9YN/9jr
YGIV70X/lwVeWFuBtqjVC8kjIfvZXNlS9ouJ8uuA47hW8ncQ5g3BMdaptOl0O/Pc7lmH13VeV5/9
h3TcC+Qf/PpuLc7y1EN8CVT3uKylSwjvWn67o82+rtn80vQrO7ha2MKZpigkvWR4a33WtHvqkbbF
mvraOD0omjMW3aCA4DTI9fGzC5zmxqfupb3/1SxZk0r0NiDzLEqskSdGHpwBqnojKvRLVhyMBa5+
LT0c/yLbBp1II06U1nPm7exVCRSGz5fh4gyMa8RRdzH+RnhiZ+gUPGhUZ2o2C1vj7ugfhyuCfYKE
zzVpqaQIMNltNGyqwTXnF9hpSa7Sg/xwwQQSDZBdknvnYGjT1QyGAL0TNktgY/OUTwjOHa/ZRb1Z
CIwLaPnnZAxKho5uACq4IO42yQFOt/jTGr5tZS1Xz8YlJ45QVKAi/rOIGyxBZ+sLKkllLbmcVQpq
n6+u0EiBQMPZo8qCfMtA7aUyCZPm3NT+OPRuaXoJp9MGH/dTkWEF2MZnUJS66iIbjyQ6z0F+X2YC
mWm+6df24IFhDz4ixCQDv1scGXxYzUaLucBlt36MHteaR8szRUt8DOWsBkj8ee/N+sMvwCqBVShH
vGti//NRDXHCFMmafUqfPV7Qy8FIGZuk3GYROrCxuCI8siWFf5zcF/vxqgOM6dgWIB3BhuIpU27c
Ksv6B5xSNlDhET7WSbHuxo2p8jPZIC2CHP7XoPcqOWREUtDlVAjO4/OTT0LjY3yueBbBfJk189EQ
d2S5MqqNE/0pR5Ijv1T6/TmXLhAGHi5w1YCUifSbYXWIWSqYxGcYMFWrH4f+NYKlyUGXbaQ7q/Q/
1cMXtl/mDBKMENgbrG6vFavd+jDwIP9f1z1ke6eSE/U5PkonbE7n7zeZrG99dG8oixSMTYPX6Jve
01mwjCPYC9u/84A5ZU7aXaxLJvzeTKDVNd+/7vVSsSNrE2clp4+oqyascCZf8yyjxjnvl7jyUPyS
wy9Y78e9R9FBFvfesNjoGrCQxZwKzcFohdcf0ECq7a+kfzhihtbCT7A854loMGZo8J+Kk2qeed8a
mdsZMDwWgsWO6BtdSFM/NznQRMbG13bJws/QR/1IowoUHKIOhaP06jQPsaCg3a6Wysgbca9TyIgv
hx6Y6iHxl9e6ylpZxeuEXQyVv8XP2kQHTzgvA7dhY6IqO6KDcvxjhn9tN6fB7JQgvd3rAEmZrBdp
tswnGTqeorQhoqzdJEFLUzQAxgBD0EseyUx8L+8Zqb5eKysNdXVo6OOGoo16eyGvW4QBEBzskhNR
oZv4FXd/cIsvpvecySetmyGKFChNAykVkdJJo3FnT2+REVgJEMrOuT2OkQW9/bSnhkAATR8eA12K
rgrX/BgmpjVoXSVOnPI28p42e2FNvYTbSkBfJT15GPnD3x+zG6l/f90oNOidSA1wZTNxXz1AQB3m
a9sw/Gw3MeaVPX6RyPAjviqyiHxLUjVSUD0IXSyboU9JpFO9m/5EGbLx7Q4kLR0JYXsP40/qFsrk
Qk7sVsWN/4/Zk/CohTZfENurSdwZ+NdnpbY9OZdx/0NvshzLnByLmeXw6iYF3FOhltKgIwMZyYRF
ef9UKMBLOj6Kv4w2UYBv2CD5LytDqOpxZty7IjahLl9L7bNQN49znfjcDUj1nU5gQUzni5V+PVSr
yDVD4Vs3cuGBaQzvg/dOGQYluKOYkDsJQckcY/3bOzZcHrSX4QGFLSmBZ6sxD7EGCGtrP1KD7rPD
UocZ1FRcK/dT3VtQQZAMrATEk0HzRWBnU6WsZfVTvb6zEJWWF35KPPVbHsAD9RKtiyNrmCdq44dF
I43WVbdWBvnPLpy0Uu/u/6B7s5Lcv12C5TqHhUT0ACkCAjBidyg+X1nbl+i1kcg8067jsS6gHct2
+DtDWp7CZKhHktz+GK/dxytH/LYc4Sq9kjSwMom5Zdd5j9L3+LchdaUaQbYvo/d8D8TdCj4Q7nVO
tOFZeMBua/teQPRAZhfO98ZvrX5hr2XPJ4XBAQs2+KBF0IVXT6FWFk09OoXpcZkgdldk1dFPpypd
xqpwnPDZaEGqGQi4vBTN5Jrb6lBC1zeU7WkDFJOiiBYcYl6IM9xfBK80gGRn/KCkVORWIWXRGOG8
L6hKKBDR1Ux2WF157p143ql5KDyH2SByYRUGb2sJdaey8TPTELfnR1ulEVSB1bA8dzlGDuQ6PjyF
WydyOoriZcVWqQTniQOoVbUi1d79K3+KV1OvNzs5D9qtgxyELnQpuTOtWb7kNMwVkTZ08b9HLsG0
Vy3xmw2S0jw2mW/LbIYfD+cXv+vJP97r6+AL/f5geelyaT8Af+kXSePbtsme0j0el2YfGPMno5o7
bE1SfvPFstHyQhzalyTBus254k/jZ3v6Xw73eWUBiIbKxXDieaHcM1effNB1IH8Guqj1EOOGE+XA
4/XtvJmfd30ncpQWwqA4Dz+b3Pwx+ibU7o2Ob3MUYXR2t3CZt0NnSSXNS1xnCB/w5FMARciZRAL6
j9kqxgDzYlXaHepbhLNHGUKeNsVbwx2RO505bIiCpaQ3noS7EjtaFsdR/48m5Kox57edhbgON0qs
SBZ/b89d+pUjaZGoPBz2ZIiyjeF7aN8ikI7tM+qCNyL9aotXW0rrRIlNzOAp+JfH4xROATgk8BJy
olzvlYTsT5glDz3vvrQlBnDHk6tBrXLFABlpLjd+/UcesZ3gXgfaDx/Z32/xJrRQz7v2RnLmLr1x
ISQoHadEfWtSGLfvy65sBqJHStTv/thdQM80o4UfT4KTRO+loUOKkqZquYKDd7CBmteMJJh3EP0c
3PtlWXYNMAGmxNDYzvmSQ8kKZ1K0bMyIPE94aCPM7lXl8I6vAylNVeFX4rljWhD3ksiQW3minWz0
Y9qj0/HHzzh7FTpc4VlbtrTUquXcDXiQiWLoewTJtEdVXSr/WDzl9Xm0wtLrRvTtk2SBzSeziYbk
inN/2KwmmfRSq1Uc7kUfgZg4kJdryM8pIhdGulbYsb9kRqrYBbFPgeqkztCpscDFZ9pv2+XoZSh+
v28BZi8YDo3AC+W9xbZyrYrSwmL4JvKuXP7XitsUZb8ofoWMZ24lqrn7bZCgESOFcCjX5GjyKRuZ
0gsxHNFueVIgBoZFYFxUPpaBFi3wAJ0gC4XPhU/TAwmJjxIL8tEtTBim8rxUPoYZ+Mpxrshpi4p8
7NdBybpZ12dLYkKh37qTUPje9hyk6X2YLokXQrDlawxDloSB/ebNZ/QolWSYzyjmG7hdOmRFWkFF
2J9hK/1HtEVtYD5LeykNRHSuhttk0SLkDBI4g4WaAiMKPJscFVOdDVI00tMxaw+8OzEgvkw+lm1d
OdhZX39Fi091k9AjKGsdr1A9kaHsIdfsm9LLKBUsc61rTzuelP4h4iDgWyYZuteIA7JD8+Sg6Uz2
+WuOCSSaA37f9PNbcJRBdbJUxW7uNDMu+Vg/aWPbpVsaoGH0bNlc+Pd6jf9Dw9Kfj/XdLjmqntkB
MGoICpquaEE5l9qMGVGx0AYV4kj/qNp4BsmmzUxw9eQhQEgYmvpzgwZyDNocxn/mRFHPafrvNj2S
AbbI5QcyNv9YjsvK6nihSpElkOh+c2Hag7PLleTw7B0mnD5GnVQAlPtpR7d9TuuptwWi8xpN8jAb
d6z7W4A+HPMARZJYXpZv5L3FZaJWojCoiJENl+g9UJMkkK3iNN4FRiahb7Yu0zeJ8RbC2T1eEZhH
m6zezG72qfl/H300eI5pMpI3sHZ3OwfnZy8ZqbyKK3byfqaZ2mq8rErHk+bS7gjtg6YkP7ciLeM2
Jzjx5yXsmbCFFfOJWkRXemn4ueWCP0xlDNmZ/aQGk1HkC/OnfpaTWZVhLT/MG5TzID7w3ee4kiQT
JKY6MSIGTxR7QRYASGOemWz5NfOLsNElgWgi0AVxfDhb+UXlnXGTqZ7Xx4aXAgyxjdUpW1N9MAXX
qTShjfltLDS00S5XIo2y7IGHxX9iLsVzznlAESUgwnqFvkgTHxNhTbPBDhZ8F94omFDhQuATvPKK
ltppUoTmhwZKPqEh/AnvPtYVqKIeb8WP3tnWsLXBvIjBjaP5Bz/i34kJr/nPE+5zMZAqQMl5b8so
i7oJUoq2V8E4ojS2B4dfYxZFMbE91mloETxHA5ubMt28quUvqiNKRILJS9OxmmQvHjbDS3Xj7qoC
4Wx9IrYEv8Z7MrqChH70ZWWiK4k+ppaCXCvCicic68DuQAJiIwLVTxwxWpdvXhLChqCX7M8qb+OI
aTe6fPeamO8JfB3vAwGztDZD//ENH7WNVveuEQ3BMu7dMIz5vRJN8Vq0JXwmN04wLFf7OiK6a41l
Bg5Z2Copc2+rUwZQ3lUerua/fGzFrv9oWNXPOKiAwSqtTg5doDR0EKzc0vVQmm/O2QQ7iHcNn4Pk
rVG7TjjxySrPAIRiqp09C2RnwnvhgRMrHEru2+3nTXgAvcEIJzCASMGuFpzphRd9cbtzq+ss7LWL
PcUrSLUWaNFbpKKB+simZGgO6KZMBVXJ0z4/4KEnJfE4SmgZdvJPd73SrKRrqhslA35QCDA4dyqc
8nHhR4kVllIfWwdLY7WAnlWTql//bNuhZqFTY1J/X3ttt1CwcCxj4qdGrPSR57R9MExkekNP96GQ
riWXquIjASl2rGwAYLWqxLz8LWtYl8eNxv3FEVAOGylmbyPfOKzQ9s3LCjPWKYFMxg5V5hBDkLbY
h2pXwOttdumYQ6W4CJLLnxPaCQlAdO50a/6Gqc/Bbj/U1yyClN6e1Zchk20DPQeitgEoGDoI017K
Ph+4jvl+jPH40gDPGoz6dIOYX2AfmPEf3YxJK+RWxDe+LnqoIObYVJ3znrR/EhmFf7Ych3uMzG+O
LUIFZ9K+BIyt2Ow4zLo051eeNCYPFDGXtFGfYTO8HxmDsc9xqkZBSzCHkiL3+SqR0rg8s+f/m95w
b5ly9GXykh09OgSR9XGEXewfy7AJNZVWdSJ0TM9WpSqRJaRe1L73quB7xayN7vL3uwwaVgtNoytT
A3yFfCRw5eE8nbncAoprYjBHgwG9i5uNczjMxD7htZNXbP0M8bsAOuLV/gpioy2xPzltfks56YBD
JHQjRHUuK770wviSC9npak9KEbnr6JMI0C0qwWIKG4ie9e9FYYYKXf9BaYTzipYNd8WpZ6KR2HnF
c/gPG0/eO+q61wjBks0U5VMUKv8lG0NtvfeYYqxu/xtMvGd/rM+hqIFXYT2WEaCZ1ktOfMKUyKV6
neMrHjZFMUJDcgFYRjTanUVcnCmF2R8frGyILPZAIZCSlvETSnaQmcMPkGl1I8UZdeWyv4a6X1Po
bBBe4HV0daiolaL1UQx59sOMPPxtWRuQv0/sXizCT4A+4dIWTOAAAZHxcegKv8yCu/iN4IYA/MUr
l6Zzi0EHmZr9DVvtDwJgMMr3Os3D0rzwMSJF84f5Zd90yjGpAbeHkbid2wrlJ+jCwl1kHvuU2UTk
F6akVdwRTbJaBFm4wYl/ppehWTohJaEmWGQl4SuRIBJbi2Vy4eIf3viP67lPB/2xRtvlHtxrGbwI
4RLDC+b4NG48l8bF6gHvMPg09JTCGnF1v1bnfKUSLUmUt2zYVqiIKI0OEw4Kh2Vsbjd3IUsZ8oL+
EiaZxZnajRVmT6e9/KwwmgX7/Y9CL4u2XMDaeQ+SlAJaWo+Is9TPdeiaY4NcrZkTH0k5vHPjBA5g
Matv0Mo5YNbZZIORTi+00wfElIbQPIXfkefPrzYUcQtuYfCp+oS7Hd6JF1pPblr9Q3VkM5Jrw15a
KoKmkqDhRNwWli1ArQ87KR0g3QMJ88qFh95DAbh5bfIXZc632biEqg24r1L8V5+kUuRJEugYzL2t
rCm+eKl1mDjDNiport0RaqKBxrhmTjv9xiK5b1ajUfG7r/SXfKzP5iDkuBn13U5Mf6qIRlVcdw64
aFoB2pmyqAQZK09uRPep1x0VoW2pYqOBLmKIl4Gdzd8FOzgVUdfYXyNY0CT3RO/uHPSYvQc0fSEd
6TQNRFnx5Pr6R2KGWnAHOYVQw4bI+QyJCD7BnB7/gRz2AjgzmvsggDjK+gS7fd4EGW4W+yFspKhN
MUF+IYtuyLSkuanNjqeZKH83Uj37MLTfw+j5KYOVKQKVA75Emtja0teWUA3H4+yzBubQjB7dtdrb
h/jndk6sBF1eU4S/1FnT3MIX2rVowT7kqo4af2igFcqZ1L/MafjpY4Ncl2rQXJNt0yJb+l5id3J2
oUf01bSrYOM7rQIvJAdXFFZj/VfQtJJFgsBUYEys8+YZnDfh5eRbIUmTYJcC3shxsH/vzQxRJbSa
bxGOKH0LfEZUPWSetl/XGgZqmM9BNFa6rer3oTVD5eRNhqS61gjTu6caDAhheZR4lpGT/Y+8uV8J
Tu0Q80/rNFWt8Etd8Y+vYLqJMkrhD9YFMf1CPAdIUZDcBlZFjyeDpERnxnTB8gE0yBgJRUxI+ohl
Strdm07Qz1+Tfsk5uNGJj0ovKjMknRvleuUsDqS5BUPr0Y+f73M9fNFZsRympWNUNll847e8t/ph
FeoV4PycjVjuep0QAxay6MkE187Oe4ODQZfQMHY2+sdhMly8ksezAJU52jqSpVajpVxUjJQSolEp
hC0Z9+NNgGCjveMgcQrDS+Ie+Q4N/jkl7XuOT9trVaCzAeaV/5Kn6St1fMkt1rdWffVSRhyG+aho
eP0Zuyq1zorj3m0SNsp2n0DZ8O6WBLyuMHqWlWyuhn6BdjmAPHMHrBsQM0AGi/K1CsilpR2pgq4L
etNY4alCZCm2pFk6sY6eT5P6wc6TNh0W/fygv5nwCMdG6Ef9eAxRbX4xPkb30tSsDQr4vxwXUHWY
igs012jUjHeJlksq8JuGmjgA9N7Ok5gNwMEKSSz//PUnZ9uigAbaBG5Y9BtpTLHRRf3Q1GLSkOzL
VaacACY6dFuadnp4y2W/wAR5WXzfPe9resAoSn9DWae4WzHXIZKCfowmTI4S7vm6B19jIfqbDODR
Cfj+GVUjfXixsA7IFOFxjC16SNzr1UqZl1Jm0dsar7r/jX6+Ko873aIAhC7u5p/dLWYgat8qQYs7
kIMlV0g4b8kGgcqri1FvD334Duugn72X7zGydZJfgRj8gMQX5gwRDABrHLbtJmonZ2faVwlHTtwb
pz/04PdYH90KKBbVfdCetq2IdFKkItBBgQzjaIO0GUHx+ij8QbE9KdcMeNJHHY7lpcrAn9LWXO7p
UN3IsO9dIjuzaNYwsUg7k3HJEBdVYl99iZ+ab3D1AnqPLBIWITSwV/1wx72IZRCj+Re5p6V5LriI
2AADoo+utOSqSQaQrIxaY8IxP2nAk0YhCTmNFlrAd6xUi9K0+Loxiw+SDi83mJ/m8fGCpe12eV39
TheATA4ObY4jMmuCA97US17f6iCneCpvNaO1zX+DEwngfSi4k2IOEBOJk9OkDj08gb5DNyXVGCFp
G8ohB9MIfWniuXucbWgQxghB3ZxyvaS4/egDOOOHCA3VZzCtaKReTrFQVjW3EZ0mz9N8G2Xy+dgl
zQKBqeG6zz6oz9rkPvyH2NBtei7d2Ov4xW3LuGCSrdc7HXOZO85DmImv0DMHbXfUyycJc5CoY/wO
gUjE6Em7PRBDjngp/SzGseJ44YiW0MuOAh4wdriimhUNGcmXx4qNJM1RMxVPf5n5DEk0muPjax3N
HK+cV+g5DjT4/gM6C4wOEL0R7lL+FRIzjFZPNbHaB96vSgnQHBxvtkaHriPrqRM1SO4XYN06CBCD
ZWCElCy54OFf/UtbR2uC3wrA0HhGBOjKQcSn3rkoQKLCHk8RZW6zqqmJoPOq+PwTtPIGCNqae83v
5olb1gXW6yBkJiY92Bd1I2II2yU7ikpTF/++f4IsiX1FTC7WF9zE5OrOcjote6XEvP6PCIzSDOEw
blv5+ewAYqZhd2of2UygXyGzpO1//dpH3Yn4v8xRencbUbX8gO+RSR9lZMgfvykpVi9VgXmMbneE
Z+VvWofhnab+M8S7J7/5U31kIjSS64PcZ6LHOsRTYcBJoAQgwa9jkGGNJE/RnRt7WxkZW16WaJHE
TiqjUI7q+D8aZoTU5myIb6UY3vk38zb0fbqFRGsppEm+SojGiZR+TMl7qV7F3uH0RPyEaSo6rHKJ
pUrGl0oRy/a2wT3mQz8USbQGJMCu020+2GisBr7LAHdGKHP+QPfyDxEhItbhGAvKWKZkCEkczm7p
4GnepyG+1T624fEHVIgJEGSReCvVO9Kxf287E0dWvRJM08VEh53bXJlzfURGw9sAi7BxVENIonQK
XLbndT3Qs5WuqbCW2d4+aH+uY2LtE/6RpNALOipRx0UBAnqhL4fJjI5kHh9Ec6T0G4d+FyEk24Mz
k+i4vjpaRpYHS+BIh6MPWyS3VapaLbT8BgZhf/kIt+FO3K3kTbbUpQIcgud+RzaYyfoB6HkTPCdh
FcJS20tEAIcjdb1fwwnCgbF+dVvm9FD700oX0Z0Fta7VWVSVqwJUXtZBLDZPv1dZYfVmJVmyQIp7
J2JtaEG8/VFsciJlGcc0g6/kv01kKVhNHnw+lmPwzWNlidi3WfYcRTxbeso0AyzLQ+giFHhUwMKk
7zg8t8CMEKSZFzsK42QhfBWw7d8J17W4Cl2uXXhoyr/wXogaj09h3T1Kn7/hknsjja6ASPntWVAf
8wnzSIxXtYuKVsizsZekGCiIvWtEXTiJYd0JwliDZmfC0E7IZzWww7dvy4iJHSkH0Hedj/+Uf3am
M4QJhkJtz29TNnZ0Swkf9GZ33Fv+nSOmJWFi973awLpJM5rv5v2azOe4NoPYmiueNlh/lx/EnzKv
yZ81hLiuzEpnYas1+bzmBp0d2a3JU2ayvjw+M70JARxWtDM2omIJN0C2N5lOqO1J/nQau8gbrbN8
W/6oypE7R2w9B9vPJ1/3k4mCS9Y1WKAgr2u7q8QhWdIU8hnPqYEDf487UO678kdLkHnbL+ME4SRT
EYX7zkxDnvz8lMAkBTHpp8Sa8tq3jmSVs7gAgZiunsBqfNwReAQyp8veSSPhIZFde8BaclUGQLFB
ilIG4neZ3eXxmgfw82SXqi5uOkvWauI3xuPs8vFaBaOqeqJNfidUzzt+veUEIM7t1tvWQWmf9enk
kTQl6kGG2hitvDTt3pGc0cZnNupLxnOUPokXOJpqfYp2FKOoticR8babrHk3qO4HaKanqJTSJhew
yr0P5xWI2MBh7YZ4f01NbiuQfHM2YqGpXurN+1bT7BqtWY8r4L6k7ozC0Fn5qlWeXIniv977ZCPD
nRkMZUvLIzFdv7/ZZVxDi+r1Dhkta6uANY+JPmtb16Eaf8JMGPeMnAxIeBu2WeNuMepFNxuqhW/o
mEfVS80zmiLwHrxkqbQ+aWzcQFW/aLteNtediMU83ShQTwce7pgr8sR1A7dKfZDGbpVGgfDDgP+c
drRnoKtXb/oba/hSsSium4cv7Zd9I3RfH3hKrP57I7OAzfe/7yrlMSjVimfRdZDIlRWjhSvLFUf1
oH2GNL0j4btG88nEBXEb/PPmz4CTWp6xctczg+eI53t/EhSaW0lynBQqHwp/78yC9kM5n3Q3MFjj
NBZhfH/evfcGS/VRviTzUSnIf9fKcplCAVMDzd/mq9ITtpWTGD+RP6kVxkUl5TcjR1vgfbtYl8lv
t5Q8LiD/wGlBZsgvniVcpB85+i59ceJvnylEEbnbTM40ARD4Rmur2BRDr/ytnuVqqHEGL/Vq2rar
rTed7fXJ3tdCll1tsrZscuq73/o4jxMf4sbxgtCKUXPXHjiW3bX/1UVjbbpla5O+pWGToKqX0H4v
OlvquYYpMSLANhBYd5QWbvLPjwgKH9gFen7q09wfBBSrOvcosDuXOqjK76AGbYv/9e8WG6dCXvC+
BONylDqgWIIxYG+Ue3rAtSvfWr/hQbrY412GKhwWhi/rIv6EWM8Et3ivfnRFBnS9d5IFD1vRB9+O
YgYQuxA4j8wpg20jPUo6zTuitM5ff5sVHpj25t1KIj1YNoK7Ggb8x0o0EIOE+eXZVrRZtnO0vG/U
ur5u+AyAEj6UfBmqbQzDDIN6gbldPcomZL4C+cuI7cXpRkYLrxqPijx4DVnL+mwOD/XxoSAEYwh6
5tqrfbh77ee7ZCKnhcFn/FTddTJpHnGJxppY34f95W9+c5EtvnOu3fhH/lf+rNIG7Vla28dGJl1O
1PLttw5xwLYaFAjniJE1GTNn+DB63UB49dboRjPBMIHn/Z+TjeHvnpdgapOgnEoMagG6LqD8kXjc
Pz6DE0mRQK6Ihk3pBgp+/68IEgrV8zoJ1U0/47/ojE6XzC3rkxuWmuJBXMhjvg4YZlhRcSzu65lm
r0PkQXhgO1kXLT0BenpgZqRqIl0JvhdqWEwIPjn2zKwWIVgMxia4Ktm8KV+ltA9iwsoiyN/9C3Pu
FYugYl4J3YKCdCPH8MmCxxHz5Oe5Xb6sUNRzvlmMD5fn4Y4qkAiQ3zTl0yUcpCRi5OrxR+ZVsqM1
Gx49RbqUHIgikrCjrMFhMLpNg62nRByUrKs45zuu8MJtVSSlMC0q5+aErfNJeyo4VaS9jmsOeZlW
bsicnZ0+oBxuxHbwEMKIW0tjWIlo1v+sEIRNgmXL/LQ15w8QifMU79za9HX8jvGzOc8yd0Nk0Bjk
EcdG58PeKGTaooPz+d8QxC/ID7VZNmi7vhL22f63Rq1S7svr9ulRyarsz/aF3myhsKkHcvOfFPFG
gtML7FmAqDuTExjoDNRuaaiTH0JujF44JQ8dUMjc0S3NTLNwiHlvi5lTEmAx93lvuIe7OAASAbs6
mYhju8dUO87UPKRxpKcQeEGD2BHqMDisU6MsDeAyzh86C23ip8Uqr17yBBDnsjtR6j1J11juRaMl
iLstWm7mhozLh8RawuIi8DYxyx4j2vRA8nnMfZoke8XPxQwjui1E7tWI54fF/fYRBZCMrM+Dtdco
fAbftrMBKUTwi03lQ4NsJ4UODhg1mSt+0Ed+1JuO2rkGXdLCi5y+rokuihpVtLgsva7B8bphT68R
DSDJo1sQfEDbIv+bFIz9O2NxJmWJPC7arHpgoiqFr7iBRr1eDd4ETSLg7gwrbRCb/5AheVNzM7IP
3/BNqBk4XLddypa0pwAyOaJcjgXDeKG+JuKcxNPphUvdJmg/ZASkN8+9yff+fdG9hDd+DOjpTJrt
K/ZN3/jrGQtX6e82J8F/BS7PMA2lE4WRpe/79jzzWBDojnllotI5dnmR4900/vfAJZA5VKLFq1e8
bWPew5shPJ6LoreRn3Yr3QDtD88YjDDXOckZGsRF0/DM+dyD5rPaFxWNpK/scEzIEWvto+QTY9vx
FYYV/wAJeQXoZYxEAc2a9h5UYu2ohWJ+4rRHg0aIJzLKAb375lueQ0QxYvJqqOQHPJUO9iSU/qV6
3gQpLs+ykiuwJjs8kEIGcEh3DAlpIo66Z3VUiGePs3/zn59AG5Qx8JzmHgCnZvidK9nLlN2fwsw6
Y9QRrYpWoqTL6uXLrIaDf05ilBl8eWtI/tKgLdN1nENcGqg5IoIMHAPEyDTzobFwUawkOEMQO8Vf
lugmuOc2NVnwpo1ZR0kNfl0Hp7QBF9DQpCo+C17UCzv+nncCf7tm2796f4WzkEhc6hsYgtPSgpEw
zEWIHTBWK1dgpt0KFi2VXvE81aRmZM12eScNfSE8go/tifmYAPT8nZ0u/N5Ad7JC1mmpbqGcnLT7
8z9WALWMs1fJlhWc9YdqNCxmeyz41Qk70/tofYnspbksFssYULmUoO5d/ZLtEIJZY+5Rf54P+rhc
SLT7Y7mSCU1GNaKpAJJ/P5q41NJTU1iJZM5O6tNfADElqh+5xykeU56LnBE40mxfj7hXifa97GwG
pVhUMjfaedD8K2SiWJD6PSbN7pEc21Mn+RyibIcF9jL3+jYdU20N0mTmGI/W0DsQZSWHs7TJwgZs
mwdYXy5wAVumcBPlUWxsaCM4VJtxcFz7rBpO9z13KtLSUgW1caOAkBc91jUjSh93B5gpdA94VCFm
G9ynbUhsQSJxgXxgV9YSTIs7LzivbKFcVGPMOTA+K5L7UuC2ZXrtCJMLJg+UbqlkdlFZBZs8tdFo
IaMZAB/JqoK32x74E8x/dKnx+g43PhCq1FfPkGBup1XvFjS2/OLWsabnpv4xOxsT59mDTiQlu8u1
T579rlNdZDLto77dvTlxzYsnJ5EPxXTu2EuLdwBqYndxgx8kD0Z3I75mtoid0+3NHF8YtLeuh9vs
ovVpBt4O3ImGsy0RqjnT1lMPsxVtPvtyc1kctveYj+kXnapr2XqqtlnF5mOyN94stNWJU+HhhTLf
AhXG/9FiGKAyPokZfXQOinfowtGQeI3Zf7THH5Gfw+NMPE2aq83+ffcaeG/+WzblR7jraju2OUZk
lowp0Sir7QP5chbYYtV7qSutIX1zvuI1wFoywUBUlgK8vLl6io+jVFxKzk7KLDLLQKIcjSufrABs
rpBr3bIoH5twrRAryfMW/Z26TJAcrlXMBYW+M6ygemqpHU/dNz99FpTI9KXGv9PHG2Q4u67eHmxU
s8emb/9JBlk/QPyTBRF40ueHKbG/vlT7L1piS1BHETQHPLsRLoS7ITRdVX1BygcGanh296JMXy00
whAq9r7n54pinfoQCEqKkLsarYNB63Sj4EneVe2+ZKJvfgiYL+VFpDZKbiTS16cl+hSA0OEwWZVM
dBAIq2nb6R3WZy41FEU+COPj14vPSW1BH9/dJc+DOk+Yde8J6vAhZM3eZSPUJT9651LblX6sZaW8
f/oI7+vkss+GuYL2jnIWLXsqhRMivZ9EE6nJtCu0ksB1ssSEDaJVlE+pb1C0veVe8fv1yu4op9W4
lq3WM+3zV7OI/qrHolfso3g1Xq4NVcyeueRplRF5ouoF82KRpLOm6Swe87I3afJfVCKr36pXu4lS
wN2kgGoXG0oMYRPKvDRFtT7xPO9s8FHRG0JHPsn9Hot6SNJx9/NsImIl7kwPQnWtz8AQDMVCNoqM
Ch7OjPopxaoumF1d+aypoQtFFqbh/saTQmx+fUD5q6rEL0wNKpcqBpMwrn1fpNQSszZlcoOKbRAN
hBxivfEknOp43mGjbbW7eJwRIMV4FzQUSD5mECWPAFW5bIIWzoRxGGviKWm/RugHI5ZO9XOJOwXp
g/YueeijEWRzJxUG5nVqoj7AWHm6ajBOdNXQT/R1Ey/6j30H152kwGIswMuBWWL1bOvqRJwN/jRR
RsAKO+2jwzTZL85ZxUvKAj0BTgOOZbahZ6HE0U2/e4s6IGZEjaXil1lISowBrAFY019TITgyyQwW
CD8Dv4cbdaZVEoXsLMNkGkCDyCfBTX5u0uj3ksCeoz1E6+otmuKKM02sGHz1k/nnl7hGfjskIaTI
MBBACQIFBDSai24oiv50RW6PnWu+wW3TwgjtwBHUm4i5tiTnfQfzu3RmAxq6R9Sh9GyLsEPgbUZI
H9somPnUEXwBRxWpTsgocbrtLJejaI8gj/zvzzvJyh5PIqbiRyjKxdKfAqUpi9RsVMAiW6WICtO3
BfTjmv2+88mlqQtfYEa48IbYBOM4Gkb5WMnZHYyAImisGT9VjgiuTyOEYV6JuhbM0R8IIG/gt6xO
V2wxShbQ0wvNcTbY+ed331zRykCyByf6VS8TnlLpeTc6jsgk9tg5bvaY4BH836GTXryjcGZFb8US
2zLf4e2SfCkw0W1CrtA6wRHc6QdV2nB6lOIhbi2uqviM+ZAsny9eGZj52nA3JBzg2ZdvLzEgWy9S
OBSMd0XnegT1B5Ny3ha/GOwXygzUrKyK58dq80dycZc24h133nIv/C+GQGdsv3EPpAtuz+gVTjji
jMXjcJ/HA3ddNMW282zb7hrFbVt1k08ih56GBFq7E63deh54K4GbUVf8lmxEbfV4WEHbcI5dh/hG
IxriEVIrR+JmdLjAWlybxBxpaq96MW4B+ASV5nTMEsjgJ12gcGKnx8nW/VsbRP++7CTuDzuNCYOR
kRY9Bs2Yv44ZEbOK8oyCXlY+s+6VtI0s5gtt7KtMNhIXjh9pncQdq5WCW1ZcLeCbTSOh7hpUHe/b
brp7pdqmEpfwdBU5aEct/49C4pPk+MkBCv5tEXSxMGZZbk89sWVnRZ46zvNiAa8575HqHoxCpmtF
EJJ27PH7UNdi7EPf/yk+gn5sc3soy191mpgQfLfJeM5TlrZXlKAwQj49oyMYe8bd+NuuCcKsnXia
iCINrrGY5s1gRDfqlaENr5xJXBOFCKc5zguLIU5u0adXxGJX9UhXrHCCJ5EJMx7kRxt+Flk5eyF9
a+5zLxQB6fO7fkGOOio8wnQy79LSWSMuI++nSymaepBVtV+nkqnTxzL1rvFOnKw1k2tlexb01GuN
rAU055Op8U1sNZ1RaFlm0MF5XNsHGIDeWktNVbdUMjbtkP1Fmyb2rqfA7IwaUC0LAku+XhOL+qw4
VnkymniMRZsNlE+CTMFTNbPfWB6/m745W2yuKDTrU6zNdrCXdz6cMMgE8g2rjaMI8j7MmYEumIia
LsmyNjWerGINMrGawfVaZQ9mcq+owR2KBwkPLbkgFXSNbjdWisRUWrd8NLiCLXehgWbfuvdXBZas
PY2qqROI8Hu31csYdeDVP/P04DMNBn1TSmW+PWGaoGx02Yrk4UWwD/aAtRPpPBpJx+6T0DnwiUKK
AuDSD8GqdbMfYkrRkBA9Bp99eX4stdNSkGa4Osm9dc1I655QppsyCMWrveCc+WmBnkeJ2hRZpuTC
hlL6OvxXotQlSjziWY1M8c0sFJzqkxvIdKGTj28sKK4lHhntEHZF6CwgsaQ+6HweoUTZPA+Er6Nx
LsO0F23YJ5qXB5U5D1YqLm6K6J+KSEkOurla81uTxkGPWTGxMgN0glwXBhmNRfraKNq+2fE7tpTV
kS0xG23k3rVPenpk3SJ/y5H8FvsflLJ5Zpod2GAjluyRcjeC2TRmTWMziHY7dsPcRyYf8NUu8oo9
yhmsPZ+8jPo+EP54DRi4xK7SSqGlXDDlRrq7vFlhrQie4yJ2PnE68nKSednJ4OMGrjDHlKPH+o4d
F0802d4hcgZZiV2phhUPYZU2KwYqKP9HwUpemrlgi2yM48a9M466LbQ2MUslkAHgqsuVsO27UDO+
T7MPdgn+UGsV+tVe7fliWfx/G9R/pmz6E5FnylksNCHbHLEHAHtxomB6e0G3kemQCzQYne2Pg8Dk
dI4Y0P61LVOlXtMHwOv0Zphsm1YGHVjXMSPv8Tx9L3XQXmH623/+b7OC627DckalAgYhUpFvqRDc
8miXFiDCuL3+hJEmYc0QWMLzkbqrzJLDEGFSEzTJ2aY07m+r3rQINwGaAgTPqv+xVzfjmRji97pK
mri/lWdpfvQm1Y1UHmv3d5bmBw1Gny1436goaTJxjWmEckSqvtT2l3ABJifEzazXD2ghQpn+kyNt
TfLtv2h/s57v+u2iaWA1XhdRzVPP4kjee8QoNQGpgQB6hN7F9oiN3dq5bkCvE7GKvuSUk97/Yzbb
jzOxRnff9A6eGG8CE2XuPStbpF+UbAjUFBZUWKD4rk6G1emXrdznuBnrQIrVfgsGJ25gE48jcPgC
kM6U8b7nlHAdLqBLlU0p1jDHYg7gtzAAKTUCDilYhFPovCwscS6dYwii+Txhipv/o6sT5aEopXQc
wDj2hTw5XZ6cJr3sx1aknCzO+DeqY61/+9OMUvC0jA5NLBAMSmW4AmRiOlztlCqs9/68vdS+pFw/
pVx6JYPeXER3O9F5gdZIcLC/T8as+b42p5L74p18zxD3TpCbfMsylORGMXzq9/SnFUDYBtkOG/UO
ru0KsjyI2NfSU2i4mlOgC1F8q1mOMyPf1xsuxn70KmMu7/LfVWTJyijJQDisNddyUMe6KZf2zkl6
EAS7e/7B3KqLJbfXVp4OUJTyxfsoH6k8o/OW+0CmEOyKMVoqJ9CYUg6XX3m83JLhA8ABMIpbP0po
/ggOSHwl4OIbV01vszu/bT6UGehulrjbm8P84RQds9J6ms+A56NBqV4PsynC1D1Qt/qk2Y/yxG6b
EPbvEkwqknHk0NIu3TDMK9TSrg0PbECnPhcjG1Qz7egB2l8Yq4ufpPRgq4VOR6zLtvRhP1rbQyeC
/RvT2uZs3vE8kJYFqi4OQB4JimQ08i79g+lO6jEWQBwThcskyd7qP5hoBMnBKuhtZ09MvLuIOppL
yCzjlqE3zCZC2uEvfjxWcS9lDc+bnodkCaFv6pVUioBDFyDqGhCkw9ErmvIzeEmXoRcw8Yhsk+yZ
Iay+aKTBAEho7Aciyrwlebs3uZcj7Et3vauKNK8nLbgylotguaoOVfuGWy2cHaSkGPqqpuW+TjFh
HOsDwgKtT9I/3V2v7lXemQ1VfLc4L6LPCR6VBnP4HQwvH4fpL0harUCmW4lYqq5XH8ROt4c49H4E
nClfrFRJ0JhabVRpDRwpYdXqNRD0ZSRLbI6j4vZlkwZwKb4qVO8prdFsM0jhDcFGmyKRzg1mmjBm
f0MCKtCVnUaaVjEkHTec4w2tmyB/TuaQIM8wYX/z+qpKKeGSGyVWlK6hxYVJZ4MWpGB/GZUSaFjf
qIGFjW3IUu5SN246c8q0FmBQh9zUMAeNx7l1JyWes/XyLyvZjJC7fXfIbYMxcivAhmj7YzAvLYLr
Y+nM2QxjpJKM72UN/y/d7TvZ52EGsU0FZelPtb9OWWVrIhegFe4wZbRvdRDb3DWmfk2OgUZiMFvv
jWYrb1+TPvpZu/xPfTRXYe4BBS1iCiaNWS1p2MXMMJyhaYY5hk2XEYeUZ1fMr0rvXx+zy3j5JyXe
cvYdAWV7j3D31br7hNaTUCSts/pxWq63uigJ8grRRJbYx94fzlBbRMTuFr81RNnkT5jHBS3Jp9IV
dQsQTX64bRLjpXfmByosBcsKt3tAcf75JS6vtny7+nKX26qzd4TcrFzi6KH2x9aM6LYuN+L2j/iQ
ZsPZh4TwDeVYJivrhbNi5jhQd3WhB9Lz02cupLmOef23hNnLcrslF3gdz0n8Eegui7BK2Y/juyEw
CUbl0dY3e9TwCdBU15j5npZYYMBtirgf5dgZrM2u5uxT6m97K3minLk/Z7cE+VLxwNgV97G1OoMe
FY8yxLpYeDeNDwD6AR7sv/qE38tCbPOENTV54185YU+T565RzOhh0qZxMzWI9UEyscisS4CR/zon
UYb3DBjrvnY9QDqC+aKT+hA5sXtrW5EL48SwZL/jO4jro+HQ/06Cq9jMu54+GIb5sQM6hxVMe3l0
YRGPKVMQ2g5noiTi8EC+kzYxT7gXS/Nn9F6ZJv1naGpG+vvLkdkh/iICTyTXVcyj4bjwegVFOVme
0a0j/lqjJb959i/CSH9gnRxBgQoWWmag0fKZxhj7/BzEiOVKsAzvKWIDZ8sDmRLiyJiyqlen5T5+
MtrfAT9ZJWbG68Yh7jUkPmKtDbQXj2uBilxA/yV1gV/efGgnkvSZrS5Nz1diSi07diFp/af7GGZT
VYwZOk7lhJwQhOUrmjgGLHyraR2RUyzaIjJzj779VTS43euVFRKepG+1u2UK+1j9oks9r7RlkRqb
6QLkX9W6fzz3/bJ4vd/kkKIYzK4tx3JO4nypxClOUE/cNj9FylD3ZyHUUDh1HlY1AACwkkRBY303
5WP+vugfgF/pdlOBclAnQDSzgYI85XTxmHv+ieT5iy5jA2BTvggrzVA3hRrevlKi8t033M7QYv2E
grFA9+HHY/saB3mI55Qy0sJC1dymVaan35aiXpMyqx4Z3Oe9MYb5mztG299eAM5kdm9H/cl6fH2b
eFiow5/Yg1DOMj7MCpkgz4Wt/y99gyRZaCQE5L2JHnbgsm8l4VyFDVuho038HDvdZgVZWLdKoP9u
CnCL2Dc7daWRfO+Gt2kFlxn8B5CvT2PbIlUJeU7sgATNt7sfwJNd9MwABZ2oKhh+iVtmDQ0S6mGA
04jfhCmeP0s+qcXC+YLkuYtU+9VZu3PYvPPWuYKhSA0LdquHTplUN87GYuItz4i0KgjvrDfLmQo2
jkGJvPf529Q9JYut7cduA+j3lzTH/ivhLmRdsoWW6RbGk6RSQzSqU6an1Q5fh3Hg/hH2i3mqOPE2
t7pJcTOMZUj1O2ylIBRYTcyysrqKDdRkWs9PS8GvjXaYSHba3PZYqVPID9U9/SY5+3mpLH326pK1
Ux8dvxF2coM1wTOssA23ItfNtOEnWbb+/lzcwc+5IAbI2Rv/lw8/kmSbVm/M0MaZWR9G8ewDoReK
apFtfGdKCfiPtnLI0EyVG4olTeNZTQo70bS0KmLxTdyKZZXq54OBc34qQtbPYVohAk8YMg1IvOo4
WnQ5iI6jOrhZFSYLcT7vMydPdbKdratxa09FhrwHFtZJxmIa/iW0eS2qKO+cupCJIb8wAckd7VKF
PeEs7eUQX5UT9uGcb85hrkXSrIL47NrgzqlIAEyOG9TVQKJI1mu++F9ByM6yLvqmDOVP5MqmDvtf
3O4UaaGOQyDOBjgT/p4JG9mwf7MlNTdNqap1pFiFKk3b4f73zFw2qKns4iomRgFYflVowMVuxyxn
rpyzoycvIdcQ0UXA/QfAzHVV6N8XLPIp7aF1xwiKCrQLYu+rlozmwWexpjrtDb4dOHRvtaIa2ABr
44fLrqbOXj0+l2nQ0SlYV4OWuFt24ObLAnFZBG8gOXGl1bPQuLtT3IfY6D/WH2S7FTq5MD+M9Tly
c67M6bTqP8IwcG2+U8e9DZ4sPCu8KtSWtbRylPhCL2e6Cnjf/MwfrP8xWv92lT41pavsmvWF/61d
7bXOi/lSiFp1qIEOI1awaKHumLdnr94N3x2pev6CfvuzGqaA/eMqiZmRkWexhT44otcXl+DJcm4z
v261XtukU1W5VFp08XOK0g+MG7NLixiP+qVJY2Bod665CpREqDGHxdsWaN2dZPbn+Xh6GOcjWw5a
GeGeTxbEXcJBHKRvwNqAn4c3BUpGqIJHfXXiNEkqKDg+3RXJ99YBa508jZmuTs/5zJYWj1xO3r9q
1Bv8dPP+ATfk9tKMeyt/cNK6N3hjOifQDeCw9tzmM+JJNoliH/idUtF1AF3/2PaiOWzzHaygO9ai
9tkEmqkgX1NWt+lTSTyLw+MrJh4XUkT8H0qmI7rvkW8Geqg/aO99iMwwYypoB4yHP9DI55PPVjkw
NbuE9ht2fGbqxzHWljZGFyNWW3IqwfpdVk4N94wG+oA9sdcmjhCm9xyKArdLmmcIexPuuDuuFFpS
vsuuQTt58nLlINBkNnhUtdBTHrn4ACQ3FPlMztBeIuR6eJkpXunt5N06rwgiW/PrLlfJ7WrYzXBK
ZhE4TM1x/H9XpKalDdXFTOiAh6Hlm6yfrWWw2J4rLcTmehIUQecjAFM5XYaa/dQWZ6ietl5GR9LX
cMCQLIHFAdBMB+dwQOchSNRiGo2mmde5PifVK/ajN81y4vv1vilcCi4rkfVgJRULUynxkeopoBK3
X86Mf1867Y1jxUOZGkScPs2wVdjrMyEU5WQmiVNuLypRUyKV4ADAOjH9Snz6EM4dACEObVECCYI4
YT3lTPz9rjvJN3a81iTBwqZkPZMh0Wj/6hEHP6+rqBDyjX2Io1x+43Tqgq11EOnRKPP2lIVWdzSC
/+tYzDO1u62mirehK1L5CmDTIh847Qg8dkH/KSZ/k3DTeJcDkDqRRWKuQRUowJw2l4A/8OX47DQu
z8SEyV3oFXl7OaVpIkp1TbeFuGIKhKkpvjXx8pvv63qNHYYujV8umssLqmAKD5x6HBmu7xZVUvJk
ainudBVSzQaL+QPCKWpzSt0DhLU6s3S/iTn8E18kUZ7kjEtUuLUFQOOKWz4bpz1gJvE0p8Wgju2n
AZ+WORQgcc5TkCSV2gCf1YPR+whNKA9+oWXf6F/zWltRvdxQTYKedOds++g0qrVKKVlRRVD+j+bn
9wykUkrVfebkuBcBRVsdppkRAYSNNwr1pNzsvIYAxuL1ZownpOk5QniV4wPKphZRgN+LXsZuo4/a
WVHkzMkmvDv1rk5/8LpjV8ckQSZwg1qg/kSWQKtsgi/++0wuMRkIaEzuQgnUL5N+BjvNtw3GEfFO
IUA67Z07w3ImcBLqGObcglvLxJpmyfXN5P5DMGeBLWjvSFfzoDOs5GI/rjMeOEYI4ohfsJ2ngUSj
IQEiRjiikmEKOzduhO7jdXhziPly8TYqvEimj+1qjQaITiNkEjxkdSoeiV3A1eGALZIGuPuWCOWG
IcrNZIKNqZ+eLm9Oa9W9rY2dYV6n/pS96Ch+wRbZTZ4iLXZNnnbnYHpFwI0RAXlMrIlhH10wxgmQ
pEgZdOx5lF+2RbGgVugRJ5RUBL0CI3cFGHrb3afxN2qcZPkUjRNvgJAarp3yUDVX/Dz4aqodGfxq
Zpd6el4AZdpI4BAfQ/LI3KCrdD4DLXgAIelcQ3jIYTvtiOzRsCcykqBcSkdA7+JGvo55Df5JJrib
hhdCe7lUpRkCPalIA47uLzVUtF663bku4cLZdGBdMi2R06cLHd5uyjfYjJAGKTKnNR7rdwkdsT59
ZDHP8xsl/mv0SY3/lNicm+sb5pVL30Am0Tf1qTkV4SMDN7MiZ2eVPcHE41j/0ks+FzBvZt4TvAYn
A1dw5gXvE7LbvUgHzEKXhNQ5aw2eJAZgs0gG5JKqb78360c/7a9CYwgYb4s9SZVGLeWGQvDZEtBV
RmdSJj+4AX8upyZ33IeczLSbkGrwlfgB11y6Dh8y78Qj+Coy+CstPEIhJ45UhjPQGq+/TI/3Tm+r
bBrdqNvY7GUapkRSjFBhxfw1ouYwD77654993iDBjmm6UxGkPpVwq1g+MRJME712+PpHrQdZGr9N
id5kxyy+HsRLNWitU9wah66dAaPJMDYc3NbidzlU7n2vQd5mm8MSZlB8X2wcI+ko4YaHy2abfoOB
D2Iaw9LrUs9aCWXr8sBOmI8IK2cdcwe9ei+NggXEjJ45xMQLSPNh+328F/cmyXCc5sr4ZhOf2Z4h
bKIq6Iq8DLG9CQKuhojL39O2IBZdyuYamTgSPwWhOmP32pwNACTn9o5wjxqcRaIKJRMrfZGG47x6
BIa/cOtz/dahPbVsQogg6R64T8HbQX/2BFfTPwutiPxWIkyBIAxlAZm8pC8qsvHUP2OL8DPDYXCx
HD0R26RTFlGlrtU9HyjG8HEXT06dibtdnAO/3FSUyPLMti4fbZm9xhoosOyb1LVx7vo6ACNq7Vec
MMURr8TwgDgN+N+dcXRfgnYqiKk+fBtXhHMI2BpJcZ2eKmyikUjkib5SfRlP8qn3SdsSoIsCVUse
aPVxR4DwSDPJAADu5WxF5LQ3HMwWyjoNG/yqV/6kP7dSm/2vCtY7thKxLcRQFwt3moL+JOBYF3wD
XDPoVkkYRX1SynVEiIW98vBTBIL8vcfQn+jx0rf54q7rGvEUQtfwinj0U0Gd77cKEhFD4i1i95+H
CF3Bz5ARP08q/UYXHM3Gjn42iUUtOlFHp6VoBGXgazdBYykpD9ZM1pyaAc5/BQGKAz8T6fqlyjha
/Co1j3MLS6ELyLV7t2AAU/SWgB0oo7lKM/RxQx9JsgfnsGmrksMQgwyJfZNN+eWdAeyMOd6iNpST
YfGqEOAkYeMw+P+5UpFktoqnYq3dP3BS8D6PX2XXsBtHnhhp/UwCam9YHfuza6hyhMCz3ctPaFXu
oHy/khdJ2liNqQS7jDqHBkpHaAvXXveR+/X+/iqTBJbc14IpXPpQRU+kkdrkPeOOhSn5eUVWNe1k
XfA5zB/HGhJYmVY1ZC8nJZEfNrXlyIigKjjgRL7MwPKpeD0zrBDonjOap0vttINC8F5DvZ18Nubf
bdoATZwC5Lwq9vzU5o97bQbEdyzpHCB6Ij0JpiUCL8emE1DdiaCidV09srDMT3FHn13rIN6USNi4
1SCxt6g9QNdinfH9gIrgJ8xYhKdbgxs2j437V4Jm8qcbsr2hHP/3Czx6JwUv4XjUQVdZehz7SFev
4xKG3Th/nZokNni4+1GsFTiNAw57oFasRZVoFRydwfm8nm25WnAPLLSyCaLelgmQV4rywjzQIEzh
Xv6hS40+xTfdwFQ22pDwjh5+lTuqoknqvAl1DzyisMXz8+T6TWiTThNm106qgW4F/hloL1Cw43Vr
IxeNfIOO6ISA8zl+LHVX3NAGf8lSo/6WtAP9VnBEDxjI8x23ehP2fD1Kv5867KoZz2miK4omSFNb
abbPKGmMR+N7GqpK2t8WTDPgfUfh4GNdYkKD56vDtmnQB1+LJauNBo5Ukk0qMFwJ3Eym+EoAfTuN
ZQREYrA8x+7wNP8rNEThOF0cvuwPJtdL5xIjVvUKRtWzsWw5Fw3hayD74I1IFBjVGUxpee5U8x79
/zIBbRlAyMZ3f2fBYH/AkS9FNXN/TA4a5N5+XVGkqyUjkTX7Z7iFgvrW6yG7OYlSUZE8boMmlByb
UyBFDxDSE+hurnKwKvSaCSxph1O/qv5J2FbDR1Uyq2u0oX8uxEbF4pPLYVb6ssYhh4667HA4b5AH
+msdsi0GIN776GBfHchQgkBQ+LXSoN5cvCJawqT1ej0du2oPxLbTWreWIcxgWopbua2CtJZZMJLn
UnmY67aXRwNKI50ay7QzzS6YtrCaXK1vxDoJTAW2IpGnVTpMypEXkvFwtDyinLTfZY4Tx4d1O/If
W0w80h5Pt3PAqt0KiWu7tbq62j9KapOGBHQXHA9w4RGV+mhFsf6CpVNpHQ8sa8XPtX5O42oryWwU
THldZkKbOdtUFIQO82HmgLcJ5lypeddfNtMFDCI0RHy7HoW1vmQ8228r60ien5n3rrKFTsC9GNF6
fc0ZUIh1aHQELH9NFKenzvDmz/jpU60kFVvFrwWmCyeK+r+nmS5wK4D3GTSkyLV1bIJ8a8Lg3qS+
EBMSQ+f8Bi2mIX4IWMJFZU0r/hkQXwlOhR361QCf4FbJq7LAwGyIS9vBvK0l+Q9gkX15WfBiycZ3
BwPtI+9+lN9zlIOIV3BT8nLHaM0DWxftX7cVcUdcoJzEqVlRnBCfn9W244XnvoymXGc1ZzOzHGTb
EGoySeGhEW2yWY9HkWV8woLBwd8LUXf0oQYqTRHRXMeB6jelPh8wQr36BbBRu2WnUWIGw1ZJaYHu
AsWhZ3EtsRnr8023ChBz3Wl4ojvgNcuOPpD8vplPsFniCrvaJJQauXtKWBH6j+lmyAMcIQYcXENS
cyzpchJhehtq7YcYhlaU2xKu10CUJCzG9TO3IUxxjLhT8q5VxEFf+3i1v+c1rZO3UbplKXbIVhB+
REj1+lT8guPqeK/9YY2Tk+UfrqRkOkIPxHUufAO4jTdyOm/TJiV9+w4qBgaop5WvfZLQKvumeIIQ
wjGLeA86H+lmK8mq5D9rfD+9EoZzDi1fD7VUlRfCyHMRpqF5YhJ6GrzMjpbefQ3FF6IgRIzLG3Wr
FkKVuTLy0Qfz00YVeusOg6BzguAtTCdGym4jATDTYb6DxcrCm0llM/n/29pfTOBI+TRBQ47xlFxX
UksxFEohIEWgbXs2dU59oCcJso0uo/WCyV/NOzy8nceExtmLeGvTj1RHyxSCOTlHay8ePuUKCweL
3hYZVRTe791cL1F4n7KaF6SiRniIcrX06P9Js/7AkMYV1Z17SmzrxN4BmQRQbztJBTWAAcTQ7Q6N
+Ckp1HeMYdKe9Ld1I/WXxldpnGANCS1tS8XNfmtx8gWZXG3G7bTYP5iFqttARtkCQRXLq0YsLP1U
oNdjFuUsonNyiR8fNlu3hQE7WOylL2m6ntAwHNJFzZSlLgmUgmdUstZbel4k9Ulz4g7NWF2X0Gf3
qVDuQ/vhXCDCu46iRH5MkHYHBEkgfSlUuhBBLgIISqvgN2BsU1u4ss68/2aYdCKhjeuPRmoAacJY
btJwTXKR30jAWPmqtZ5cerX2ZQd4Uf1kTjye6ykYvr6dV12jwnCGMjpQG4y/TknEP7W7vFuWKo7W
O8LabStmQShrgwGk3HKIsgu7PC9Nw1hrQDsxbo2Y1dzlw6xIBtOGqpuAJX18fLOUOI8XBMpMph+m
m3Gu0X77Z/6mGuzNPykl3aqc73C3D90x/Hp9j8qVtuDYh6Z9u6zLxXXSZ4NwFRG6TbAWeseuZJCy
jxziH2VVTFdfwKzsj8qlWc3vhpEZHqbFPysV14Vc7u8hD6ilPf3buuXRY1M6cTcSxHfFIFLqpVzr
HrJDwsqxKs7ogekqDE+VCblE1MgoXx/KAb47Dn/aIhBg51q9HZJe7RKa/rxW/4fJzQk2dGJ7+4QE
IzJbh7g7xK+4k5h7e7VvFy9uawgkLc4r/17nP3bi5GVIFO/H/MfgGvWG7TaE7zmpEyaZnH4mzfWg
pxP2Jns+LPtQiY7aOHtM9xwNBfLyVnVprLoBKS4qeM9NEpk2gD3gUb8VSFCc70X2CVcxSCLIvjYq
ZxWmFhDjjsg1qs2k1ryfn8v3ypwI4Tu0GvIEdKdlxCHxuJCiuBDxHbZLVNb96DmxYKvXAwsh26UG
78GwiyuKOHDpnZkBzlqowvl4ugF1WIHkNdo5Hk8tow6Rkf+6OdTnr1b6fUiwyluWu+KlODjtO2ij
m6KD9eMKWe9/9Tgxf+zS+N76ijMX2CGs2updX+n3DZU0+v7unZj56Fs48bQUg5KCTnym64n3QhiZ
hQ0zr8eZO0bCHp/UNz75WLsyyfauATq2k+IY+xp3noowBw6R/LNO6v/s4V6cEVuI135HU2i+cga9
2kqcxQglozH0Yg/3QV4qDzssCe/osUoxq2ot3Xo4zoqwJ77rwltGrh1M0hfbcfhVnDu+Qw7vIdhQ
JknKaQCPYDI6WOl8CeCFCYkpZ+VhA8YRuAJCqWS2KpBRrBh0E0A7mKWatenCQDHUKxiDmTjIh/or
POidSqiHsjpv5CZHYU9j9L3FlIFMxCW5zoOn1NWNxFEL7RaISriqad9YW61bA/Ip+oe+QD58u+Sg
LteUdl9TC/os7H0r60UZNd6y65ELUs1qweM5+SEnRRA7Xg74gd4rVTU8MbsQC9u9oWmjh7s84FQM
el3AXJSRLbe9JS4/yttwHJR7bXWkT6ETfjH5sSQed8MiIURA3/YH27v4g8PzidIkmog2fRTTuVuY
/WfmZc9qstFtCxEnvAoMK7YDnHIwSRw6rs1Q4/WErtkR2uM2jCsqtvWkV/0rDQsI+/Ys7CqJvM4x
wq873J4hBLEGYuv+3gAh7tHsxkGXaCINQS7kXMYkJjh8JhHoR2nUMrtzW3EopOi9SxhbK+D618QX
JQHf9y8ud+6E9uBF3hWnvWbekzWztBkVxRaeKlPMGI8j+FBkscF9eCyvK1MfFq5Z/8vg3H6mi9xS
8ELL1EHkP/dFwVxdRBNaxLuEa30bgMaCKKYNSvxWztWvElZ6oKuvf/UZxQIb41cN+NjygDhc8HQE
7iG/bfFEnCr5sWzhz5svWp/gUkMpNIybKQgGlmFrQWWOcruTqsVlbGoxEBuAXJ5pKHlp9QM7WnvL
5WqgHqt5IV7akec5xl3SXwSdjX0L3YhMKHV4mmmovq5ldIjYxUTZ7iNafTofouTl11YCuET/l9d2
27wUbTV0XPIjOdEYWNO5GJ/ItTOPyNm4zWRovYZxbRR+JRBCaCKb9mLucnTqnsDgxRo33wHC0zc3
IP1R3C8UK3pZBFN3JOx87GmfVtoUOwwclSCWLN2LyqUO7No+Jj0l1G+SDIEDqBLMKMWUkaxZWAOM
OZ9sHJ2K364z+6q8AGDo0sYyHiBfzY/imdV23Zwx2qr+2Hl1UCBtPYI1cqJSalvUUNmd69C6Pd86
DiGCpchfeA55CjzJZckIIO0lyM4T3nBwvzUv0Ehsv3fAZkNLUqiVDzB7mVgyDNRsuSlc2WXE9Irc
xngePj9BIwveOPrP2s+7TfrgcdFsmjNfLPhISLzGXdaevY7JL6XSbEVI906tmGIY6ufhaR16ilMG
rYwuN2Hok5uZb/K4iHRgZlDHCMRqfaazX8JezC40WzqgbP/mwbnU5z4+WuWaFP6FAcCUznKst52s
tq59MCsLU7JlmiaajQszfc79tk6z5ImjazBtw63zmJ/LQmi4B6nm+NDffoLAjG+4UTPUcEkrsVbb
o1T4+t+Ku3hXAHShA8QK8y/uXv9Cv7wzLWoULCxwNA6yG/HehN9xDq6DbixNne6tT6DUo8zEZH1Y
YMj2XsaLJAXPFynIt/l3AOp9n7aRWRqdoEgmPXf0ePDPv919JvxgaDwMW40jJNh2yOfyNubcRyBE
/rl6h90UawscNDNL9M80fpaqIqd76uV/sBfoCpCBAe9D9IHhHq1YEZjYWs/wIe7mXSR6Rgyr/fSy
B7wXsDHk1fz5Nn/J2HUpaGPUHud0S63/gy1gYTV13Kd1+uhbCPJ2Bnd9PQsI8Cmr8h2/u0jjRtjh
K6susP9+158PuKPv2mfYG+d6RVGuYpKvwE1UeizsVLDxue22cMlJSO6/aDa2QpvHe3YgfD/03uSB
Sbt8cIc1pzky/4j99H7sYepWbvNPHdrVzw6pco7D0p3QyfCeBsNAZH67wFlT7vD9tu06wV56brsC
tncdFIW2nbjNwP8jn5qbLTl/KT2QydGnJt1BGMZgV4lbfvrP16Y3AQVeyCWMuU5mTMzb5SwbXVrZ
5f1CERRk3oFMJwi9fnvjkOhEAdWFis8/uzFHdKfhEecOtBAWfKNNhADTOIPNSvdLH84N1HgjZc25
DxLWhIgVYECtx+BrOpKVDkceITC55iwB8L5YneuyE5nFxwN1cpi7rrpEBsLUKFZoBP55ZgX5kGou
2ZJQdlkc8LGHfYw0MeTbP1Hhm3O23X+03Zxy0ZK8gOFLmVmKGtUuMe08jigm7e8TzWaaSpz0sabI
cnklFBVQoOT97BdhHbLENzMSN3O8RVLZ32j1oOhuuFAt8gZcn+p2+0yT2YG5JU7EEPbytw+mVcTi
oq2gNEeje2l1kJgew4G7Hzn9BnHUHce/zTItycc8uOTBZmXgcqR5glKGuJgBnmByk9pD7E8kdcee
xXFM3LAZX9eIHTmQ4gh5phUghwQQ7+XHCmF6sGHgN0a7VuHL3KdgPw1XG2AZtZl2rVb2H08g8Vjf
DHYnEuuIKSENqTJQ5LUAws+qe7HvNGwSglsCi1CbNkJNO8Vh+0mB/9ekNW6/DIp/j2Ta1RwgtWKT
djeBYMq7OBQ1cguWnNCavUXAuDQMeO/Htopv8qzx9OmxDZhvg8m5eHOFv+sFI6U+grblxjHpax49
tlu9teXO5Ta1ohK8MK4QqQoXT120CY+6HzfSkZn9B26ILoQ3VvyVvtiBcOrUi2gpFylgwXSzuNI7
LyuQV+c5ILtc6ggQV1Rtl+VkUST3Ua0LzgFeFQ4BtbtuX3dfsHJr13MSDY5CKVokT2EDlPJzhex1
n80jaN3JyR8MH7OnQKWPv8ACnTkN5TJxf+OkQQxgwV/ATe0XO7pJ8d05JUg0NTLWfXeLdUPjyElM
IftOZBsvbPpsQUL1x2Y5jOuGNtmm2CWKuSu55DvRFnqQ73FXIZYDns/pCTEwsfR5DgOU9NqFb2RP
qyEM8BB4jIlOLIpV51KThHz3Uxxg+kgPBAb+QhM2j3GvPeBYJBtN2yvdJS6lJnhWRR6xd/bY6Xhe
jy6ne5FAuCTM6mg9OlfuihqaIWBVuQsQkT+r5eeisG9CejE39qkwYxWGkVNbzkgCRecGWpM+ECJr
DvF6EG+lNFlGVCMTSmWZlamjbIF9edsqImBuznB5e3x+lbrkrlz6MBLMBDBJqmulGPsE6Hf2p3Y2
y5HOELJAxQJOR65huDb+Gfh70r3ZRaNLsEjpxOrzA6oazBz98hElfJlGV6EzXmwjHKN5SJvwTrc4
2vuxxpaIfIcNyE4S9HgqXm9QXmp6LgxdyuqbJsh3Mctq55PKpTJR2wlX69L+DWbpj/hJ7mKy8Te1
Us/wB5iMP2D50NVgbpubljmnEuMMaRue086rNxKOjXlPNGnJR/hdJ1soNbL8IWkB4bG5gQ456J5b
K9uQx3DUh/G66EhmD+Z1yS2DiIQNwKlz1f1vpjhUEIq9fdcMf3ZfRvEoz38ENKKPGkMXIvATuU4T
kwXlVrgzBN60A7OgsXItNxuDhLNam/0qCSXGKHb1TAoPCn+O93icQB9d/vEfD1z+33wDhQ85rAjU
hdgFoJzAMkNBBu5l6L6F6L1hTfzJnco38sNCzsXvA3S7UZCKk332mcit44LKP8rlEMhMDHEgWWDj
aI8nDVtPQm+b88ftb9dpVTVIwGQPEScrSmiZKMKX7FdHur4ZFTIHNo70SIy4tzEvyn5oQz8Euw0a
k4yxzc+FNYKLT1Oyz5HNtY8EDLthiQlACwo9caWq8wB6ESYBJnqBFED7Jnvwk9+X5fH76tgFNGZr
RjfQcBFB465r4Vzg21VXl5NuflYndYSuzf46lJWO7hwTwKxvIY4DfjLUCC+VnTqU/4tUMHXUd24O
JCgmt19AtkMa4IeN7b+JxqqNRcjUYIufLWAn+Tm25sEnqPvzALk7wLcemmgesSRt71H6Bn4IYTG2
q3rcbzAeNv2+8fc7B8VUikQVfUJKaaKK6QCtlw/vh9LQq3JiWbOzx4grNnG6mzleC+RLeJ3M71eU
edoDYGZPS2dtITm+R1w6iACyP+5QAYxJxGhEbTtRWT6vQIOffmNMCWKmCcx5JEauVUXsLu1vCcYy
jccPf8bznCPo4JoAuLo4Q7jgILyDNjNu8bbftUCfAsWY7IzW9SqRT+Odpdq9fePeopYENfyev6eR
2MN8l2pn2ALx8ie5dvvOi98B+6nBdKW1Q0o/6OG4zOd5w7aDVWNuYgR9FgZpwyIp0iuDlBZcm9H3
qF+tqCvMMrQ5EzOk1cacRRNMPOOeFSNR5C/c1KiWzgcMOqQ2lCp3YhDPIjPDXY+ufjwhssLENSrN
U80DF8ZwaPtlxLsCg7UhptkADWbJIHtQMU/T/rTenQPC1Chts2uWQNXmFO4xZCfZ7HLYttFe58mS
AFsWd4TkMy6yvG6ANK4c8wnn5Zkb+dcM596HWWmxDBbBG9CUTAkWb81MW5hF68vIWZz/2jAZv+ky
KSRUvDQU4M0VEr1jdVVapeT5JmsBWQm16/lMC+77HOR7NDgMxloC6RuvMJUUcwfEUoWCo4keDq5F
tAUVFNEzXJ/R3tZ6LQ1HJ2PnuxROZREmk7uEN9gowyBj+CSkB0zlNBfbdeegKMFANOub/XFjsCQk
zfL6WZFy+1FQEeDOnOpOT50vSbG752Tfp5xL40jZNf4GSlvdWyAPzLcyl8HI2xBfb/kjLrfPIzvi
SgOfNxGaSmNRBShdymAW80OzjfZX6FkmUn7+W4+qb/v4II6dx3BRJx+YoGTfldJrLu1E7enjnuUJ
YddK4U+DPxWfrchqSIJyyyVA2yXfQBejDLtFrvRVLNWEwKnl6DjDTcjn6zwsulvS+IwiYa8wCems
B9m2Q6Rte0OTPXVLYj9fZifMokDzomansL3kJJvUhqgizuJ8SP+zamR5rNv4U9glxKrTm0Co4lP9
QIeN9hChz+XSeE6y2KXOdyT8oXd1oQkjCT0U+BmnJr3bZY3E9SbXZu+VaE3dKRCfoG6BgHT5CHEB
TqKFSsX30Su7X98qvNMPdm8CPLOq8FI5lpoUOzzABm5lrZ0nmmZFkMLTNm6gfrgqQUimBzwOlCCD
6XEatIc2Jl31uzqhdf2RSD9wPKEv3NFBj/VsKRscEjk8R+AkeGgCAbGOf8JFbJngLivYVJoEwbzM
0D7BckPO8urtXgbbv79/FjCaHWBLJHIFhMGAVJQ4+ZSR0Mbd0tfXuw3M4sLKrDvq6F3FMo+jROyn
9cfD/sIGAH09nQqxM4lJWgcxd0gMZF1ZBnBGTO14UzwQSauv8cBHTpwx7xbafEH6JM2n26cw8Lvc
4ULxwPzNru9xpYmAb91X8hdHUoTdmwio5wDKlWLBee0g8iY1pXcVp8YL4wKSb02hCNPNzsKsWaF3
/DP3+FsB+kOvQiniqGnfUwaszQ7JdmhBg+mTPz8eXm1NJcuGgSV0YAYsFnstMKpPaowxf5bJCqP5
+VYMM99yjyfOsDlXh1VoyqebFMpXA4HzrDPw5EHJpHX9QlwLjj7F9d6JcQj+niRll4Ag8oQuKDAe
QNUNcEx7rHhVH3SAbDj0SGCgbW2G9VJgnEU9HaWRvUbO8eZCf7oIoLd7K1CiUVjzckwU2ibOatDZ
Hn8E7WVLMEVbd0G/pahG7haWA+oVGoa4K49WbefYy1ePI2PixLEijjH6eOovryZNvJJiNY/Yh9Rj
7mzL/4Gg0L7UZWcVyU+tJJmgpRK7VtkmqDydT6lsvbwL6LOUJzlYgUiOyNt00fu6vD8GNOCRU6ZF
DvqBeV25y759YLHD3VnPVtJ2s3hUqXmBHlyNuNz0EvJ+Kry0Ib0b6cXKW6HqNJpUyvVhGrBigdHo
yFHLJx/hcdW4va73v1000gsQdo2l9niKRhbQL89DI70zNcwjHvhr35vH0JLLCBpi2EN9fvHR2rdn
ZA11GPzu09zz/0Pfdpjq+swu1Ij4Ki0ng4brxrz8DUy7dBKwkn6qoGD5R19h7JF0LiUfYIw3RVad
UGHDTRzJGDPV0EsGuhN8pqJq3BPIBsxZwmAOxSyXViFU7TmjrBG8UFv3lGOGiCZzLgwazF+z37gE
ytime4s1bdC1bA8h+wdnxMaBsU/7YdPE7uPesTqGTukRcsh+ocuO+cEewse0/2ScsH4QiZjtpbqn
v4aI8bcjgA+LW3jkjAR9+8VssfqgfpLw1/71BqhIXfX4OkK6qsuQBCiMUeT7VE/PKMko0wk/yMdb
BEcrl39pGkTe0tntP3sQG3ii6j68NXy5PFmH6PE6mKOmvZjLh/EoQvfHa3HupTTl39aI7yQDxMfK
UB2XQ8obcSUBRmMRaMZbOEMFrdFQiVnwu50/V3Wrg00UzVJruFRgzkEmPAW1YbodBwYOpy84XBLc
12rl7kAXKIXx8N2bkhcHDo/SwlGvYAbPRKq6xMX5VaBs9TB7ztL3bZn4xh7V/uqB+95Cf1e5Ig4J
DBTlKqNJig9qgkdKJ2K+vfabbQL2HXjw3bRz8C0oFOlc4am9SDbuwFyHbcX7sSfWBsCHyCpQDgrj
Aa70ndZIx7O3cucIj8eo5ViWq1hleeYD3XUj/gwxx05q65GUkpPNJMCrfFTPg/WnVNcwt5MSdNn4
7uw3rIHyX1CPfeC5Jb4S/VjYiH0VyB96e1zf4CeOFi7P3emqM/YUkdXJPUielvPXtFASFxSktILC
SREOZFHe9yKDmDgZn9M2aBbz/mZrPJig0AlMWGpGq7oYIyy1Ag4bZY6rqBJ9qfNHoYk5p7Lg21jh
ZU+fxyOwinrZTFG5q5u9k7t9+L7xexLi4rZ+qTtx8ZCeyzypowcQgrdz5mpo2HCCfhC6NVYjeae9
TbBhF5uOkRSQ8i+btuyZ+R4qP6LOC1MTB/ojqPNp0NI6UBVEM44wJgFclTZRjp+FwxV/9g36WFgg
DyyA5jsj4o7Q5uHXlWW6DQOc9nVUWKZtJSXzRSiuDR+1fOKZVgL03KEDRYQTqmjV2mssPuh1aeV8
ZO3FGt9yhBke5qu7YT6zEgFZkxo9sgtUB3TyArI2HzgGoK41TPkZ4lgXXzyAvAf3CIp31W9aTX8T
RygmTei4NtJW/Mp6vZy+jb47U1Jol/fgHJZXpKdOzTkkQ+DRMbe1VbBVFEAx/fdWONYhSh5tnNM2
v1i/FaWP9eiLg0JIOgIbeeY3VD/q4j4aIX9+CGMXE1r0Gen3/qtAiYkJ3DBM4FuBnnd8sn7IjuyW
+Civ/8OxOwOXnEiIK3jzNxMprAb2ZLSpkiQ0IxWcBLzfdc43y+oKF2KuiRDWb4L12JUSh6YCg5SO
soqGQsbhtM8gL3y5VC5DnOL0klHr4tayQGVYNPjCym94kaoAy58hNIterfg2qHEK+CEvQVcfm2Eq
xLhG0/FCC59ybISIf3/2FOwQuPqbV/EHTGMoCo4ijUUGOpp+LnZfaSZDD2LAuI9Bg2A5AG9rBCu6
yqLwvjuEu/pFkuMQp8ZCtGJiEIswsllaAjZxdB4d69/1UnJ/Mr5UAL6Z495bgPOWzghj1kDB5+tf
L8iBCk5+sHR8TcSGCrvVFqP59snI5hgJZGIQLTBAwdmCHl2tRTFU2s2jekPQHC8o5jUptbEnb7fe
I/BOHQtv8bOA1teE1KD7cWDe7QC9DKt8E6hcufZp+9GcXei1RYGjlZJKDxOSpWY2ImZ1MtJgptB/
zGaTjlCUoIsjYAYcOPDX/gbNdH/t7AdUVEVhYh+yEBl7aqHtSoKxPG4mVh3f2S5IsCgCydmFOXzP
w87d5nWMGuOvK6i5H1LKcNrWV9VIY1hoFZPAfb1+PSQjFEvj/6l0nNgki6/MJH/ykgZo3Al9IEqa
vvgWeJ1gj3zBISnYP361m4WsBy+LSWKE+eDHNtK+C6AOsXonsGY4iHsapMPSqBxHPW6Tph95Lgs3
zD0b5GuyaQ2SpVjNOCF7NhTu0P/qZIds6D47zoiUuZl9WUFw0IkjTU5pMLOYqvgVFnbn3z18E6gS
vhwD4SyC5HrrU89NrphO05P4WmDoq0FmE/pfSL0kGLZjxlaFtUskokk5ptGVvPKbWnbQplRkELff
SSb1Z6wLGd3+1GcJDav2e8bv6ulOM9iRqlMvRLgLp5OiMOFrZlcIP7Xk1g8anzXFy6a9F95cC5+V
ziWdgQJZCEx0x9P4onTteIWbdP2rIgYi+bKfs4GI1SC9Knk2fLbr+5kbhGfeqD61WsYyJqk20znM
Xnb4HFECGXQHdagIe3UEnWeqss6U/B/jRAUiwSmqpRvSNvPCMylZ6/swWkI58XVKWxzlxMW1ZOak
1vuMhNOmMhLr42TExHgV1NLOfg7J/VDBDzlpoGr1q7uKENHI7Ja84bUA2UhqAOMY8sRETEnQXDhB
qt+F0BZ3l5EVQjCRCZLrnB0CEpnmpLrHHg3wovgYF4dcVjTFCUegtrR4BV0Z4lugZVA7H6X5S0eC
ITt0cbZ+RwHHfj3YRCYlzcoTOb+tFUk9cn8ALIh8N+fXyXD6zQYvd5CFXXzaJ1Jvtds5/bgtUSlo
/8dLpj0K6UPUbZZY/WlsFgKP+mIZ9tdw+cNg/wHqRiCT7woNsFrmqP0QB6Q0YGCYkxjgjk9I93Qr
JcRJvukIB6ospQBGbnA8Kckjj+/eOp65UKCI6IXYLO++NCEW8j+Bk8NeiNdUJS8Ef1wQpmcSuD7z
WQwVkYVQPpm4Tv7SkHToZFTBOnElfeP4b+eA7+gPrwgyhLD/5yjsCpnTSrnSgIVGjc3AFYnEdrU7
Fba63EL2j6rV/nEUq9ehCerLMR3iucLvz8vhtJVg3ktCFliauNBn04A2sf5kkRIpHY/Sz89KeL1H
dU5aajhwXmIzND0TG/TwmmzsAxz+L+a1pVoqbqYUFot9UuZb6rn2SaGkcM1tnsDQ0c2NNAlnK8t2
4C0OgZzsB8D7yOS69p5SHqQUuXjs8lcYMRhQxDGd2Ulz4RCNeiFxlmpqvlA5FIiH2+MiSrVX8Aia
xVWIZ55b1CFbGoaEDGyq8RrIVoaJ8vKs9rAbRv/CcYoA0Wnt40W3lITvhHckTed+WHM2FCc4y9s3
m6K7E8KsGXmY/MYMLwEgnOB1jzDod+qVbCLVRSvTG8a2f8EL7DaFW4o/hzPJtWU8aTxqGExbhzIZ
wuWNkCAqBEnfJjbdJ1vlhtaW+sNsb7c2oi8D0x+BThrZLsem3iHwze8Nez2HUMbjW0y65Azu4HAI
AMmxqKDCwpDmy8E8isNQc3ec17IJ0hhHaN5g3nR/HPHbvMHpPhinQgNVlvJb2FwVsMVFyT5pppIu
srOh1Q8I7Haawm8LrKPyBJYX8BWUTteetoTx38cBJ+IPvlCjtz08F764px2ewRgtY4EyHLq9FsrF
OScXsnJ9TGzxz+MKlygM7AknIAr2UC1mpdoW8WP1zsZ/1PzU4m+rroFn43CHcugAjwRFM7RCTIip
4jybGeroKlEOB6hJfmLs4tXfmcFQxwQTrwX4RhaoWHujsfQo6tqZrnulc4NSot64GSB2gq2c/94J
zTE4P8oYVz06BpON9LYsWr04OO0Mx9G1W+YzYS6wthW2RqP5goxYXjjbG/0sTRtTmetREX3GEzre
3JT9NtafQsvHC1ostw+4Z4D69xoCp20VgV8YDEfJaORprHqwVbyyXCJDDqTch0mfeND0Vocorj7T
y78WA+L/DxVjYTJTY2qa4xHT9BIyyWWfKqSVkO8A7r0uZUcczegAmVoDNCH4t4A8IBPoL3rdpXpi
amLWCRmdOiugMjDlorVlu+Dv0gnmAniGgA61qNGTW9Nhko+k4juqQOtuBeGmpEAIAQ4+LH5f/cBa
M4LxHmgQpcGiCIBFBiXLv6P6Wf6RWBwjte3kDesdizPbcfNn447hW6QB5w6PlC5LLYLYq7UujFoo
o5U5zrQleiTiSbidQIU2nSBdlHgbWk3YdlKXxfZZWkPFFbVWb/BB/ZRPrn8Wm71g+tDl+6w7d7Jc
bGD62nRt6DrM3iTZrRVd4W+jT3XbG91z4w24544CDGh8bLM2ZDo2AfTSneVDZ3AwMrMDTcDbwSrm
fsXsbruCwH+SyqCA243tu7O8V9YX8hTNlojPeDYQ+T9BrwSh2FaChECvYNmCC5CMdCDl3aCXBD1F
lYSfthU1HXxsJvPBi9547gBv3eIramS9ZaKXmP5EBvvSX9fXYQqccEPEDwZPwpLCR4qyyTdZSAyo
IoCQOEOGotRg/5BfJNarsKAoNTfnCM48zaxH4fewx1ICBHIIzRj6+QsvJ/PeDOcOJdXCvYTY2dfn
SZ4Adee1fX9wR3YM+PF6RuGF8Ufbxo0KX7/Bkw/TQ5zP1NUdAJxy50XvUOruVBi6nxGZO2cBhXrJ
PzuVp5pqhwcNWrWgB5knoMz1717ZcvWl/b9WtokFFtYF+Z0LrqQfc5ohHrZ4REGhVmxU5N6pHzvJ
j+rQ1FL+7jDA48fFtyp0UnByKYOCI/HSR6SaY7+f4BpU4n6HsHKVg1wqCWpaqkAaNQTiksRQpgGn
+BRYQYkky1lnGJq9qsEetGrMPZJQcYRspGI02/GG2E0cwM11F3RW1/EBjhnsySRtvOXhEtBkpvr+
YpXOpp2FPcmMGvAu/hKKTXbx4YS4nwa6oN0kNT6Jck9RasugUMfZqOFQj2C8j7d7Pkb5zlr8IQlH
dSiqzZOpyua+e7C9/ZOTx/DW3zySUE4MlaVFWvdoEayyKMfVGz6GvTGz0p4eWJNFJyhaoIBVotwz
Tk9CKgBUxQp0VtQ16S468iFB6dhFp3mDv1ChuiulnfVW1dCPZOuuIfr/yvajMsnTln5LOV9GvS4e
QqYASP7JEGXmqVOCWcGwHxyftDFyTjBwVVoWaMCdj+a4oAl145uM46OyyVHhV2ZPBbqmnNyv11pJ
T6EQeND02ZWDvOFlVm3V3r75pt6Ta5M9qkFj8LxY6uHIpw0ZSFcwJl/mXm2XBO+K5jxk3X78Fp3C
bW7pl6bI/2xUXuCo1dZPd6u+yufXKVQRr0GBC4XWqV+ojz0LNL+D0QECHpdJ+8n2OoaS10ulp06L
0r6dkXtON+v8owiuvjNGCOcZIrzZcIktoUsUfvhCcw7gHDbIzrrsoEuWVRZTffms3O3lPBtY6+uy
7bPxwWH4NiS6dl7G9SsUZpDEiNGXhq225kCN+/D0mi8lOmRFomYTF+GMpoyoRUfCMUW614jJ5efA
vGVpRavXYHnb0mIsScqFHW9eb11FRf03+RTERFi5wFmXPI/Ayqkpq8xWTM/mYaOl42ycC4dw8ddu
u9AjdGlrZKoDYqNiLv3TR4yuw9ftJgHaFCYqW93dbPMGUXeO8sxeYKwAFdSAwtbE7+oEdZUI9wEW
JAFZ4RwYN/A0Z6a3GguTOB20o2P2nuwksUj2CDEzquqrZYK4cVL/bzWAfumxPoWx3xsV/Jz0vD1W
EP0RL9nD6Zd0/UbWCvlC8Xt4XjLiRSSuDmg3IecsCLUNO+FrGX3VmLDgToXOo0H4CSCCHo4WSNNC
hP6MzQ2MpVxa6hze65DX/o16XMV+5X0TvyZB536sgRO6eboPCPsoptDHZ+SYuyH2zHw6klA/rklV
tgYHxgYY4vouAya46ibAIBTYZV2STqvMeB+tjlsvCYywrnT+vhpq71cHRy1NyRywzCvOBL+msNVh
de8dy2n4yMMOGIO/wk06FASWW5RIrknPf3OjB+4MyVAyB1g5qlosEcBOOVKCiH/B9ITB+1Yd/Djn
npXZBemVITIHV51AweeYI3mQPnQNvGvPDD8cfMAWxOd0Ms8DDaoTOHXo8xEvUBbTB1vbWgm6w+0w
3CjaFO3QfFUbeGdxe4ZYaPcrDlh9W//kDqA+CTUUfHffUk2+wfyfw0bj6WXjuBnjKJut1Mf28t3H
7DXlWry4w54wWaszdLWtoVZxGhmOqiTB9IudW7xn9Rc9B5r1vm+cQMZw0ULi8sUThQSg31ioBk0X
nmOvNzYvCU+tVOCXiSMArnaP+G0uSP21AF5srx3YSkzHQ2WR+DZyCdr16xphGQuK4satF5+1YwR3
AxDBDxaws+y+qu3k76dQcznTi6LkzA6vRgVMOj+C/3jfGd9DB/oiq6FRCzWOfwlwyce9tFsevrkV
Z1O/McBRuG6mvcE8miXfq/ceUBdL5yFUkYybbg3LwbC2Htbg0vDXNyHFdXRtlHoV6nyDLMmIykOj
q+FfVGJsyrwGZ7Kgsk6kuTjzLrRwEIvyKtViL/wvMu1R1wRQRbyuh4G4gP1JqDoEw/V8djtMKkoV
sCtzfadso7G/e+QmI7fkd8TETiAj92QUz85Y1pDP7LW0iRoE3bVyTDNX9HA6rIG3qGo5wDrJRpO8
PonJIGReiEJS3kVdfmBdqNaLvZ3OpUIntw/iHANIYkJcO3N82mz3fWYsWMMBgvCOsReKWeM1Nkyi
Ul7+U8wlry8p2OaypAANFc6UH/nPgNHbD+dqeMLJI9eezH/DK7AKrl9ZfYQW6FFVcn7xaSfycvpb
UG156wGEgDfFaEthuFgDuK0HZeR/4B55SsyUXi2eDz4pdCe9tyv7VGTZf3YwKbqhsrKnIe1cjQTz
nXAr/YHDz0yPmvCHT7Er7Aic0LNTKxrsaU0mIeMTyrSMryairzTvhYtdTzVmDUVtrs1b9lR5qPp4
7Z8KXTpWUoy3BhTQUJZtIxAkcct2uhKJ9x+lvkpTdSfIFZ3Q4UxWUvygBqy1eHXFj4N1uJpXv14H
99lXsQRScMeDRg71GdXI5OnywNolwLYlK58fRW2F1YPPWSULZcmFrQBJAH+YQcycnIYIwgpHxLLY
TwEG7ooavXVNLz6mOr3BoskUxDsH+N3DQqiAv4RbnqbK+6zw5pDTCUL9ScrjREEzpH1wbF1uqdUI
Vi5mrfiRJC5apbuaxtaIttgn+6e5Vh6n/pvYWWCRCortondIQkUtLWmYQx8hbv6iHyw1L3b4QePm
9eWWDkYqHMNN58cA7QOTkKs/s5o86FIyli9z0dvZN2MMEfh/rXDkDhLpyEqN9eGFpAklPLiN3Ddp
FP4OFasDZnZ+YnlbOaq6F2Wk+58sk/+PWG0/HEIsNGR3upqGvMY55Dt0pjQrz7EAjuQXmzAuoPKE
LfDBE+O7sNnye+4+6l9Wdj9k6dd9NQ4Hf4QMZ0lV1TFbh1oJh8DEaWQge5t1CTv6dVC91iUsIzcs
6jM67AFAN6pBa5CP3NY6XpvXcj1ywNxqvDAzbcNfXhpU2DlVPtRtfEqHc7tNvQDmvmLRc2Jpurlh
2zR8aV/HgPrxK9sond63wcEm8V/e0oVl3VDYg0rbHLZhqJOnR8jeXCIuaqKexw9CVnQMtIQk45O0
IOjM7Lvo85m2jYPPSXtcsfQ43xlsLZcKS5opMJ/VnDsgevT4lV9qaDRxJ7Vaz+70w4cPy14s8eYz
qGbzSMizWg815O0dchQHErG5sWVAZuh0nBbGswGLEqtt8htlEctk0ZzLa7Vqm078BXOwRpltjOcZ
GbtuysIb1C5FJq91fxr/DRP4v6yvmE5h3LgjzxIkirAdvqtcT1K2OV6JVkMYg9AKizW2904Bca/g
UUVmMd1N8jFV7a3ePNsXkFJCltPvUHj7a7JueMelirRnTgnTOW8jeKVkFIa4QYcfBgNgyKQ7JEQ0
4cAkiAZySvjkkOLaNY43G/Z1S+JZBllG1/0pfAbk1MGLMttmQjl7I/v41riNSiPOH0BWungKpzd3
KfSvrQU/jRwVgmv4YVe9avARKcPNk58cv0owY3y5OQZTwQtFTAEAlXX8bnMigqRrAj9rN27tkSRN
3n9L8SMrnWAFY6xeC5YrJf3ltLBJOPxXojAeLPcM1tCRNfVtIXvit0qgsNygMkwfGXVvODk9aO0S
vkCLFFys74ombVn8tMdA2ycTlFGqjj+cJzKosNUEwuNdvKmMcU8ARUHjcHRMVpl0k+lq+Uioxvvi
OWIccpV902GgEofgLJ2EorKfEZLXbGqQMLUVZKNsoXii214XDSTGVoPRYmtp/JG3NzEYTCUXeBQL
XPdiuDMlY1J/PJQfshMsg38e3wDyYG5w9ZTCiPObctr1xHwzug0eKfsS5X85k6DTCQZmq+HAOtVT
zpG8RoUpVXTVyLeVQe1SX4czRFiYdBZQQDHCzjNl8gg4JVWplyDcUEFhu4ZHKGiixnW6Tqnb0t9o
B149rXIRudignnKjDEBWUKkTCH4SEYW02GfwaOGy3BXhWo0mlzMbsqq7TO7BwpBk8yVDLckafXw4
dmDPd38zhLX0AKbTkp4eMGi40oPPetmU8FNBDKbluqsMP7aonBLLBJXm4+DNb6PTAjygE4NWT5RG
YRPqXwSkba1oqxVLuEMsD9okWyFgZ8oldvoj1eYIzgDpDuLwPcej86Lx8HLhbHsp8pCVo2u1G6dN
FikcseofIXUhz/TFqy8PcKr5XcbWELEjY/mRXIY+qEFjOdo/gaXzzk7fpUFqr3whdOWfWgNRLEBI
7uJA42i/oOqGmiA6L0t0z6n+xX0h4TIPJHw0zdE2oFjhBN7+nIuHQ6m6z81c5BcH6/S4fInQmV3a
F9Lpqyc4xPzZdqkpn9Teo0ovwx96qHdmvPGAWdyMGiVQka2rBNi4DVmwp+b7Md/uV3+jHxuRM13M
GQyNCBvh8qyWgXTRXwkb/0YTfO3K0n/f8hAZOYA/jzQHHZcYwtzrsajiqX7iJEdWH8ZEZl/KB9GP
e08R2g1x2OFbKzYvKG8nQZEn0RdHoNZMmmyEdR1k7vAQQRSrvSJJuUe9qU5LQLqoCugNScvsFOym
GWvKdSOZRyOXOcFrgS1PDBYIaX7LZ+Q3vKPZm0Iyo06zjyZ/lT+3Q414JaoZeJIPS9+RDfnCHooX
9tuqaoJFkhaG4krqBX8RDXM/bMDU6pyLtQGlWoUjMP/4f11pkp9zIQbTyiB3QYQm1Yg1/UxMcOpq
U3mJgb3sX1u+t6CWBbpwomxK3Buo3A8sujQsA2zHEGJn0WVM1vbljFmA3H+B/nlSSNalzd8zJrZE
9IGxXsKJKepzQIdU1EqMKUgayJPY2+3qDSI6yzy3+3JMaKZlk2SupBfhshI56zaqQjVNVWNWqR5d
96aI50hikUBZ8hDvlN9xzS84wDuGaUruDp63NEwX8F4QgdzVf8alyfCN3Sbwgmr+YZsWIxO0MNs7
k82TK3vORwPpVRzsjzrPHna11MYeEfSR5rfmsMZFWbE/QrIcwE1AX1AxMpf2biX73m2enzlgnzXz
nJufwCxUakQVnGEETr81t577TDYZOEaRCo7orxnMubWoOVlJ7MmR5QGlqP3wEDaACD3keXN/dLxT
P20G3jGxzIpAk545utsvnPZlyw8NPj914SUj7ejRxHfioIMLUvVNzRQ3b4CJYpVxjj7zLfDDJREh
Lcwvri8+t7bp0n7S3MOcBva+8OsjDPo1roWebECUvVq77zue6TZ4BtF5xjnVlHPTega0bvk37IYV
xXcm495ua3keiQNEiXhfqMaswYRmMXbbsQi/wg8nocWuotUjZVm6rphjeGhP9UkSF1HsAfIvP/jE
O4YU/vKlanMei3ErTc3TQ+TKdmzyleGYdt0dIhCZBMSu0cM47a68X2MJoRFgH8JT7OD5qmJ69xCD
NbhmzjKKCbR8sclf8543BaHjfwS912vs/FDco9n207ncmspBCfP2kl9rThFgmhEUl6HTM7/bQV1r
rQm+Yjf6G/s+dWOG9ISJhgwYhT376IJxligwcyW7iCfP10g9f1k7MwQoDMb0Rhzmbu39fXLY8Q2f
4Bc1/5VANkiQLiNNWePanDqH8cs2nDVjGIZ+hBjkhqGNMPEzeiigzmUXWuq5NQQA8+c5T9OisXgM
xLzYRwasqBCcf3CxY97AeSXWN5S/iiMP9NQ1EKmIIsESMnhD3wDBoifr3xKKWL4F5QNyXzo2Y/ww
CP2/R/14SkKVE+/iRCj/95rgC6YZoEOs/y+1ZmHP94mRI1/PpCdMp9CiUlAglFt0S0EdBYzSZXo1
5uDXGeyQduPJ6X1/Nt8FwAXKDWElH4kCvEcZJ9hw/DL3KZL/WEHnu6ZTeLwnMj55wiq0sjcUXDy1
ylFzYpycAEDuDb4gOuY0jstSRWaDQzQ2JcoaohvE5PrmYOC5sWnVSRUEZ6p2juWOzsRJcwn+7pED
bHHDoaagvBFSVLpzkvQUATWt1pbPDdPQgAYIVauDHZNDSD5KycvOKshBHCiYsFuLz/dtgWAwm3V9
NDJlXUDbG9WgY1Xl2eQoFdf75RZkCFp5Bpj7eIp5z4XjS4mXrfn4GzP65nnDodH3BhExZmr5BnID
lEsbsNxQ2fDPGamhFEGKyLtjfob9Tfe3gWiUZc79XMRtg7TbDw1qv+yqD/tnSKPXCnRbhzT8j45k
I2BUOWoMc7MnO+ugcgZIThK9X9ApIONwBCiFACVISXYIMFbeFpbqWq2iB1OI2DleefQQChqGAcLu
+wTOH1pIL+ma3Tf3xMhY9H5Cji0mFzz+xPNn7LXjTdf7c7q6Rhoj3QbN51WMmYkO78joCjvRKfi/
/9PRowWpw0awalB2LUrAxb1wWX8+Jukwo1NC9A/1daXUz7phHUT24Y10TRgM0QLntvndTdAsnIUJ
wR/vr3C+hj6J6A4jBnvnHRyyb9ayREKU/2sFAvzNQAocyQ08srDdbdp/WSMM8J/Vkh3WWeaNg6Z9
i5gbYNIWjYHTipt1IM2lKA2u7MtAZt+Nut9bp79tmuI2VA1TytpFLZZDAPcxwfI3efZN/zUTnKps
w2hIiGLrA7MH6+tIxfPU5Ex4VCHYqFGhwatR2r/r8TClVloEeoGMf7KFF4q91Rqs40sllBbMFpM0
FomJYRl6vvOLG+8qEliRoPRhCNRKpbhlx0iFu4DhV7UMNfCqUA2MZ1bCH7Ozn7DznRT8vQvV+KRP
qRvscgxa6gC+aW+qVEfCOOAjgIXIp8+ePODn7rKYYBmVpcMAxBe+2sIqwdGc1Bdl2K83PKbA73+k
C1kXia5EFAyGYCKVSfbSGgf/k0mAHC+dyb6eZOY72FbtwLg4By7yNvMZ1N64k6hOn7BM5rV7JMdf
YwU/qiKDt5107KkRnC1kGhu0IXcycYMNQbWNFb07Q55hFZkUHpL3PYEmpm0LfQlktWj2NR3X5M2A
5Pd0iUMVevRFN2pyVOyYJ8oKfmpkM1JSh1H0rVa2Z/DUknUBl7CxhWAXrxl3/f7PKV+iTTS7S57C
S1iLLCrcBD0TGjyB31uGvTwiFkdEC3Dye0EHyZOYVQRZnZkHfaCWsdUJLUCiAp4wt5Qsaau2fMeE
nOuqmvJG+CjPRZMaBsQyNnTTN3Kas7Zk3c8+h8S1rkvYzJLx9ECrKbspLOl8B2bRkEL3E8VUPRQU
ySCuy11PQvZZrpy1J1ij+sMMiUgdjMsL3sSLy1bp0kZs5tD3Omfq55gIQ6lslzDrZsqp2yM8BGUl
s3BrYaGMbp5kiDubKiu8NFf2KUj8HDZoYEb/x8V4BMapyS1RjYL2TIcsPYELUY4EvSwTotoo/+R2
W7Toh3zC80ndP72X6VfRCLSLVuzRwNkNwhs7SfVR0+r2AWUbTAIrD3WHceW8ZX07h6V5hKmlrqij
Z+Q0m9d5ob99uOkUK7HG1fJU5IQ6+qABDgHYj/dyfqs5HrnP2Rx+DOyCoDCrdWNI1NrN410G//vd
DNwMhYqpMvm3KVv+K6/2V554cXWp5M8Cgt1opGod+6DYw3IwNcQTxtnDEVFZBOGix6q6UJQxXQQj
15qR/HV/VKePf/gtD+WLwgrU+/m6o4gNh7Z7zQ0SQd30ZDmM7Ft+cFiP3gTlZzgmN9uWKksiYkSi
q6EqiVLyXgwyDU+8oK95jqxgaR6BHP/jvtjot24SwwiK1/SvGQ6IvIGTQocBNiKiQQ3hCojjukar
Ogpl3fYA2yea0Y5CKn0dtI/OoCSNUxESmWAvHQArsJ6tKSXkq6PO29ME3Wt5Xp26ja7ImCIFaKbd
ZhQJ3Mvc20fPi2BYSfurrf+og/YvTS+e27+ekgQAuBeuAMeuqfk/3s0TagifrhW/S/VOSVl9Ioie
VFwkt6J+YNpdETpdkaIK7z3RBjSoAOIHB0hluQSB2sC7vXH2qDvN3RwmUVsyzRMs9+jLqiGgvUe/
IQnyv6G6VJFMy40Pci2pMnepR2BYJ7ter0CQxv1jmB7rkQ7kj/cx8pHNN8yanTpM+wEr8Xvd60Se
G/uOeVwv15zpZsVA1PQUPc52aGYNjr4s/X/0EHhpA1/SnMMGYRoMCLSQMr3Yrn4lbaW5qJljen9V
n63C54cINejXp/Xys/IbDU8sw/wIyMKFEbD3hSebMcCIPanFtemrrEfYY1UDP6ak+PqEJ49jihJi
Sca0lS7bmwQ6RCeYHfrY8Z4fgx939/EYfU+aPYs/026tV38AkMpj7fqo+r3xKmrh1Rp87e9xkjcJ
jwcsIXyUxMsL57a3YMHvXPq5j2GITTz1BQ2GycLPIu8Lb7WCJtK4udQIj0YIfsB5pos9ZQg/h/EV
xm3MoiftwymZ0+vRJWJEET37LLOJDeUjeORyfUK2IGIfZ8pnr9/+inAtKP86neBTl7DabBPQIcnk
aUVYqHnB3INerka0R6PHjp7qNbnLWZtWxlkpZaskWmz55B5u/0W9J0fhj721bf4sgmq/HmT5/hhD
hEbBWKYCn6kGmJhdf9MXzmRNtJZH6LZaPx8wz2HlVRCgA+XhuY9+7o+KU4PuvDYdjftfripdKVqV
bj+itAsD9RAubbtJSVulbTDU4VIQnw1RA3QScm50UhD8Y3nGiETvquzxJZW9zLEsKwmF54QJxRhB
Zvv2QJ4XThPxPsEFC+2dBaNp6t2CJV7KDlO0FOatRT4/0Bi4SoNymGPX8eOevNSWlfqWy6bqF1ed
fJJq6UBvKfRe07oy6jeKuiqlviCsO0hHeNZd6FhvACHT1+51dFmVUr9y0Pci4Hl4UB7soduNlpAn
F9UhTZUji14C1IcG0wCeMBdVKrnXoJSAaTYoKvPK5C4p5Yo09YdJFaL+fYEqeHDU3lUJNA5fjvfE
MtUgNVNVuglycJWV/wirlFbjDhUgGqDhtS47PPlsdjjV3m3eQMrDubDHW9V5qMPHUS9ghb5nRqiH
cYpeYmazj8a16TbqyhzLA3c8DAzxSDOfD0/Q1u9D9Nm6FKMd5XF9nVVxar85JmvguJMGomJj5MKZ
FmwR03JG//l0e+imf3KZvCDF5MU/z8vL8RimP3s16DGMrrBdobaFXF7jyuWTpjPaGJU/uaIBYt9P
/CkGO+mCTV7a/qw/yRXp/zuZkEm/pZC5Rey7Lx2yHvDwuzoSCVXoaAnPSXfLAn6Pb2CiqJuUoHlD
M1crZ6ZgBNOvozeDpFX7T6sPCWZL4M0wl2TQbByu6HDOwtKijKYs3ZFtAvIUUeyVZXbWEtIUTBP+
qoMsP5Hu+rT7PjjZoVTbJi96boSIIxMjDSMKfrrxQH93YhTNJT57kzIB4BtkweM6NKhH7rYe1uaP
NzQ+JV590yOOPRY5z2EGMjjY+NkW7ZA4RqIsGehUr+o8uqmqr/8RMiPrkuDLtFb46eJrP58A+3AU
FYNklKopqwA5LqPOw/yBKvICLh+ayl9czgGIMLoejqYHjxF05/wMaKSHekA82f3wBaOOR9WNezSK
KWfySBOH1JQhmUxM+uqgeIJLT3qmV2iUhd5Z0afXNij+ZgHV1RMbxld0D5M9fr3U6GpjVuDPF0HE
NZBk/VJAn/idaMvbYmvlu/dpmJdpkBLkvyykpKhDTnqGzKgQXthNUXuKvs4Ms9U3NuBFRf/6SRk4
MgB9ufeeBy4pNLMmtRkoEzFC41uW4Oxxju2Juh2OF8FGsY6k8XHczxzZaYXO9EyMSSbORKWeUHUU
kEBZbOaAHTb6+as27ASd759/WRTOLvo3PsiIbnbBoEjN6qCaSPQd71UZ+0hT6WG7nnmmkqHgEYrS
1h5o6gIR8lRTqFXNpUAyL31zCQmqd3xneknQMbOISPRPl26XF6KfO+E6AIKNxhJYrE4Ya7e7iz0w
2jG9bBqV2ORjt0dtmXGqR5B9k4eP+gNDarsL9qV/l2UyUcBabDdQd0pmDqOkjTL+KJ6jMYW72Za7
hxmHm6MK9AiMH2rc5hZOiUlAMzmvN8Pla4cevtnQBj6KR6ZF1XXs5pA6vCXablbab3n7JQcNoeFe
vaiGULqqdcPtu8amqNd8LDavEJClxbfsqUXs8MpQ7DOzVUwC653oOd0t4nuML/ITeTawRZSx98e1
UTrgunE48IVvRi1ftTEXoOizzN6S0FhGRyXfR+Rd1vNd6Jlerwk1p5xQTbP1J7I/d+l54sedKzxN
0NxSDjx65YX3mWO2ofuXIWKc88ztvXF6PJiDMRucmAeOmmlal6vZMYU3UcmkJmjzWovoX40N+MXN
PSOt6yMy0Hzplqhcfsf6LCk5ckXEDB6F5kt2uHWwPEdVxvCMydKu2S3vCTamzqGC2zGOyCyBCwY/
gvP9VUxGbpLBfA08ffwn1WqK7ecoo1QiNfXZ0rRT++hgrW3Ouh6Z/wVJlnpr5cVkZ0ir5BYPtYfG
jKMd7TTi96aK/Tws/X1GlF3CZmrVeJqRs72VSc9nkg/h2z9k8BLppZPk/ylbchM5ho7qt9mAI4nT
XB1cD/TKOKDi547+pHhU2kyRlW+qNVL6dIMkeWEk2beOySY9M7xyIv5Qi4WmT8lKK95wJFMh4H1x
w5x6jGePHLSfA7H+lpVPNu7ApaBS+gphwe+THAYLCYzJu24UA39E6sZT83YRC4cQkz+S4zQob++g
2F2OxReGGLj4wo62wewY6YFqoaliF5CxNsS9EO4/ijLZYVnxhy/b/PeE6wQ+5FzZrNeTk+4FRm0n
69bw6tD+UbL86xf0cOAxAqSvfyzyGyyGatbTmhg4WaxBOL82oE4xFvMPm4JViuoAK4YoJIfn1ma0
h0E/X76VHTGNEY/1Lwv2M8yN8J0LI+pI1WM7ndbC0OIzTpPpRV5PT8jtVdmnoJuGvDOzfpvNubeb
7bgYQVpFL6KCEG4p90CQaICFvfk1fO9SH0aa5md5vlm8Aw/6sf8zYqyFcksTfrC28t+JK6HqW77Z
QiWSLjIYgJRL6VSaYRwAK1ofEdl5Rly2T6++QAdse3A0uOAWTGh7X9JXm6AIzXVc3yRbg0RVii9u
dDEdb9XPheGvfRhHgI9pD2OJsI1+JJ9s8pY9S/+nUwKKtJ8qyVpyRL80vTU4hO4Ahi6W9Mv7hde/
Qe1PeuaohwTmhLfRSkDhJefVdI+EpZaX2VzjtxXMda79O9h1Z2gQ6JwNOg8RD1SXVLh4aMjcJU40
ZD3KCfcuXxL+TrYfEseh7NO0yZJjTnVAUlrvU69BsuPNy8fz/5gwJUEDLt8NoauhAX0o47QeHKAk
OmSiJliLV+0EhoGUU3IBHfE5HFnBTNxwkRM1O2uL9Bp1DTIw9dE5hxbnXVthoNU6hlFcs2/4H0/S
2VoHNFScceOJHgZ9/dHyPdG9iP8/MtccRWft98trsxS7A8ky3kdpeO2GlrQtY9/GEduALPojPQT+
0N/af905gLieyq2Rht/Re8IltiHqt0ZX6giSoa6hkm3g3C6pmtOSbbZZlhkYzvlO9vu77dwZYCIq
/zZaHG8VY+5VlR6MWvgwji3hTxHSxNTYthnXZPv+Ijey3naQiLGOfNB5Yk22pZjEBoqTadEbmnfc
Ud9Ask9sHFJ9CBv/cJ6GEPKY1Fs9JRpgPo1eB85m1SqHexeOxSUu1aduisN43/VB2zmOsryvyoSk
uxqr/MOxQJj37SWOOuL8IInXnEhEsFN3PYgFhIp950bi93yeiQjOmUQxyYl6NLbvGYoP18IKrJWo
cca3XyGKAtPdwvl4Q6vq08U3yugKaK/NDAR8/8v3OOm1PcAWj8XDk5yqk8dGBmEIaGYyHEEsJngZ
P13c5ab0/maMlLWlZ2aAiTvEyTKhKz0HwBa9qQoxX4b/jynuBSKq7J8F9LYvZpMi7Bo0raCtni6L
/U2BlzeVmJfUsXB2LBikV5W6tnY4kySxo1qN3jaCac/xj84SIkq6uew6CTuA5L3dFq+OZKXgPMFo
5AR+SHu7s20IC+Gpmo6g1ejkZwEWb5G3Cdshb00ZmPFQF4aVtdQLtO58K00/i0WEz6KO/0I7hSOH
m3SGTEUx4Tq8XOqgohDs5Azt7uFhsTJYAA5Ks2qS85aL2+IyjtmimAWABYzWjpnU4QtyYp+NiWYu
0b497/fkvGBpJpbsFtjNpGPwmnwTMUKTP0lilNQj+W7ZAKt4rHRltBNcubCyVXYF9bVos/KTVqp+
Txr0FKNwdfnots5a7iZgn+a1Vh7X5VzorcYevqZFxpZZ2sYX/RzLTKaV1Y+xkTKn7PySs7mv1QZX
DBa5wnquv300L1RKEbCSsW5TedGtAs+Wv01i5L4i3uqZM45w5ZWhUHoZYhlD/Giu9sFRItDVenWP
lQ6hDvLs2y25Ni0g5CoHoMs5MQf0KsJE3HiQ2mhs53Z3knZy3J58HqXtbjR9fOKdKVPAqcIRc1PN
0GunwgSW9Eml3Njm7/kBES3dAwYVpodYlZX/1KMKsCSeR2ejn9XXG85+V6GVpSWYc5F1NG+L2qvg
HELfdHD9N4c9OEhYHH3SSFDCjAgK30gydCw/zIdstgklhPtVzCNCJRTqh/DD5W/NlIpSZJAoIJxm
y1D3H6T1nr3eenY1PqGapwq/Wu2psnC5zACRBq3oEswMj3UyUIZCJtsOoFj38FprRO1+9pZVqelQ
p4LAzSP0I6kzDczQeqq3nKLYWLOWZHc2Adw/tc3TeotJBEAGP8nkRjo359N3GEY/IvJFNZyw+3Mf
EEAnDmJIAfCjsoeK0/bgIkQElF9svcLERhY3bSuAM4DgigYsdCXQ7+EETEzTKgsif5i82AOgXu+V
Y0uzFC2BW3ue00zBWP2pviY9spnOMKlWoD3gnqVe6vQWza30fiBfYmjOzmTwcsqawpSJ+C6SOmXw
HFlws6LFksei5edqnN4r71EobNqrYiOjwtjYIgKBDXSi0mCUI1WdtgXw2lKzEtB9WOOka3E7qD9z
rZiTGkTIraYYam9lQdopWje0lER4wWihVAehNPPjPe4d6igucgsoaskXuOijakEiO8sIvR+n5uGh
LGgybxAHTjJ+SAiRrwPIKZtHDfHy76iA3WddWqhtuzovbHHfp8xhWkUrQcRmMmA1j0oOeyFqRZox
3fOKonCO3jjlM4/DLVqukwu1iXbKfBDB7IS8vUvgy1dNjzg5y9tC//9ali3lUycZyixwpSbcbJ3t
IpLzPux8iDkFyq9jDs3vP9eJ80Wk+xPPYCdReZko7bFSjyhMeZIa/CUy1omC4hRj42qXfxy/OwaU
+MzfLJXQRfrnPnhEOSiFdWfj4gCFcd3rgYL36rzPui+5w7rkZ0d2uaWygyT+qYJO95JzWKwr7Ek0
7muwu9x9l0v2MBxj6phg90nmPhWyaxO9JLyH/bxqXgrQP3kMwTvbubptFZmU6KzIOMR04m5MVsHK
V5xWua87KFKS+m+QLoAzDHSpxeauZFRPhBs76OThWpBC6pJEL+1u+45+QDS/s+aaIrRh/cSnp8Fj
GC6MCUch4fb1scw1mgvO8J59KkQ0j273OAlg0gcQADcc/pm4oOC7VXSxkH8ZUkEhX5wPdkRpwb1v
hFF4I/XvcRGw4aY2sJ0kQGHq5qcOmu+P15QHIRbuREnjNK679lAD/S9ePcu3bwiSliMEUX79PpT5
wXZfwZyC6IQjh5TIVnrTGROr64nOa8x4de9sheu6oYx0Px6VhT4c7GydHwSLVQEkJ9d6EjH6enz/
+oRGMZm9C+9KCVw94D4RW8OG5cl6buWsTe6V8J8mb2KAhGfnf3toFmFQXIYKbZof1Nc2iJ75Q4nX
C3YFYViWjlI+YltdY0uh4g0BFYVo00l4aeSl4DHusCSmsSkJPC6uHJuXbHc2Ex1Xhl2KaGMjcyZq
uAv0/KsErmbZgvc0bQzNzlEeS9UctAcx4cYEKuKPA+JBKbUgO1zBj8BFEJLmprOrtKtJuv0eC+Om
f0KOzGbTJ2kqkLee/oJCT3QAKrSMCCQv6Z2zI/b6IelFaQ+RdAjFyYZLlRKRisYI/z87nUmqo+uN
CGk8jM1VZ3MRbuYg0iJqDqKPynNZdKSU5ov9IDq+3Cg3TqNOqcF5uG0snR2j4Iiufj1kkHWnqjM+
21Wxu9h6mwQ7uT/tV7RNoqrBYqACLP5zTSTXQTqsTFdfRRsO7PLU0dvalj2itzfEpmUszpja9Ptk
kagM+WEd1pQreq0+sTBOrt8lojTOXFxDk3quzjjYdX2ineCON03j4hyUnlzKD4nx60FBmIf9MS3W
eJdVNYsT9/YsCKKf72VmlMqc2D2uaEqHvdMmdln8JfUKqxUeBfA20JUhQ455pvA1KGd7ogNLc3xL
h03I1ncCVBFJTbuO4aFCgCWDMNrc0I4j66uD35ueyquOWwe3DJDk3Rt2iBRNUm3OPrw7+MU/1kjP
0/DrfzpBtu7/42FqwCuV7IR1Wfy1P76ICDRortcemBOLDZCiLpB2qGkG61eBifu4+l2ukF98WvUD
peDN38f9rL6TeS2SGbewn1XaKra1KIcVtk0YQ1I80cIhb2joPmJeCcCYH6lB/mXRhjXY3Ot1qLSc
f9GJ+DETXPZ2E6J37bPrmn8nJ++4KC/XUd3EfwItTPRMxO/HFs0UqD3nbkFFbhgoRNjjxQgof/3C
fcZOPlmHJv3U8IxH9qy1ay9vcmjIv96Zu5PKTGjeVmFDLoEZi5Yfi4bANl+JIMmKCWbYAHwv1SVy
4U+aWCyesScGkbfGuy8eBI78Ke9d9JJZ6DLLxd3bjXfCDOSbevxGdwJhOr9zVC7z6FnP4G/Q3RuJ
zS/LPZyX3vN7lirr219DhV7gaWiylewhOCKEoeHGHHH8QH0wUcsKugSZFGL2lNkFz65nlfK0pJKb
CfZD3GWUEQysWVNSEah2rnkuq9alNJCi+DmJmRfIuf4je00hptulJ6tMAKM0gcAe72f2oH1QqtTq
ZTQnA0Vuaqp3vkItLlWk/AxZoByWvcdF3yUeW5eyNHKUCwAwkLDCGGrWuxQo1bnhNeqIzbqdPo3W
bGB3/mtTzU9S2gGLRta3i96CdtN3hU1s3HTILXq/Cbr9MMvqFfL7pbYZ1XP3525yh6bkpytgp/X1
ar6sRKXZ398UkAz1leBDDVqFRUkJtQNOomielQnBmk6dvcsIrSUAFQWgSPzfKt6RWICSBKRmX/df
TxgLGR1+7jsGD2af093Dr6JyOENJ1NUZU5UOF/d9hsD8AofqVkM0rDkpwsPDmqzEMwTnUJV/tOkV
0ZqpSRefibcxa57elOvC9Y5JlslWcruorGphYMD9bjFbn6G04atWk6SxH5tM5LKO6Vq+S4sTK76q
3k8OAkVhTm9+6aquaQ7polKnAx2P6Q68hNWNIcLev29Qv6B7/qkEtVYpN9jNELmMK9QwwI43V+Lk
VauxopHvrKMc6ob0v4gxXsDn2V3Mz4jSRY3+Ip/2GLSg3a0y4y99GrcZGElEqfmMMuWWDdgEFrmk
JpyO12Jr8iwWJZ10X0lzYMwk5WoGNhN2rAgo7+/7HdMVKZWNvgvJ+DX56a7CtiOO3ZdgJBlvAdlI
q3eI0fqXjTowUMSWO48syGoSsJTsPx5psp8KVGLUY9ERvmomuoYqQuJrpr8qeUMNmmDnau3e32oE
hMMG1lj34rvhLb7IrqV0PIl+tlxYBICt3ZMAYUsFzvr/Z6JVTQaf+GmgyR6ar5LMeVW2UrcgxiFG
CKXYkFuieKmjijU+JfGFFj0Df3dVoZXKSeMiLYIhvq2yrFTwCQyqa4IeZqmWhz4Yt83wKJXYTR/U
hwOgpHw9Hp6TmyRSjoBrttv04CFOMjz6atVh3zBPrfsqCv7uRrepIYqeuPu6CSuIV7qT7on5Juqp
EwETs8EkEOd68kvCjo2rTKbd0oAsXUTdjWe3RgGPjfJH4/4gCChmWbkV8A7soUoLax9Ab/2wJKVs
MQ4+6u5jVT5dIRx6f5L0JQN0wupftqya3TM8e6JzftcD84yQkvWSge15mqQ6fuXNfKjw45qI3Eyn
SdA19U04T1Ho4iYQ2LCwlZ9x0O5/cQsrk23xKA2vR5Z+U1qTPV/cGKRauK29z5LYB0FcIs9VLcVS
BdHJc0yCJKV+xCmeOnfquLRL2bPzpqVpp60RtUSqgZwTKYjpih6sMSE/EKVu2MWXzOcZVN+3PzRu
k9JC67bRiB4ER3FFXaRIvBCYiIdWlNt8vOKmleHYmw4hyuAkwwjP1r3ElWzwoxXBtXj0yMkjuFx1
15dYXQa4zY3aLyTApLnEIaceqG67B1wyZTkZA7Ymt5SEJzq/DhOTsrVWNEBscygWYprU4kynQtLI
nvRFNqKMv7tAmZfTdVVs1oR1KEWi0DnY6HZ7V2XFGcGOO/pUmLuMpvYA0NVlEkFt96cbMfnQ901k
uWVmjSJRIeUgIuTvHfMy4NqtbfyrDIH/jeaKOTpVVJ482bAeJPCQ5oGJzDmYuvv2MNAG+hn5KkoB
1bFx/KxyuilDoApFGodpI9BbYJMprMhOsY1gd0Cwt/B82j9Mp+8v+Oc3BW4GDWqroW71Ga88jIRV
I8j5IQENAyKXLwHxA/UrjbY+j4yEsQvD/BJD2ftbm3NszIclvbCP2555gz6hCOtknSMmFP3L4eir
c06GB5SWwpEKi3HkvnVVblG3CC7UDsjH1Wn6QyRy7dRIKH5kzitHBcnwO59rvQQnRZL4Q/ulu54p
e9cr3diVuDnfjFZCNe+gXzwTIwP4vN50bYBAfTS00Ci6BpmAbi2wacJ7tN7FpquHR/4pIRD4C8Z2
ITcaxubzf1UuXuMVYPdS6Z6Oij0Kq7+/llVFRWIu5CYh46rpVf3A2/mjiWJZQ2XyEkC3lFBbDtw7
utihVSSVoC3XNlYOtuEy9vfJ+D8OGmojy7N0C55xkve0UCv15XQx8P4OlTrHSXyrgJvwW38TmTDJ
19nrIcBKKHY+aprqSlNc6ubQDabXCLkyUKzNtMzrsIX4x3zGwsUQn2JSRfhzfliuPQnVgVvwDNpj
7qSSB9ZvJ/0iJTu98V0XGgNJS3+qJFVnHxTCjuYjYoZu9hUL5H4ZQoVWfXzryjT8Y1ExKBcQ8kJ0
OmPdzHmKRzvG7tEVZh4zeM1f6TjmHLxIpGgWi1TKRQPcX4a2nvkxm0jB/y0ae3isFUIqUeZgKk46
HkJYzYjRoMqm3usT55VEgyb0PXYr2123Tf/E42JoRywTmZv0xzeoXu4sQG30Nrx3M7p8iNvGyGUh
dM96KJhYAbzNgAvNdwKCsbxl1r6X9sIEjH2CWiKDN1WN8ksEjANNE+83+D2z7X9T0AudXO06SoxW
pOSL1WPRpIWV893Y2LqAR2n+nrSpiD+6sv9Croy70/8hi82nmUAam+pjejTBK8c51CS8YOlUKiJC
MtbXFCiaROjEA4oNTjzAOnAxrkXFj4XkfHtVXvyiPHoJxqdC20ct/6riXQnNjRDqDncmPZGoWQKv
0c1viNs8+VC8ynwDZA6VLeLF/kVgFVzen5vQP05RnlsZc2oRoMQOE/e1+nCn2zqSzkhfSBhiHwLX
613/NU/uTziIwp7GT0PtMFO1gELcm7f1sUTUGqNZ4lrHTyKrtwI24NEG9o1jKEzj7CBZDndbZnVt
hCBIdFHjZgk/sw75QxRvCrFneVlzhC447/JlbTM8FxvZUrImpwQEGJilQ5jgkjUI3yyM72HMwbSc
rMTC4LVWW1LeIP6sqLeF8PoZuR/ipvcd/DVrgFVF71kdqlWRZj/MaNeMTekFHNQZOPWeobi9FLEh
098GSTbpyjdM2HsOBEYxtM6m9evFmQPw2LbBL5cAOKr9+Y6UxR+A/WYMJPzAcCp1Ir4eMTcOoEu5
eoWZDqO9AOHjd5exl670Y+oTZOlbQhS2uqzS4vBspp0eEeiUY0ZcXCEpuZitObliNOkdOBIdz28Y
fW834F9y5N76EsXzzJabe4RSdhBeVLQnS3xGTywT46IxvKlSDgoTmIs3qX7tPv9CFBCKCxcoybY/
I/QMEMokZ2bvmeJ6ewjdM03gIE721/ST1OJmBLApRNsYTd9AHguW18eEBS1b0LwGOZtFnkrRGtg6
JsRLtx3NesgVr1vxFJBKini3WAi5Cx5HMqP6l/HOOHb7uRPBH/+wTEnUKAS8kayNgD1glCmptwES
scK0wuzn/IC6znEqe/SWOp3/xHRFf+p9MzbQA4fCkQGytw8t0qKWwWQzigh3lrQCUD0CBVSZ4jeo
ePEE+R03EVnJTU81cBCFLW6IF9OgOgaox7PWpSDeCBqQSK9+qR60+AmEIlU+nhhbK1yHj7aMKMLq
+1Y+XewDHcPb60G2ggg7O0CSQq2wOODnnch/z24nysN+/TwUZUqrcZ1RWVv7rGU1li1Ks+iBVTku
j7m7tWoj4VHup0GjK+4WrrB2hPG6J1byryNHIfcQ02s/L1o120+d+N+C7nY2hc89yD0OZRCl6WJK
PLYlGN7ZPW7BUqY9FnjWNQJnE3gMgFqds9VdI/fd6cwMF5iJXuOa7/uVe2IUDnWhwqDKLaHHh2o3
vnrCjeRD/YlyHISHXDerBk0m2c0fTgp+pLY6Px2Y4lffGeCnFmjNnf1SkZCLowZhrBvZkffsG/PE
gAya+y/sCW3ohS3pk4zI8uAhlCcJRrSI0gyE9IOjqjDRJh6Zg/AjbBy+re8Xu4qfNJohYrPyol5i
6v6eohksMTaT1v+jGRuySzVHqGKxPPJXFLBZGyoqNZpCKkwPUfcU2WjP+gCv3TDzHpTfte+PQxQ5
vATQYp3/AHZiscvOVf/Rz/GJ+p09KpY/j7aQOeV0Q37zqAjLxWqYyt8sjJb0WM8r+gCRfVkkDDta
/6E8cv/34oNsFQiXAyDGwN/gQaMhBBrWjF5YLxVAfrIsLGntUxyb8X6PP78+9+OkXru+i+zrq3pD
vbb5UuvrvOoc3DhgbyWWLVhC0XfmEsDZRP7wwObr0s4W5cFT+v14/M08LnPl5uN8snhIlTUFWATp
1xaamX/Z2q2aE0P0cvtUtglbhRIRqNPf6urCbfof12SLBv0I0xan8k/GsULBOrpd/TWLrvyu5ZtV
tdCGQwAzWqeTLe98GMGaWuKlxtWa5DF1Yp7SV3CFCiP2k9GxP2sgQ0fJOPMFDbnHtH1pVsIiSdK7
Ls8F7cA3vnzGLre3VpSEF69XAb1sIRJ1GgvJYdSHvCruUNjy3BhialNha+zxBxK6YbkDsqakXvyb
mGb8lGCI9n3SetcJ/LjAGhGJ0/PegS0KzKQZMxbQjCOsEZ5+wx8CqXDsyVV9IuIrrMool0m2P571
MdJN1zxrJcFHr0RTARZxmkf3Dpz6x/b3MJeRGP6gf3ZJ/XZrD606vVqyTuk98d8WyAS4rjKZQyFg
+qELNcOhMm20yq5PT/DO6HWdBxTiNIey/iY0B+LTPEb4QVUz6KszVpsb7UjPsmXwPl39790N4m5I
BzocwmBOfceDz+/mwz07FUoWnmk16tG4X0zVIRgy2TtAViyuXVoMqkQERC1fDelqXWo2CryXkh1e
lqC44tkSM+2UEhIW1RoMK59lf/rw5c1vCDTGY+rE1b3/Uqzt1C6ROahmSZgZpP/pRhB0aNnfNciN
p/EEFNW7MXBS1UB6e5Em+HL4k2pNgg9d5So1osP+/Az747g+zml+Acvdikz8+VW/kLfbo8wKNaSb
XXpQE7Y71RyNMqTqK0Jw5addj7CiP5bimKg0gzgGJwwOaj3ZsbDxJOM8nw5KMWai+iMe8nCn/Ikg
NezPC0jn/3W6EQ6rrVLzlv5cjZxHG0tDQTX58x7nUlnjQGJU0jdatCsH+au/haabhfBkCv0p9RWK
fGDdC858tP5J6MVuHiq9MVOl71W7XmkKa8H1WvR85McVxnKnbefEzsrK1531LFgku5/E9wMBkGmv
OP0DeOuJruQ+qAUDvWY8HkvIg2iFfZ+73uHT5efTiWDHEAjrA0bpFXHcVpk3ujsTnkLknn4Rc7rq
+Y+3zPSlhs+22+3QP88Etqjchj5lEo+9LZx6EquCRylEOBErFANnFeF3goNrMQr9u0PqzBiySzDO
ZvLv4+KrZ0zkmlnnUc2APzMSUqi4Ug3h6zhKpKJPV2x1bYNCmpR43cv5rmVF7MzDW7HNmATcDdPc
a4r6tEFgQLDcP5KbBnZ5+zLBmcReEttxgYR7ucFp5HjPEgCIeY2pQO70YxHCrDsVlHhMJW8mhamw
7+2fleBOFz1YMIxAe1UmWlR3ykPOIowYPtH85Tw+q8vkoJ2JVl+B6uZajURQGque1BxP0Z9uhpZ8
EbB4hMHoC0mbWdBzmlcipxj5poJUwz6bW+5gf6B2dTieyALtge8z+W10ONNPwwCgJJcXTwJ8YoKI
4HQR8FaNlVZKlDRpO53h8eeuQQgpRG+DNX3TD9kiZ5D1CqGXI22TwOSl+i81Dilvy1nqLFHga5k2
Ywn+4ZVT9fcFxILVP5K8ylPrBgrRFlG3xGa4DjNG1bGqQmGxxY8rQAd5zHrEoxmVzWwnyNhEk7pv
EorepndZVFFKBWwtsGwYxxhPa+zYTtb5adwWQsocUa3SwKADFi9PeXx2wupIKhmydO6M8YATn0p1
z0wzRd90zHdlXR6+VRiHLdLrc952DvTHjcasS/6aO/SW892sjxUUgn7LzzlYljzU+Nj466E8e213
snHihCyT9gwlfkDguUO5xvX3bNOYAp+weBjlgsuGhAI6bFbHAzv+k5dhraizVTow04KULmiC8DQe
bj6Zq/u8GEBXV7Z23PDQBbf15BiE5Vd5oDo+NSjxj2qs7ZFabgiRuAbsx/j9EQ1dJ1EISlfWKDjZ
uyxNaGYtTG5wQQ1aAfXTS8Y5GYF2QMO1ErZVio9Gsgab7CsXc4vjhjSBYXWP9VLGseNu5TaljdC/
/DCx6eB+p0y4MROZ68Qh0tseJLO0rhA5VSZutzOQDmVJQS6G77wjMqJQoV9o5oz4/7qt1+5dQ/fy
RmRr3MzMpT91GUYY1+Xajg0Ow/1SXkJvMkZ4Opnp9LrySy9+HvwBPanMa13iDL/7dmtBn2DgM/Dl
/AtG5X4NoE6KtJfscgVmO4Yh3zwaEtE90Jcp1ExDvyUT/AbbUjIBA70CmIRRyT4dmI64enfRWsYk
KUtrAts3d8veaRlNAgLyfz2YSC+cb1hCsOTY0BPK06WFxPFm+MlEMathb8qW9Jq+febEsPuKq78f
oe4092LAtOXZhxkeXtCZ293oZa793kL+UgPthWlkf+oUq4anAPxLyAF7X6M8cYnD0xcCmP8abNWQ
CR1N8T3KNgfhMyvFCcIyScjjo51rf4aEg+5n0FlD20wG/VTEYfc0PzhO9gqKB7dHombLZq04ixRk
mJ+pfQG19CwhJHDk9b1PPJ7Xo6+pVoMHRp/UR2wx55IryB8ngjKN3/wGBtZT3sFiWFTgz2l6w4KB
psoz7eVJRFWkusMqMuQU0l4+WfPIYMZx40sRpbcsira1KM/1k2amuiW4vt6g00shriiWy4vnAu8X
g29nFeZ5Cp65z2Bwzo+XEhHvpZUsI97YT08MfI+AqHqCWADu9us6nvcUxs7Zx+Z+CmmuIchPdZyr
bVjdFWdF4M4hPV0v2hiCJPsF537FXE/lYnLyXV5b4nLsJTxV5mWAvvSnyzS8rXMupnfgmso77dOh
vtKWHGu7KiEVa3oTm0/190TofOEVA1SoLmSr1zfFNYWuzgPfdQo1GEGmaDZSzfk93L706IkYQjTa
c/jGX1U90f1mIXfQI96bNDTlZ8ClwbdLe1a4M3Hx9YR706VC/LO+kn4ZZq8RYd63yeBTDcHmJCDe
/fahI+bdPJpkujkInoucC1YLSdQ8UGzpZVLLgS+bmaHHP2g6/ITU2EyNSE5mVefvJbMHJySp7Djs
FTLvd5lBT3xHq71M1D7FvdMsKnYSr2fdy5w44FV62n02YJNm9Po7Dl4oi2WR4aAF9gdrPGOut3hO
VZYH8BRMqLG/aeBaSZPP7hW4PrcVRTBLCon1me0A0V8LvXiKljkeqqHa2AxQyAaG6iMMILZtWxAd
ZVEraQGdosPuwbu0L/1IdYJV8aEflUtP+T1b/QoM4fghW44SoM0vP0zzcD0q5RoVCkCE40qbpdiG
/GJH8R7pRXRlIvnmxDtixssXV70XXNMHDGW3Rxccjo2fik2FKTUivsblZCfJ7Ex4n0C2hLXEDCNl
aEiQD/NJ4zsmtz+t/kMZDqucq+p6+Y2byKUXGkaGnehIMJ3NfQP7phBIox3Jd+lf6sFGltm/K4IS
4FkeFwE69e9oCeNbki2HlN4DPVVFJaQ0CH9QRHNPQ0xznJuym1bLI7tC3QlBl/bv2zSlOVlTXcfP
ljQ8xQ2kZ4bxxlIDK8LR3Jj0HTxetCfFdvkWxKdh0ZViAUj4xxJu9tvsJYr/M+bXis9+Prg0aA9Q
BuGFdWvgjDX33N0PE4MOA3FrCEModqXtl2jQcIiThWQLKI2ZMmj9NRH+bn007Ocvsbv8YUmHO9N2
+nYrAY+cLEJWFkO/TowVBFjtdApM112hW2SqLVaSKGS5JEcMShvwwiE3oaAg5RFfpX7eApbmJrzH
v6QKzwrNvaemZfmNPyjRKnx40M06xOSPkCpFioNXjxkTtX/kvqCWKCIvwicJouLiOzpJGpsbF6Mr
kYY1LuxXvcqrREmoSDBXSduqMtnJYKk0q1yevtLbfD/ZS56XUliShyMZwGuauASkmPDW9UCtWIPD
u9UtJB8hQnEgU5It4nFQr+CrHodHgX6p6vYU/D0/YEgpX1rvkXM7Y3cv8M9jgrT34dF2OvNQn5Zv
ZGM93GdkPjXTAmd5ncN6pikibcXodhvswokZ3ZqeY2rcysNOKOqjdpg4rpYgUVyjEeHkt1Q5jfZ7
oDkoZXZqSUo8DC+MBXg39QukaBHvFmuyDkN6OaZyxovoyg8lx1+1vt+Ln4vS1517uXS9TkARq/Q4
4H3EfeePFLPnWZd+2Hv8T4NX+easjuiqvJ2fL9aIcYpe26imju8Bk2A4jcU8Lj4SGWUWzM59Vtya
7cruigYl8QA1jcp8fO2sIQGGGFaZrc1ku3GGfqom21Sf6Nij+dDqA7RsTEUf0C8Mg3EneaGYQyVX
foP5UaKt6IO8N+9/5LW7gzT3n2QxHH2aHq69JJRTYgldBbLVYCLcNZCkOK3cKC5kkhLdJo865WYY
h0Qx/UzCwAVtd19ci96C+2XpyGOKbEdve/2X8mpKwH/eNOBQVhzdRw1StsPYtJyopWL8aeg80xRe
G8hjLcA+UqqhonOFa5YF7SvNLnvzioN+ZRZOghH26KxCxdFvsNbsV7/c5N2gm6iHCjRsf2QBP6eF
cx8vHRscDZNsku+8SVvtKcJuYvx6OKFBJgfLS4xX17GrTos9MOFqJI5P2m7uvr5Kp2XspSVEUxd0
46yq2Qm7NUGVFLjoIwW7QexBryYH+r8XLqscf2xqYYTG2LBY9K+CNbAYu7WNgZSe6zmh3/kfLS/2
n4Or2FtOARbVsPc3KNZ27O+RcoBp/if6elQXjho09qCiohzRo5Tsb535Yqk4F1g5EzOuLeNOF93o
t9VDM/cCR0A6CwGRzsc7Xlc1afK2yLRs4fOusB82zGu6KclfkPmXbc3rLzmB9GsYs8OlgvPUwEB5
b8UbEdBx4lIFWYKURiN3HyXSoQ+I/tLjAYQziZYnrRexl32/2s6UpxY7AGknAmhF4E2MtIjwK8Ps
OIGFRHIMap9xjrChuyii6tkOjlMuMzE4SmM4BFAbqJjxpOjb9hT2dk2u9d4N3ytqkOvVUt1EQ32y
L2Mqx4ufO9vopqLYeDCk2Hd7xDQwR+acYENl8DemGMrf8KfKXRJ64Hbl6Fc3jfcQtb62QN18pjQx
JVCercRwLqwPFCtVD8zsz38YP0hXOg/2iIzPsoFZNunhoAQEA/9IvPdOgLoJiLE3JUXFk1F8+FS4
dszrRPovmrlxLTBN7f77pbkibL7YE7eBZpRxOQ1oey6atgFeIyBb/s/a13nCz064JmOtQRC3LrL2
AvWmg6E0SBvb87JRi+rgLpQliVFRFtn2wVKMgKRIl39oCgbh4/oIj86EkWsNfFccvumkUIEB0g4s
3H+Rb6B5rck91AjSe5d77qUzGvH3/XCrxbDaA0fQTfuy8gpBy5cK/gCAli5FQnP7uOa1nOffgCvI
VglO5WwJDGZqZdO/uPwzrVIh2b+pmDP9xyQ6bGGGd+MGF7e+8PaWVYWiI+o4aT7tLtQL01pjW4CF
PDZwjeljnHoZeDlZdOHw9yRl9gSSqGuTDn841Y7jE0lAK20iH9mBuU8WSbUrpLMM0SWzVWuJPp0f
X+l3cZaR73Sa2KGQ4XQNA66AGyomz48/pn+TJWxpFSfyEMgLrPIqk+Ej0tpxY2io6DJhcl/YwXUE
CfYXYviZA/eccNgd690QB/kagFaCYLHtUi8DNMdlphSvuoS7yNpAy7Lji8AJkDdYdB0Cx+kYeIA1
vpGJr9tZ+NyrQTBzVP2OMKSWzhccznHfzjGNBziUn26086UUACme/iTDKlQqXIwTIzj/71QUrV44
uibx2b8vbodaHqhPCesOosWdM9zi//03JKp6X4zKcjwPMTT2OI0sY+Vy75VbNkN0qiNkaK7am1q7
U3zDgtOBqmq297FCSBXxp6Zyy9zD+7g0Tr0lu+US6mupKeeYjD795FoYohDoH8/n4Ef5mCkTGF3h
OisJz/N1R2zcMYWi5cj63JD4siXt2Ys4WFzkrEzrCBxKYD/pCf0dLty7jgOGVJxW27pQMO8mieZW
5EwX/oBcdZQIcePZB8pL1onUl1xSdphx/UnWboJE51a+iyzDIcLJcR73hwCrNL48HQh2Ooa4+nzk
Z8E4Rbo6IIDsnGwUp5a5iNEtuTS9NOPkvdWRBIfZahqaIJC320JjAf2sHD7HbEtm7jLCLbh+SYGY
6TGf2WVV2FspEnnPtdccHbhO4LSKStOyVy8fRlIZcaFaTCCzZ2/aWFUWninJWVs88Hx255yfWyes
KduZ1l6ok7GruxMc3oOEvXuCkB5CoMqSJHp06rptL/8UWd/yqEVfdir/tncI8dqCnbwuH5+v6Bue
NITK7WWwoEJnBss3mE08RbGT5ZMfW/6bjCfxO0bFjofyITY37AYoRgGHVkr8ChC7oMqO54eI4aW5
GVkgcLumF0WF0D/oKLq2oqVqDXO3EL2ZwjwdVW0THvFaPOOML8lAzFjvi2dsuI5coyH3jnU8elpd
6sMPheKZkd84G7gC4ODlCxUofR2VX5f2aOLxdkzJeCRjQxRolqBwaVCLM8P1/0a2tNtyig/iN0nG
F+J+wfdbYqpS47dJtdtZs8TZBrFuEts10XdAsTSBpAggtde4uw1sT5UMXty/HGY8DOZRd+02UyXn
3uROWxSTIFqKkLKwcsZqTm2WgNKmIdBuxGmetyGie7f5C6iyl7vk+FzltY6P/wFEYlmVSCY6WUOr
RsUNnXmntI9g/59af4LP2ZettcOu7PdzC5dKUYV1yhzA4Ra4gHiJHVCLEtI7yD4V2PiFaHUyiBaO
VpA20PxTISor2s1DxiKGHlu3bAgMGuRQI/xkb4EekBvSKCy3jd2Qf6e4DJn1xUxPo0HUXBOYzgfa
LIO/Y0/mMGw9cw72Wo/qwXNUWgk4rkD86BgXW4QnGzyv2KYT7El/aqLL49sGYlS6kVzpqX7bJNBO
0mH7GOAFpTk7hpYT/vfg3qHT3ZWJCJhMLLpC3oBoABX9dZlQQpWlRlIQ7pP2VD4myO8QbtDHKlfZ
6XXRSc4qymZMcWlZeYGn0uo6VjEl+UAlbg8/Hua1cdO/14GesAPFrwaQ5uKKCYzJ947Dqvmmae40
19jtkrUZNt1NIG97zYUOXjHIZKprnoIDNTTvBDTmsixeEz0HEkQq8qVOLYpkRKhWdZ4iYXWzV4VT
bKT3+zidh26ztI/kaHXVtIz3ebElfv+PUbURPjaRHh6IHo7OJxzXbzJ+qeVfjH7HKSuRDlKJuxi4
Elkq5JEgvT/gWnu9t651BAAaG4rc8Dc+F6JJ+xoLFFGxHztICnf6bYSN4NzcWhUriQfFSugW+ANd
9Z/D26VGWbopBpAmV+xMDEsLgK8Tkj80sr26N3ZUPlkQe+iEllqSuTmAnEFpMi5tN/iSo5bZrmog
9UzARqRkhybjIsGqx0i9CfyXa5m+4VjJXGxc4CjhfI0HseLn86RTsQADxzQDWeuLgxwTqKxyfPN5
FOb8o5HC6l4RVvh2iNPieIDTY2w1cdQME7s7828aFibiChKmXIsCQeGTz1mp0zkIQtj5bfTHkKo8
hTUvGZJMf+uFrDYzQmFvtZaCw9CvVTwo3buVEHBb9dyvmgeEBaa0FbtgCKfLmpMSPr2/cf3HFz9c
lqkLlR88LgfTuLOb0Ux481jA4qFAXSqFWZG8BTyjr8tY8unHZro1SJMDGxV0XGE0CWUkxldQrc6u
WYreYvU10FihWntKlhYfF030155PYqBCK3MZMMWGEdpDICxn+YBcvqqLf2a4q56h6jvBA9J0xk2V
6Kz4+X6vM6ur4irMwKXn2BB+i9MkypXUfo409fQxS6LhRQID6F+W092Tolc40eb8Cq04riwquGwE
TzKTtQY3k1nN/25q3F7snto4uZrwJpVMSjRd5/EsxmoMxrioNcjgsejDb4cJfcIWIzdQ/uP/YgcO
3OIlAV1EZAxCCeKLCUfFV84zCfEM3+JwlfLa5QcQstUwhWHDFPBw/VyyH5B89r/a+YpgxpmzW+yc
Leil6Xdg+RVBYGFkqRn/gKhz1xnVHPn6P5/1tzsm9hfciLVbBr7jRgNmGjE/ZQw1rZ4SXmFwLFhf
g33icYk+ibvlyJLpGqqFZo7c5K8WHBc10SD/GtRs0TwuMRIIaBbwAa4mIs+JuvMuwQ4a6PdGaoDl
bRDZm2527x3ImLW50An/uAux5ks6t0UPR1R9dsrjNFA54LMYKqINyxPNVmpvINUh6vmtQZdCcqkt
/b80c/p5XPM5v6sC57mwZgEb6r4rs8PB5UspD6v5xIYJClj/YvYWcgdEaJKDTLFjMbbKWeedmTzI
iQRhitDvJPgv2r6tslfHOxVzmKwdhiZGtoqEBnbaJdhTlvStXip3LbmPm7PyZ92txWDJh+OUL4iX
03IuDDpA4X/l2X/vMFC93nt3dZX7LYzeHej6XTHfTxGepOY21eTJdT5b5+dfYZcMsqtKKIyBwbPr
bGjWBvhsgST/5tXT3IlLRU4x3Qhw4Vkrwu/Q1/YchBXw56jlMxHH4UMtZM6mTaqVqoKmCaxkY8Ai
WemUZLZlB/V+j3hW0J5PGNGXyEwSsr0aBe5d97LY7/c6lunvd/wdbzYY9XJmaKVg/SR4MJQ9qctT
C+MNwNRX9KZrbBp8qSge+BeS1WpJY5PX/zkOL7xaZ6wVr5Wh1sY/H/JMWoWqiYcfGQcYnfkfCIpw
xvqdMZ75vbiB1yGY4Vsu5ivhaG6YN05TNzxIZzMyTUjYXtJiK/DCChI/QeOe+tMRQfh2be23u4XP
GRmlD5vHlgQr0WIQtHxvh++sSSRcXUEgaeJMkfJ9+ucoaLJDTlMYREyluYLJkraXyQv1VR1Jn84h
gnXwdT/fWMkrQlBksJwTb791UsVWcRxlDt3WHL2b5RvUY99fDt8lMB2BUu2swoBff8MddCvfozTy
UJ58udISEiVKXtPf/epUJyPVSc/1lEUryuPzYyupkV5CdT+kQEbx8SOhleWFltFgY95smY0LFN1Q
4sPb3UrhppTcOhyleM1nUNIPguwVeCW2DVwrGrvqeSldCkVb7bu3cW7JpaRfM0938EIqQaF5f18l
hL8AgBF9lLqOzf3OVVJS5zJ5RHIfIH5iY+emMx2jztnE0eDuWGNtsDoojHxu845jJa0gVoJAVrMi
ajQklabp5MENJhLvsx3mfgWMuSdYVxBWush/rsmbaRo9KcMpbp0XXEJISKO8WjiXWOSJf88EL6N7
2auzaOqgIux4o9hhahTrC7LBezmEIXK3wvMT3hKNho9m2I2sAWANIAgtKEGkB3b/5u8E96LRUgK0
IlKPAFjU9mpPfQ8YTD1A7ur1T3oXpXdvBCEEhs8K3K1t0gravFm9eH/Rr0oqUQG1JcGQHzEycosh
cUpMjU5oh5R4C8T+mTrbIlaMOG/+TvO3vu/lm5R2Ibc/rxu2EFPwY/ZdzPQJ2N35rHwGVgb2410b
NpoxpJS9D2cwdydTiqyDltSRzQXbTd7NKjFxi9YQWdST73TU5pkLdifIgo4RcEBfBtdsCtbQ5Ta5
/JzhY5wzAdVuXIYC2lgjEVi+7TfE8QK6w3EHiobPQcYB8lYzA8WYo90A66mjkRWo2sYfJbberYw0
0zL/RzljLZ325D8I562SSURa++4u8vKJX7TTbdgADpvgEe5njHqNqGZdpKZSwyIfdzR2G9udun1Q
HxoVXtYFA3o1vq1pmR2O7Vf+hKyW9YzRMAC6VS4POo5wIX5RQ1l8+pEatd6ADRCW6DAoATREfK4Y
Ri/bky4qQ7O7JQAaiCnj++1e0eqKEOxVkgOGv/9BmWyGj6+0wAj9xUxUBNAfrBwq204eEI/VB5NL
QFHqAHYDQGvdW1js21TYNrfLs4y2Q7c1mYuJRpk+YIPFsAIFoLp9tgj1MImgwPSiopoCp34JdFC9
eLA8UYVvhFyGgk2et9dLvQMP4nDGUFVGGOnQBySDtIEdc5IDTGyCDFvo46OEQx6yeKOtBWD55yPp
c/NZ6DL6JDSeryviDYtatUqyq1NbjMmpwYaJQjk+RXLFZtrt5f5r74GbJZprYPbZ0gA6Wgv40q2z
lcCi2AIyzRrU9oaMilyh3Qj7y6ZWT+U+c3j/vacTsvDIp++nkC5SL+9e8IySmK5RQS4bRTmorEmq
YFZ70pIJ8vqbyBapaWn5I6qlHLdfAwUeh2GqoOEFISEfLo0AOoUJits4MjAyrZvwswSWutHHSSvd
y8t5pnrqWuflTne8qE8mdsgOQ98z5mKVGnyvIPuxQD9+rTdtONckouZHrFQeXkM2uJyWWzKYetI1
mZ44PJAJQbZych6fwL/V8ioCvRiy1yEqvu2cj3P/a2boYjRccNjhOhNbgutJQTRm48/s0/NdUtMY
n8MAXSrIE1XEVLt7iO7Sgkf+3u6TuIKAbU6kXta5OEK8QNm3jbrMFeuVvQCXFAaB2XQ5J0K9fNDN
c9AVT89xvvZHcLYE9Ez0lbM5AHj+Cxa81wY6UFnfcWNu+p8MWdPGhYOtj0qySx5DcG2hbyLSJk3q
T31ZXo6ifOROCcTYxkOHBE/TgVjAcyDh03PVGy/Zwl1SEBDpeFXqeKLZFUeqm99QGyOltPEO/H9J
J4BjM008Gsl8IMPdLilw9LN5CLqOFOSYpuwdEYw029ZAwkQXRGWkQfvDNiiEoXpLng5WwuRhMobX
xzKQ6IzBff7426uVNLn8h7w0K/siNzHKs7ly5i4x6VaMlu2TyHXXJ1NoMTkUtq+hG64ViQ11QCSb
AX6u4RI9vsW5059pu8IasUeTSJ2+bY6DJ+uAX0OUH4ppb2vWmbM9XiuIRrzTX78ouiaNUmAemGjs
n+nCZXUtkCprMV7X/QgHI99fNNMTXAiQSoTRTpxpuD3CRVCDxoS/v/bjIHvsqnowJYGe7uBtRnJ3
3APVbTFFdYmUitYrZ/kSMJjk5V65zbNB9Dm9icSHxNqj1XV54D088xiXHWI5HpvE0sAvrb9X/chv
B3kuvYz/gXL8/FA1V87BIAShg5QXFybkubFfc31R/PU4f7urI70FA7Vn8lxXsS1VHh9UKzONh4Tc
xa8ZgINrOi1ztXSg0wgjrSfQejHWBEfbMgrek7V4diy4bq0l9dKF3RQMaR8KcRdlNnwGvrvlesDf
48DyY6c+DFtA3OWeXAUjK4d/m2ph9zpZStgyq27l5fkB6inagNphxS2SdV9ctf+jOsjPjeOawM+G
8dhC/n1Xjie432Drfm41PLTbqD0LWUKU1Q7wjVokwFSdPdRP2ug6XiZmHlLv31usvkU22aIdPM2Z
BdAiCWFhk7+332iFN3/be+QYG7MB46Ui26V1kMj936vvPT2ChKeDCFJcmHP/lCRUCFUtQo+J42ue
sSyUPtmrO/y7Wc2o1QmgTG88RqB5bQWaaQk2FrwoaO3pqycUS16yUwrycO+0W7UbetUOTgXwhl48
UJLLuXEvMqXkSrxrYiEWdcADWzavE7/6hrOx/E/tahjUKq3bMnLBVBX5GPMBTSHvKklBU5E2YULv
x+Xiz6wrD2p6IO5S3U+F7PCRK9shWcdHtNTI2Gc5GgVZNcqRJhbzEIB/XGHozLJH9C3jTix5Hk2q
i9jISkDtC5QmKRkjZA+7unNL9IfMT17n5lYcMaOFxOPjbU1++aE0iZp+R90Ikd7aY+2ZEHJl7mho
ObcJhncjaqTBDfzIH9FUKJTPNOVMCAgsOL2f7Fjz4qRtH/V64K2GjKwvp4JAtZXuTilhZhKuSNhJ
UrUtIZ4jQXudwjtUqwwTLDX1qUsLmBJQhLYWLny2X5J0Dc9pfJbih6Pq+rwVk4ExkgLBzVTzjqtk
liG1atbUilpW5DVpQ6IZVuWAdanBReFbvpb7NCZ5SO0qsiDz64EUFUifIoEMI/KjBnTFK79mkB5s
9QQLa/vhjRVI/PSlfP6Dep3ukXG34OStwGR3hFBeH1MB78KQWAv9jCHP/9vsOZkOtV4ySTppOhrZ
192EuZf5kTOp+hJkPllVNTQIjWEwk3n+Q4pNYU29gF7TboPvF4z2L0z0cX+2ysWTnmaHB6ed3h56
wtMIDlRDEGOAIH+skRABvYqBiJU6VF6lA6SyFIqQ9mBAG7Rhhx4R+lhomSJljd8JajnEb7pqzToX
eTy6+sXCXTLBdOO7jLDKGBRKeg/BxJyyIoGYfLohjPVn0gtGajt1MwaOWNWw6AEd2J5y36t20BjT
gWDmY1dEye/9FG+iWKP1goN2QX8qJQmkfX+c22B53Q4SOd6+hpV9yom4XqzWBOLMKIWkk7qDqUwz
tkixDC2l37/gYCWOFnuQulF333mszoR1Aunbg2eQGWBz+oORVsQSlFIIfUMEynCeRfwSFG0Qm3r3
Gv56YLMGjGcS5eQvdBk7OqZXpA9EXufqz3Y9Ah1farw66fMkayPV0OhVz/iV+2uHl4TrZXYkovA0
iBx7QxQ8g9MVo0pHfKJDBG5d3t+Na7gXandkQnqtslTupTL3pnJXMuzV7eQAmEdRx0q+Pp9TpZs6
nu7jzL02Fclv07Y9bU397A9MGks30WA1f5EkdLkDqBknPdKBF6jgR3B5Bn0/zPWce3cCkjd+gBXM
dOJIWNR4EFHbTyONs7ZLJDibV8gHQBYngS+dpeD7/YCYS3zXjGP/OlA0FOr8PrijyXk/GETZUwkR
OE3uKCzXP6PMktF+/bPc4RCyQCusi88E+Y/aAlMOPzb3rlytOwcJEXEkVpkOkSEHJ5UcBh3Cpoir
oMGTmw8iTugxQmMu0crTTi3z9kLuxiuABwK4UUWcKlZkreCDQNuNafC1G177S+lk7eCsWGArhYNP
jmMKyCd2GvgXQLy+4tm10XoCC9SASUrP6Nm+yKGWf+680lEbo24LIJotYnIymmSHN+igykCoeDIb
fL/Dc71aMzNqUGIxW9LxdZtpJFPxEfLvHzAU65Et3FEY8IN6qicgUmanzG9nxDy6kJncAXkrgarU
25NV23ERMjjKljV3ZLCIOQCbfrDv3el6nsvK73R6Zg6opVIUAxqdCITf5bWirh/l9y0NsCJFfw1q
PacfGe7bRJp7K6LUzw93NdCEWHa+iCO0+MiuSQZYnt9ZiI89pD9gXzfaG0dOAMcYMvxqDvJSa8tO
3myY6UbX1YfRsbB5wdCXetgyazMxPoEleSgC16gsJflx6hSlgp22gyWk3O2jVpYgv3XyMP97QvZr
t2cvrkm71USHITEl4+uprqGtWeQsqI9CeplfXh7bJx6sJ0jnqwacdUtAz7iNqxAeP5sngPQIhu9F
8c9NaOzlxXUrntS44yP2DjObYWrNGCSHoaacQjfOlKmAhZYNWFps6YXi93Tl6d0fs7EObVsvI47y
CQIC9HC8I0NHaBFms/5fXGNiJVeWeoXRD0I4LIRlNUZGS16P1pOUKQtsVBk7s+VZ2QB4J8uYogI/
LK1tWRu+hY0/aV7Ozq7BTGg1oCXI2cRosKE73vFz41bICjm9F42kCZ8I7HzK9LFbIycxwaz+RoNP
mp4iVJcbCXoSgEKOE2ZfAoo2K0nOkduDW2tP0Ue8riz+wucWJ8jHbhxZgVOXPmL2RGUD/HmWDMYs
jPwYvPKzcr33ieoKJ1QTzbpUkQHoz4GHIVrGnLocqFnqTzfrtL2WLMO29kXwGru0eAbqnpfKndTN
3dtRuaFRMlsYNzGMbW7+iznUFsVCN9xo7MQWUdkEcKgg1VuvOafBFfS2pjNOfKuv2/Rsj4CrRyfr
EhrCB6pNG45DxNG4xM/tDvgfLi/Sl88aIr44XWNVZyB1cu7WrUhTmPXwGoV85OzbUTiFH1NM/tUF
dLdpmUCj7Fqok/DO1cX+ukD4Ow+48B+B9VdLq7CHHa2fMtBsZcGhvHOi4aG8Vi4e24p+PKiytnUy
P3t7jaaz8QM4sMg8PYewthaS/YbShrWh7jcXM2GYRfQLf89zDVhh1OJxmO7SVC/MWR5TWqSx6qa6
CClid0OgKkGYA6EOcYfbvt+Fx/E4u1NPVlP+hFH6ov1hNFkocWpNhe5SH2eQEMmMbHUVwYl8W5N1
FwfHRVxv8vWJ9dmXlftZ3xZX+qMkvEoxcJmdTwAhCiAWi8C5LNwcWPS3WIDFrU/M0ey2wt0i3vQ2
KXplOUGjx7DebYbcwXQBrqzAyHvOX9IG1sWnT6FWPi3frjY0YUtrd9NxjpGHNmR7HXY0OOeC8hth
25gqw+KZCGIoCxSe/+uSNuccN/5+0jkdHYpqbpV8WHtNljVvsm4dxQtv4EoJEe7MDfFZBJYAMQ0g
mdkDz1WOq6uQx/QJH1YQhzHBoIoarWtPHoGpI8Sv+jWTjvmcHTd/OQprOsYaK64qscd19aGKBTSk
7U8pP2Jp84yhvvuGhwOU0vjRcjlX/bu7l32iUZtJKjVozpFN4QZMCso3xiBxbo+nIWnJIIdR7hA/
KI/uak8XnOhA91ncyZSCzWBt9zoRxuk+ujv7by2TusONPgZ+wMpmj7giUbfWv7oCjFOBumCIFS4f
xuhe9wHNynYO7RdTMpy1nqwjad/5dTbdgHBziQLYwS8+2AEry1xVU+7HABRVwkd03EyW22GsW9CU
lVkn8ytjvnpE9mZ9Lh941ZdEYaSbj5Su3v8OIydWauVwABcZXVvbMVKIDA9XD+PtUcglGARL+B/A
AStm0iDPC/eRFkJTUgVe3Ep+VTlUAOYQErPaTRngPxDjzOKwbp5fw3m/qUaEDs7jXw30bcZ5HZaa
Q7hFkzAU/z0kXYh+SR3fHjQEUFyfky7L8XTOF7mU3eaQan63vBPk57JtbfBrw/J8VeVrvAp8uUgm
DOYoESIfyYlTuhB9Fta9KM5oYbwEYrgWJmjySSH2xp9xlYakWY+Df6w7bbcGBMV5c2NCdgi09xAI
kOrU8AtEMar9j88/wHxhKbDN/Y4+QzSKWqB1Idcc+P//uIvxWyZc+/O2eaNY7BIJmQlVY4MmRQoJ
DxxwPNHwjSeRnzIey0ESQNNkldPr9I5OyfspFRObq+D3yQAJw2Xi6U1h9DrhdC0eNOMN5N8/DHYa
21iyLEeDHaCJRZzvcM9EcoB6lgQYRUWONA0LzaRi1HmxPlbjiZXl0omJQF4L9kX4mntrSsEFp/as
W7KmhzfxKMOl5QzF7e9sz+BB9acNQucOt0migEy6gHSE8FOTpypcvR6bRSPHdk2n/ISITkQaWAAP
eQ5yIzDUPH3hAAHRcVNrY3d9VEFKCSQYeMV0+UW2hN+Bj6KpvNPlg5iJuSjwb1lb/Eg3IhhAyQ4x
FRY6K7XFlnBWY4Yb+t6Ufoe5SY6b4DGQKhEG7uA8OGwAxIQ34sBs5fjXVkT+BWKe/4ph3GHXRydp
kCh1Hv+x5yqQcRqR1XCSu9C6OL0H3cuAPSYhcWChNA/ZDJepmmy6aHrLDBd9XYdpN1/pGAYh7oXL
1f+/6+IbGThA0QxhMEsFiqDf9PiziSM4chjDUyHH6CtCnNvUZ1H0H3YOsrvd4V+GGUGqrjGHOqLQ
eGHreE1nhw7e06KK5Qu6tV/TVR1r7V6I9dL1nfW8I282mPqeNI41FHLbntVijdi6+BIfRws95/PS
ILkHuY0lrGeyznQOf/GHJMOF+MPW/DawlrX9kYllqf/YjjOp3vIHsTes8kr8S8yVHsgzfhzMWJdI
3WrNCk9eCKe6Lo0JMVn7WFaSVGZq331tSudSzFC4d8N+p0RdQCmDuToZQUUYCc15M/+5VgqWKEvx
XRWhE5kn2kYjnoKhmeCQYWvZkgKI7XvaiBIl7FTbqM2zA50nPKXmLAy/hqQ5v73M/pZj/4APtrqn
TFopoU0ukodjn8S5QSsLKJrHUM7Rk+H84NRDd7N2SM3aSLPVrL0X7YyOfAhGN0NeufwA159RPANC
WUvJkPo0WdcRjxyYy771reT4oKcuIry5HKOLTyZENbWoeSLcI61E90VUqReLl+pJnZ6WPNOjUERM
rJT7hTre1u1Ar487av4Ndq7gc6dCPMTMiKDBbyzyqbqcVopbylvoY+8TZ8tc0HxYRFH+37bzAMWA
nasH6v7GSyN6TsDT24lHHkKocXUbmU2zKS12/D3szlaPyec7EjXBJPcYB3XgCs1ABZaHac4y5Jy5
yo2/Svx20qm8TJdb0+B3IO8HoMpTQD2iVm/9ccmrptAdfHjmCqKR2fDa2ZyFwbBeqm8niW75N/VY
TRByUV4DtxjlxL1Rm4SIbnaX/NeLnd72CPBUCIXh4awatlvK9EZkKXX57ibcsFcEQTpYrw8VcJ6A
yCAxyDdMlRBGTmxlYzJiXjbMQ+2ufVcOv3VeNV3/ohuIa/3mBecRNdWzRHsEoBNXN1Xk2PMHB9sZ
fuqtyKxvMBX13XCfSwiEyFgQZGU/RIfCjp6Cpd6gkvVxiNmeU6KYygeVKyi1gWh/PaHG3L/jbiQ5
zor/UkX32lxY+dQwnM7b/CGSR/SaYg/HHDOfDGJ8COBpjaD6/fz+U5Z5vJaLbU9TzFPxMLN+FbOS
qNZRXxP4beLQvh130uLicm5aDW3m2dKMhqe27cfXrSUhpxtdw2+XuIAlw9z0NoDwi3lmW6p64F2x
GRdPXqm6sDAe9t26ffxYmJEepOEApGS3rejdLtPx1vTdP+OCEPDsU7+YFLFiOO4Rf+3G1UkwM3Sr
CiacuCZi4rpGI/1ihLepd0AWLLy51ekjoFLHXdK0cu7hHlZu2mp/DX5FekHfLhdQM5IFMQvkYnjt
vKgWGqmkCcjxmzqQHKavA+k5FgfKzfUf3VNqzT8CX1TAF/nDQQKViPiyUZExvsgFn6E+LYqMxx+1
G2K8Qh4aIPjaNcDaBseb6DvfBLEnwfz57CHhGsRwdorno1/6gPCmhFvZv3Wv/sRYVbmyHiI3rpjk
lsKzGy8Lwq7Y1dvIz9tZAMfqQ06RQIlNMOi0GNA1oBPgv7q8QpdxSxjFn4Wm/DBkqndHtJjwc9A+
LpFIL1a5QLyKfaLBQ3pbxG5pcub9d5bDAyoRV0lkMryYuZFq73MUR7ICF5Dwk6UsincLEGV/S2eG
KV/glljpkFCmxTwaXyb9dLv+Dt6bEBtxpEoCLJWAclCYDajYCAb6LJa5f+1dr7kQWpjVj7mElU1X
r+t1iAyh9QNLsaCcKlt6hjiMqk4I+04bklIhX2RpNPd1VylpD6v5FCOrENXi+b9KuMn6ZpS1UNQ9
Pc0cx68vY2lqUaejQWsxRNpPzEowz9UYE3WctJHx1MsKSX5B2LiduHdTAST2RpARW3a2nJ87Ydnr
bLJSNgxdmeXFPaE0mmN4jICHwoKzZx4dPMFnmT9jlLl1mNgpgJQTm9h178geH5YfHe9BUiKPxgei
f3JKieSauX8qg2waeHEANVtUvjDb164hxhPVzdPIUFxsssyCJUNj1Wf7NMYrveJykc+ruZXvRgyP
PPCuHOT62SjesSt20qK8x5JPlToTSFBt1HlPH6gGOKABz/YiFcFFjZmaw8m+1r8MQerecs9hA165
WWMF0CZ/574GMQACw9nLg0tXiVNiWWOXQ30Hyvjv5+vmGr9IiYGAD9IyCv4oflr7QCGM29u99Tzh
zGbo1FaUl+2V7pFIYqtpcuRqh7QQOoYgSiOSawnLCbrKtgmGouSSEAVY/xeCWYEFfU3bjIs9dDox
JBY9TD2/kv23Kz5AOclLoRu8aoY/o4vsldrycL2QjPAvOTGCCNJ8MNtyWei67lgZuK0RaAawBcIs
U919Il2V72fcx5v/ag3T4Vuu2C2wSzzz+oRRMCyRkQk6FjrNs5z05zrOP+mBvQ+3bGahTBf6+wmp
/R5EF4ggQZbOtwcfWIFrvN4++kyIx+M3jl06Z4MbdD/2z43T1aA7aQr2a733co/KbU1yWLsPo2fa
SKMvyOLO5iGQGJ2kJ2gu2szJSvt9LSq2m+YCOQSDhlXu5dB+QJFCfH2zO30Sy0EbuYWxJYJgWeD7
+m0UBtT2o23XSZRE0K6H1xLLBlPel44tvBrGm4rMDZ/s/TYImB4hXBlmy33cc0uYFIn67avxa0nr
Zu7MlHAWL609PtC8G7BYQQBeHf+QvKcRUf60Ln8lyO/KBS4boy0ViHVtrE308PYjzk0VL/7lHLTU
4ju3T3Nm0EFq/AmKvgCv602yGF7PrYg6NVLgKGfFA8Y/W9+6ixP8C/Hz31o/WeIGXBvS3KuBM3VG
anUvo6SQqUe7CtA2Gqne6f6/aZCN8+ij29scC3g4xdeH2NRHzZzGvq9NNrG8p46LpcPX1KtnRzBZ
jy3C9mFzM/bNKzu5D5ZY62HyBEjo2hyERWR/HLVkx7vuGSCTutrs+BdOhC3dWXbe0OIXa2DZo00g
JahHBGgVwOw815xxmdE+lgrKdTXJb3jP34sM9G3DffBTKb5lrK6AGL3CKlHM+bzodprM1T1vhGOw
6ZqbPTfAae+pPfUOJXKzeG/WUR1LhmWOHGuIRrAzl19uEF7g5WtrMkljE/maq4/YJT6USD3LZfGW
erHF1sgh6gTyXR5nKz8SL8T3T94lKWJCEtnqHmxj/wuezZ0NQPYd5aQ5WyhtqvVkHMyhtUR6Kcmu
6P/oCSp+uVfUygA7JF+yXOE/VEEfTOAyM978IXsNTHcmJM+cRZHtg56RdFIHcgciHouaTewNTPJw
MX0fUlZQf2UsB4fXyTqMAUVu3D8wW3VbwUkxA7xI8VJHl1yObR9n6R1AeFZxEvrt24Vdt3EgGCY+
yJPT/IDJ5Bl2UikkEuAWAMOsUf9VmWc87iYUibhN7adXykNgMvGxM3dgrAr4bbkQLkHbiA/nOoc5
HGmFkH5zE8843O/56BZnEkYtDyES+Uu6YgTq/CTCRxE9KeIS8i+KWj+4c5w0UqmMAFnY/cu+0NRk
TjOlvajHD4ZlZhbUc9U7N9x8d/nm2758fqDXRTSmk+dyQtE3pZdxFcLriXqMHg3Q02YHgaEiGr01
53TnG787YnSLE4Uf7FwbkImuJi2esd3Ov4ZHRFTivjHcFxJfL76qie3LjDlIWAP8473BMGC/LXbr
RFZkchX6mPqSn+2VQEUVkXLioHc3y9p/5Bn22oywtIlg5Wq/XF0yTfSdFdVLx1Gdsp/sv5hpDFG8
MGNjgp8jcVPheUSXG/6I4oJwbwDUl/BUOmTVey1r9bo9NDOgRq2v+n060Sdcvg2DxWOufn8Ce/zb
tqhsFFB00240o3jqks3qDxjzHf1iY7QrfBVb4whF9L8d4VET1d540h72y2+JbvOV4m9dyxbdL6No
5aY9N/Kmokg1hJ/VgCeqht+3kRL3IM49RlwevOnUfAHDRB1RkpgdBmGijKXQfQPyf8cqe36s+nQN
3u6Gdc3rVj1gZxOrI5fqOYxLa1fHZDqxT8lFoaO4GAUHpsTFT2LGd48QWE0RGtMd84q+0oDTE9e9
S6tgBn1oiyxAFWm0InMkAs+Bm7eJC7BlerJUvanIRQHJB0G8155s6NgPgef1NcbGsQZYr/YzUZeq
/9FT0GdaiqfA6OLQAdh8v9RPPGK+k+aEStZvBlE3KkeEAnhzeGWtYEC2s12EqxDdlSoE2mv/qDkZ
yVYjw92er/EPMRP5Ygl8ftf9JFH9QEdt+Zb5dxCcWeaFbKoDYwOCeTKRlUNdmI67jsbRcxZ4JDbv
/gYmqL1hue/hqQWk15gP3hcYtn5EDz7GiGSV0SVpIDWfKdRSCs9o5UDg+FIVvwmWaa0E5+JJEArD
1+Bd6bP9JXYHPtixQP0nS2NDZWV7/BfnqRFXNe2SXJIPyp4WERfifVwXYTX8yNQH2nsmE6j1SczN
r4Nzf1dx6j00PRACje2c9A93G4oZHjOuCn/mT4+clT+ooKZnOemzhTZp8NV9wskmS8mNcCbWLEPH
hks5ebpgK7THPdHiCmrbIalyFhUD37RENNB11KElBbnCiRKOEJGvpGV9gnHl9dcfbVJvNcsXJpRh
Lr3Equsro2KPnVNo1zKmABUQLuEA1xOiOh1+iDzb13ejfrwBc3akISQYSAEy52rio9Afjq43cnS3
ykHqZajMuSwRD7ngrlm7RpZZ/7AC8RK4f1QV9bwkPTKE1zWsPg3G06ZbjFg5JeejND28tnTYlb5O
vcPZ1t2lyq50UKxgA4PX84nmBi1pgHmvR1AMHhWoKsXWBvuGjuGF2OrA005vZukPZ7JHc4iiPDpf
6sOpavMqQb1giEWrYes0fVwSCASghBf3dDwx9d9ldAbO1VBqRlVvb3H7Y2IY9wcPSvyTmYJAxPC0
/IFWqjMCnFAtSsi1XmrkA4gRNHvy8zP7V6UtaeIr2EqTxG/XVAggpePtUF8k/7YSWWz/L2GtP3qi
EG5njPJSHnJQlGiAYrqKVUlwRpaLT7DECZN2cgv61Jh4FkURU91AR4qnRUQKZz7ls7go0vnmREpx
iXDIqR1X6yJw6I8mVeeVh7yjfAVvr4q61SiKeX9zL45eKReYA0l5pJQSghTPKDQXTOo6wPV7FOGA
+ryq0TA/Bsq6XLqgAGj66tRCB2kH4MAQ5yDPaH5Kyt6sY9DvGV2dfvKfHck2mJ3YAl9fJykmwiR9
D3h13sfj4M/P03eocXkSihuahRA5QJQeY0m2pTehlHmdEUrxMABkBKlccM5bwamenV9cIaVwigFo
TsqTHVCbgXQH2r34/OqOciHEEt0cD2yul3wp0FHyDCDRu5kl1QndBihcNHD8nU0CVq3AoFb4fWPy
rQqPCeLhxHKkARAE+KuGhRrRPE/qIwfpL+y6f+PMYIC/cqalytJL7z5k73Qz8NNUAxa6ZINR3DD4
VnB727DnR9MR+PFJuw5UO9+vF3/nfieUqoAfUHcTj7sC/caxOg8wQI6Bun3nlmMTmqKAZo1VQ9+E
NiaSyBdWq6iZt/pGPf9/j4BX7VOw0cuaBrLXI3ZJco39JHimVRiZIXDmfYWO+Ot2MZbbuC9e9X8G
sB26JAxLD5mGwfk+QKHuEzUQMl+lGJ85N+FGuxWLTa0zd6QD8hV6WnSwb9HOjiV5Ri3AC8/d9eLT
b37xE0NnORQtkCE3UcYp+X1X6ADPf5Wkc7pSL7mrcETjPpXUlHVPDd7yoNWklkUQAM1tfWj1WaZG
1y9bNst2mrZ3NA439lMPyefM0UhBEtgQAKC1DdXY9yYt44m5ujOkfuhLrTjrV8LYueJ4qp5cjc3W
WnMl3MU+YCW0hmvfbyh8s6g07JELjoeAst3D9uFRhVC5poe8nzg/U5qcRMQX//bVMAQwT7hVSZZd
aK/ZIxLpqv9ykhjDQjdgyQ6cNWYaSJhnqHoFXaw5ywsOqZ7WsnQedkIBepqKRrDSOvGZtM719no7
jvo06Xftm4vdRrT8LynNo+JlZuopLc5wf4WzFTLkhHdT+TVYDNwK9PYqvfBWdC1bw0bnUS/VJ0KU
9gZfUc2Fl29TIuyAUV0AwjrpfHn3o/jEkgB3Dr6OwDyyetQ7Qork0Ry8MURZLKqzc38v8LUaXcKT
nRu+4v5cM/BCN2rTlGza1lyA0Si+W58AfyfUt0XMR+254D9I7yF+I3R+AenGIYxugFbtVbTPxvfV
tErt5H4AmZYpqfKkWGt0//nO1tRGF1uv8ZOqGpYpEfVWEG3mcMJNeEZ9Le5hZs7SlQfkVdndoWKG
82eN9FbIu9m6Jhf70pOS3xsW2fFKTq1kvgd9yiQxQCSpO1FiVE82Pxm3yMpeg08pNeGMU9+l28aT
A8VlRou2E9e08cCKTV2xcEo+c9xyivwGIXv2sHOGiC7A9kcp1p0jawD3Gzu9tkLdHjd3mIDs6S4E
Dshkr98mTDeljnBuP4GSXzMDRFQttxsn+DEa9l6v3e/OhbJcv/DrRtIv72mXsBOJ2PZWkDnU/3ji
u6hTnFW+z+RV0YX3P0uGnvu+bnNaz/y4g3wySkLBM/RmTJwm4K5l0IbNMMtp/zgP3QeNSIYTSdHL
D411thigZY5T1sh8SoTJxptKRU8gXeXQX0uGgPeKXyCw3D/viT+6wx20yawzb6I5Rcfitkm2bmag
28ehdZvx2utGmm99H1IBl9T5HbYfWk7kE3TMcjLg2MTJ+0x4QNlU0an4xabtHrxiEni9ywDOVpxL
KyZSNDCG6jgdF6AtRqIFLaXbUcxUrlkTnQpEE4AeHUJ4GkSmDiIaUgJeRr9bFBEf66Ph+havlJ7/
G07mz58xbuYNENABvZVyvqrLdKo4Sq5fe3sw/dB+ZI28Jhifw2woJvSW2Mt/Se41b6ue/erEiaQD
3sHNIApouGILCzf/gGh/+KFc9vIEwWQ+GEWIe2fO3iAaGfTVbNWEeIO7zTKkLQ91pvOpfR7xosFU
jGtp7TByZoxWsUGXczL82WnToDO8URg7cHL1UzFVU3vZTsxvVVzKGfM71C+Dt3yEYzzP7voBBqMw
/d5aovHhWkCwCtfLL/yNumns4m65L0d7/DDcQ24m+pmncuzIemDmokaVIk+SbIinQiw+dLk65CZs
m+xjJlVuYg7oug60hPwiMDpdG6yixYoAlvENVFY+v1vr7eUkf8kFxfpL4Hi5OYu8NJ+kWbsFo99O
QjjI5p6dL1SgvLHdmcT/onmkcO1NQcELqrXwVAxRCVQFt0Xufg0EWm3WD8QZSt5bTqZvGgcRrSVd
9ygl6PMgUjfiOb5xTAG4p0spRYK0W8zjCFtjEtI4d4oX+RZvqdAc814cRxc2ULNJvAJotrj6UpQ+
yXbaOwDSnmtRSIw5Ztwi6zN7H8bvhjtyNQUMrLv+kaigcPU4gtBKnFfemOADaZfDTLmb2cJmJ4kD
H4kTrEF+Pk+693n/5YrR0gUmT40K8V81I9VF0k1pg77mny7ueSMYovj8jfJt/ovI60LLHe/HARxU
Fknj0TkxjuQrnwdltLxv6L/6iLMOuOsGavDhfw7mh1ADKS1lc2LMs4qkTixNmUbhLYWbsTO76K8g
X47xpr19MNFGVFRNivZ8oEx3l6HD2Hs35j8y2BfjS7R8puv37N7I0pvXgDNTcqditgkFbGfOz5RF
D9Wv/3hLaaAFGRudcOX1FQXeT1CxWAdZiF1cy/S/d3SvZD7hr3+YHzERtEGMEfhfwC+WFatH+Xnw
FQNa0/T0P+0q4Fphe/usIHWOPsNNf7RghtybcMSI8YAq6Wn8I0Mv+/3hSURrcHRfnj2tmpDRVOnh
PeCwgeHoBDGpo2UkuET/J8ohQa0MxabSWgGO+Spa/hYfeHaYcqDH0urBiqeJksLIjxwE+WzgBjT3
2e7lrAThQoVCuURcEcEW/3aBT8tOpGDb7RhvTMsVvpOf5bkqFJyrPw0Of1xcBdl6MyDI8ctOGDR9
IidgaHPvMvXw/IjUHZL1ZPSp7jVt62iLDhvQ/pD/JAbrWNxXf+SSqjC9kD6WRVak6ewxG8v3nA40
+VdbKhNh1SNKSflMBXvauE3YAivSSV3DfwnV8y7UvMgK0BQa0roHX6FHTotDr7MH/I84wE9KmeWE
X8/PKv25rCOeOcjc3yjoSsITDq281vUItMrB4prLncd0iTcFVwK8lsBxlTMPlIWfdSBpKcDnd6cl
z/CsNmWaYywb0NQLEOVE6rF9yB+2oCwksxx9JK1yIIiBRxiXG5NYnWbtaxmJm38V5g8enBuDEmRN
wxRk38cZspxGlFHv1JtHVROq56P8g1JBlcWoxMx5HF6l41NS0Q6HA/dOjay7vVhNpWUdcY2jolAO
bzqDMBI4ENJWm6RJM+v3wS3TYDAQNfO9rYcRkQ35z1ChBgjN1szguXgZzf3z2ZOovsAFXQm04cbK
zRB7Kk8EANkIz6jz/zufNPBaGCgAIeV5arRXZtQqpRhfZ4OTtAw8fR0xwGrxpLtyT1pb/bigwUOX
vU/K16JV664Ea0MlhVAZR4hCBtXEZjsTEkeDV6/7kd9ZVw5b4Cxgcc6GCAznRRz3w8uYpReDc/s0
ValJLfJQugb9QH4ZyWWgo6HwiLGOxVjXeBlsV7krHEAtoWfxFZ/ffGL9qY2st6yy7NOAJ/DNPbdD
cq5aaoqnvwxABy+D8jOW0/rnNx8rKGjWS8F1LxXt/4WemR794uWh0zhWlzobAKx1xl47rCEBQCrv
RnMN4M/thoUNbqUoo0N1sYIkxMZJDAAk6jnJcM+P5urm25CXiq8vcojM3f8a5+0PA0FZXwKvewbh
4/58916m69qfuDupUoruvaCM9hyT655saFZFa7LTpjYgsOpoSHhy65sAIZcSD1HXGR5gonssGZz8
E1/imkmMozaIAG+igi7KZILEBmcE6PM9T8gWOjeHTO1VFkQp6efjQFIzSPL5/MWkvX1A3TCNRpOC
0ZE7pQtOyUHsFHlzXruVSXGN+lFLA+LVmVq4VwIsDHDNC2Ru28t3q9m3KkUrUy1tj9pZVNUbyxwg
Jv06Sn5w3daQqp1f6c/43uNVxA0AntydS0LMqDCFiGfci5RGM2zu30WqEWlHuXUr6M484N86Q1Yw
BMpjPZeu7aY84YIbAePiVxosDNNWvzyXOqwthwmCqnNCVVHZypWH5dxWKaixwk+kCQ+joEXTfYxW
b/lc6Z+EIAagJOvtIf2NSsxxJRL3h3AEPUrfH65UHW/hiN6xLQVxgtgJY+OvD/JxCI1HQilTuECE
5AiSTbedfPaTAMhKsFW61F0EYyIqI57zpo4K24+ANf3yq1TIBe/e9V/mOqOXJeKgnIa/Wqstmhs8
PnJ38ycEHuwnWnwGmgTkHj4pCx+obHBYxOFMRNAHUlhou61nGCFMBRQVp9ou1Pe3LxjqDRX3SS7l
9WfuFCM7NiQyKchJD+Z0eIW5UtQkVCcNhRwkkvl6R2Wd+OJE1FrMJgYrXbet+dxNTLoor+rOq93M
Iip9jqGyFBvlYx75jHMLWh3hbCUCj/9IgH4TKJflFJkdN7yDo1rl0y4AAQiLj7xCGztTtjBthbKv
UvfVwxWaB7F0oi6goM5ZHO+IY838kiB+nnCB7mtyJPVMO9+Abv8zEB9tvFrwfuUhDyiKBkXSEaXK
qSwQdteSNI+47Apz6KL3BOlY2cE2/XtQqzADCLW6mzeXsnM1MRee92dibJgGPSbFnF4MKaTHRAkm
wc3YG6Kr4hsX5VEKPlCVAiVsWNGF8/H4qbVUuh3UG2Qur2r/HhUvqnn87ue0wSHVHlYSJIaD9cHb
A6CTkNeKRcE3knbkndv92HPO6FAlb3DWmXLqjatqQlhS+LOG0QgEyS9ixYqR55JjpJR8kK9hf0y7
+5piIgFi6GMcgKRQJRbIrWbadrmSNjOxUGGJhn4luPmo9XqV/mkZAMxbZARNBHcKotjRLDeHGVVj
pXBohFLLtRD+Jmc0UXTPZ6qlLKDdWcf+RqNW98fvtknx8tKKsdfTG6FRfBsusiZXHR3xfuFZGDym
Z2icVDzmIAwbdBhNaCIRpXqkpYm9bnwsgh6d7sQDN+pgPlWVITOHGSEAl6K+GMMOyCou8dV9hqtE
CN0SKwdycGZdaTO57hV86X72IAVSXWTSN2Oinzk3c4g+JC7Rj2xbx4UqX9Z/7KZU5xxL80Kge2Dw
xmCiRwxQh5E1MMvS/4YLxp+s5goF919y80bZC+Wqg1g4kMIkzgp213YIsrApVjbIbSeXUknJZloa
Tvy1b4pmB+vlZBAxP23R8TeBPPcwtJY8KkDTJMfSOaKgHqCoE1WiFr8+62KbGT6VC9BNiH6oZVW+
YaPDFmR/1z9mhS54ZIpGgzp29b6y0FjViLqv4qyirZIkUDdytq0s4li4xZttVZsvWWxl+e8aiUpm
itVtC2Oz/2hQdH9jqsv+Cs0L9in2gwkOR6BOZk1FvQ2oRpeWzQhiqEiRpTxIO6bHwMUxBg6kRPGh
tjJ7qWulsAstXDsHLC1jkhiAaY5XaDRAufbYB4/mcV7VZGbd5ROsgHE1fuLxBanPseF2IBMahj8x
59n5cRt/D8Ghpk4LSOAROaCidbQaKYrpMJS44Qwu3Ufr6iawXb4OOvOM5DVmnMkDf+JQ2WYYEr0E
nZDqt5wuMMM6jFx0+aoQBumpsvPYNwBeM6kXZbxHPhH4q/eToLY9gNrqqKSSJ8EtUkcVNZhbb6ZB
wNg4inSUwpXeVDF95SeCvSlngIqdSCqJ3mV8szWNCpkt6qrBJQH54KB3HJDnKgL7Lxhe/wa8Elpg
jqA4U3w+UcD0rFuEqvliQUvs33sx65AYjBgTdiymdVgm53Dr73FVQvoJD7Ax2CmaoVu6yD1JI0SV
8hoY7T0bSaPD06lkGw5eBSPpxwajOsKHy5dhJ1mokGYZPvHpyw8TIj1hP93o6IUMAXktMAbMuems
NiC8lzYf7f5TO2XHu4zLgCVCjZ9dPMHrgc8lnq3drtVneI5wkKPSjTBlFBtH3ugtB0aN+I1KAiGe
HNocLDNw9UA3fvTmts+kyYPVkWDM8rOJRxThshefX+nHbje2104n/1JEqa428OEh1LJ+nUvVbEE4
JqeS3KTaxcoBYh1SIv1H6hFWyujVoqCQTogte0PwrkG0Rq7ueXADSDSZE4Zs9UF6dqSVMf2kLqts
Of4k6CE2yZr9oB7iYVZWBH4kVI4sbcAOv+C1J8nq4lF7ikrf5uDCpvKtpl/xTpbKN1n4Hyi0o780
QvkNbuK2ENtFu2OaUsQoktfiOMtDiXbrT8bWyyS9wuGqtrF80gAh3ULbT/zjR3ta+nEshvxwYase
GgHlPTZqe/fV7v9292AiAYza334gD8H36XuMhjWXJ0XhylfdKj8hXhzuJ/1rGhKqnIdoJKebqtyd
4GOGKqLjIhOBOmMi+EDIZIWULpVa/9EXGwVAhZdiufza9T6O9Dk3F9Fn9RvivpYEAuPYuWzDm6LF
Gc6IibmDvzq710RSA+BXVJFn9xQ9IliqMyZCUk/DVS1JzaSYmdYJxSvQ4DyJkFJ+y/QoNAZ/X2eW
eYZlkuyqMeBUDASksTegRnyvxjeEjPZp+l4fh32KqxjNkQW1N0cCiJViR6tQJoFeYgEm0ctecuQK
OGjvlJWZuwUmxNOGJnMDF54jouQWmLhfnalcuaGWntyVzIyjyCif+Xkyl71L8BbU0UmQNztv5kp+
rjefPhmqBV7tnz8Oexpf2HfHSjHYHtS15YRHBBdbNqgNiiYvJWmk9ryhquE8nQgTr36QEaQsoei9
IrFBBZF8SJna7s6pfbXSH9TsGT9Z7WZ3xbCr0NByoiDRqV8RKAeYJOuoQDTyNEzzKSMJUNQ7P71j
DSuoncF91H4y5JslgFEpT8Wex6DxrfzgtAK0Y7ZHbnxi2hOKqlkO0eFsuRWk91GtBkrZ2dbJp5io
WJvNIciLvcPj711gz6LVJAUCoHLeSzg5hT+c6UQXSqbC98vlsOn9aHChRcZNCElCHH7gx0eFdTGp
+NY9TyLGZVRsEgKJF3TtTqKx3/nPccx2FM8Oa4l2qMxCn0J8MGDIorcq1WxFO7x1oVfbEGMPIp7x
Lw3ERr2RXhq4HN3gkEwE0zZEVHQH39Jo09QFD1k/Qw2FjpXZH9UMZD8hTS0pH7MGIccVB/dtPmTr
ZR/4dXrg0RqqnflLCrgt1YndL/FK+rIr/Ar5igAdyDIkCTTV1TP5RN9hPKnE6lQHafMhYiPvBtKF
xPl+sJeQllF2Bj8E5rMuqX4ZdsCD/ABlO/xq7M12m6FXIqrUozHWFN7c74c0PhQf/4q9eETdsF1E
5mJ4oUmRVmGH9sFC9kpjLa4pHGXRS4TvvIaeo08/IiLgGiFJ2zEy1kSaThQYocYVoLF9uqAygIWj
mzWthHw12pwfREGefo6ar4o1g/jk8tZj1MdGbH2iGgYIovs61lokovTfOtpRm1GqwQIu2/hHIo/L
WV67uIlh8N7JuBEg/sbwHuskCvGU6Zzt5V0l82vT5mgE40EKJb8amVJASsWuLa5cfmni6qK2qWn9
YdaR9I5yCBe/UH7IWKEZ5gmrt1OciXEYfmkCwIgfWn0hnv/u9j50x6F3bt3QkWZ/Y00tOaPYFYf4
vVCYMnXKtOch1Gi8DzEuDGgvo/cxiuiKexmDlPAyCYImlcpm+YtiCQRQaIvXn1f+1aDCN1uE9m0N
mUIm0yrs21Xy/FhuukN/Yfta1Q4cmwlt4XgLnwgGuprhIAnwUkWiEmp5hI35paiHOE8RKKkIYkC9
iWGgszE7bi8VIGQ08jikXVJfqF2PIUMH/IN9cII68Y6t3PxJqSJmsoz8imCICaqDAnpkYfoly+R4
0IvvlXuyG5+hToWZcUAbsVH0chPXIRR2NgOOWvG/F4s1sRDI30gol+T2T4fw5Krpg4hh4ZU/QIuJ
f1mprjJZ1/AB1+JtFDYYruqFunV1DNSF+0aOwnz7tddNyVu+FI99NCjCLSj0dLf0q/lL3WTb3kwR
1XCPnSvLg2ikxv8oABTADEyyUNsAwqywZCy+hsjNFU3l17NAQsZBIqzVHfcJ7cUyrX6q/prf+AvE
WKtpyhnirTi9bj96bL11sJM9FQsZ4SKdH5iQCcknsOFlHNBEBagq8bHfaePVUnHhHSDGA1SrAPPI
CNyDhik5xjuvs37V9DylVomkq77sB+6gziY5LBv7LOPJk6p5APz0Ckx8wopZtHeBzNGaSK1KXrVD
as/YqsBo6sNebwUi8tISw6tKH82TZD5Zme70pQgfMD4WX5rbKZRGPXesccKUeNWCgA2qt7+12EAS
i7fMaL0KCIkLn23vgKuB4dAyPoAShYAV+gv3LLhxTijwoMu3FDiLDNbQlVHlRTvUQHpzx/rba7+f
lKnOHbKJxpNiN8fhZIIn0m93t8b8fDjvDKGGQmlxYM2UsBrzxCIjpqUW65+vWdWRjhcPaysbBWnn
/l5hl6X9r0Hr8hPlHnFprhe9PMrLzxWvVkPnqfBE7ud89nqF9Dm9gXIQt3zOFyupgQZ1jQzfPKw0
oiNCZnrDmHiuv26V8vNS8o81zjxaktta1UERSWs/Z6eBcccJYVQZlJsknCtk0b6ogZBD8mpN4gOo
OoHqqc3SCM0AgwI205LgZgM9TO+v+Rd1N1SreeCf6lmRyDuYzCuiikXaGD+vNxf9e/3SHr8LBE+l
K1u+0Oib/rIaz1xkRxmO4b9Eh9ZqkNW0kY6EyODqwvNt/JOh+1mT8wqQlo5khyUKb3E1Xmnrypm2
KBZzJ2rSk/V3IDd1JfL9JZpLFBkGxIX8CEqlVkO6HS6miXjbbCSQB10RmVTGXJC2qxWi98rwg9zB
5N/xzdWEEtEQjCsPt45Re8ckPumN4tjWJxbhN/8fizgi/CUFl3oVjOD46BoRUdP/ZO3ahOBVPs6H
S3BTkD0IsoqCygesAfZmIoe5vQCKdNJ+AkAvx4wkhosQTbV10b0wTR1GB2lhs3uxY7eLfHsNWIE1
TN2vsWTYCqKTpJ91SDSEe8V/sQxHCYqB0j0fSC7B/nimzXVRi0K82kxx0/D5uTS4WFvYDzv+q6i+
xk9o4s4e+eIGbsTjFYUZ1qmXurVOajODQzDGmPVCIk9gHDQRVTGLYvG/zphWSkDjl6xpixN0kU3g
pg+h53i6UWsEekqhHGReHEiQMWKTk7PKQfYGdGuL5hq+h/e6j+BAL5LuFgJ/Svr9dwu9S/fN7cSH
AXxWly791JD1ve75AXxdwS8UnQvQSCFkRolYPbz/f5M2lEcvneKRfxSkKWjO9GNzHUTwoDY1G4iK
3OdmKbpnx4l2toUwwPnabiA3ZqON8UJPdUAGDWbJtXk5QVspANH0ICf7OjJctMbmnsIdUer8uuTf
xHXwZts2Xcx4PTus67LQI5rpWGewEs/Akk9nDZnlR0IA5IjlEqqefvaDIJlVDE4OR/vxygtGCU3V
IfSuDY4R0tmeT5e/slGZJC9NPiIwdJKK1EbORlzsEDC7ygR2VAbMLT6ZeIbwPNkawaWMvBaqN4yZ
7XmuF3KeB3cBz+rgi5oE5mCQmaDFFMFyedNoe5W1SFpxFgW46SSPVEq0Ru+C+CtbKk/wTJnCeT2I
caNU7jTSdadazOkj1W8KjRzezDzSTHDVZ/OB6QoPaktX3zmv0dkZQcfua2Qf6rq0XQR0Hqr83AHf
mckZ2FAjf3fl9xkolAzUeV52UCUwHPTnFe5X+5Z45m/H5WOt24ZVP+KldKnR36xXwRzsBxpHk/F8
V4aCTv6l2l+l0+Yoe7dElVuMontqeXQeKvmnYPvsvrMipUDIl6HGJbnbYMf1t9EB7VHKI6vmpqiK
96vwEe3AhnU8nYmiVxOzK3NM1OTsdGC8z6PZFKk0wtpEbRkSTM/z5ejOd7gR6fC8ffNnIDrmQ1t0
9+mKSgeIrDEMfuxdVPQ1QvDlEuEnhpk8FPisAUM3wKKCSFDVv4Y0HhcR4lgwyJ5s9jY/iNRUCVTB
1D1sspYxVrYPcjLoRws7HDnPBujX7I32mx3SUngr8OFsEp3W2NBj0rGozXjctGuwS8CFWWZPlfpQ
cUlHRb83aTusvFsJbefph/EgwGAGEqBja5Mi4omU6n0dUVeiyKz/GdCSwGnrthTZhXC5F4KYJGia
xDg1TaMn8NSQhFB5fCjFFQG8FdUTBzktOSEncX1vfB3rVdBHqXmkcChq70y+SHgu6B/A7w5OxcGh
ssY9gv4/0KizsSLnR5AVqsp8DP3urkwbW+weAyEXIjHeqT0QcQ7Y5noCEE9k9HgJ+PX5W20yKEgr
rIZ8zmMlyBb4Zw8c1RrFqlRsd4kMSov8tPYOyQ/jtGduFN54Sk3DNCk8V3kD5ZPgAgBSwmuV/Sxj
NhUH7ia+H6IwcZCkiusDLrp86ypnK+DLPy7eNOBKvGE+7bKWUaKzDthBwM89WaupFDaDxdJkHwuI
yT27/3/2e+ksMEvyuDD8rLRc964ipOfyhYg3T/prr5+ugURBLwpUlLPTTf4T1++fkgiK5SOIoYvy
uFG6ssMFYrLt9BVF7fExHUMXNKuELLpXiODrz16wTp7QTCi7RMfx673RefT7aIcRUUogvr7Pvkut
lgBn6MPpZGs1OvGy+geRvMDk4n+PDJg1qzdOJm4UuLat/Dgw5QM+cZCzNDcWFQyJPAIRk/Ak9pS2
qKOvsONimmlcq0otHEqtG9g3GknXzi0BJjZyj7BZn66Xo3eoP5htQWuqiyaXJrspECecqMiIfmdj
PwvOzXfUlS9luwJZyRYtDEBHcxAawoBfugc5tSU/fmnmMB3SF+/A1cxCA+zSOAMVl5ztWhJDrD4V
qQA0E0I6FSiw4QBYhDLMUK84AtU3MaM97dzwAU80qPCuoZM/OJYPf+wpQQC5Yj19YGe652dpD3T1
kPoP8p7SUSskbxMDIKe6qocYPonS7vIkvRspcOUQPgJFRt3sngZ9bKSX8AGzrwwSqxMPkT7vLkOj
c27C8KK7zRLUWlWT/u3mXi+dfrDLdAn8kbb6Zwl+j8ujhwWIXKdGg2eWquTvPr/yl0tJ9CSpGBzE
rb6q6ze/JehtSq8To7blB2EDTHOWOh5LpJe6cFuL741nqEEosGTEbJ8EisIawbeUTLUkSFJ9oD9p
3lyxyrRSfWEl4r0SrPjktS3d0oHfspMmpOLlubRM8Kr8WPgFoR0pqQglFDmpBuvN4qzjVKPG+xIM
UMjsjfCKFVtP2TfJJN5fDugphZCQW/ou/zwJtoIXYpjEkIV7L3cd5fuUNEvlseex23OoYG+KcBin
lvxyxGLLbdNIY6+wYwANWc2wS0ZQweaBFnsOZUvVNSWzAdMmsA1jBv8qXapJeldckHgZf6Mb9BQT
vlm/fDANsx3nq89GA4aCEdEZr/3ztrB4CXMzqmKserJqUQ9gICaqDCDSr65gmFx4psL5X7N8MZUz
1nnEHOCcqsToJ0hbh0UyGEjquwWjFcCrnfdu+YM52rfGCC6oEENzVrlsTsoVXBM4tUigCSEben/L
azIRLULs/zlEf/JG4Kz44ZTDdxPBuhUjV0rtULhH4m4bMsKVwygINysduHPeoE6+Y9/jhnZ8VTCW
OxnYXxR6+QwYf8ms2ZtoexlOJMJzy0UdKDgkoqQdPgLw/Ff2Z7vS6TpX0OPFHxxF3D4K1dHlq5UY
zR3ekczkMBcwsngs4Enc3wV5bvRFRFR+kMfKUe/oXr7Xl2OiLCyqszKg/t7cTp+YdwbaG9ExiIaJ
e1BnHlsuXTkLSWgXsBg5DCVl1EllwSo3AHCDOijE8MnsTJ5xyeWkHDCXwYB61z1KJG2V+GVmZWfN
iFZLGl3vO0bhBxVFOoNTSVr0rY6KylQl7IisXlDbkHXSN9XBkfwmhQYYM6LIgZ/QteTh4luDpVtd
+62gynSonxtA4OBdlXxfs29olXXpKFFhbkgmeOAFV0I8aN6z0/mhJrrNzOVqAJQPiGZ+dfj2409j
KowonZuWDR0Hhe1ZSIbf7Y48ztY4K1x9EslEwcwcVaARQViTnRnzQQePvdzYyyM5yMaobbBrPkgN
D1kskNqevg6tb+3wZN2OpapnXG/RLJlxgFWGdaCfnsXyNhs28rsIYQOJAgXXBzsD8nl/TJ8QoMhA
Ke/PV76QNWcRM3Wbg4DAtUEt406bQ38hPXLNnVZwGcrmHXRk68/h3GPrOe9tiTZREUvA/BDi2Ayf
dEEgK+l4eVQOJ0RyV4aIaQ7AaY4t7dzJKVTddTmUIIPSVkvzOsDYEnuA9pK2R4UXMfsD1oqfvO/o
+ifYzOZxeZCGEYbxuOmbQljbtx8y9/ekGX0H9CwDYVhdHjFiJ+WexOovICRpn3iVQCuBp1IozgRD
PKcRetkJM+Go2xro9/rfEKCYZUrG/IQfAy5XSyxCUCOfhkrLb+ym97rLDVmKdiVrfKyNbVCRkbwa
8d/rlmPIzyX3hNup2vkE9e4+Cb7s9gA6lz6ljsnW6D3CQ+Ka1SUWW3eG8ILJDaizWcVsTPclBgpu
+1uvMwiXSbT9RvnM2ANrnSyra7D/zt+a1BLb0lviWNimay9xU2xgT7+vg41xtQKjGyFNEi4xyejm
Q5sCSfyVDZPYwtPzKEIKzI5HKHwPURwfYe8s4xgmZ/kDiNqMPgR3CCSY+dAxxFiDYnzo8ujPNTvi
VwCRbVVWswxs0lwdXVFOgO1/iiNwQ7XFbpiZ2pQBEzAcp06iswtHf8O6aPoMkFKXvCyCXypJ2z6C
yrpgEXYcbkl2IoAORjBMCeGd3bFMJj6Vzr01GkrNXO+8Ampiq3ICA1WmRjUUJJmwTZX/yIFdyFzo
UfFfXaj0NQNQiRibUQZg71O0sKOT0FwQzl5l9YP305f/iKr5dDgFfhLXxFxKgNTFJkQ3/F02ARpQ
RNYjPco1QQ8wpl2Kz8oWjwb3h812ife8P5kZv54QwWWKAn3etZJbaCttHfL1HOzh24evU8jjd388
mc52ECCnN8oUBMXhVJcgBZhlMLAafVhtE3t98REabBCPuZJO9ih44KTIklLSHYmSyMcE2LEhA0NR
djl0p/s8c9+iZVQxT1gjGheg2mRqd04i20eCibf0RHfLcli2wmZekE8ao6qKdddLitpLSxlNvLyw
OFu025a9VWXlGPPfGTN/Aoo+gKSPbF9z+hALyafBhRzA1HTbGcaDw9jG8shQfPQKa1OFOX7pmAB1
oBYauAfrhLJvcD2LsHzWbA8aXn3cgXRDfO8gJ3O5freefJ4OFnEyR0ivvpewwhWRIdRadc6CtFtw
k66b+pHWphM/FrRwrLTGhJ2P2oQdKFPGRB0fkIT+5ZMityynBWyZG7K5dTlacw87K8a8vvEasJz8
KlyKoathWI7yaqa31iPg1UR/1pbWOMGTh1YCoqpTIqevz4h2KgXnBwmbB547inMJTAN0y6Yd2xrY
MufDc0fQLJMpFlWrq0A27kXZwcSspHJcf3v0Mwa9qNvME4TPpdb8F899pTLAoY0mHd0YINX7IpWI
REAQu9S+rC8530QBP7Po1X/YL8vBAMlVQbvdOF+Y2CQXewsexz4Wp+lfLd43v7rU8I98o9IkmqtT
JZMX9H0V3dKIpUBoJP1Cm9G8XDIRPsM4Lo/A9QJu1ad4ucZ2E1YmYzc5zu2LNDTM7o+tzCscZTn7
Z4QqoxYJoryVlMA34ISCqawiEr1r66/0MoPyXgHsta09TRbHbxisvNoY2iL9hzjqRRpSskFtAMxN
RwPOoHQ3ScInClxV7FBA1rDvVRfzRYTprJZUE9xjhufVbFAHTPF98+hbcHBR25DY5zpo9zaqdaq6
Uuy1KMaQCvuoG+V2TQoy8H7+3qdVcDNbuiAzHhmhzSA7HD4f7kW40jrc0BRtZK2BdBvK4LTOKqNl
vyWVax1vHqiRqxxcSXv0bEoc46VD9IHst3ohYuxPVZJZlUNpMxI7rXkAU5D7EWVQC/WAzR0zzlom
DGcei46sThJyxAbwKCxz7Gp7qVqDgF8M/9iD/13IMqBH+gR5ElvjoTLa9eVh6/qL9dRdvZ8BIi+k
C8nJx7PtDKQWqK6xfO+z2qzKmL0urQhZdYSAOO/W2AV5VzwchuAvvvmBSjyeaEfSnWikYIkM5OmE
FVDpNE+Cr29NpKweJgJ6SRScR9wzCrnRwXfufxm/RPQtO6wJg7RC6MzXkc8kjK3nLGuf19nbc9XY
LEwP8+YUcuTFia8MjjYBy9CHwGuiza3Lgn/+8Gqeg8B6LsvKPYAaKZRHxQn7dnR3JrCDvvsWSvbz
yB3qXhOMUV2sCV0FzRLFaxzYK1uozHU5fDXfILO+nCW6O28oES/Iz4zdqqC6BQ+hzA9zxOv/sXJ1
gDeZHGpgETz/x4jGMtFNJzd9/cimLiLDd8Res2/rGxYd9wtYcKOYZUtYojbQ2DQmZRf7v1JnG6Tg
rcARpjCfwCadeL8O5dRRe90zfF2f3a5DXcH9pEYAYuouWPzRUGbDe3wPYDKNK7fB9GEWa7AHuZpv
2XS7DI7G0chYpABS4wv2SW/JpcflhBLetNe56j6qf02PdyQ6igkMQ/6M4K4rgaNPCXAXr9YAvv7r
7zC46aqvj0M2rcJsoagZuMANv+CU9ESjiYC5LPuwuK+slI6rG9bKvsS6ewfdAYIkVO+8E7dJySmK
vCql5PrqfBkInO7tGVmz3eIdiMWzoxFia/vIUpS/JNPakL6k9Jm/ME0QegdDljaIYfW9K4CQ/xXj
9ZaQQ5neHwde9d4m8EOBFCBnPuHTGbjo6xXk+V2KxYNpTX8V9kbGE+ZUUtwQZtuZNQFa2L9p5Lci
Y6X8Mo9zWSk78uATBDMtvMnlBBSb9rnc27weEUyIemSdKgSpRtm7BFdz0EqvQmiQlRc46nAv/seA
3mGshLFH9cJfQfkwsqUqcrryHrhMFtQqlKeJ6izAVMsuoViZeH0CQ3+EmJmrb8si9taMm39AX9g1
rnf1hHVZ+96JxiTUHnz5A3mQc1ncAnogEvaxgVEVML+WDzOYrkB1aE+gXPGjbWaHyM+t9qswl9OG
71ZdwwnFuWYXJG+4XKry2pEIK9Af7cVv47n3C0Q7HJbsGi6yZSr7R0/wKOwBWbj/DJbUmioTBA18
ooiXbdomapZZXjcWrQHEwx9Il1jOtyfFkoCMLo96F7cJoeBpBp1otmoxSVkLylE/BeyY3FulK02N
a0tBubRlNF691dCKYMWcXC12erZdL1vQW5zgJ8JoV+ubTa+AoHYm+/dnyYHYezQ6buXH+pV7wYqL
N30v0YZX579hbOWEYtNbn1okWmcbRqvm4vXVOxaQitHoD4Qism/BaXcjzC2zC5U7GAZY0magryV7
RltiXjV8vk/g+t5g4a2sVA0D/SEDKd4HrL9g9SCHM+B0a44SRtRrRNaCum7/euva+LCSmL1PwWsm
PEFK/qHP12dbVdW2FwrVQYmLgBzNg+uoP0TqOdnpt3OOOWTX56BQSFHsmy+n7GVPLi05c299Z0PY
z4319uJqueREJcE2+FIgFFqDO+TI2N4fte6V54Q2jkn0SYivxEqwTTxYpmmDhYSDltbR84vs7m16
A5yw0AP5IQpaHxBo5OYJVxrVrtYzfufpBlRE357+ECC4P/x1gVZsXtgUhLyHBcjEKV/jWbKUATKP
w0hDmbiw82SmNNiV1CUxfdNGsaeElPIM69t8/ojEpbrG2vPOCj2s1iwGnHceA5lJUpw647IPNwjQ
XDU5NttBM/Y3e2VHoByYulmcDauzpg2d3GyesEmPsYJ9o4UoRptZDsnDJrfxNx5nmX/IWTWjLWgi
AwV+N3letsuBjrbRHmVncvjWyv9UIu3uT/6Ih7EIOglndL7uwfazp28wcsZBF31EbrfC/eMX/BQt
5mdH/IjpV/31kYwW+eAIXgZartL3UoueAhDHvCGJgTqO3ZqosFkhfY6DUTTXXPwjGuFOpRx3iDul
gNHNfhO/gnPAk/Jp3pk3Xfh/qOZsf5LEjIpqOX1+d81iZJKK5HBlvyJHuegwbUvNOknVw9oT293N
3ogYAlAf+EJv1muMAXs4k74UjJfm6qagGBG4nYjPvuZ+ml6IM6sDBxJPoGLXenLcvcvP8YWOec1d
1e5fns+jY7x98vNWZDEigO7zw8BWfeJrmZ6SSN+QA6e5tDARfvd2mtnlOs8QBUe41O1A+Qz0ksHw
NqINFyK5MWSlb3WUQ3i6AT1s/kBZ1MKNzc3OD0v5ejYRz4AyAK3nq2klTU/TK4cfggA2+TIu9XYv
gRa3/KiDSRyoLj5U0xV6VdG+FeXK1k75JJDGPf8ojAu4lZZLnzm/gij4Rqrc4H+2cFiaMRJo2Po7
2Mgw5064tgQw7VmdmC6r4KsDaDXpRrgmtMCDVxn0CbLoafZoARyvGRnKQISaqTEhg56/I0B3jIZq
6xb+oMYFkh9wo1oYb6b0bcF1N53vZ1ZST1XbqFmWYcXTeTRtvXkqd3dlY45f0uh9tL5sIIJE+25S
ayAQ8LXb94UYhULOO5JeB8etKBOQ32DSdPJTuLDvq0TvvVI/Myzg3Ciuutkzy1HL7EcvFABmHUmV
ux7JNYoNVJzg+u+u1Fshm12AWw6aRpaU0SVNrnO+rVqS6jUAkwPVhNtpZkBUJfXUyobJleRQNDri
4M5RKONkvcLRru4mHw1ljiwa59NyLZkynqGNNG6tfjbn9yG5npRpdBzhOxIW0EE8lIHIddDErmDF
Nk13KQek19lK+mS5gkANDFuWw9F3c9YDSDCd+ggXZRQrRSJbIf+JFJHzOJf1NDG4qjvdnFEkYYcx
nIMQGrtYgTVl/EKHxAf0Pag7A1fNS9LCz4RfhC1s5IGb1JRQBcR9l3drKJNCQnRxobiSZqNQv34/
hatM4FyTi3k6b6wjrYFx1jV5Aj6Bukw10o7wcX3THpKR7Uo1regabBNm49QvJWI3/hS3v/0dQfLf
2QeUlwqh/dpoaqD5FAYryaOi4HjW0uv0Z6rzqE254nsVOFJB7Tk6NMoZIhwfUTDtGIfvaWheCZJQ
JIK1dHxZinelRGLxH7/KdFm9S374+9Sij6oEWYqdV9DxpNosYis1fUVLMZw8ca38/bPmiR4rYHPg
ZDKSobeh9sIdGcgVbN2DHy4YT65Ilo/JStzt2fStSw/izhTnt6oSKyG93Sm/POahEWPVjNzE9Xrf
iXG63yjlP4PNcQxouxPTau+A5sCroC4eRheO0By3RjOUAOnOTsI2p1PnvzalCl+zOTE5VBunxT/q
6iRFbNG9rSl4txaYzvBVnq9xHcbyUaolPtpnCrZtnlaTCdytwqF8GkFprJg2lQxY4AYscBQGbBas
DJBl+voFgBMM8yp7uTxRMU7XW739KV3IE58BPvbz8FVUD6wk7yeECF9CoqVSAbqMQdv7EYbMCMDJ
2I9/vMgIfMGR+bUSu/fRt8tqzCTbKTt8IPm3L1h8Ccj5D39h7lmW1EHs1CZYmY36xypAcMYf57M0
I7B+G6/1ju6/OkILpp/S/2ASEHQrVYF4yzwCztXzutyH+ls6Cfu9KFc8MvkTm6SCBCC9o15aG2us
kVykVPYjQ+Jx/t5RUAAi7B5B1+Ng7xhbV4iNdCPI/gqX0W7qVItUnZZzAT27wkIF2B5qMh9Qlq9P
DFO/5XPTd+SNleJyxFzm1I8T1MHCjTANpmVYHeFz4yU9YtqI9U0zg/BrumwqhZr0dm+VibMgxYda
NeeUX6+XGvY3Uk+4v6Yq5boOsAfiwWuEW2/ut/kTDJQZv1yCH15nsqVixRGc4QA6g6c3vKP62LPC
6RjZfNtYsPsucXJkZQ4JsN+ZYJEC9LalKeOMDx/Gx/qBvrmgot0CRcx6qpLGn4RXYrq1j1s7qczW
JuQX9m/ftsgs1YRe5O+yIt1WSmx6RRkklztAuqyLN/wIisvfhgoQlGAoB0B5Zs5VFYN6ugD6RZPw
s9M1yH8SJMcRjgjWEG3JAo/iUs8qLFYae9mEW8yG2sKmbZ/KVOyL+yOAzA6Hc8wB3KJyaz5Tp5IS
eX7g7If8ZUJ4bJ627u3AfTqQlbvAF01/ZfzR3Vikj+NdJDeHB/R6XmHyWJDuysQtWJDOrUliXkSg
UaUqrBsBbVs4OQi158VH8+3kj3EWm0ty+Q3QMM9icRM4Z6L3J8qd/19H8ghMMJ/ufSL2+p8FVV1p
lDeM4Dh0lSKy0VHXg1WBvlInlUTkkXGGm57raJekTPxpTEPX6ctK1WzpHLyBGSW2wNeurEaT5zvg
JXEXzUSvVppQo2EeXPoemEgt6FOjVvmnyU2nMwWFcZVmKdsisQPCWUtn+q/26XNbRemNgx35eYtE
eAPf99xJnpg4pctehUSAPUNQcOEHJMkP24k+pCvZWFK8LstQvBow81od4J0qjAm4TvLKfZPVh9Uf
4elYs+UYhkrqyrXFpbf5WGuos15mcFmTRRCHLmx/V/Ss/OAJodRCQS4W9b3Y0iJ71mvbYR9wsHif
wzur0FcZ/nlLrQLtmk9n46vq0lZ7D5ieiJzuC62rKScc2TWpKWFKBzi9wHpGcryPByBMpmU6NsNx
KlQs6PzRGRAnKFkqwc7mseaEpdibBgkhmz80VHjlySA5S9I6SZ9YAC1y3PiD9Gzn18Ac+0Hv6thB
yu4TIjv07PBnr4hgaHOijkKpPs06oTihy/KBWiPajZom00VmGzy+gQkgJIOQPgtxjdHjMaSCqgCm
WuIg+mj+JoBcwKQMmlS5SjKP5JblN14kOFT0k0bHzSBHX09RRHo9rordsZi3g5lZ0Ksq5Ce2Qbd8
qNWNjJYUHM/cdnZmmxFtsHVC71VKlmUlcIFN+CLwgV+g9GqkCY7qun/ZMUYomT2kXbYTO++zysLH
GuB8ZGk5P/a5+dvmIIqntCInCx0UJV8zECzcLFgDrNV64IpkFuqorQ3HPojaJ6rGrP4rMz+DvDcQ
Ui0LeHXvZydSfPN4+9lfvglYYNkjl5b47NZ94IEyD8Jb/8dkHe+YvcNSAsCujLDI3KpUQnYGTmb4
dxdz046rFY4+MlTSc8RqEObFrHCe3np8sZ9cczQw8wGMMH0x0rX6mP4rSVgmRAdzttOdBoty/h/F
4CZxU9UesQ0NBOQBxAKrRnoTyT2YXSkJbDQySB39dow0CuvzbAnI2NbjvXWQtWdWSOTh4zl/6AXq
XUFynXqmto/icMU/0g/E9nesch24mb+Vk9ekf+PwiEs3wkNeOtCe3U1zy5y7nI8UPWY50doSA7Z0
x2ffuYJqQejwyPkzLJL+WUvbfeYSdrX+g20xb8bnLSQplio+qlDIvIBoDWs5D+vRcZ+garQUarR+
2quNVi8ppfCH39pTl3GOXihJ4Pd20pbmhJj5UEDe9GszOkE92gJbJIPPwo09sJZcY7tfv254G/qc
5EpdW5gNkZhRvZR+0MV1Q8OTsThsLiUbgGNCmd1QfVelWXoTmMEwdfcGhH41rBeogoI5955IxmtZ
vdizTR88EIjtDZqCjTPZeleBAZHBLxe/O/1SBiTpwrrACdxkzlYEr6e325Ais3kXlV+rdJAqympm
G7C9vD9TilYuJcw8cP2o+pgfFTWmqxYiUDvP1WE+LLdzfRioNR80OBWxuAy35s1/TppdvEgAYg+8
mTYJJShWEA5akoOjMXltJjmct+zrngQ98Cm+5C+kiUhUM4Iy8SVPiPGn4by0jXIgELXoaXk8haHg
kvT3YPab7KPzy6zEArfOZWsLbBX3Hdi2eBm3zyJ08afvIHtjaMNRYeSrFoFyJKvKsMsBjwpY+wj8
xzeeYGBinD4g8E3rYrM4ETYWbSq2v6vP1SQMHrNn2X4SFIsIfs2dU2etsivJyFpOiyGp4RAdVw9K
PgrK3p3nV0QKsr3JLyWm6oQhjlBoEGPMElaow/EKY0/kYAkuacYfPUSeV+a+dkdCnZENhoEp0KXs
6wySuWQMv6grPf8jSNjoDgfga6VHdJWaqcTvlkc5udTAEuZx4q0sB9Bnfbb//o5arEp7h7SM8ciQ
NMuRppA7/ahFd+AIoDFwXPEWLodP88vQ42OR+C2Vpq8Sd5+t+wy8r+dtXTUJ6Uui6JexcPvF0FHL
vVuJBxCGHTKNruEs14aP9D1bY29HuFjB1tAHE8BRqeZsh5ubUNEyuzYdz4xjQsanzcsS4t/aVBti
aLByWStlYCCoTtdYo63L178lMJ6IUdAR2B7DhhTIq0kimGwu9941FEhfulUYOKz0rQYpoKM+FCch
8B0L30861YqogQYRsRkZIsMAmb/73MBZgbsIt0DqGIBnTRkrBCRpim1Sgnq2YWuNNgQ6j48pb2LW
pTLo/T1GBr/QwD17EmQRavRiesBC6pLiUvNJ6gvIjxquumVCuxdmmcw2iZ/QQL5+50Vq+uXcbBRN
Xs2SweqPNGd2tLsRX/CzpWWbUb49yU+fx978JYPLmGHZnlmPmJVID/HXQYAh+xUnMeLghLZdD5Qx
qECmCszynDgLYYoKQCPTA5Txyjhc+nS0kiwpKdOPtiz3Q/ZJTpIItOq+DzJyjQwfKURkyrGk+/Bv
0CHTb+gpXyzSIXhTZgax+hb5O9Mwfd7C6ZeUkKixMUqNyh6HGWM2wzYuPQmdRphIqNu865ZW0gm7
3pUi2RBV0LpSjXhhuoPCoYM6IEAFRiyhxHNAh0ELNZilVdzbnx3mY4g+7pW8Aa8BNgQJ0HEUhK0W
2sK9b7QQJ+rJw34KIO+ZBGrFo7t4FfKuEX4a767M2Ix64+bZAu/3O5TXpUKwImjaiAC/GhiYgOSW
gJVYx9Rn6XPwahJgcXVwdWpSQa7viRXcxxLgt6zdXwyTJwCxFCRxj85Kaewx5iCsor08sDtOK6FU
5UK7DXVaqZbs9jPKVcj5wCsjZ8rJH5aFDr/U8v2gQIxnLp+rVxRgc5zhvJEuiU38RJvRKJKyRtCy
pCimO5RFiStT9koVgNH5SOU48MOWxY6ARPCWUhhHpV5ZgkEpYda6O2LIB6cqb109f2+OfmTH9kl2
m2fUTuEjkV76bNWn6LWGWKCychbwqT0LTXFH1F6HmrAZMEoveuPvsEQD+TzGczsWz8E1QCLHDSRR
JuHo0TItHc8Tywh1edWsd4YMiuzKLYi2q9c6jSPFE+zww8SeB/wWZ7FqBSqxSRYv+1DCr23/Qnvi
fQW3Z6lUp8zOEsPtBE4qOxKpwW76003RlYjDQeqwZXOJbMOgdoi45byTAmVmFf9UVDpVf1FCrqy5
cHAmZRHFp54EX6Ghvm/8gYYNsJjB8OhsamfcCzn2vEBSLejasJLJePPsrsfIEkEEMEOiZNSTt/gD
dmT6j3z4masuW0uNFimAumsIRz28fmXWAGEDRdOh1bWgI2nUKm85aWoP+v65EUWdV801kU525hJP
u9a1jRb+imrLhKoh2m3fFAduLsvmlbgGi49LzPNgqybFyqNCU7E5y8QFCzN3plgQpWnSpNgMmwed
g9cH4EtAWKU4ywuYE6MzQy4a2hBUKL8TqXhhC5lhDiPUBBKLKEZUXC6sBpifKOSwkrEqeH+eY8Z/
u1NBC0VIBItsJF+BoooC/TruSEN3H8v7S3KVOo0mUxIlm7osW966IA4urcpkNagUaPRLwvDtAVqN
op+yx0YQbL09HvOc+3JteNWRdSs/8eSmtR0aEPPQobFXXs3A68thDan7S6FO05lw1qmMehot6x42
otfzXY/ILPmU8NCJwPb3NYdJF+PZprxneM1XsXIO0ZrEwtcxoeVQKq3r5AOIE6S+alSZiggOsP6S
n53nJTCMc2ulx5E2yJ5YRYUiqWQHSijYCn/7EqnuxoznrA+sSeswvBcoD0JXr77tE7xsx+hlzF9a
N9LRc560Ki0yoSnYgqnTvONablZRSDokSkYvC45PxoaELi8tVAwn0Xz5O2tEUOBEfJAWceQF2fID
Z8JFptkwdwdw0jzpVcOWyuvVePeiPgc+fBcldvoQgNE5E0eWvC6WmUNNGdFe9IwJngj/IClv+s0l
kuh0SrfwaPWWtmNMFIcHe2Seriw+Dmn6OmKZ8S8YypI7MFQ4X9fhKyVIp/NC8JzNkaXUQK1mbORF
s489RguMCENw4AqQxuYw8SVTfGFmPQ5QfLwtlKXP/TX1UnzNpyCCBXqQUjo5uxXEGnhsjFXFAP7M
GHSbUQ6fs1AZIj2/EIo38G599mno8gb9HHDWYX1BnOgZRHWD6Uf6Dn7c8jqKMMy/8+CH+UKC2YDO
zchHiUVYVyQ3SIkeyi0ktNjM8cA1ysa+UuCr3i2Yg94SRDhtctJWMn5xuhWxYuEjm6vHWug2+dz+
mDj4y0XJoi+GS0jVsvI/D/Dj/VMqHfYEJvz/7EZ8n5gUMjRCxHs13/OrxXU+vKN7/Vb0YEup3GB2
mnfFC8bWyJEVtYy+c3zBD7C7Hha0LIXqZojfJApoBM9AM942c7x0BBK56jHE8T1GPxOhgTJY+uiM
1soNBqE7gvTuVkUPxxCXMcsXaEQ/1sFAjKOJ4Q90i8W6cCqk37M9wUmrcbqAcoXW0MnYAYyDj0AR
YzfrUXAd/RxJKKG5EjTTUeaU/RzzO4yDDBB/y5kIutH9Vcu6YaOsIQlKX2EOJXi9Sz9oFdNTLrE7
M81+FlByCteBOCAv+3VrEGLMjMDjq42uc1vL2JvR94heHmxRUyUhcKIMr3MLd24h3Drz+HOo534B
kEYjdeom3c/LmyUJBRYJFOgQj3ObjWYchPZbSqO1gSJMM3LRgsFtI+EQEtBJ5xNnfaLqzDmfb+K7
ogK4P8NBnlcGj8SpDV1jBvsbuLaujYMAdupu/lIvdS2k2ICPmS1zOggvTSQvFCSBCmTRhwScQgFC
MX4005itC57LVMkXhQrPg7lIiED21wgcp17zEa/N+Phoctdl4AEEiCI5dn3ZklEm9jBlHsZjy0pd
cihv8GIW97cfg7HNgD1ALtsZ2LuG3GN86hj/Q0RHvBvQuwsPhPb+A0AcjibIil+pPA8DNIJj2dZJ
q9I4w8KdpqBQvYxZHmFCcIzDD431tMGYusz/OrZ/Hpb82AMPjnUJisqb4Fb57Vb4ME75cMsaWyIN
Cvg1x3jbBLc60wM6ly7PZXKYClG8okgLiFH9ZionPuRuxC4HTPkOa5bMQtKY9sSFMAJr7XsVj0GR
hr3a7mBogIujI2pwZJI+pE14WyAGSCWtt0CCpE3mA+03tgNSh1LoU0qaUWMegKxs//dETXu4GSn+
fCqYBwJxJ87Yj5AQCsil5KI8RbhIV3qwS5iLNH6w7y6DYZwNtODbHQEJpsY1OwXa9KLGnAu7TUYw
5hSuUac2nfU4nmtwwjnx2BeDz8ocNy7O0jFLP8aS4YTR+xfCcf3FpqwC1qYZYbBpEz5cJBL1E+O5
+K1RjFvtz2EYPPSMNAAfds1lNM+8ajSoZRtUgClnpRMADWw42ZH3s/owbLPXzmrS53w5zyWbK2YT
fL+8/cuZgVJZME1ZpbiMrxtcia9OvKXrgcKzsPuFl/q1ak90XfA5Q4EKVX+6VPapN3jES2b4rX+L
ZBDVIwEl5t01LeU7RT7/GbRAbhRrA0LfnBJSpTYnsb2Tol4MIkpp+sGrsQTRf25aVNbV0wKST/Ha
JdI7fFuWJspuhb6rLZ+Zd8b3YckAb2Eo2UOEsN4PXP8cN6aOqOY6NC5WGh2KdURV8h17vy/hQC4d
ougw+Wu7QoNFURfFreNte9KZRCH6H+V6hmex8LQTT+0U6a9AKFt9uVZ8pVGRLbRYnqwhmKwpRGNo
wjik21y54lzWN5DGWO5hsmvjORVftCejZN5UHY19p/By/1ucOudASOm1c5H51O9eNDlPJST4Kykg
9oPARUAH7Wgc7Lj1KMF9wl55MIZlWnIpTfgrj+YwcT1YijWUEW1NdoVJ37qL8KTkvJYPkHlVo13G
LDY/AY0a9oNgH1fZ/hgjxscNPP6eRpS4GdqE9zzwh+O5mL8I3TBC+8/tDFVjahgT2JF6yKjnpU5G
HqjBeOmHJDgRIeFtmHNXOPYOGLO7Bu5kH/PsVxGEheZHAqpesQGLcRLPI3kwhVWYhngAQnD3Wvay
KPu/o7Z5KSwPVEbRnXQEZ014eQ8+DznyLQWjHoPosxphYyEO9HA5/gvI7dQR175eIbM45HGRoULR
5i4rrwRBgatlUjWpks1kmCM519Zt4r7YlFANYAZI65+ASNG7/QEm1moIg6r0Yp5JHL1fMhBX66/g
8t7k5qGQzDTcYc77Z/NMkvAmP4OFYd99cQMkZm+E/u+LzvFF7NafnTmndLAa1esLZnaxvzRuPmnh
y7FdBU/LS6VWjOi9fDr2f86UpoPZQbfTRN8mQtn3pTUtHtnD2QYimpCh1/LPmHMbzDvMkHh2b8ka
LeylUKCYw+FoHovnjAs+YRnl5X8beo9YZQdjNf0Tjt573ubyfo5Pe/i6YHWqTtu+Il/lqw98nsRb
e+xQ3vfBTsJP0y8oPD7MyD8IACxwYdGngNT/BugHqL5apnv2g/41j0AkDE22260gYK+RvGV/atS9
vUeDpqeaiIy7j9xFvon/QdGUl3Kwekjb13Kh2ch5b9+7UVkhBRiJ7adP272Ty59knvwllvNOD9FB
OpR03TQdZMp132y8xk339lfWP2dKSoJh/3fxoVjnO5+SuLqAUwUSGuOdvFnm4pSxobcaAoQEWXVg
hGMfMLhpD00ozJofqcEi+eaKUFEQD5KNjV/hRy20CJelm10EJk9LVFjGhuAsDFLDyAKlmwl0kbuy
2Aom9sKuXv6PuUjXY2omc+yy0nOF7S1oQS7j3l/j7AJ+0vKB0oFCMSiBtDIuWbPwU8lpdYZw4lxt
K/5cBmMGakJll+El/fOhuLEmQEciFYZCm54CCN739jz+mmgFtrBf+/2ToN0Pj5sab2hcATaYZvai
g48PlB/p1k0y90QESvU0vHwEmMBk1kjo1rTL6GKsBezOLPEvTFq1P1/W7r6ZBz+pqHP4A6nUKeX2
tGa/Ox01MXGgKpNmRx7vTQKx7JDl2YZL4O6KJIXufQz+3j5jt8XqP5nnYxtxH8zAQzQbKwrkCgeI
9BT+YUMxPN4Q3bzYnJiDNTHFFR1jXg6DjOthNaJsYPnGItSMtoxnMt9hv+yemAZCrQQgusRDXLiI
N0FSjQVyuwkZKYETw29V0jjZq1G389WdL6ZT2X4WTmbhXL9YlGiON6ZuFsb21bqj/VvovO9xfhjW
5hynoQy4gP0NzBfRhr+5L98m6rtvIuFnvKkzBLjXm3Pkdt75fQHks4aI4Di0Oe0PKkbUF4zUNNKq
qp+O5Q+x/9yT8gQ5UFR+GAO4Jb/H3dQV2MB4DGVs0EkmJb9Q7PYe9T6oQnu4Ql90p8srC5NKOs4W
mdAzR/hk6qdEVmxCRH9DNjOQ0/YCurWqty770SYxWT8rtqN1QliAOSUOxEacVaaIb7QzfsSkaMjo
Cd2Kn68ofIlaX8OX3yOeqzuTOMHJey1ErmqaFOaSOANr7T7XgI/TbQjU5fwWuiinKtjOKR2KX3zs
rEvU3VzA8+QARsrn0rluXINQPryjFQpu3fDvYBm8TvP4LqHEJncuylhZskS3F75n/SSO3yLF3C3P
6VyfNU9vgNnIfaZVpK1uJ9M46QihBKtRuvW7HsytJ0yUf89Z8IQxBvUUGCTl51fumbg2cIr81vcz
LfI7vtEv27ZdT9VgRgpXChaPP2tB51VnwusSoYV1fmQke8IKKTxkg5JRxWytZp1VhtA8V2C0EX17
vPAW+1LYDISPJ0KsnQFWYf5cjkW7D3i8yuOqAtwFBQAgJBUCi6MMU7089ZkRJBcjaOCmwgUu6Cd8
JDKnk9VgvB3KY4yea7yOy9HYudKLdI6pBZ27K9UxhoDHQxy5QdhkZZX4tGtiUpV0mMY5Dliu+mY3
GInIUyQYOlI8x1K8ZIJXTOwpiawEPUtMoQRGzBehjUU12g7lhuV4PjWKWMu+VjmdoUjHcVZhO0v1
vRyz7TSskqwQZ6Qoz+wL/iVPbc7QWgDJWqcLJmgjVKB2lSquVL1baJZyVcYau0vxI1wqfRGw0guB
KKy1Rh1aplhOdbdUsaMEhCE3iFCCOYhVP+bwUlEMlUzwedXxK63z+Yflb4XoiDE0t7u8oReyfPIT
XLdUqbpmu28ltOZwa/jVhmVbIwo45618QUJSB3APyGCe/mAqAa12PlNv4LgAZBIq6YN1fADe46sw
pmWe+1W+L0g0yX474E/4b6mZePN1rrPFn2QVGc5D8EwB/z65YtyVOvESJ9AiGNxzQdC+HjRomFaF
HCNeLCdeJpEGoMf7QB3+M8qXffH9C6VvR1Yp4IJWya7s+aoa4vv8RtsL6V3TikmSSmygDINd8ZJb
cnPuXSowIFycic985sS6z3PtWOyh80xUvWxPAonScfRkSdJvLWR5ODOFUMKsxgCI7vd9BLFSpyoI
4Q9+w7gwMB0HlMS3PAZYG5kPVNuRhsQnN4OzeA5K8yP85BE7EHlhtTOUhr1hwrihox9AEB/yx37X
g5kSrfyWWe45ZWGSDuruYjOjRIlc9HAuNYsEds/GsbJKJx1MTxlp3VspmcLhDOrmLvfidwBLXdgv
Zx6Oqm7Hz2mF56Kp+8J/iOrjAH6szSRnNCyKTkAiCdT5buwD3Fop+u+qUHhW4KfAvExn/ezn4nnz
XMPeCUlIT+PQ+GxYdc69cjDnxxVtxP+8rUYHt7HI35jicJEi1rZmslSXaCuvjm1elr4oNyt+hh44
Zz9qk4X6aRdVK5s507OiyvabDFUAOWD77s6LUmjMMIQidjkjKoaIosn4D/Y3qm6mpHT+j9VEMxV2
RGQFK3BCC5JTgXJHvCmpxt6SK9No01r3sXkn4kyUtBurutheqUfIfwjl4+JnkdQhMP2tiso0AbYq
1ozgvUaGAWbztXz8Jukw5dOTxsQpC7YN9+S6gkkDt0IZmoGvikdRNZPcX41xFNKqU40oDNBjAmPc
Dl2+Gel9pXO2F2Yi3CIXL9xnQbEgdCw3+Lxx6Pc8O6d84Dc0kZ1UVL1ABH/hxcxjuy1r1Q3rz0sz
0eZEAFB0KyYNdbCwoD0OEtoa2cW+kdUa0C+HUjc8996KeQafIeiFEmbtPQV6u7XrL08U2psbZtj7
xpUCVECssmSp7YcnqSEOkHP4SW4eeCn+2Vg6AIJiGBY2T4GlztnOknb6MB2nV+jmgIvE4ExmYH/e
5m6pvqALq68B26JUMLhMWXNCNwq/0bOdAKh7SvDn75v+spMYnSZlvvB36qCt3xG1Vz2SEUmrRDvz
rBDGs4jxUbdHb5qxoscwmLssoFXmiIpNmedvs32wfNEn03ciU7qNvKXsBUS4KqLU/+a+P2n9UwkZ
2qKY54bpyJoPB62WF7/D+qsr0nwZVh3oyCbGm/sP0+BBXMI2zZJpRhezv6T0sUny7+OM2FHuqOeH
h0J/wPc+xbmevvsafy/VeT7RTPIhFxd3TAKGNVEfZZBOb9/SXpzPg4f8G44YvzAivc8/o/WPn/hx
jbzGX6It3Qje1LiLcoPKoJU1c1X4qyUd9vbpKW/O3XyZZm5i5Hb0/7cQZH+GnnqfSINJpdMV1aIv
L1jkKoCGLMT8mpv40g2a7WgTi0HOx4iBNysPc7E/B0sTH0GlVwEh+KrIl7+OTgfDf42U1RjS9p7F
y0X2RHoDXLswtYAjN/1Qz14Vb4KMP4d+9rPgTVkfFQDKjEzJF24tYivkH7P7yt/hDyv5Y9nZvvlh
UpD5xNvi4uyDz0CK5Skd7DgruPo/ej9CZNFueX7WFxAi1TT5GrXOpyLfvx4MclgS0/Aof1wv6EXz
Zw2SDQ9ReOO9UR0M5YmwiupqdQtPyvoq4xzfwR9nywOKfteSJCAgtI1sq4/r3gtvzWhTESOuRu2c
JuxSssHhjxF/4QMm0FMWnsh5l6X9k6P8Eap/2W+RuF5zxCibkwLuXr+lrs/n6QxsXAGqe9VeS0B1
oUHD3e7kAAciz2qDe+uGVp/FS8DwItCD8bEp976SxThUX5nqUNLssxvdGgWBYQ64P7JsApCQuBDB
jDaSVHmA+ke/laCqyDfp4sKoXatJxzSr281jByR11LqSWg7SK2/0fU5TIOUFP4jUcqQS8FHpqIoG
OriGHRKA5RxLOlwnCSREyyO2GHvjd79COH5i057xy4TWbCx/O0m25PTfqif3mqG1h2mASGElhM5G
NA9YMpFnKf8TXTb4zyZYL+ZoXBXd6NSzHf8E7mJFTC+1KTPHOoLoVPvClnnKC3ro0bz+jPS4u4J8
5/J6iA0Oi1uvASNBx1x/Rc54yXaxh63E+7quEc1MRimxBRgtG0z69MEL3rQslyVLxYJD6Btc7V4N
KvJC9F4uz63sRjsqCzv4R142IWfiUt7IE3ziOdjRghjxKVW4PF+BxYUZMS9HTslu1kOgdW49sVkd
HdRQjz+kZDedpbWz6PxFiCKcpW3Tkmd8O6xXUaL+7kJUgFQAfCbWsDDEA77q+eeDzDULg7cjr06e
bF2jgxjDoqOPEDBUn6A7swsPAWVHL6IHjKRj3257C5Ypeo3vz+p2sw+9Me1c4+BIE9cnAOOtmNts
iIqyTUl276N1141tsbx9EuWIFJSWZkEpFJOm1RLccocRdRKES+r/i5XMeZNGacTEtcEQSLMyonir
7quNFApHtugi8E4zTQbMqKCLGDDwDO9DLFd3GPIBMmOyXylDRBoy7RjyNOsaFDJ/n4f+xPlW4YpV
OGOwYQYESssV+dEe24S047PMVqFs2DuqFjNgj0WI1pAih2xoeSJEBoxHqC7x1BrzioExYBHUhGed
kJhep/gUAFR0n9wUytebD2U/AiHm9rhYyWxF0KgWP53fBeLg8+4zxyeB4x+RpsMDOC9lAVGxcmk2
Ur2qou6WDoag6jEq47ZB4zksArjlMI8/AxNxEkHIKO5YXShth90fGSlLkJvbYTLtWR4KT/iGqw3T
F01rTOoS5A4iSdzPWRYpvtqdaezrXPPek7vZKgAXNyYVqhAKlmWR9+xgXxKEkE9S6cSqn3FxK0Xn
mvKphhe3XZq05i9Y5Zqq+TU+NDgjHuQjjfgY9yVAhKEATGKbjitxhsgC8UKp84f9IA/3uwBiW/W/
6ao8Zu3pbQPPRPmFTT2T8CNwET5jg3NbuFOoLjJ6jUVqThC9bF18z8ZZ3Ga/4wvczdORW3bqrcQv
wgAro42U0/J1W+u1wR4gW8KSOIZWpdNTArSoF5SYfuiM0qIbGfz28TNr+QWYAIzds9rY8XaWmBkx
O5F/uMAlNzgueRhjwL6TmQb4K15E5lE7XDf1Ffjs2h2CyHB9ArQLU2hAU/o7By4hbPSsgRF0s+mn
U+4Awg4tMAHBBrFdl7kRJ/qnt7PU7mM3R70tE4jZoM9ZG2zms7JM714hiVJ0zmePMAoOfF0+PqFE
fsjucW9C2NwAP+AWr2I1/xXAKCqfJktjnizOFbMSrvg7HUsi7JZYovWdMxV/qXVB2Kdy9nxch3Vh
qGOX9SM3UmHl18u0wF0FQe30heUnr1RIl8AejwyvR4E+BOP7TL/g65RIviQOCUZNzw4GBE477ndL
igz5xZ8vhbbQWGLEZ7aG6Z+10CZ5hBhns/iDMM4Nto4D0H9WUiS5SnesuH8LVfkfhGgR1bPpRbqT
PliQAn5Paebd3zRFhIw0vshXDBrcv/m+p8AHEtKczZU+VpvjvYTubyCuFJaYLxlPEhvESI3fkzVp
0vft1brKZHcfwXUVZpNC2XwR+TDokd9kJenOXh0RqLaHQ7EXQsZTJt1INSnb/y9NFPQodqj5Wrcx
gdj/R+Ev0xKy1rBTFfKLOP3IJ0v5ZKLvwDRWiUevcWJ8wSrAWGjEtK6aW9bP5GiPoOxTXpAQkk72
J+ygvPpLZ+qJfmJyLq3E6oZguLQf3NQxlAJ4eHqymhruWrFQAgu/ibr4op1q47XrsrBXL/g24mVF
SjaBPZCfCZiEz2EaFkZFBAlCWDFdpthjkLUXsq5/mSC1OGLDi6QVjHYz8uhmExtY38i9R/w47EyB
YIFZYum8DFlmUZbjvf6f19o4eC2NkSE3prqVClXRAKIbvbhV98Q+CwFbxc/zdTSTOqvsdmkaInYw
RjWN0qRG8Nwwe2JpqaHOgrjo8qqXD/HHIJwGEwXFHVYF1TCtCOTVEb5EP0z8xbHkzeWw3/dU1+Kw
U31ruiTJsTl1YhT6jmfmpZKrRgE6onwGxK3vR1FK4b+tHfCEgUXQpOwyJkFbVKDHFONkqPno17nj
ibEcmYySUS4jksnSmTyP5XomtNmZz7aZGP4uRzFXAaLofnBTFszWeDQv+N6zxGnBzT9n5n0IVPis
kQPsrXm9IWEYYNhQteuBGzj5b67DTnvrWd29SC/D7oXL1WN1HVBF8roSDUB7w/4akE0ou0eRRzHc
PgxelLC/uwFbFdxC7LS9NT1F4isX2F8PpZw+cEJmUEhx0/A4YeNIbKzg2MsibuPYvM+3l9vBVAQl
Xf1s/RVdxWxLTwxTuerOgKTNLlFNLj91p1ZTdELI3hf8qLaavT4ZkZimI6A+KFV8vEzJ+TWlHKkT
5qpii8FiIEcLSJ6o6tcSC+LUdkZffAGi9DdKcKN7nDOrQUjZTOa+8eLMZVC0A4NyJ0t9ceqOO7U7
snVd/l+RJpGPPyiLYfuqzHZ69rC79eGkEPUPaPTUk1IKh3ViLNQCr+qKXXpIIAz/x5rCK8jpFjXS
Z59Z/zRHhIFRUID3nbag1oXYtnjdaQ7nKcH9hK20qkzFA4287sbjUDIzrD+6TIx0yUaUfALTRtT2
L1xKGiXd0awlEn0WEuM52QssRMlNXs1PbvlDerE/0fVZDPzZwxMOScZLLySEhNAJoslQ9tFNW4WY
CuiDY8I3OiLyN+RRxpOD/RntN9VTwsMeXO4VubivZZHqzNNJzqFmxcnlr/BDZdF7rZVz7VJ5HGOa
/gEGBT09wrjY6xCeJlE8nLEawESY3f0/DXUGKddRVjd+/6S36YaqeymlUBfITZJDEtagrBz+1YCu
2VH4rgx8rJr+BGPwedCxlGa2NtEQherU6afEWE423C6NpuYcAriv3vTNeFj60etphUo1HLqlnIGv
gI0hliA2QaR3N5PWze1kqJ7AOHiYo81DC2hfu7hX4he63GQUneRHoC7658ILM9pLWiBDdqyfyt9P
bQlMtlN2qx+t3fKp/Opy14Pc6CkbuaGBItS0EeUB1lTF40rs/GLQP7SKaw6c07U3M1olKwNxl60D
GCS7SVVVLN45iWWSoofWGuD6KjVaMldsfo1X2FaN2i8s79zc4ZVMd7MrEmKU3ZwXjqfigfiJSNeP
cEdMG4wQz+5x9HfeqZltqHjwRPH48nzsRSC+SOm3BRLxzJmyNu4e/RK5Dxbk6BWIpwUNIQr8eGh5
/lnpECmZOuhbYHX3+49duacxZ+PnAMR9gjhGAGFTAa7zENUMXMYu+Bsr9/8U/N+4w5j+8GrczlD6
7QwB99ebTHR2pEdUChgfBHayL8QIaSaTPjIeIUWwF/+jROIyVjcjBFfpqRv4l5DhVNW5Y19VTjaT
IU3ya6B8/Kpn0eqOuRmedDrKzFakECnhtM4/c/6rmwV0XHeQXSh/J+AfEiS97pcfeRthSeQ4unIw
f71PDo6rsXzZoGFVpGyt7QIr1NQo3j/PRrh3objX8Csn0wnSXwXnZ5cH3WFxDTU5eI3LGNXIdDGO
wvqgMb6lwm4mVHef19LgW4gcy9c1YLdXnzuHLdriA1HatF+tSjLCpCYYI3N73BbIufZfHO1Vv51X
ZvdhlVnk48jNf1SUXJnZFYIfEc1AoVg3uw+reLIdzaRtjSO5CYwzTIDEQQNUNrq2dqnfZVEEi6Fc
tsx4cb6BVeoP67jwMALM07c1nb4Ul5upCSqWiHKenkzInl7VW4E13i4/rabiXvKOjxBdAhZRLwzk
FSkF2nPWefJojkTsDhUZv0paTqy2+VEQP6ssXHSuVHg8cvFnJd0VVyxKHGouxkF04gqti8UH/p61
BUQttFluM5RzPHWLjHtqiaxWuZ9WLVmdv/JhUw9neGJCowASnVER4o1Asa2OEQXajoYYbREawDbO
MLEkRP7Bgyi3iNleWTbec2aHHQJ4aOtF9AhXvlHXqXjHoYqn3KobO0vl5gkji6SmHMpSp6tDDF4k
WsKmFK85QSuVxPgG+kXVnJGpvrU6oHzhRwcQsaqPD8Dn9xR1aWUy3D+BzNeoNuc2Sg8ciw8wb/nF
QwzY6FFMS7glJrZYaAKFS2+qNxns1Yqz+NYSC5UNswk1e/SpzoX2YDhiOVSUJGKRPS8LCVu7AAYL
2a4e9JeLhhtOC3BCcipm+h/hWhNhY5oyT6pJSktE31VRaS68Drz9ThedCkG8WHZ9Y51dl1l6FJg/
j01x4H1CY/MMhDffD8mzVr69q5i2dKSLfrqilIBJ1SVQFWsb/6hiHDD8yMl++AlUsqylAjLDUZK5
Eyy7JjfHzRe2G2uWFcQtlCC3HdQjSpLTv6btR62WAARmbl/8TR7BNRMKN3PYTofA+DBCJ72KPA75
7CDYyKNCO55h8VqzpQIreotvDjdCZlisDLPrRLyClNfoXPUnb8DqWWFncoszxu8vce8dMQ9qF6aX
O3VuDyA5XUTtpb3gFzdhMw6ygJF1MIJLG8r4MFKjzfPKeqaTFMuO0mDq+QaFBO9H8c2ntpXzTSux
7QfU+lgN0lPJzZqrOiE9E/LZL8dqcGg22qZvVzFzcIA7u2rRTAhNAg6X5EgQuVRlCNWm9mum4hCU
42nHGYyxbGvSYSzsX098WzPk8ZuOb1H1fZNx14fpz0ysUK+hWKD2xqnWU5GMf93XvQUp0IXeef4N
hbslt/sC43M6ZFO0kO4VqaWBJsq7EN/F9t03f6hcReYu5GMV1eAeHzZ0sgxYgRlZFjpKvZy3XZan
CaWytuLOA8xzCZVUn5zfWAIyhKWZkwJadqe/JexXqnvcUyvGlqms2J6pWUR7kzE/u67oUoWAMuDW
qL7HdrNuiszEuR+XlhAAPRto4dNN1U4ZkiT01GBupVNFY3g27hmtrnubaHTZwlRcut0GiNJeB4Y5
kMOQ/jyX0Dn81xZwWVC8bysB8uZKyFUbcg5CkWtiib1XGNHNpZsKKJKTYDDAoZqdgazFVuf9oP1f
dMOVkjgiO8ip2IpBjBLtTjw8rEdyxf6+wI83lVKJlh4KKSzMsGRgGkscBZQn0ldp/jl/2s4q2SNN
Bp1bN1WdMBZvTe1xt0f/942S6oZl+vPZ7U/KLTQ/JoYcpVRk3KBMKSK4ppkEHVvOf6NgjKo0GXLv
RpX/KaijF+A0GovK6nt4dByNySkz9zzZrj4yQOeQHH2yUI1vE3BfCLUGLf9P7RwRI+wIZL+rX4ZX
8FGWF1YiJ9Oruy3FYaa4o/wiq3O3FMsimsBYUQokaY23/Rldwhumz3PaEHLyyztY5T7BMznsJaI8
Ht8ctz2AnILV7m3iNQMCCSIgcEXsZ9uAl9nck5gYwaMbuL7HGCAkDwLMXw7niRdOqUP6QZLrZNg7
jym0yROIZv5ZRTqd/Cl26A3qyaKhc3HaX+SoRpW9kXau6YG0hroht/47sHT7HH5YDhjNldPGcb6y
2VOA0gM5eR9pFshuXhS0pXcoVSG+Kzocv0tEaN0FUnavVVWxDGN9bW6No/ITQkNgwQXZwt6puzU/
lfDxatggB/nWKMjecJE0HIylmtIWOK//jadquCpKSJalLRn+gokb1SwPlpQy/bZh9UixhFhenh8n
pRVJEYR+22tlDGTAqY4T0cxlCSazN53vQ1Wr/1dcOBfYU7w0tvyRdcQNzEF6XJ++SjCjrFkw78AC
NvCwqdn7w9HpjqbYI1bRmLYdkuiNxVW3IeftKQY4DYO0biSlF8T5W9UpaGUDHFER+9wY4S7IcPoc
2OYuQS7DKGGFTOjlBTuL6hMZZZRVnzNq/I7sk5ZmoX3ZCbx4LtA3IIGS1RXqSdl9LwXa7djup+qd
2r2AyOleXIBtRyJ3Pwq4DpXqUQkfSCov/wcW1WbI6CJb8hJkTE5TKlmHc2OuZbnv7Ncswzxfes0E
PfbJR5MSjHSILMAjUeGIaAMwpPK+C/yVjANNVPDf78Grz1ljZPS6B9k67UPC4uibfWlQg+KGOAco
vywVcAXdXKPdNhb6J+DwezFQ++AX/beOLniS9cq7vcOhVbnA7bLzjOjd29mZSRaUZfEw4f61abHN
vO01GS+Hk0PUwlPDKrLMgEbPiaYd814cojvIJgNozk6Bn71zMC/PFazxrXnq7hagyuqGqLIW8SWk
vVRtWRsi2WZqujHJllaxVQpfQJS63OQQEwPqwuzlduNv86etQGX4q6dOV7TkhOhHUJS+XyQxhkC8
OecsY4zcqcyjK+7HHUEyCeuH3cyDf7FggkKUW7LutIT7VpZXCsMSe2Xi7eyPDVS6AUFPYwxPUts6
Aau4wNXz3mCWuaEHvLrf8qOp21qQSJ09MNp9m4FOJaBxRf9Vu9s1VYxEVnJh3W65atUo7MKULBai
KYGmkogh1mjGh61v5ttxdV9vxWjL2uXPEodSekpH69Qaw45vwA96iWboEyTsU8vM+G+RXO1hB+8+
ml8W+HUevfe0G6AO/j6ggc+Exk7OosX0GIV7sBT+Hu/PgAgDD8LQk/t5vZH/5V7isn8nF46sBUxL
iwZVxx56wfCCvxkYPm1C/x9XlB8qcFxVd6ou0pfsgiQnb/xYT3CWbYizs8WpO4SR6PgBHXnAHce6
MNaOsq5CAESg3pwr4gxz9rg9I+qwuR29JDj0nnQxYCkMf3Yfr9RFmSZ3jWVrKjT4qfCTjkSmYBhA
T7GxlhJZ+D9P6HUthzh0K8oxQa/MiqRuuhq7VzEHrt0UcAfVQPRY2+N5i5+zwNj7PgQfQTNSPxej
aGy95NO8nQnI4BQun77ggpgZ0t2URgG9ja2XoAiuQw9rU6NvBZhxxyB7TLa0+nIjxqTCXqSrojnf
VtvcvpXwaVd/NPgzidXXgYql9DRiEwB2qgggGhQ/BPkz4g1rf1904WdMEBSKOVQkSqtQKtI3r75W
1giyfB+EWaFSVDc1Y3HWeKwQq/ML8LvM4tPjxhD08xZ1KhfT78CnEUL0fc4M2LOOTPQ5Pwvbvvff
KEU+oyvvmnNxSf+DT4tKHDediFq5DRBnaPJ4uiMoCXhnU7E2ZEAIIE9k2UrJpZV1BRG7n6upQl4R
EpCc27KLcMNulMYk9KIdaFVlNyS6oBnwviWWCC5lTi2V4yYZXnDNoVNcscHFQ0QannAjV6ZEZDj5
EMNzS5qPZ6N7RWcIBkxKEPWZa5ZEHvZ7cUTXYqxjnGdP5ugZJcPirpIHjUwZph6NjMRX/qS6wT6J
SJf86Uqwu7p+OmZfQH71VGh973fb1o2i0QfBWHS++cwYPTiPw+6IR5njz6UkbiVMMC8Cbe9Dp5FX
aUo8MngQIJUIHpMSGOiGKLXfVpGlF/Pl1Vvtv+Cr6l0PihDWJgi72kQhcEJCLn0dBjguvZSwUGce
kX1yxYBenzoOdpGEEk9DUcx6iewzSarj1D7z1hWtwJAlILV8R1ZqzefXElkUXI+FVmvB+S/rrPeZ
kMQ7KUlgmY52NqJU2Kh7X9mdi8BDkW+UubIwUTLWvCdOXMhXD6pC1Ww9uQLILldHquUrhgafHNWh
qp6W3ghhf/j4scgBeJ+bA0K22dEUlnrTQ0I7u+ZTP5x+DW0FUk381ylUkS1ONcIZbpxSwJc7jAx8
tVIVzIusTyNLV4yPRmrd61i0/kg4iCAqqyHb/g9VJ2SDh7iIHa/LT/T+M09tFPdRXH5FG1S+Tg3Q
njkPKmhdns3vtzlg36eoXwi7fPsZHkEFEX9g5gU3M3SCoahtSJUCNydJntWKltnQPYFArnLMwFJy
vHUPLrbKz4974dHijpkyTKU6NCgqAKslKtLZgFJOmHKLWjPT+5tJ6zQ43ozwBgexkmiBH+igueAJ
PkITnB4k8sLrFaRvgnSUgib710u5cmyJQeqZEkcEVFttwQ8pfEn1WRjLXydZkk3kstiImR4in9vw
bX2or0FHHTedFAznuUvHBn0UEQVBvCKVSso4tfUgOoxbJrJn0GRZh1AqYOmzNNAU4cXWIsC6DKlp
+1bXbk0eckzFEWss+xAzWSSr3VclWfeGu8h8NxJVbKclWfZ4ntYgK1SDDzoncSPiyOdoa9vZYdiu
s1O7bzf9IFU6Vj8lvjkQUf2Mfpz2QlIzAUcvn7b1VbB2EJZK5Ds0jgONlSh5leAwy7szGmWbJdFT
t564cya1cU/Ye9A3y3zgLl6WY8WcG3gSd4t64oy5hxAsuRe9TE3qQe7FCWZ1vOLn4+cUcRHG3vgq
eK0BX6cvjfm2peZt1bshvRYSGwc3795sA5TOaCxBeJEPliwXvWHoW6CVytkCyOOnQ4X7g7lGpiO6
2JHxj3xW/MHDPzqlnnB3v4EcmIGjy0yZNoGmAHNuNzNbrk8cS7xWkBzNSxLdZjPxGJj6zdm+iD7A
71F5xvmTe3ProvXjlUyvVMzwKtByjqymGHVrwddUiUL//TkIxiw2nQBqyIHi8qedTOL7tqPWIu5+
KaczgXeePq183Octe/1+rJhAQrFy/xENiIxD5pwjsdwpcy5vUqCW2pY4Y8r4bThwOnpftNI4nsYj
ZvDCM2pQ7BcvAGVAVbfsM/eRW9iFe1r9Nf43ksz06N6uRL8xl82YDHXNdV0DIJGDU3H6/KUeO5aT
XFrILmHtOHzr2LgNk/Wx3gAvERHGPw00eihmvN3p2Ft8xyw31AAV2KGRTgj1F4y9ePXoX5dq7MLR
FA+Z6oqytRX7oWhyqJmpXnuw+gj5WcOP7ONYXLIioyhoqlAmbQ+MEcwYJWpWfMko1rKjlCClvayI
7wxAL4Lzi6LWSvg44vCG9939k7W9Vwp/n1RfLpyfBf9I2HdWvmoiavEIf7e/e07YbwKZiE8Hyc/t
bRPDHuXIJjXPv6LYyPUrH4wlZZzdK6eCaCm8uJ1nrK3Pig/98uXmS4sqOfAltbX6xXiRpdjlHJmW
EoIAryGM4rEk+L4D7+hXAZU3oV//OrPfVkBO8jEwpEGkWtoMdhbraWx22lLgpW9gCIpV9n3B8aMT
0ZwruJRnsDE8fPntq7EFa5S9x8BDgIWuSyYlKSeTy6OP9uUOKq7hXDOeZ5eNvGGO/++hQwclLsIj
or7+6Ft9h89YfJNbFV5bjweGTGScWCJFFR8hMtUEyWjbzXXiC+jm2QPurj5/wp27cVhuWDvg/QNu
aZFNQT7AJun39PSKYUiEQOkAWBEofBTXAawphJb0tUtgAevezD32A47cvvg7vPCg5Qj12/vklqOe
EYtBqbKviBLhnkw6k61T08aMyIETmpl2eCKeHP79kFY8yocodaqE+WpKMexmR+lDOPKnavCAyUXp
PYNqnubnOSF2lUkBR1rOIGaTpDbptzZZj4co5Cdi7oBR2+AxmCUkmJdwOKyTSgUhRDVXSzukzvca
U6BIarPPemSE4ZzPSTMT6emU1868oet1wa6Zrj8JzpknilaGJQtItycRft4fAt884rbSbzjZwNWY
qM06en49A9iA9+zjDI697qjBaBmV3CBCreAOG+BTClYZpU0wygp+LogDkIgfCMXLXdVG0K6hTzEU
mMic03XF+n6XTN11Ec5NUeflhg1LtJDU7ayHXbDikrXc/sDB2b4p4XCWKZSCQjQ7p4oHuxyg/Mk2
0l1LCmTD0teJvOm2MxuvYOeG2sO7ZfWXlRQzHUCPU22aSPOSer+nuLps+SBHq/kr73rHa2m+4m9P
4XWgIEq4bOj/nozDpvRTB6DZO9dhL80fapDTy1iWqd/2v9E7DFA36Wqika5hS58kWsnd1YXjI1Ly
M8rXM+eskGuxvUJ+cIMoCmUkSv9kmY6Q0rUHjFevTE/f53SZFW0/MTx9u3puSFj4tPqVmATM7mRZ
9zfl4RxdvUAw+EufZ9SMlhfJMsr/jJYHCB2xzE9OuvDiGJbG6CGd/0EiYQmMKRsIfYHwisEy6Pc6
ek/KWYiXYWtg1ubLzhWWYD097++K4a49H3IKk3h4sFPiG6QH4A+Qq4NpYnk8OPzlHRtih13RaIe7
glRulO5TAaTeuvHAPXySjGIk7WwzocVpsaMdUBK6AXDkzdutJMOli0SmFz3BABhug0/Mqgo+qeqA
zZkLQtOo+cgJBAiMsn6OTaRhQ2jbEPCzSG7aOrF1Vxsh9cQPSLtsct7OYv5aBjmEIOter0haAt41
zPmtmWteTOyg4axd6mLRNhAr/g3pPcn51nm8VcXKfWRZvXKAw2BbSY9s6OLeE+DyI0G3LEZyf3KI
STiZ3fjGB7kbDEGBnRckVgrLZvHqFGBq8xJcetyz9F+Sbzup0TnlMyPmiU4L8h9qboFn4kAXjjG4
qZNaGORP/mSKzGqzPT2u2VyPhshU4Vr6wTd+0Wxk6TAshkBeWh5g3h3trPJK+rrlRHN3rma13ngo
+juK9t7JRKL2tOfI8xMoIba/796DYmB0pdPCW27GWsN3E29mQHYbTzSTI1sVwIsrVO2gjgsX9fnz
HcbibLq+98ORpatuexXWzKfCzUfFI1tnGPEef5cl4Mpo6UMqykC6XKVmhN5m/OvlgbSW4fr/8ug4
lUhK3xg5YJzRYANe3Xak6reojLzD6+bYdv5/5P0FuvJ2xQue0EmlqLjffxdGDE3rlAtU6FkXVaS+
Umq+TJZ0yKhOLDqbyuItQiaIbWKpHsf8bwT5H9TpLOtAJVIsruM3J9Uq7k8mrdnNSXCdxCT2rtoa
YWjuoDJgcEMj+0N8jj7kYyLukSDnFLFQJTxOhAmZm0jGOiUJRXlzr1qVqZUKK5VJUHE8ze5ssJsc
sf8z1WTnyP68W+dtC96cp7CgP/Zxl6jW0x8/xZAdeMuXbg/Pagn6F5lp+v/mzUSwn37U7J8UtV7p
WnZzE0MdZS+siDu0jaQbuXqhpfQGuQE7UJ1l+5/c1z+AreqE+dODD7nQKKYxXO1f1y78VYzO6CJ8
NRJV6oy/8+egx4vg99D+y8Az5zxBJctsj4ccstQCHDhFpVh9GwxTPcqHeEOH6MFgaJodPCW6YdPM
YOA0eSgCPhfKLtS1ri+nWDEzRCoRdZV/yMfwsO0lzALbz+iVoVYwSiwl0xEOBYcobjCoZnAtapmK
h7qF8OSBcQK0sJUN0Rg4d1hi9/mHalCzILMIHoAWoasGBAdW/abJb04fA3assP1vZxAPxgMeugyG
6HZeN4yVOGzv2Tzk7My288NjKq49eTQmOAP9WbgH0XsuZoQkNCxmKAVGFWkk3wwmyF1Fdl05OppC
zCgDPxinJEpszb0H4YTYhO6a1YclWJIF0NkwTUTt7t6o14aQJgsO9jurhTsCf/zXOK2j5XyTzLWo
1128QFda+RPw+3nlsd7FUPYapL1AsEoPUED7oLDDhHDdp18xCBMARoqrc7jw1u3woCl39moEbRA+
Ypq3SBQl4unYSvEl1yxdj9DqjRuaFao6Q75rRVI1vKd3ROPUyP2sJ3O/qvpjBUK5hcn+wocMJIVI
qvPTyTB1r8NlgGuV+OJhILhnrVn6KnVUyO1443nLDit7Z28YKysndFjBgWENagrFHwOCqLF+KSI+
GhTOMBuUHmzBHSBR/yt1627+m3eRX57nmMDbUuKwrCkie9y30veQJ3CqBDZqWpvFuh2+4HWns96M
/Maq9ruWl+lgfk9xbeMXHfDNhnVOFKXtdSUBxOvGgcjZj1OBM2X52rQOlaGZAWX5R8y5t7Ply7hO
ecIISTG2aeN5WCoyEfsZY2uLvYfmEaGfT9U4/I27jJVqJCymXS/h8V6qC2Xj76GULBUUV2mbW81q
kjSJ69pUi9uIdbQxEWHX9NxQQFU7wu1uh8kSMhlCwbA0zvMJcSpYKgAl01YGejZos0RuH6J8//n3
W2uwC/udVb0jPNOzeCQRP4M+cr61mPfVgRufks3yzmGUh2HIeDcNRpyv/DAZ7O2HrS21bCUwERB3
j3NZhmCXODw+WZp3PJVvrX2hED0/EnucuH+SUWYOFtJGZbKyt/MDtF1ZjzFXuc+wu6Puka3e/+Mv
6kfT+Z0UoUr9PLQd1MPfyppa7H2SI5dDbawZzJoq+bphti6zUItTEfNVbfx787eQdARf6/4vBS9F
Cq8Rst5TkoMAeBsYKhennkeijkbePghYJos6K2EU0Pc4+kFUoexH/lYu6QHLkMzWuPzIQwVo0QnP
tUHoksQ0alm01MROq8u/Jz6AFAhIxjFDy3GU6TRORPyl048bZaoLKpvBmKHbyQ96P//tKzAlPrS3
w43uR70rygtsqtCDN3dehnsyGf7vOAve3iXv2BQ78DAluD50scaTfIUy7/MKb3hNBu+XjQjxrVNu
67ORNgRrzTrvdD1hHJqte8Y06h9oJl3keAL835KwPzypwmtS+tOHrLU0FnSSui0iqm+iXvXo+hKR
rbBYfmEn0cajUE2PpjImRWzIXUsPax55lF8oYNvmBw2B0FYwr+KKA/q51FMyXXb4ToODRvIURwmd
tUvSLdNueVzODpctd8q9mRs9CWAe2NbtjVIrtBaY+JhreEBC/0b7MjCw8TWXgrFoXdWHgqkN7h0S
uOgDlbt3umMaSvzviPG3wVmvnnr+scLsb7fqo9nnfSzdbtgT64SiHmbsM6PHvTAGth1DpdgCp7HR
yCLfN82hL9/7Z/a7cM2jDewzsAp5qabR8aCLr5FI0S2dTWR4GvoVcfSDLFVCO48En1coD2cL7RCS
RpLJleoiRXMl1N/HkJg9m/hUMYzxoIk4pGPMhUAGKEbkMhbUKbZ/C69pWqsMtRAN0GhX1aEU6IJa
TkgHMZyg8gM4PLpKJC7NMPe++/g2NF05OhLAK7HGMqViu1QlXcLONLJ1ggJPrJFW4mX0jvP8Rkhw
yzzQEH8LHb4ja86OPIT1etiyAOESFV0EVbcsJnJ3RVOFmaysLkDZUTZtEOe3MixMgqFmrmELOBsn
J+Mi6Slp/CeDKwY27JuoTRzsspRPlNCP/hAoXETUeDxSO0fPCI7UbabuDjRTRPUWNyHRsq7mpX9g
53zk+n59cB3sfMpFPN4tcujfVCIvrlO7QKzU6l3sGv+Mg0zREtDuCKUpxNOWHeEP4dMGSfjXzi08
CpprtrGkcgMeUQPOrVJjl9aYQiDyORQMyfCWpj2LPSiCeKGcNSksdNjMyxpYigJT/wcFRkuczrrF
2h23gicUD6SVTJBXXqp4UeoGBe0SE0blXc2welxrj/qgeizYaM+inYKt1Wn83x6ZQVpjvWjmlrnq
fENazuLEEYKXCMD05+TyMh3z6hA7D6i5y58kEJDZmba0igdrO4hKjhIHdmlnPBeKxYNoAYcsL0Oh
+Z75KbVjZwcbd6TqulPKgfcHDcMu0cvwKIagrYvtLNZLxaYkbVprdp1FN6bxPzWMo1ofqOm+Mttg
1/PLtWm3W7u8rWQ5Tg2kNX7rZS/9XeJWeE1/85x5bT8H4JYrq9Tv8Y7AsAb3UXTKL4d+DFZpxMYq
oi+IWHI3wN0pP2WoQqSiBEzhMcC4yT+++vtLt2r+VFjdrr9Dq1mdJ3WAOVu/tj606uT/MmxC2iB/
/kmPmRzHDuBzzi8K5qm8pKjw8ub7VXf4krFVnemrfz2vX4WhGwtw7IKtv/SFXepmdLSpUrt4EEf7
bQn1L0O3jLnStPNOmAd/By7MZ0qFhfPByRmQ+HAWKBpsHoyhC06z8aaF7B/fqGnt4A8LTlx1BxzL
cPd4jM9EFSGi8FZ1UJDLvIY3NU4ERfVC91ZduauYIM52swpudjWwXnfJbGXzRvnPrLjk1c6B8iDb
T2BrbSfIXoKm6WFP3JnLHt/vgEXQALTp0Fgac9dlLPBF/A0NHOqRAqrPJIJ7n2CrsViUsua2JdFR
+MkRl+yR4fo36qBaTkHhpU26kjiIfTi2y/mXXdjThkPGy58j6pHkLCRAcPWMJ4q7BoHx5/9lYFMl
IBq+PwTb49flrQ2bXSj4yYAQwOtPi1lRCJtTYIjnparKmNADR4X7MkJukGCrkaWWWNU5mBwq5INE
oyynqllkbzQbnpe7ehkGRRhI1XHHoa+Z/wZRehhcNigDq3+augJwD8bYqhlNmF8TyeBG6j+3q2iA
5EgQ2fSfvOCZxL8XMwYke+59XqDTQI6Kh6bO0POjIt8yB9pOFW6LT6uxo7P1wGDctLmow5ee0aSm
eMmrVVHDcnQutlsbb71FRd+TGAnAwQ+xUiqS17PeqoeNGWTCgSsLXZpvjSpjgnjr0dQtVhMdZm5p
FGLCXCFzM/2XWCMCnW0eIPujjSfGBCXPcH0PmpqlnGTAbFhJbF1xj6LtHRhDQLYYrywoXQDA7RZg
knnEx7xLgahUqH+wzLz1PwCVeXxjZkAhmlW0UGdo1kgwOWY8I+PViDG0kRWRe0p1apns/SKHZyXW
fprGwVK36biNAA6cfr8olIF3pEKg4EjSzhsaV7mDq2HDk3heoi4BdMDzfH/pPehawUZK7cVYceOK
oCLY4GZAuMEXnK1n/+8BkHwwJEjEaf8Ua8oblate8xnkfGRFxz8wbzU5ywV/mf9GrIIvV3GMD1wK
woAGL93CwholVu0l6LJn0LwWq6ne6ZhQVgu0gG7wKTKwfbGPUHjscLOT0KMSIMFS6WQdUewB6Peq
Iy1Eo8B7xcS/tZZQrV3tUcxMriaJtLqfVJUA0PT/pv6GRIirF6AkFlKss2wAZ7mahKm4XZgBkQsh
C5Jm6ciWmdE4YCAZ5BUO8+O8izq7JinjJ/5LfWNAj998dRfskeq4DPCi4wBzrfHB3A6jf55ZYIfM
SEp8T9H30v8tw/WLQKda+m7xNm3JyU7ofWh02JLugQ9f8P1Pw0Y9ASNiRyYiKdNooezITjCrwdpO
pm0JrKvvZOjJNy6vHPGb40d8zMCsfHDmXCCwUzl7Jyb4iMNO+luNDbrdhdnXIKnrWj/nqc4Bs+zf
EnHy0XOxwkFNRdKuea5Uj2D01szWubzDKDjNaproH1gi3JhIKIJDceLtk+sZPzCMtfxaogL34w2u
D0bhqI5L79eR8SILMgBvnU6qcxSB4z2OA0A7vPD8+/lGq4z22vOx3HncEbiA5S+LJ25+/IphdcXk
0p6WlnTzY+RzEG+J3SG1heVDmnwxaFhEiL73nx+xk4eEXelIiOrFZJ/LE6cGE/1RlQxsvNyxCGqC
UnhwFOvekPpuHlTvVUUkEoOvhnUzAM7bv/riQWiOGR8MVztDlBX1TN+3HXkRjK+8glob3rKzbevm
cETK6eZwRHFP7c9XTIbwwhmQAne6jM2M83Bykor1Y0IE3SNcP36V4woGTWp9ZXvyAZURJxEExQG+
M/c5fzhU1CeUUY1fQRD7t8eeE/JvNH7GOJ+DpK05P2zmsJia3i1m+ITcwHUfmHesPZvdzVRg2eYW
r/tdNSBbLu1rEcO9JPbLsebbZ0UT9GzOXhnSCl/kbch8Y3Ia1cUQSGmJ+yRYjCncykcJkTAf5RSN
9fBsbO6uiLmgrL7qUhHCYjtBPAvJeE4jTVyfQfXorDMlhcFBTMF05XllvSm86SvQ0IuINflx3RV9
PnY0s0baACh+45mO0JwRskIY91Imh74DK526TBAWNaJPERsI+Lc9Kl5KSHb7l8aXXF1sR4di/VCx
xblFO3kuTBJnrv9QG2/LDPTCmSDQt4Uz1qdxDL+qd2vTkspMlXdksx9pRxBOc/hXZkap/heX9mFl
rjD33onXVMvV50na8DJEZEDwFN5tnAOzGv1uBS2E3YUZuqfVjqiZrWd2CJ1+scEr1+jCrYiUidYj
W13pRbNMmMIvaF1Bpy8GXmChI5g9Gll3lszpsqA5IguU3AIH/h2V/wrMjZVdp4zRPWvtAc/U6oh4
FuaQ6T0ln8HuIsm+80WOOMHQva07uP7OB/UQUzkvpkiNmBP05FIf61i1YQ61sNOwq7pI2chGpNvZ
JHb6O1g0jAeHK5TAt+jA0UxEx8hax9mHnNCiDULtWO+m9f2amhAp59o6qAC7m0MxkGz90Bnezk2s
AhBkZEmLOykL3QyM3FU6/0I5U3ejhM+T2SMVHTCawSK3R1Htr+kkkqCWqy0ap1R0kwYfru1kr9dH
s5WNFIlLh/76kdiP87bPhvl6MMmrMRSoqLPK86QP/O0S2xtZ04iWPgrbj5DRH10XBb2YUCPRtrkt
fncMJh6pJVsu/GuZsDn2+vwK28LN1ZzrhQyrcqmmHGCCCr+ue6v4L2cYMDUOBy4vfUUwgN1ATUfX
zffs8ycXDlA5R4TUz7qM9ZgoK45Xd2qIGuHOfL7m5DgL71ZUTAOPgqadY/u7BDvfI2B4/nwyparF
6u65n1PxmKV//e2cqOHo40mkeYtpWCvd1L59igp83E8G4UTq2N8QRoYguNFDzYWru/xM0mBSw+V5
jekGu3eYJthhTvXtQqNG1tbW00wjlnqa0Kp1q2x7kwDH0J4eT7+MFRWu6zyZbiGJ9q73FfxrwKpP
qFuyLOKmPKlmXSZ+rZTXLDThlCyZsDH0lkiw1x/y3KXPknExyUC/FD0cfiGKicJr6Zke9Vbc+aXv
wNeKC4yVzm262/i2kTal73Mqkecw8rg5rfdmxwwAjrP3rOlgPQiYCjSIB+l19FBm2TOm5XaHgDsQ
QETeMeUgZShMaiU7NIDpM3qC/G2VfnxC54rXf2xRJ14xb9d17lQTtmTtyo297kJMw38XjTT/XI8e
PxfhR0gD4saBB4M5yYRFJTd0q+NTB+sqs/AjI+YZrJ21YxJvPk8dklx/NneH34ixNyTVvx8Mi0Pe
3aqQi+qSBwPfA1huH7ClYghn4bWsoU57rJFVrGgJbl8It7KyrBSG3d+E4QY6FIqH8hn4e3K6wvoh
2XTR5pk1Tl6wSR41Co0Q8EzmkG2rNQO35OzOLl6PJiy+Uz7j/0uPZmgk1QOquVo3jKt1mRcGpfMX
Cwzzx8YBPiHpi8K99SMdt/rK4XsfJTPoAN5vWHmznQdFvKGgE7sRHIXPqOnExWmqCKTkZdp1GSCE
gARsqYifge2Y1/FjEhR4UHHVs2hjctC4TeLNcjEzSAIqMjOk2k21llMt6lL4zx/qeJQbXWAh3tH1
NMu+ADQ2jkNOI64BmsYWFIKpnhDDFLXE1tQA1HtwjgE2YAkZHkzWYHM+v1KmzVQLNooqELMWqbAM
iN8VI1yr/+X5LIn+En61/N4TRt301pWOrlQOZ64Ua2+4Jw6dkx0HveVwcUTQGhxEoQ2wUlrymH/z
KVEif4BQ6TZjKmc7Jp6COZPjypiV+KNjtn+nam+ZQoDCroLYPkaLPBHIegLNRMjpZi4yR8xL2WNg
/nk/ZWBix2V/ot9ihg/v7oMb9CNmAt5MPnA+q5MoZErs/S6WScdRyGW5IifMIbwVlPun2Fdemkm4
vCbXBJdw9aiPLGq1JLCPAH9yDCgT8UwoadMVTty41AWr57CJsh9yJiRtpg0jVvn92z9ZFQJkjLB4
D7/Y9E4E8EWbG0YibqnsrBe5QUrAAy8JZKjO0skwx7tUONf5YrpvdX5yN7gtLsX9+3XrH9yWXxoq
QePwg6EgGx6/QgaamqNUsNuKG8gTayfXuvXN31MtjlakQggCBlg8LeufW25A87MQf2uvMnp9Mj/r
5ZnQI0KsHn7j60XuUHpTLn4VQ7fosvQP1C5BCO8pv4R1KgLc69XfLL2rq2HitFwmt18U1u5fxutd
0oVaA+zWkZHoyw1960LhKf8MDMoUswzQbNTSIoO+M0r3LnT+QAnPdPuSLUYN1LM+BbUkXAG+y4D0
uUlgZgAHbXtk6Ad7styiwmuLIG7O27ZVLi4JKVowmpPGRd9+brt5qJuAvYOTqVWugAN/i7Kir1so
mJBfMjJoCLtv4HW3tTA5wYsLhDp1prBI08XJL2Uz21v8iT3l4E9q9qXAgGll2rZNQObJysOxyjWO
LA6bDohpCYVg8yC7IUL49bhMdnWVkyk+0DiHP72pDl4pMema8JGPDV56q86Q5W8ezvC0uSeQdNUm
PO+Y8EsCIvcSXD1zsS+XLNArlHKR/LJT6cP4CHmI7keslcJiOdHhOWTxJmiA2wx2QkGvJEgv2vfy
qayidkEwFIQOAJnFcl6xaUWjQ+m5NzlH86bVl63jsFEZ5Lhk8wuyrkEvShcxsSZcl6kUDUwnRUXz
Da7iqiXiBpOe1KVmBlRbzFuAZZ0W5xnWmQCo3xc1fSVcE6JsvMeMbwluRfYOcRRWm/IBGrehn0xZ
eTkjpSWhPLuu18ixJCTaTGz6Zy6Qd/9r8DAFSlNFXp+jkDIxJYX4iq95P+76QLCR3CXK+8c0nbwH
KGKDOCWlAVdvD0UW1jZe7puYcyQYU5KiIpBtzT5ut6YeMZyKqsp/aGE25dGTHPcnpKwpyPerPJrR
TcS8yNMwSVvt19ViSdk/1J68opMjvrbCBYznkQ4dCBu7xAQNFvSgDZBJok3ioZFZTP4Yp+Fm2R9Y
m2yzvdNE4UoRAL7ji25hgD8cYmlEV1R5xHAzuvSSRxozXJTc4t+zb25Crk3DcO/XXnC7oVLhclm1
Ino60rR8g9zDCazHepgRCGaLWrf/galkii5HZ8B00vuL1ttjXCGlEfmMDn8kxfQrjwNOAA8Wj6wK
eFmwSL8PmlsCqKD06bavduNNlg+XkQFP6y/uKIXGWiepSgjtV7TfUegvuzIYCiH3ZM8VcQ51Hil4
7F5IqCtzu6IDDvpvTd0iSoy6pF4pNHDE1qra5Jen0cvS0z+t2FTehMGPxsjRTYTa9SqmExzFxbGX
pnA6qtqZIF2cLRLynW14+WWoQbo6tZLWRImzerSvP9FQl1Rz+6h92yeDu3yGOUZ7aI4w8A0f4b/l
EaKExw5lyjDYzlSCGT480P3Acp+Up087gRPoLiDH05JpeDz5zcFbLS4V3dS7S3xVb/g30A7oyBxa
y8UgfoJ2uT69Q2oVU4Hvb96t2VjX2LHtz4Ry/gsJay+3VFvfOM1OAbPrbvFNiE36wqsKDv8g9ont
PPTR2bB6M/WzBidmAciAK7S5jn7ATUNMjtoikQ0eBtaZrscakQkT5ySJJcggdBdVs6LMmbXnmFJQ
1u8KyDaN8ATxMakkCmiSaer+2yIIZfydUgP8iV79lV/+2u8o9BdHkAz79OeB7M4ImxUZ5k8YnEX/
uI1Hy2sHKplWrQitpDvdvcRobEyKoc+wWC2L4BCbUPM6/t62kGHmAm9BJFfuM9fhCphCWzqCPhoN
Pdpr+TmVPkKdP8QFLPgMYlcdAJIN6pOKOMeumP061vgJruIcocWb5FyEtVDDXoUAFt8seBF8HC9X
H8I51AP3Kd6Dwi+SoUJ6SaprZWN3iafscSuKsts9zRPLg7eRUIcZJ+w5Hs82Nil3xNL1kQDCeOR+
JmFW3szzkN4UHd9+YGFeDhKlBcBnRoA4H+SZ2B5TGefxuvVxiT5UdZAH5meW397JJ4AqE8dPKN+f
j06f488Hf78r47INYHoOwM8UljWDVEn1Al1XQbZ+DXP+LUGVzlei8/YPwAEjOumrWe0D+VWST9Jh
x4isbeVKbgy/2K6Ul/qwpYZUUZsq2hLITqVAiwiG0Q3gRw8Tf1PIhC5wwq/8xQpz88RjrynWxTju
5FDpelAcbXQWBRSHdor3rKYQexmWpKhBTj+ImiMVdnTXaXIIUQVR5qN/xYjKX85gKgxLb/NYzwHH
w7dPVaIkcJl0m9wVTVpT9FUh6OJlkHGpAx/S0R1qL3d5wfdOUEr8fIcjyCpAaB5fUvW15ki3V9b1
OVGwNbhTt+btD4elzYssPtFVEz0aiDtqRwDcGMXyOeNiA/39TzJerFtqbWKXbYdRtl4sG9it8dcc
9cdEFHV3YxgWD/9y52s1mL0yd0/4TDnOoyuWcAnn8wtq5/vy5gk04xhZbv2bEPDguFz0PVx9qOYv
3jFHXjYUiyvMeUz2mpahkmD8Ahx8xa+Cwkyqp6JgBgHY7h1nx2K6er0oaGUHJnyCiWFyxdBw3UF/
ofUgZuc/Ou8I/t7iwssJxS6kzBkVF0nuZR2jGI0qjheX3ZILz8rn77mjY89FWmIIUvB/n7P8Me9w
AarAiiVQ1jwlbwF+gpPwrPz7S2/U+L2+hwekOgLH7uQAAdrYgWnL9aFf/2MfW2ykFFTYMM26FhW4
YtaqUd69C1Gjs8Lk6MCCPbSGOsms5RVxUCFwkp4MnlEDUS1DqYCtk+nAcIwzVOrA5aQvrwiZ13BQ
ebPRe+kzq4CMZFoJdW3E5/qsaOqNTYGM0EjiaZIygdC6qTFq0iN724V29M/LlTWq3r/eon3qYcJb
59o1qFD1Q0vApDQ3OKj3ezSM0krPgj7mPfv5hlS2/wAvoc/ww0lbOLgouLyOrPlAj36BmCxtqg9L
7UA5hIOudHLrpyfrDRR8JUB1TCwRjof0Fev3+hpGcxIxPzaSrp4hztR7W/KWuK/ORlqjlCHp9LxR
mohMlXB+N+l57GTCLlPU3r96ujzLPsnEhDlSsVI4ACOD72emcAeTy+XRShcliBF4KVZ0hwksPw9+
cm5KtRUjOT6T+26+lbnarqfTYxBN4cIwtO+P6HNPYWLD4iz2ZphHgeGKphuVjx8uJ49LKJoW5Mxs
e54xoN7HBXBi7Yzs4WJkUY1Z/Nq3ZxnJJW1iKcQIDSCww7yeZer8LaFtLl6ZnM71i8GCYd3mqWqJ
gS5efJP6XHAMAn86QlgatPRi4qq79AaOl//RQox+zx0y+49IY/k0xHcyJ5PCm+MC6NJFIJnJZlJJ
OEQavMvCbaqX7lwUssJroy/g/UE7aajUcjEiUK2sMlhG29FJU5mQkgPulrOFHD2vUCxzF7MCHTq7
gIeWdhIMkjJ1Loay4MPxAUr9MhKwrqPUwu18yzJ/if7+RUc7ctYg5bfe2xoLVbkv60EjI5+NJ8f3
EBTuGkRzCjoTegROWZQWdW+KX4POXxo3QJaW1UjAJ26C844yLppAL5iQBn22efpDYHVCNJUNRqo5
GofI7Ab6tFXgKQEpmH2aKlOBfh34lfazlT0GQb/25JPnbz7U4/OKHdLs1o56MiQmE24fV3QFxmIb
REazIqThdj0SZEy6rRjsRS5ZQdkjUsYXWR+91JW2hLvgrOGzXQZoJFUAPbJvg7OqFr6qAV7S4P6T
zsZyDXd/4t+YBwEUTZ5i5eG6z2S6w8WaHFHnX2R9+Rp+kLHGyrnLuimcozBm5rN9ARGxgF4FTGaX
apoLL7mv5e4a7QOmLqx767TTMzgD13cX97kS3gumr1rdzfA449UwWsiaIt0gj5s2IN167uf84KGS
9GbkjMazpRPi1Fp8Pdi0xiQba+ppzgBXMZ7zMKSTJ7ULjTyXe/HoDu9Y0d1VkqRfTJ4ZEjyena/e
qz1cJ0xCtka1rbj00/rA8Sxf2NTAwrH2fhiWPO96iXCtCFJL7ZAA+JoKjUDLcdyaoSHOpP0uJsCt
dc9cT8xL/BYoRXNyiDlKJEMsf+vYhieiWWwoWKFmE0AguVv5FVOklXmZ3P8MzA4GlnZs3ZeCBLEm
+NxV8N+JGAxrHg6a/IfBr2ztPpFgzw6Rei4l5TZEkbQdirZJA7rAtzQTT+5X2JdXrWmB48RXpslt
FGuRHhkgEwuNSEXPlRh6g//X2s0iSMS0RzXLmIm452Yc2Tr1ZkR69yWDrTe+X+2cedce7bCvjcuZ
JVHWDQJMQNpByWfyIxOIdCJT9QFLl1G7dC6TKf0OmOFg1UjQwWhvC7vv3R0PkVV0lc3Yz8ry/t5A
OBy4JtNIYrq5EvRw+u9HwIUBLs4AHRjdo2jy4DBossQ/PX72ZTQ3ZOC1osUaxSVUZ/wrBO/gk84T
lVUsekAMUzsfeTWebgyxq5aIrrzMt4uCRSadHkofIz6WSjtZjrALSWEDsEwtAELXDQEtXKExz+az
lKWFdh8MxpqOU7mdM/nY/jU3fN8FWmU0ygF6ORuUk8RIOjxaSrrkQcH7F6W/UwUfCOPlF0nMgNOa
CO5L2qfH+XsxDZu2SOdx1mES1dXUw4KwoaNZR7nNDuWARHafwdBQejISEycbvABnXXQrCAkpn6WB
ZIdxwTKsPsdQv5IvAtXg4nPmkOAF318XGjbCvPycLe9hiXz3B2LnOPoiSw+qXXGW1GHt28V9Mc8n
yzKJh/4jWxyx81678jeGQbUzQqPJe6H1sKdP86RpMgL3yGVosqrWx5zz8iCsBTDZUWupriFUVcZW
P7CPwLrlwZ0DKlTtE5Ie5tYmSqCC6Oguzu6JSpi0AxKrEEr/MSktvQgwjPChGj1kcC93KfLTFNdl
8b87PniJjRxYOpMGOsnTiHpvmqkeu7At8DWiqHPix7kXyzubRDiDKelyB9j4vGEySDQe8UvaO2JJ
0aQD0qKhTVVKk1GN+f+SJpVMBVbq4rgruApFQoK9XvqDZkBZDyzLyhiufmN9bUl/RRTcgxv2VBpA
/A0fUyxOYwEu73Iw9DlHAIjYte5bqR1Ral112KI9MB+kHtKnrz5Xm0E/9/3qR20n0TGbjbjXRgBD
YhynKAwwH/dT0f6MffP+GtibmzUFYZby0A2WFknu3YYd8acSNktvFK4NC7AJO/hDGhT7IQkCcr2a
FHKNB87iXrNvjbilzTjWQ0/alfQYxKloxFgFNgJU16XdwvGASt86+aXs637BzEOCPjHru3CPKTW5
UyPZemnu/uiu/aXOZ4G0BIzNcCqRo8h36X8Scf9t9bak0NcGw1uQN8OS9NBFPmpXyNAzflJRi2Po
SKLtkNZ6mxJNEuLvZ9sfS6QP06Mi4SH+lXbiGLL8ylGJBDNU5Ffu/rDhrAdXUSjhhoAImuQhT500
E0TRj0mlBAnFlshrpKlAFxXYtZgXn//h4hgy68vj8U3VZrcPXgF+8E+KosDtcWghftTkQdvHgnNH
oswl218gkVFGlhqFdFVdqWU2KfioLdHU+yK7iXlFO3usT76238FRTKoPw4BjQgArnAgm0IchXbGa
geItVYYHP62o0a1oefq6hogSrJ4rJUh9QSB4t6HwA5Ro/h5tX6faw9A6b6pFjqNY2n1M+a5UI/tk
87rvFRVOCvo7ok7u625F0kx9G9jCkB6JesDchwAbel/iASkYva05CxDo3MJcfk204LKyk0UQkpOV
obC0iPmssCOhdxa9wkr9QJIgMn8q6Kh7+a7kBsP5lSNeDiXlMpxZD/8QlPEEZjOiya7j28D89w3l
GDPIi/EgNgV/jmpPxv72aacIiyvw4s2BFtbKtKavSkAL7P1j3hop1s4FSkL8ebJINh/qV/jaNPR7
Zvfhypzm0TFwyC7J+vZrWwdcPkhEpkLvC3JJ28kqkzB4wD+goM4gxKYlwEVF9vIwkWW4IA4g8cAW
RqosWek/rIViOzwk0bIiPbK63Lgw2JI+6ECGU1Bw4CT8dcyx1jQPBM7GQceZ/Ljr13q6K2OJvy16
qdUtJI3KsCfr4CvQaoWk4J/WWpfedVWhNa1x4GOZd2ebtQrW/cy4DsFk8kdW+vDQ1XN5PjTM8o9z
AQo7Gcia3dRxskSZCMYiFO6WCMYLBFr3+iP0bgA2lgnPUF7nGay3bIM6SAW6NiP1XIXA2flDUZT2
m6rYzzc+87KcHmG6VCbookQsnTV5Km+/qgwOVOfN88iqShNCNSW7O9ut6HupGzWt9L3vVP+edfF8
GA3mgW0FjVUZ6+RzAOwyynO/UxiN1tMy0P5Q5w/6EKCG9kd7HXyPdQEt508lYMTfFbwcvU5ACyhQ
Y9JNy8oJ/qVUzZa29xtg0ldI0/fToxchDkGKBKPxzo1aizb7uiBHSTgcJilvOfOiRbF7d79YO4EC
Obi/HBdYkZbLFXpFemeOmYONfvz/mzo0QfbvgjA5xlOWAXVAGDBIkGRIIdj+DNei4h5HfT55bl4G
s5UGZqBNzmIM1oMdZoJHJo2S6F6PoepnRBd64zbaxLjV5xVTTvERi72qc2+5mfZxRZip6tY5kdco
rFBkfRPRMDuwB27nK6H0tnc4qevXLmaAwrIFbhEzBdNKCh+dcL0Ql66evS+39wRJfBdGCKBnMOL5
GSb0wBFyVR81FYHWMVYH5fhVjs4cD71rj83EF+pEtOwqH6hDOHnEJdUv+CEUARkH9s6VDwNttnvX
ztaEUdjCv49hWBT0bwXe9CoklsoKMr1AIJsq0o/Y2OQmVoXSwGD/V4ht5KqQB5O7YkX/Yp555uiK
gvZzNavGvHfTiCNdnz0M/NQoZjdgrfLEtuAtH9PM2SKuUYEGKg+TdYZZDyuxp50ZAQiCRz6aauIf
gEVR+WLvnVfkMytR9hD0PVCjinSlGjmZj9hZD0qa0gJqJiXnkt/wCJIvufkOrDRJNG6/5qWf9FiH
ZD7xmLCb8J5ECGzGnq7a9EoRGYWBO3Ng+/xroV7c79igHW6uxLD5ysSp6rYUeaeL1XjEtVqiFZAe
q6U6E4aoevGZRzQ1LzoebQrq/0vLBoRHOYEQSvm2l1xiMzXadwUvlIJdQoc3VPYYi0pmMeecGQyh
uvCQ09P+RB0sWHmEv4ouaU5I0/5lElTDySkk9D1jJFSMVwmjLYq2XXWwvvDJEu7K40+btiiOlxF6
wL7+gNGNH+IyYUvXAIIjrxtv9eA20tP07FxqYYXFNw2Ei7GUozg5whZHi7U9kEUX1snL/518dYZf
bJvNQ2A55OD4IN2xFVT2DfQ9eFfGWMEaWp7f3kbDdMUM8M3hjfh6dYuAGkqjmrHu5cojiOSlrKGT
POiYTUtv5PUn3BjCvC1NLBzrnIF9i/9cSwvV5GBQmSPN4v21yNmb09SZGUMQbaVfCowBdG1FQGbT
bARSERx0HpeW+iBYup8d2ftO/1hId4yU4VP7xmnjsK6tTrtjsY+igZKPLDfhCeeURI/WWOlBXy/b
DGKMmMWpUhYYl4rJpC2IazT/YMoIhNSP+kdizLQOT5UZb/w9ercEZ7nK+WorkM7zdf/eZZWEYyqM
iO2Ojbj3aAOoIDGcvzJaEFpZ7euBUDOmneT9sdEZ/7q8mcCP3YmNgAWK+Vg0f+3HkAWstNehcSnb
6qg+zJHdShQMhZcI/6qfgPJ03VLozdYgvyS0UVI0/FzigT1johls2zFsyGfBC+8f7p9fJ1MOevOj
YwEDI3YIHDWFTUc3gDtruMxZfIzKMsRU4QNrfmtluXJzrYHBNKbmgFLThIqx3PSmtTcP3xugwXgQ
sWIb462XMlmeNETyUv5WzdNZmwz8wxstKnznmTlFugZ6AH2mOVV5DLTASIJA05C6hWosPAVPeYPM
MwMXzk0Q5J2bacDzpFMkBXJU8WbPbQAb1RC9sk9XJf5w4wwE8ZJxXTeV23O3GZQpJ6IO0SAoVLi8
r//VeDASdj2ZxrizJKY27CHIHeMaH5N14vuUav/y9uOapybNumdkcrAxtnl4GiIe4gONI/SOXwHX
l//SrZAcppQPaKR+fpP392N7NmbazlkYGucFwDsFic3LVrKtVVhWpsWlMKpvkzYnfdBprU19+lZl
LYsn8T6ir/S0nHibT4QszckS6eV+dRk96FiB6AeP5YGm9Ow+MIuyEsuhMxEefk1XXnt9S7BmI4I7
pVccG26jp28jN+PQsH7pnvoI6nPfokxKHAh1x2vrb6FAt7izWyuSHg3T9ddZosytH6IU2c+vOuOF
Guh1p+4rl9th7+DmbxvkShTgNc/J10LA33f3EaQElHbmmuueCmypZhiX3StSuN512KOv7SFhSL8p
PSMzySOdSMGmmne7lGXjxZE9c8L2jZidxSepPqiK8VrSrMpVZwQbusPi4sA4IZk8wCXXUASNHB+X
q3xk/Fciy+tCOv3lyMYqdk/AIMtY7imWAj0Zmb+Cp4k86YsWSEN0B7Ynr2ycHKQsRSsRQV45Fpjb
zrwPk/W5bOFuZqweNrBW4K56IgA4SLEPu/D+no6yzljXxyz89m2wRtvCrtcyn3XBaFoS8dxNqVjw
iEsxYsTjBGKuzpUItYj1Hg/PUYfcJVUkWGDd8WpZ/57ws6efl6rR5t9TPeKaefp39HFvFZFI5rXb
KnezKzGYWruQe/MD3ESOxxrMSl0uZiDW27/cOqHLHbl/g8r0SebAYSF292MaZSjTjkjAj6XyM7W/
GrHvWEkU7RgnPBZkOE0aAnNcKpY1iqnCXB845m0OYCPgvw1haJVZq0tYv7v+xTU8Asnkw3CPPXud
jmbk0vt+q5nXLBuSerI2cY+S1Q5uMHMZxurPnyCPzZ9aNwGDPz7QLiJ8cbHnf0/fAQRhqBg7DPfG
hR90wIMnohp1SdgsshtAB9bFvcH7b2GFtJVjtKfEJBwSoD4M0eS7BeZZzdGv+LYBCb5PvHVt9X3U
aoQFEsbf8L5Yu/MzjdgzFqG8heSFXeYlEqdZ0T6eN7SPBscGmQLtZ/l9T+L++/VSXfT0b58eyWvV
BLi+j2e0jS8E+Vd6vdIgczlHXqdS0kNSLjfiArXyTSVJjslhsiwyPvYM1fe7iWUwzqmWxEcQWZOi
psfhjPlTfi+QfVJopwvQlCRFdsYCABLVyRvi6fx10Qzx5rrYkN2W2XrpAHHmNt3KqDOxnNz7pXnP
pYuynfksEqTjk2tPM++PtYcuaCxM5F/EbrRqgjHEyOLoHlsnh4qRDIGtJQOtq61aU+hk6Jbq6GBM
6r7AJWEP3xKa7nZzHsfpxlRVdujORnjKB/2cZyoQMEtO507KtTZIllhkB+thjqsjJHjSbZbn6jA3
HWcrQOcxFXNxrItQCB171FG26Y44yk32ljCxWpeZZjyDeIedpHc917efED7wwJaG8SAQsQQUbVas
j7h7rLs6cfxUUqveHSjeJP9ARy676q/v4TpBfOgFEKNlQ1Ve/Y0tJBm2cdrSiwsHimgoMlYfSKkm
XZvfjHmHSrliameyEiCftsv3KVsZM00bEcMT3N6PKrfkI2Uy+rkDRAafHTQNbVmfMJGTLnY5NHh4
YBisziVHNd3wNGh49TGh4oBFL1+s1nNgEIaCpj4SwD2qHfpDoBj7YRy8hB9ZfFDgNEvttDTO5HVn
SjPeiTEOKseggWm0/QeRjL9y3SWurmBfn2fhcDR+4AP1ILLF7Q/BWvfIpQrbbXCF0HXe/eitS6IA
yqupDHgAI0thD1a4X/mWV0FTrA3eFX9f0scbBZDGUyepoczNc6tR/9uUaWWY4RR48wbgCxE3Q+Tt
wP9sVeCZFeWtINROQZSw1bGViklHdtwti1pnIlqMPi8jrTonxxZ16i1OxiPdM/HhPATyhFNxk01b
P6HR4kEAa5Sx2j/6QC4GLT1xlTN5YuUYAboO1OcO4VFaOfyXnULGiAve05GCsWOq8z6JXCS7Sfdw
MpNAhxj2tYewkiI9G8JKOSm8v+TeQGez9eahLZ3IGphWPNKVpzujoC19tkL5w0eOkIUnCuOCfkwK
HRFp5VgUEY3L6Fke3Xt0NZ+pqdKEzDvavTAlca6T7u9F1robXi0jZ+aWX/Ht+bm2MFJluI8aU3LR
fhHuxna3OvuVEgUicURQB79DwXWb4nP5JZ4zEW4U5xNwAhcgpdSyvX7A6KDWwDbOOHWKssDhg/Fm
o5PITyKFGgElB/xPX9t2sR5N+Q0D1ML8KL/BWLzQ477V3pRqJjhB92KXPPBLzXZoBAlexMMaIM6p
HxigpuZ71dHAntGmsWWig9mTkT7baPe+XLEuZTwVw43t8G9wNtg3dpii9/aSMlaWSWSFQjBUoczl
AUuB+yxp3GuJvY1wachsFhGd6Co+hGdoR7DWK1ItMOB5Fz74R7jn65uFuoAsSdJFF62icMUmDM4l
c1XkFnrexfQ6ZVmx3Arz0tyNbvoDyJMOXvaCmAvEfM0N+zfjxa1X8dr7iaALv90PLcCpoLNldMhy
aUVKQuNI0+JSiVlt9YagEp8JWdpj9LuR+EHKquB6BujdNnukYNB0RX7HaTMNzx1NHhoS4ZSgKfm+
XvcTsaYM55OEOONLF73UH+bg9tAND3WWHalYJPSUNbctFsHyrbBf6g9970fzySulcdOBkU7BdLe1
nvOgGjoKhcYgzc2gjvVA9yqfJ4xBihFmy1CWue+hE4XkPEldfUW75+ZKwN6FHX69nbWTBSu3cgZH
vzmoCBdYRp8AZHSud1hdRu8O+4rlUrPP6q0j0PloF9HFg91T9LelKaQtwfNjO55n+QAP6cEIW76w
mC9o51yf7TZ9aQKi6fL7kK2h2yNMhY5P0n8YIHWRHXT9t6bgWt4YTG2qLfqC6/7DuP8UFiosbcHY
orBmz31IfwPC4uNYKnNoIGyEniu+AR+uE9duBFOaGLbPH8XUGgmDwbw+y+m7VE4qsIi0rD96Hlwh
ovDiBjC2lnjtU+jtFShXin9h4+ooSmw9q9I6zK/x9Z0RX2OCRih2+oz5K9oYhHPkSDIBDuCApTc7
Ug5s7wXLMe+DG6lRrzBAhdSxEg03XDBT/dk8aJLB/zrCPhcpzyhZvyn+Qe+9hvzzoT1mYSPsRd2Z
T0873euRqbhYDcMOifDZ1z8J+cKYCHIENWD3hb9VP4CIrwmwVPb3ZJyhaF7F2xqT9MYIrF1EQbqU
ODdJbf6gDqGClbxtvBlizc/LYnfnkLRg9PDdtW7hrm6AxWCPBgGUEuXVe6+F7orEnC97wrCsZ/uy
RW+85GEHIxNSZMQsD4P3qf4ZArD2p2euyFxWCzVbqAScHGVPfB+6OnxvnwUhre3H6V+oR6ZcNMjy
KaPIHUOCwwzvwVTHqWbYp0nEogOK+MAjrR5JIJDyhfarCZJgWYkn0HHpn6LJrgT3uXOO61a/p6eb
48yfj/++AEQiKZP9PEAFz6B3JAdPyoDX/pkFPKAEwkCWE2xT7Ep/nF8jgZlQzeDy3yB9n6oL8zT+
sbBU2/6blckEWCcOK+Hgr8hZZAe+BzGwVCNB+8Lh4GAtHO/PVT6KjUr736d9RgAShREj36WIUQa6
1PkfVOJgu61mIllwj4MdCUONKaQpweE6N7uA5AHHQF4ISE8m67vYADuQXixtyw0HfX2/4ey5EikW
nBv3O8wTOHeMfl2Tyc2r4JzfYEAwtdoCo8ergCfcdG6I0/lwquvfLexAAv8OG4SnfinpethyjO4V
C0N4LpQsOGxwUj3L7VgQoOT3Mjm/KEA4izi6a8TCFi47sqs2h9DIrHwcFhizrEQog49gsmvuPcN9
K+R6mKpIwLJCixkTMzJlNm07GDKa24V5wE+o8QjTW8CIKRIgm1dohF9yM7ZeBwASKI2tOChdKnU7
eoZ9FnGbpFgzrALOLXQAJYpH9vx4cjtotZWFs1Smso0ezpUpA3R8bxaHPa2B6Y3Cb/fSlWNrbOCS
pbTvzoctV69Y8eDSdPMlFbDOB7F70BHJP/lbETNfKBjVdXTzEricmls9/xCK4dftqRCBBOdJCQ5o
w/kNGDXI6pwr0lPfe1d+9vnCLO0KgXt4O0sM7h27L0NHwBqiGq4tNX6PnuDimOhiinyumhWiYZwW
863abqFnniosds+P0zqmxmiugFty4VW8D1ve7XQP0eDgOf7xcudzBhM63fvfpBaFebqGyCXjGCwr
6+pDOko2KNIznuarn/eXwjm65MXiir8OzpOvTNH066i1XljIN+MC3nVW12RbPcmPpRtBhZ3IAdO7
R2iF8Hidjojb0/KJ59XxnjZ/960X25La8ENd5N9Ki5aKTGd4cRGNlUXO5D+8KI4Mgy68tFyxnhIy
3KgThthCLGUAczS6mWNGfNCJXyVBRn9UDT+32taQ4BGQssvzjAz3QVAlVr40/TOxwPoge98vidyF
DaLZrumQj+UeNqKhbIFj1XN/pexIJzVhYIq7FwDamnMSjMAl3o7SHaknoYxYgabcJMdXztDjjPz1
rJ4Ax0GOZSGtWdaOy7fKNBDe3nWk81B/5lKI9TyyMoiny06VUPiKFbDHEnU0zinTcS2xKc/O0Pwv
F0VQvsYMaJ6ZOwrSs4qVjgs8z4YleYRnVE9fNtHVIw28WOYwg98AdBSG1Pmys60Bn/RIQGXUjNhq
RG70LOkDPhpjx43OjGcDA7LA+to+snxvsjlWdaML+KfiJXHnNLopNv4Gop8guSaC0v09Acw0fJc8
LZ0I+EsxSYQpZ/6h+gObnOzn1NPD/dNgD64yAWAJbksBXAxxHfzF+ESan698XoWHLb+ovbfgqBTw
cLsQ2SiTOCvtZGTReQFTzyQSXTDZrRge3HTPbJX1NjWpoVMQtOTyjk+gHCevQ7wyLNvLGcvorbbR
6cdoQyi4GMnWRlf9zAoC5Mc9HWZTiGpUGkYGZiosstrSrsfC7kSWD0himo4LdEzwCL0hdxJJlNfr
yKCRyrXYABPkQKgHwJMOhKKRKEAX0ALbEXPC+JLGlPFT1xIAv0nwhoTB10jGTemmr03Ub0R8omf8
MkgSb6v3XJy5bmmY88us26fyvxADvbiDVNIFkuUD3VSIc6P7n1qdcOZZpkaa60CCXZWwecLtGibq
clib/rAC3b1CTpTmZSKZli7+HV/e07G1jbuzDdNrIBv061dmYkG1C+jXQjH/94Cj4ETnLp8U6lja
qinIWSYq51ySPB/5W+iWyc+ID0dKCUFG7oQXJJzJ/4dmkNIB5cLkc+9zMG2VSJrrT4sWWRmNnOQ/
4lIIkY07d1F6VK+Aewv/WPi183Fz02KCBPv5xmUYxHUmE3NO0x0oi7HG/vlxp8sIzBH4Xrr84YU1
mIOTmaJ+8gd4nU4Z92rueONu4IJo4wRRRqwP6ex4q47VGVXnHR/cRMjWd4+KceZi6Oht+eugvIjP
pnj8GkdqMaGhggy31Ke69Pjifu9YBaz0ZHOxF8+OEIhH9pTzWZJCx4LHXaAkCzgV8T59Z+94Hs4f
sfS1U8fMGKEkoaS5B4PRwdPOph/ffyZfK8GZPPq5E7rXjYvV31cqVNb2pHARIK4EsL2Zf9MxPIqe
uPIznRY4nKzfm3MH0bsvzi0JNWlySEyvYtroxYcGU/H/pLg8N4mH3jL//Yli7w41U1cHQ3/PigZ4
yxiX2dxDVDja/inMGPe2O6Zl5IfgjC5aXEmzzBlDDPn5Bqvd851nHd2bFPz6FTGMc46vqduwyYm6
gEwcwD9Z0kGsolfYCcXY8bCdFK91uzyJo2aTiPVZ0nfQTHmztEt3kpq7w4zGqiiS6/buzNRQU5LA
9eaFL1fQ+b0IVk66EC0K5QsgaI4CzQMbCMFOFIk7rqIfqMwnOZpEp7LHRLDJkux3GdqIa7ZCqoH1
vnbCMoVbQBdCvv08JjMgLXh/kwim8ORLILEi3d4s2Ytbq1EKTENyxPreGvjCOQe86eAFnYAF1h4G
GtlkD6X6orl0USUqwDt8EaCdCxm9InRXcm0ysw72BntX1dYg4Zq+eby66/ThhRKHPLnCE8pZAfrY
ldRtYX3KAUb6/+58fM7bkRulcINmfeiAXf4DwTHOHt/fUcHrMEU7ErKWTv1v2OhmUw3JPcPX4ad8
AXk59m4zhlEsY4R6DvZxG3MH4EopebTAhxZmbO4QKZNTAMT5R4i4w7+8rfXP1KO8OamzJOTZQK9F
dKNDlg+znXTluYab3aR+//bfFsrhVPXjDtP8WiVsAWcn6H65DqR4cocg1E7gC9sNs2veZNwASp6D
u03YlV3/ifQelvx5FonhzA+/Y4Jl/1eytgymFutA4/v6h7l9SlphGt875ZcTJ+Xrso68j4ux45Hq
nsWI5Zb1HxYb1Ffk07jYlDOy6SheLYMQmEpYu30ZYSBFNvIs406CmpITVJNep3s7Hd0sRkEdsa5G
77KiUS0hGlWtDcYMqiI96nmVo9uG+pmsjY4qQP+0wLOzAMUgqLu1TOPZcK0qgROiezZ36vh8rvdu
y4zU8kybqdW6YUk/zRcwsKHmRhNgKeMhdxcGtOF0vSiXoH9MHNsMUFAoWeJDILH1V8tNviea7mDC
sctxomkMbwjLSHtKVIpI8aqUJpXkYELHkSaE9C20d5g5subRKW/qPXh2K1c/derPEKAYoBVL+bC/
NJmyZffmc4G5kiTH2iHQPyAHJNAEMOR/1vk+hM141kQGqZhtVOUpWn0zz4eT+dNILMh9kCoA2xNa
3fH2VuvNhVBz3ZvrO3058tLJBoD9HMU3IKHy3EHSPNqsLKZsUdJK+ObVJdYc6GESu7p/5JLMUk+M
mtvBrZldo8E/gnCBq3jolz5FsLi+1rFdd/tHnyY1osQBe3fDsf10R5RnELcK1cfat4GEpWYKaZVm
zrQJW+hmZ1BOfaItgvun/pErVYIdwmy7AuGpo4NtcDynYnyXF4P7x/m4v19JvRbpKzyQxR1kWm03
RWU0zqDmIFCoA3C49xlMqIKD52px+CICeECIHSC2b2rlkcUb1d3P4KV1YBZ/H65/+DTmjcP5txUi
7LpOpHzIslOdQulYCy9tlXKpyKx/EpvLsuYXl09C81H0Lg9S2OYZBuADjOv3OR8o6TTQ20+peE6T
romLnT9bKrbMWle34Dt5ICzDVw2KusSYwa3ekYptdwLMxc8Ie2N0Qbf36k2bs2HQS2irwENcJvm7
Yi8QveA/qqDz30iQL7hhMTCsp7bIhH8tIdzuv2kCdlzOHhQQ94a6TBoUIIMlk8HYGoGAzzs5drWV
cLgd6rYKODpkLfoliaC7nvqFxmwkAdXA7TDZm4sz8QvNbCkHbvY9nsPk51fb0xThMgjZEJP3h9gI
Y2GhnMgW3qucxWuozzXWFW7Vs3GS3UW15scuX8WNMLGHZOeidqn6uPFBgbDSbNPB0iSHhUl+bAjE
zcYizGSy5sBvU7Um42i2T7hoinjKWipht6HOKGhOeTWoJdmoFe9foixTNOwmZftO3NGlAil+4T4O
LmJNxle2JmuzQPO/DJGn3I6Y+VQpjUYuUGh1f8WD0MEK2FQJ6IasLyrnFhyG/rXhtKat27qJSCEz
Qq7/8aw/mSdjsPIOYVdnpchH+CBM0RsVqsL+HmjdRiUzZc8rTxj0x62wJh/zFl/10MKf+vdqA1lO
OvRGCoxqKcHqthsuy7mbjUI9ygueDkvoZNvZXvz21o0rDEUzCTD0qzzTzmfHEJ6jj4KVRkRcZW5P
ug4q05w/J0xnVsMatyeWiJxAv156lQ/g8wOLUENzpavaChzcuLwS4Ojcn9plPvp94LX42pSB9NNh
qE8I+FXXw6Q3CMiEPHtZjEWt18JgpQ+RDWnUugb7aYp9MLhXFSQacSLvZP0cESzjqYvg7uqCAPON
LepLvYsIEYSmp3CQT3fs0ZrXNqsQXtuP1F15pPcC2FrJ4fDpzOX1X5lUZ9y2bH019FxH0VSTIH6h
+OltC1ZLH00mlEe0J9Cp6JuoLTPmzlg/FRXYApicPPuwLUDHCk46Ow0KbQlpKffzmxsZr4+LtkXs
8HZnD5M61z6Vf/S27qBgV4AgwNf4YzXCuXoT5LR2oGBsuCExQYREay6wUyh0JvsA9e9Aqnwotsia
1uJ8rdI9LrDEP3P6fZeSjYyB6wTQYjfdvrQHN5r8jhJSx0jXh55ab4ZS3c095yzkhVG/sFsRcEBM
Ai5q25atClidVBxocpdzj5KqDX9Sdf2PLKPEluar7dCAAFg/woOiRRqTfHPqzwm7fOL6GRbWVF9p
N4ww0JjlMVMv2XK40sj0SnljTsv8LgRDT2EVzRhAk8Ofl3de5lSg6HFXXrxU0I2mouCYxfAWeTMt
9SiBIDEcp/6+jTfo/RpSmixv0/dyJHTkwEnSWHL1tcWIUmKVx1MtbgVRu2LNX04OfLgSqSiQzBe0
iiPKiWZlPSHFcdNYeBWEdUcwDdi7M2wWt0uQg9TizG9iDOKqsnjXH/scqXUNszgjKs9j+b0mGO9C
H/IPwsNcwJmb56vKYIXKSqYfM89mJ79QZevLt0qHtFPkv2JzRloXJ6sfM+BwPLhlaRAQntEVsZUN
kuAY3pNd/D9KKf9UJ7V+MDrUu91S/fM5i6E/nTb9GBzf2Xugr/dn6ZOESul0vLFGKMt/aW6Ca2U6
YQwmRw6XC1JdPTXsfTIqaIzESnpGInnhqFRPueCebe2H7v9NSWG/cz1nkAwmjvIh7u6Fp4hMMI0Z
Bw/e93i19QQSbYxKOXaxEuwALm4DFRvDuv2vkSVZL/eCvDXuzU/W/5CW9ny4PnTWFN+PehAfpQ4c
xilM/Nqb2Oow4XpqxX/odQHcKcAzW4Dewr8r66I2+IS9rWfR+0tup2MMZ4lToUpqqVb2JvZuBQC3
xNp4o6BZ3ejJtW04tT7an1LdTkrgxEOZFQ2wtcntardUzdob4VUPs4HKQ965XQWtxrNuTGbCSgu4
UpHwjleK5warfLc+ISpqSr74awW0Z5Uo+/b8FnM3ooyi0o5ZqvB1nxXMWK5K5WYK4/LF/c5VLdzc
4n+CN2Qp/ekit93zbb+J2bhd5HId7J342nHarUJa9fdvxEVBviQPmjmPTW2eJGV4ydfGO0U2vcQ9
7ZLS8fgtnqVbD/nb80lwVtxBYep4vIOT3ayCVVtTG9ApqujFV1/1O5kMwUHkdFG4xLjAgNzFPW2a
+0qL+b34M/xpnf/5SasQT1sz5OibImeObejpvUOaOzXr9yBkDId9JdXZFRHhzlAZyLNALrbGfoS9
2V4AQ19L3sG7m5dTjdNmUrBN59aFjiztBc6tKuSlV+3kgM122lJ32QEZLTHvnP3NxmlKfZwuNcZl
ntvw7VC/CyY2/bhc5iQv0+MSu3HEUVLrhDm6Fb49aZ//PdvH5aZRKwLJf2ptzAPmr8fYdu0NTvWW
hZpa6JsZYhmqwR5y1XbYz5Dykul0nzPzgMR2GMXxzIOYBtI6R3lgwcuoNEwkzS9vKEtj1/sfOZkh
xYnH4xNvUtqLNhxLRq0vkPPbLRCwWjOXsAgv57fgwDpaNFOMTkmFiXbetS5wY8LetFVfg1MaB5Bx
BIAXj0AauI/C/jEMgpFGm7tA9/PgzZKqc2L38lr5gThBrUy0y/ZmPgutNBBeBdrhFVakdQN4MkOF
hSIqWZq+5GdjiL2DXRks3V88wUuUqcO7ffYF/kte8dFlEKsedpie3w3I632LfCdSnCRawBUV47c1
kVJyOu7oAz8u6BSyFNvqMhbb0Zg9T8zY3zhi18C7gOL7DcMTqxmAWO9rQpe8HVQIPRGjM5MlZwVV
qX/T7cN/sAZCSyI1LQRs4+WX/YQjX8i+Y1KfGckQlwUYao/ZVwOrdJz5F7PJsJ/85xIwydiGeUxo
3V2ah+tt1X4JDpi8+K+N3f6vtp66ZMK0MTb5sVUrBi62RZMLiD9SoXDhHe19Atz41ntAQW1Yqq9D
BWelz+h4HJDRaoiSJVgmQN8wuPLMI/l8ooGuYKVlkv8/gmwZAFprb+pSXABP0wXB9RaiQWGfqLrP
o9mPle7dpIAMkyXoBfriDpv6D5bSq7no+e1SoQ3EfN0KrD0qHqsg8GSsIHzyLyIfGP3S1uj9ursa
YxYYrAckf3zTgES0r/Pitwpq89fPlqDOJRjS/bDYubS4JUMUfl4tCrzDRqsU81cR3skutYcWSTG0
ysVmam4Hp2FnvocWCxlb2fUnnsaM64tZeC7Dv1Vipr8VwuJk3gjBmlHQj7QEnEzXQYzOUpnc2lXM
FE8WndffUxdFchJSaKhSsWkKNKeeuE6kY4qvy2MebdBuL4YMA061N2Oacb+B6zCwGENj8GdhgBTH
TsLtwUEgOWh+LQQFZfyt4584J1LMOleBesVAVBtsDf3VY6hCah4JkPqQV5HdDWLZRjhk4Tp22bw+
8+NUW4PNybnlLonhJ6lxFAH6LSTY3v5KHGdkzJ4UFzvea0pJihh0WLBchoHGD0Xw0OtqWxxAo9QN
i96Jk3/hYas+pu1KjhZX1RkpP+7kG8hHJftugQFpeCnLFogqOnubdxGEneA2BHyMHu6AmKCQGLh7
PzBmqbCIwkZ5wwoW+3aY01WyLXntS5kYu1hmr4Bq42DGm11Tphj92LciPPMyYCzAIMuHrJzoVC/h
WC9FWHztxAWWsHCX5aEHfMsOj0xjd9y9zZ00B63G6OyJnlo6uH4COYH8/9ql0XVsjKS0tfeqxDN9
4zy5sYdthihkzug9SApDmqX10mAtIqv40vlumGHuqxq1nHqfTyaCfJUF3kyLVsMy/t35fm65g+RV
e1cgS5v4eo2gYkCNW6LavCpEs/velb1D8i/r3J7dMA5BzZYd02iEQzLpWVsqBlFum7HGW8hWqWGl
y8sRuYop+3JS8MYTtjfJkQt9u/7XcOag7Px9jOaNavqx+PJTzIVYhLkarDVZfBtIFCk4933LRiRU
lfmfUAZsHFedpGzhyWrn+o+qzsRdOCdjHqKtZvN+9gfCqcTt/TBuZsmMkWBnWT7hhmhbaVrCoOuq
gVhQRc4Zfk4k+sm2W1iVy/6MXnZ02gDsxLZJgT/889WDKHUZTtHDS57XwTNNJxRzYPRSoG6DTcPg
K9dkdaYMC+FsvUr7qbSgo6dkcGBA2dDLzi3l7BsuW681dnFPSPIFV/QcvmDV2ajThDb7s7LzlgKz
Kv46JJnGCTJZi7n+3XoGYQ98AvCQrkfaLvZYXzJ+gzGKdZPrwr1ZzR6XxXLCjylVge6G2lhL/1hI
5Psp9bsHSAMoXHpyitSGxIoNspYypjO+ZuvDXci1Hcyj4Gu3i969frHNSz5gGxOWxZ/ECn/xP3nb
VVQov0+ag1uL0ijQwa8qx5T7mfAGTdQpGejwYHEgDGfOPo2XWONePEN4zGjODrcdwyaPHuWiAxLS
E3Yy5vWDMhXwZhn0pPy5gceeDl3ACU6x/x6vA+pnoe5dYfZEUlbrF4JBF6p9RAsj7RGD0dqclPPl
BaLK/3I6ZDbSi3B/Rsiq745a2BRP7IFs94B7vPDBj2zvF4JpnN6MoNBaUsN7MHku1MbckfrOBV73
1qSFauZMcawwQ181liLLD2sZHaPPE2hySaCWIEE0pFW6/HPoZULErT3rI5dmnfSCJlrjBLM3GAa7
0Vr88vPsgQGyGQ6PmEIutqQC1ZmTHWPTQxVQzp5K8CDpRxn4s/vvcMAJeRVZZfHPS373MucO75ms
J/8fKFNKWtkY5xVRTDwlA4OdcO293LSMCXPN8qh7k3vCgX193x+dBCH5g2G8pPkVNYjGOPVgndHV
6xz3Eshb5oWnIVnsaumdMmUmBx5GhmRaz7kGBtzh9cVxI1x0cPETnkb3UBhBbIDenZy/H53MOhUT
1M7vnKgZNZcvlaWLNaCr0XvcMPJ+SqIlpi/CT1EXg1KtRUJ+RMIOUb0w0FBkhtx1m/RIHApES5jk
Kdc72hLnH5cvtFEKj8Hg7crtGFWVlZ+EAKXKfidA/4TBwAXYKGVj5HRxStAGBNxQ9zSNCfW+8RcT
IwyXP5gCOY22PIZiubH4MGIPDylblezIlGgv5xQlgNgnja+6pCA3M1lAsf2nns37vR3qHX7ZeNip
2pNy5fTjwpvDKuH6krn/GtrjPNIcW1+DKkAcv+6TP1FVxQ8DXaz9evaAka1QZLys84OmMMZSR60O
XbTK4PYwJvEO3lDFC+F1jGCxyf+fX7cHcyVMfaNqa5a6vEZ16n8BZSqWH3JgGZb/W/upYGnu4Ult
813zc1eJTiVR+tW7F5QtlNtfH+xEP7F/paFwbl+gAJZOSFYFvfvTtO6sYr1T21lO1tLDGUfFoZ4o
onXCsLUagbGupxJdhtAnwz7uDpCFuu6Jjrclz3LLqI3WEHqu6pw/k5+Fb2SDAHBft+IfFyt7wUbN
7OoOGgPqUC9/WM+Yh1O/CSqtcfwnGxWHCBM4vcPoRQL9+5lq3ua9exfBl2ncbMh5mxQWKn+esd6H
+/cvGP2KMwwFOgzHIVsTNqa1PGLfIhHw1IwnHTTkspZNJXrDuOI9Vvwoc1VoZ/EqUXdQ4fymV2zj
NbFQthCdR/z4dmT+hAjuQ5Vb/uaX0lsKhvKMW6QwQkpbC1NOL1W642HPvOENoNkXVp9ThKlH9iUH
GBBXwHXwVLLwijSO8pe1tpf+Ih/W9/57AxWIdE2IQ+oSQeKfeAUdobpvTH2VX+CfBg3JvVAmRSBm
sg1b96t+d2gwzSv+XYapwN1J8jwsH5NcGXiVqazqeG3502aHqbweLLCS8Kz0A02YklWE6GXGWhPu
4x4s6JdFqK4nb2861ZTEVv1U6BAscbg1jIXkYnutQECaMUtDxjEyXZehPYtPmIUAKv2qqbgiHcxY
d/cUd1+XnRRHsLgi4jiYrufWACllaNys7uDssTUfYXMdp9bd3PFowYBZazS6oWp3rx4EpKfn3Bbb
LlFJ5z4EesmMpl835TKS6Xh2N4f1KOdxu4/9oov5+2sjpxOLX3Xtdk0AEg7O+qrNxHYJf0VnKSUC
YvGxDqc1bGrSIRakGEYcnrabURFqe5RhnTMZnGbsdLeYL5tAFi4DcV96qCUE1MWjrdCQBB4TOHe2
alQtsrEyd8qmtevYIvO3tOwR8U7+48afDH4T5ePLZVCM3PhLPOxA5ofnUjjAX3HPgJN8jM/I+uG9
o0k+vHPL1GJujM4gfW3RJw+HQs2k0kn1h3aSbsgKGLxyDXngckpMtxP+fgvOc5JbKRkdSduZ3N+V
He3+QuXJxKuXqeWDi6Ncx0ETA8PalbUSjcNjcy0sVij1hsnFpK8YaeO/9Dxx2LOAPKmuy3b1MYod
fTWaSX78Njz07eoaZaqI/m0CVoatZB4smZMotLvcCQGbHjX0F8iBENhJu0ts8oTUnzG8IoZwihGU
Km2FLwc9qO4digFG88Sn2hvUzO/NbcBVQfWvZTkmbH7PciOSYqodQkui6rQaqGSt9fEtrFppsyky
Azl+ducsB1Fu698nHW6MTyY3qGFbmJPCmsv5sp3B/qj1gTpkFySH46kMikw1sW7orP/qpqAQgRQP
CMVIybofRW2MDWDYURLIuBtGb3Sk14EgF2hO0N4WJIwL3vS/OVZSe6UXCj+kBLlssNf8RDAqrUya
wTwG4Cg+wzpdIjhGtM1JQe3Vr9Xgwaf6OIQt3bNM+dXny6Omp80z4RoDXn1ev/8I9hMfnvb6Yk4d
jsKwA8rYyDpJJgucH1eZQ/0SD3T8A8ZqnFhTDM9IGiNRX+TrZffVQYJFvfxJR4uU++28QnscVegL
baFg9+J1MnwhXDdbLXbdLLWc7NjxTL701AsKdyQBHsadhc1CEIKyNsxiThOk7B0QEfCTZOd9TKJ3
HGilBqvCN+PnEneuKg/NOOLDlZwqhJaaj20LJiAtBxUPXUXnwKlku+aMsXcCnwHPkJAKrpXwwVYJ
cbaOKjBQvDPpnSv94ItcMCFVtfr8liZ+eAZBaSdyKEzO8rW5WLIRRRWVjQcPfCtXINtUs2lrbrSn
2CGasGrcy7JEcDdWWojqYLUQuAO333anSZsDTcEsNcTQcddC6YlkRD1I2NpUMn8Wgs28PqxVfe1L
HtA2qeTS6Yo+/wu97ASmryK39l5ByxTFBmLfkGvA2kFsfUHgAyNgC5mEQZ+zTeR0qHUhp/nFxc2o
x1sw49gpK5f8r66IkZphzOBovBd6h4VfmJZDCMadTFK6osnRNxvngSzTgytcp76kfYc+734P5CBq
dbEUCwkqwJiVYr9WOXW/krnTwUpNKwNno6u5qt08WA7UQTvwsu7AJ9/sF3BXsKFFnTdTAYmsYmW8
iUk80NALJmEGiNdOlzytNZXwdyV0skR0ypFQqNrj2sFeOOHai2ipFdShJzxEZld6SAJQnz8DWsu3
9I8tMz2qwjzK/5ac1W5K7qIz1yz2o5if76jkiRJZnjD3MmjmMQVAL6YaUbj98enAxjqczsgC21xT
NenUtUYBYZ8SD4O3Sziz+7GVuurE+ZlfivkUxLVMp7XB+zYDZpyHt7s4IE+W2k9bdFOw2cfkltah
iC+Yee8rVEHstBq+3y5vk72Wg5x2DNl886T9rHFPfIBdd7IhA1kWLKXcPraNh+bzP3MpEvVaD5fX
B83CzqMy6GjP5loBQrKYsA75vUDy4empDfWPbjmaGA63YH/xtUxvLFUF8IVfFhG+TliGZ3H3PU7g
IsXlW0quf0NnkWuxfwKXzWpfUpzVmJCzzP6DA12XuTs53i+SKj4CN6yrfnTgYq74R2rkFBGekIER
FLDiJrQuaxzH4iYeb4VFJTLy9pi9k9G2vOVSgXPZUM5HN5l8lVGbxWmfWZHZ6trgf5oGXgBJAjJ2
Pd832Ry8gqSbEnsnFQmgV0atc0WHM6VGz+/KwSJjz24cvg1hlCjCCyU4GXFr7UuXMfFxDF4h3BDm
GW8S9rBdIV3rqstVXT4/zt84GQJ/W2oZ/BeC7ltWIXIciWF/iwtVCG0KVnqVnPQ85/lFgt3FxY9x
uWTy7qCYeE6hIDlh5ROnXvio589XI8P1Msu+Kpiqu7E2LVS0QVSmqyJcCzCIWZ22V/b5utPqB7EK
xZ7WcHf64igJLhrgQn0TicpNhiIBCEeJjnyTCZIsuTDLjos1RNDaFO1otqYKFQQXlyBnhapOitOT
57ogygBnNTy8qkvwrk63MmZFN269F449mzJNMRq+GsEwql/4DCtViTw+TQOVJbh5/IM90fkVx6Jg
Q9ippei0o5zuvGfSFJdLO+kAzaASgUzCCwvH5pSvw+x83691z9Vq7ymTIxdNWcWhqnkY1OblGEW3
4JqNgF0dJA32N8Oe62ZGQnIwHE1Zpu3RSWiK61gQyq1GJIAo0+CBKvSOKwTTGCPDmKWNpckJXaQe
MfSD2LQt/AdSKGvS5GtDPTgpeI5AkJM1K3mWjSQrPHPD4sJ5Vw9sVVbYFn78kdwBwX8u2IocNy1I
RAMNiyNjCue/LLtjbUMV25mB2jSnZ8tr3OI7Jru9VHfFA9zl+Lh5dRsQ4sQqvzkDj6NLNOrSvv+d
Zj19RzkjW+zvK6WNUtnma20eTGMmmAbvZR/De+KJBCl4N5NctbYX7V2eFZlDPgTkUW4XInkEbP1J
zeE/kRBSvgzUAI6qvCNgTB5kOsiN7iUgUshiJR7zqbcc1mbRjTMynyyuynsPBOrWdw5kg4znwx+b
j7Sha6d2dlkwNL5oOJKHti4ahuIIhvZNHVSRnq4NT0EBPPos+/SmBb3l8B+cqat+J2GKXtVCom5Z
HnmAFpy3Iqr12SMQF6ltn6TIJ5ndLbFeBDLUrvl0NMQBrd7ENYptF7ah9HZJRPU/zjQhMxKfC2/V
lnvEqEjObMhfHajesQqrogros4ApVDqN3DPiDBo3AnHnK8hD9znebmxfytHfdcdVSn3jN8TUL+Wg
cV4dajjqV8JHQbfTmrtK5yjpbwPk2O29aCTY5NE6uUHyh/swUwKcEgt31QmZoAzFaxxSIaGZatbD
eGmuhBKMXBKCy8974K57dEfG5zG1D/5Ib7XNIs9vH9WpxbfNOLNtZ6h/p8dWbnn3gNg9LWArt2/d
qn1Dx+8svIDD4xjbse6r9oZRB8v8dv8bukJ5H+7ZmU03p8Z6/eECRtVAy39JGvChUe250a2oA3dR
KCjJEB9kEGBqkdOGNr3sKUTzNyRq+1z153CCh51uGdXFz56Ue4hd023fHFuwyW/sUZ/xspDNnHJE
vDjpVoWFDeDWVsPyR1eqcsgVy0/c88pfhLil81vsczKryUj1J9aw/V5GBzAcopkF7s/brE0SXIP2
pL4C9JCbP42kvNDnTS266UUOWksyIWGhHubqyBLoxWuYLo97lDm6U/jypAid8mTWEao0iHIu8QnA
90TKg0a+zr9aSCw+jixZEXWBy47A6mwj760EvVs8ScXaSzT5FXcm7AbjBcEt9+/7HQvdWy42LbTW
LRreMXpr0LJosIZ9mUi2k/U2xCTi0H9JdIX6xM4epWj+NwZKD+NW84onLWcI2JV24qqn+MTj7D9a
4T9e/XD57DCl2nisgCQaoXhRUB3oZg0cv8zxVFT8WdHJIYM4Qld8g8YOogaDhyRlU/Zcw2AI/EX7
mGLViUnximXLvLJfCUsXzfbVHhv3hy2MCTPxN1KRZ2g8pkWhbBO08J6o5gAdLnvsTJ91yHE/OOAO
7JjLtQypJ1BUoBoFGsGRmwSeOOJiUe8fp9Hol2NjQth4a4mfX+MGIvFpy89hsq+ygcDLVviRwrGE
8woiS/mDmv2wkEfxt3vIEzO/L3QTARgOJvIyfgGYpNInh2OD7dtnW3KxgzmJzI0jlhN9RWh7PzEG
F3pVUnOxtK14X8ts0oOyYSVi1BfnSrkdH/NB0GYkTlxZf+Z4KSwQ0r54/9M2SlGfzK/azzex2cZR
/P75qn+r4zHgvOOUL5NJLvQXEDvgBfyShk62tEDkbel4SWzpfZUuOwpzj/lPgzaGZcG6bzh+wVOD
lHe1JKC7VlgzW1RkxgDCBF0BZ4vhE9GC682h01nzJiA4ehT//qMzyGQazvYdJW0CLUHbOuYC0exC
+KEcIQnMzqgcYvsTiY7hr5ixGuCIJxsefIYcWVmnY74glunGrCS7SBm0gIiqlB9GNPrtl28FL+c6
8u56HwPOhMkQ9ftvwjGMh2UeTwnjKsoKzlFHhh0hsONzY9VSZjr9epaAD8LW7vk2yR/cGWNEt+7Z
QXBn2THv67M1pO3pWNGe5VOIs7ReW39eXdpg5XHi6rNepSzw++RcuzqxlzDd4oyVFpqBkwoVUaAa
KJHROOQ2T57N0ixuX2KUj7ldgi6o7v63lIi4a1quB/HGIyln+1LBOLNLEtk1PwKYz5SdKu5pEpA8
DbWLClMonS9T7Tw1VFmc39wb8RmEzwyA71w6eWQE9GGTSfd+VUmK3ySupXyAoWQ7a8jDeSALr1h1
ZPgc+HoNuUjrRpKa52cSMyOkaKlPQVRfFXYg4X7UDTekvy75pD11KOdJ9BTJdESnlhMYYCteOviO
9RctkwKjhWK0rDMI8pSFuhbwovNk2Xq38F1OUWfi7BACqB1kMPoUdPtMhCKfh9g1UPiFvLN5ITXa
2/QX9CxSQOcSFbc+bTf7Cc7+23OWkQPsBOonpCppY6ljTUANH/i2nMqpq9K93Y6wpTUfxDt6F4Kh
uAKCFxA4YzXEq1eiiwl0CL3uheuvC964YaNZkI2TQ7k20ezWUqC/2fCKcKXWNuugSh57RP+yf2AS
amZdNCqsGqUlIXayyRY4gycIXvNqRKDlc6Mwj5cQyPcT92rArWlHzZ4IvX56mk5LHz34zy9aly8I
3MbLKO8S3TqSngP6HoqLSJ7ac7i6+amVy0G0MDLiu8mcMfwm2mpQX3WaQkOJd/tGsEIwsQPiQ2MU
Lio4gpJMmeHS/7Dy5OH45HRwSeEmay5qLqjkmD6EoMW3BAomuKj69sid2Go3V1faZCdndOOFWoJh
+6Nf2+Uo7/m1LARWt9eLinp/SDRr1MCN1kaexLKQqbqfmO9a+gcEga76qbwrX0YuXd9EYXHDy7jK
PnM7KbS8qn/XdzTRe2IDpTh9SjlPiwd+yKFbcAvKJzCPbWgPjBYbIKescsqzrfehzqSVEA5l6OBL
/XOZuMuJeC8n8NE4uAQjTCVQXw7auOkAyHR9AQg2EfwBIBC6Dlq2qDinrg2vVOnkxhBfdfXclVws
ZqBh5RpfRdrBC28RiW8kRBdgDaRy+i/TEClhgXfZdzjHJH3t1IN6qIjFFyq9IKll1F5sWQl+DIDV
DtjXJhmr4ZIkrlH7O3Yyu/uOrcYJvjx76Ot57J+Fs8cA1Rd6OnSEwScODQQ6KLfpDzxe3DoEQGt2
Pj6zaxINroeBFhI6efsIV+N4a+PMvZEOre1POXbYgNM3xyYgyfEOtj7YO7fCb0pILrGbDnuAnOjr
J2s2DSKD1JimUM4zfN2SHqrxCRuuZ8r5/ZU6dZP/pDPgFr45HWKxXcXZyJEtUjuVVoVcMvzgBtXb
r2ElOwsE4/43qxKrR4P+B8kCWc7je8bp3e3L2fzTXtOAvUysPZYTAi679jyKSUooT3ZMYBxB+3bL
+PZsm2iTyr9EpC95Gqf5Mixbf8gEmUlyL3v+gcCW3uOZ7hg24fKGJn2BifzGcOZAOHwWE1iEvDwM
bNVYj0d/KN0xwkmNxYxTLRyMxnOIniI4b67N69HxHX7gZAOYufFvy+gGkp2ulOAJwjVqCwQBc1Be
58H6Z9VsmixFovQDJAkMUBlBD0rDofXAjS+ew/BiuKg91gVB1g4chDGQGE8INvY9q7WJAvTL/g16
M/8awWPC+S39y6KvSd7Zxl2ZBfHE7IEn5nx8DqvQh3IEfeea/X6B6d/YqNimk0ccd/tVe2jQctNC
HunrOx6zzk9kPiHc1aCHuyYjD9L6kKCYkJHbYfrFYUfNwHfqNajXaxm6qhILUHdsYyn/4loyLd0W
9ZIQESqLYtDx9OIG4PHeOp0IshW0Vk5CGYuDwi3qrm2caXPqdcxnbdnjX9Ap86wCAHM4M0o9SuXu
CiJPefmcVRJtbrdI1gV2N4eODYu8E1BUabayOuDFtgwYueGMZ024Sg5oYlo1Yq2tanVo6PBlWMHH
vE9l3QQgjEwBReJaTrr3RJWUaWrlVl4Ngk+34HsnYNLftw/a5LdFCoNEXvZX9KqDxKL9UxavJLzO
jbQDnggfaYSPD/EGRY+Vch7g3F5/HPsV8txeIj4E2rejdn2yEGEsFtDaVTLp+UT28fo6u4ZH2zUC
8kjuMZRJNm3AjhU8VD2B12Mqh0P+iBvB59l2sIOVv4FWrft9J4/ek6lMHE9pr37hNpCVs4zpyzAV
drlVufzgbnotdwhqMNAE2gXERZ2abvuWimrPbnm9q4OzwXsIlq4id4RgiUtFVUtK3HTtX34Cr0UM
X1FGlmaeOJSsRq5yH+Heb8tlZulMpkVT6JY+3n89b4vbFooFpcfUcGjxkiHhlbNckYvdE2TXtJj+
Ieyy6/8mCyEXEtJMyeh0T/qzXsx5w4OgcwupAp+6sqMq2Sdr7PV82lWJbsJJbyONYEiBfpeCGgIA
UCRPbLEExOxuUwrpuv2x8DMYMkFALUbuIzfz1X0oAjeA05xOIpBu9j+aqBvO0rdSgpnLJ9v7mNuX
/lfHkY1aIoKBUTNHzlZ99z3jft/eSHeRLfopxTrzl55d1LBbNvTp1YQezGMh14TuG9QEmxj4UV3G
3KAlzJ3m4SUlDs6/q6w24yEP3J20iE8mvAM5Y04m1pSkmDv7X3ZbsKLHlhXYLuptyWXWTULgGRfD
8U9aR3MpMiU1lEUskXSYgIPv+BSjIzGfOHAQ4S4ZnwED+e1qrcd0hdf2sN7Apgab/otk/R+ZQD1Z
o3L0PU3mQNxupcHhKwCuxrosE98M1kChKbTvoLEN1JpCltYC5qtP8kdfUirUdCwQ0EzOxV7clskn
81iK41gTe6C7EaChbHuUyv3h9QUaJ1Td7iEgNQ1o3HVYTXxbY1uxzDvDfJVoiTkGm+xFTbHNzRrq
V1ZqsJQcNypYKfw1X99Z/qrDdrorbhBkLgRdss2odXS33fiVlH8oFRST9L0GpZvZRvNTvheVMZrq
2rrYlYFCMbOdEEX9cYqvuhYaLchJjXFcZ231yLjwLPiyro3fgkH47T6ASe2atQAxSExYxgpI6CLo
wA9/Ss/bhkPxPZS6JTc6HgPvslvboinkHrLFt0MX95L1i8WeqD+ozo4A7AFC0BswlPOySP0gRjzF
GauHsIe8UHYSbPjZJtyw5h3aAEMlqn166AtRBQVYGan6dU8U1uWPonz/VJDA8r/I+ZlYv+eHCvY5
dPdVZznQtWM1MwQFb8k/uV0v5pP5uJumgxrLDvfSc2plJeQHr/DQsPOmP+QANStTLC/oyb74XJtQ
05hf44TOPrLR1g1quTl6NvR8BljDk4dY/IGbyMS70VITjg6t49V6g3zPUmgDeg/iE8kfSb6G2Lkc
e1W23cWMd6o0yJGmL2AILfkOzcsDTxS7qnMQWFpJH2BxtN/ERaLVX/nre8rDp/i+wO0EvUsolVHb
eBOPiQcb8Ku3wE1XJKFiBuPo7U5B7Imq9kZ6TKQXh52iXFq9LV0gWIvP4FF6GG9JtLUQpoY+ojTY
t35BjvVebt1LCSrL0V+FEscHoGpLrzN4MH90pqvsU0EZNr0J93WqqmxFiIptbSW1P4EK2X1XWcR8
i6/VMmMamQsq8n1j35mPs/p75bVkALfkOOlEfYDJcmIuwNUDuwZihK3kkwpsEsvfHipv9si9owZT
VzdRC9m0zu2UpIOmKQT8+LDj+vUq/BQO0KEqQgop+2kbe4cqr91ApxbZ4SJQ1VWT667PlH90S70P
o8IfQzH0XshEWM8V5bEl6fkQ1R05RbmAdJlLFK6VKMVkStdV7Z1mRHf1xGtK1NXZwa/ep1Pdc7WN
+oKCE01Bc081i2gjV65rkftTzuwH5lP+eNpX1lDSeTIYwj1gZBfwBtMpitBmPmlPeIJRUf2ThKU6
/AEjWegtotS8BYADQaGTwbl2gWw/j0PVwgBYgXzRmpP9jMuij6dk3axxl4cymhuKE4t2rRIg7+nq
z5mD9oZiuGunWS9K8WTt68WPjo9VFKEcZ1iyswcv6V8RD3B7qAUAC0/pr/vRxxETS5Pn2yRvD1zJ
lJCwn13EcOZf6BO3i6MAxmQC20/DURYvZiSI9cWA/N6L517OtaiEDDJcgib4JUPy7biCWmVssiHP
iCyNkWttG+O2NWniSNPsjeAzBHsNDUAPf0Ggp1Kckeu/cyG0UrLKz+RRrrIk5D6bh8nf9HDcYUoq
t6OsrHtFl4s85Go0yrd9BrYhl6HwQC58lXe2yKDrRa5vYn7Sl/lxEWEuWU34U5hm3Yys/n+hQv6a
FhgZwYjrfJYjdEj3MHILP9i+Qp3J6MY0o4qugY2W6dkq822jgShpcoTHV3m66M+lL/xSBWYBsRfq
bq3YEy8nLnF0V7HT1azN/1Myp2sDIqtKUNHJI4lUNROXj2dP/3KHhgMVhIZUPwB+Huh8bAsgY7hW
wHssGQJygdnLuG7FWLCZDMHpyqUm+oPC4HFF5lzoX2LvTGPAgZ0TuNfS51ceZ0ClpDPj18A2WEGV
//E7CGVqGDPcGY4SsIkn5EMc3miVM+VYaHbd0PZaEeYZlSL2UjZwjx8eIw7uNN4K6zzyLp4tmeLy
VCCMj7uR4pUKib1p79bGHZdQ+fxP/2Gn5OHS1lnboMfNlyXSapuE3C9E+m6JSF3dZPC7MyFYf2bg
yB7Q8m964ficAbR8tLrfESRSWUU2xB2KN/JDXlx7rM4Q5SiUzu5M3senndi/TkYNZUbzPA1QeiLx
ocaa/30ZpjUJhLnsgrhkOLGvYiTPZNiEp2lXVBpDlQUCi7kgDi4+SvEGxrnfYv9oVDN3W8TUlk/J
QpYOLEwxfBC0YQokP75hQAd0TfkzqCTVdi4c0CMGTEWYbC7eTfBHSvI5LwDzR7zGQ0UMJkAeVPE6
X5NwHnkL56i+zST1fokXzDxrn/X7NKhCqYTdaEPsZGKilqyepUYGNMlOKL/w9buv2HnahOTgf0R4
p/XocZGMXoXGTGOf/joCUoK80+3mfz2G5X0SN9OLNHUeJ+cg0GGR4eoiMXMkvDIahWB6DYxdD5WO
K1O/TZ9u+A2uaUG5jSY5fK7toYaPnkwOckiE5/uSj054SBPfh9XQibpXJ0ZJYG5VxlRSqrxI/wRA
WW39m6VYxaNu2H6oMSXE5/Ruc0mZk8wbmO03z+g6SiaQNhmzop9SCZUIjoy1GnnDZkbkbl3iDdkp
lA0+oywzPUQlcpLWfY0Pj+K5rJL0HFQuXOIW/Nl4g6Kf2OZXqpwSm2VrJoWKWus10AkzZOFyMxSH
3ACo2tJdNN2E27/7aK+hmw+opBYZVZE12IsJSdIcK3bMPdaw8Vk6LgyyxIl5qx8oqM31bVfWwzuC
y6B55Q93PApxBto2Buaz3Sp9FMrq1aqgh2SrphEhFza77rqf8l4LYZFe+qUAPdvtE6vJsss0B9Em
6+6oispMVqUSC4xubiTjZT4Vd69+P+OY6FZ5mFjHWtoZDvS3jAHSfvWYj5XeUlwQ78Z63lDCh8wU
H0iJDV/fkNe/plsaRYjaLF4NOMrG34CFzuXsTyMgz5q8xBCmLmrqmaAZIbEucSRqtjFYrNDr590h
uxOwTIJ1WyOPYliEQdWwyoxZnT6XHzv08mBJ2xhhKKokiUVl/I7Jgs2Tn33H+Rc/YgjJdom4eVtn
WDlvXR6/f8VRErXUkh5gGiUBw9barmlda0yEwWG0x0E6Z0s1TlOTw70CHETh6Jilz3+f2ce8yQgZ
cpu+Ur9X3Am279lEl1wbXcHZzqoVBdj72QI/vCuHRdbHR+Lwzzir+ISLZaSkNzgB5kYym+nnfsvy
j7E19vkjm6NmgWY988GwBsm2lVZZwBq6R8yXFOZup8XI7K1lMCHh6FjC4flJuiquzHsJ9QDIYwrg
u8bGKKERDbw2rahSJgTH5cgGSG76cXUuUxfzEE9G+HDEaW+A7IPzgOQqbBUfW5zJvNo293WKo2V5
7/cfSRCMWisqJTpFpgTrd84U3vU1sFfOSDn5KUhIpEf+mDduRrSY7PF1BzLcu92rWTQJjGn5omSU
yPTC4jUr8WihJsXZeQPa3nSfUlFnNtOg0NpWDdAi2HnAH7QOt36y2+1NDwDoxy2DrJUfDuNPIBT/
ynBBp7+foHcvYsXuOQUwi+pzJp2VKeqsYEjEt/Fp1awy3/exTVEoXTOaNRgJMVuuXqcnTpGy+eQy
smJg3Lk4QWeIy5auB3ZhoKLJNuWc2LojkT1s0Lt4CT2RAvZHssqltOXyfKt9E1INh5EEqAoTTnBp
y+CfRTdSzoAMsvEPWSKarkLjUTR9HOv2rn2Mw6snjFrxPDKOSGHeFAoNceo6hcpJYJGsSGqZLKmN
SA6QoEOlaxU3rV1Us2DQC2joNTsbziVEFktVFwyPHo6XSp0DNnCVPqegklvv2A8Dij+c1Y+peH3G
SKPxvOduKR9hJ2/YgtmCg04eOuO/45ZEwHjJpb1/MHWw6Tm/U8UN0mlhWJUp7uQHEYlhibovZeNp
TDTJ6bpv8L4pO5GypZl8Id68wODRU0svqTsxnufqypWJw/ibPrwcM3a5vz2z85jH9JejnUr26qWM
chAFMPXv4UIO2LewJsW3MWfrT22oGIYToN4NonmJx7OYRX/0rdGcRD2F0ezTDW7FgSxwBRgYolHW
tJ5gQ7Y3iYXNxAQT8Kmn+jlL17tIOoLY14fON+SxlZp54bqr8iWyhIkR4A+6veeoHlZcRvQnGPKJ
KfqMka7anRDhEdNNk/Rm35Thb4sQPCjxl0/RN54vnTRRRyqEp2wxNfVZHEEE/kAjXFKj8S7rNzL/
PiH/krvJDPp03SUs0rAEnsYzVYs6mUlEVYgIiQd+3dD2V8gxdvGe9hp1lM1CHxCn7/X20PWpVY09
biICgKmGuIIY3SBMjSrjJxqyIiB5ni98pI8DLu38qS5YH1vT2IoF5uGsvaxu2w7VHTvvUOtn6LAl
Q/XOsyvRFlPJElZlalWWD/Ji3c4driZ4J9WYyXRvcDE6fde4gymhj2VSnkCWi9FNg1uqOUUT8XIo
pp4/qPsUx/bSf6ViLuFcFup9toGi7UPEyhoi5fsmIOrjguRw3VkzZJLF6xqF8L8nmR/JMLiHnWJn
ccqBgeIjuPw2RUGe/av2CQLPB6jNKdn/HPOveqMpSC6tNMgdgNmw1G2d3q/m928JayzRjKPE01G/
UerGD/vlIw/+ig8lKmwwvPywuqv8/lz9oAo9RkkHfCoN0Po5uuJt76nRmveH/Xpkwc3hqyB5nReE
vhAG/c0Lq+MqJyaJEBvFNarjZTIDytBnbzmD+mDJZyfyZgSiM4zCT8TG8wxpQYBA6Okjtm50CSAd
x338tnrVjKFjHZ4eqbY1l/twSdJVgRm4UMdtgUfNX5it4dv84XIY4lCTA3YYczMAC5dc3XXR7Okg
OmddbN+YajZa1qzDL0B6prSphQzmZLo5a4Stfd1E6CAg2Sx9dK8kG2eIDMy2QPG6AALbGyS/JfN4
1bjlUr1J4cK6vr6Qg3gowqPyRTFo4E6jmqYIh5al+3ZxW8KcqlbXhEMF8yv73yyFrpCXzHOJyBdd
qdewRBRkJZ2wMWzh4wHDKCEC4j85NhG6EvqViAG2eIg6GwdIOBrx5Ep2rZadBqvhwZYV9LL2iwId
YqUOamTk/E6fBNX0LtTH9gxfbv3IaPjgRIWFBt7yskgQsYZXkyGfBh/QlMmieArK+IBIxHpt4rfO
fM41SPgbU+wwlzydN0Z49TE570SdF8QBSJSc1bPt6r1TtFzUHHw3E4GbESQRPsCcld1vhRfFtRdO
6AfSe+YCPNkwPh+tC3mOiFWUiCBcOjbFleFcgzCwpoRpHp66p5+XfitqW5ZRl+HTIGB3y3hFa05v
JlzdL4dpwABDB5enNW5U+2ivRmx920JtdbNoFd45tSNOAOhynSPigmWBZ1ePAgAvkEOJEan0BeHb
YJ04VE9m5KxtyMeMCQEqP7UIO/yudafvsY+SUjwlH4grHpJIYyZTfXzHfTgsd0sRzKftTTtX8Rx6
IYToYSELUeuuFwCokavF37/TKHxVG+bqVcOzJAEOvfktWOrHWqaZPexj6GeQ1D94y6Q5csCnofDQ
limAnM0hDpgdOoH6Ud7J1uYuDEngOOTCuXV0F2/TLRiKtkZvu1I81LVCAVS7YBVKkcwIrLXmLq0U
k/WQT5QWW2pGq5w7VLLoIfnAf3JIrBuezbOeyMMMH7k3rWcOG0USuGkxc3nrr/CYaxIw6qSfk4fN
qg6G/RLYeQDOb/O4TGFhxZXT4t6j2qdCDncvg/slo7HXas0lPtBU9EviLkUkcI5Onj8kv7mlDaHZ
KOSlpOr4EnPeATYo6IDmfLDRxvGUR9FbyH1yTb++u5sc2feioOGGvqzgXusYgkHVO3ziGNFEzSSw
taKB/X/J/MQRWgjSIXrFmi3MNPbyUaugnOE4E6YHAYTEY59H66xZpSD9A0Rjh+Jkk9uZEE9sxgrE
NX2RE8TJaU6TKaU0Zh4oQP2xcEphXlZZJ6M8J/rba/g8/LrSE23Jv1skbumAoH4v80fY4ZKDZ9sw
glKoC2IBRGm7kshfBbajCbDkzkbWLtsvGpGPfS7nbFgtz2P2DiLnHtvFiM3PgYn1p8HoPFVidKF0
s6XV1zj2bOeAHSoB/3RGalgoYmSYg0E6y1DHnTn90bysgQwxCPq9DCnq9fwAMsMV388klmg56Xhh
7Yka4FrVOZa4Mql/J+D10kMgjw/nuWOYGyk+kyZ4RHOz0g1GsqKT3vnMVUSvs0HKpYAq7C8lQTZO
K20yvAB9ERKXSqJuvdY3eVoLyJjKNuLNYzMKFFxqlOON0n3PYJDjz4JrFmzfSUP37ARcxOvrogBE
V8JYfx2CVCVlNzYrWEFqdd/FTO1lmbJRZpMBuVOUTXvPV++olj7jV0Si8O8fH5PAEentnWf4et4c
rQjihUrFEQjBkNA0xzrd+lDCyJThM7nf4HBxoDZMYQWf2yBTLbzFoiNypJtIJ5SyDpRidYXdx8Xq
7CKTCz4eRTD04bsojLeU2Unck8L0rshE3ub+MKrgEGspA1kpYGCdlO1vfQGiEwMK0FlCCsE2+FPo
VQcmgoU5lC4zEqRodPmrnccQgDSrdkxpa927bfbc280pU4V8kJA2z5JI+5NTP6CynB5FFT0Ak7Cr
kWXE1XDveQU8eZMZZlKSFkdxm0hMH9i6uatxBVSOT+JDg7XMFYZq//LRP5klA+o7uPoLnasdQ4mT
cB5d57nAN7xb8JqRdHSkw/ZxHYhroG5iGlPmCuaqtv+2zUnMf5Yf7rIsCnrWSxgkzGRu1gI9a4LC
5HqM1OFbqm5ZDE+JMHpBNbXZzg8OWJHMyXgFgDGBH9x8GFAa7Xfr/sVjAKJSgEjirIH8ncAkbIQC
A+aKBVyA+4I9kz24IvuNCbdmCW10mlrfZmBuov6D6m9Th3CgUcnvxCv26uM/2Ijh6knbl2l+4Bjj
rABTErNZ3Lfgl8VW/neEARLpV/7be1mL56HxQ/JCq3JGHGiFeBU9BYAqkdgTgtjUa6Jb9FJO1sx/
hlP86kXVCMJ+tgCDsXllAi9M9TDhNcTNxTrYAz8ZRGD/40jR83gY7gpS8MqMKJNua1RrWb5O1MCL
2/HP1FtqBNxFvqTdxsiWZzQpoGJXDZMs9vzWrCxn+6D6/dxtLLSMb0j6zyNDpngX2squTH44DL8u
qH7nXz9nZcbIbp+fVC/pdx7L1iSh64+ZCDtSwhdisEzEEpUiNhxhgl2Nt9fseo/420RHbMa2D7Vj
dLnQWh6+4fyT6h7R+quWPXSyo7gUSO7snB3UvIfXe/DE+4uoEAavzoYuLq6Mgr76DyhV1dAQ6h8u
Fmhi8R+ywg+4QkcovGCeqyOVUJGmQZ5rKWL6N5YlDAjsOe/uvDpx/qJByxldEJYdbTmWCBbReWJd
MetnYp0iK05XR3GThI+x4+VsCGxFsa7rmEnZSmnxXQ2ZiiR1aI1EeRUAEvrD+TYYNXXLKw3fDHmk
FM4YfP5svH0L/MJlS3b8ZKFP+7V1PINSWyNbi8lKZqafWPsCh8fQtMEMXOr/ptBxRtMuDkShSVHW
bIrDrugqHdOb216JNJLQyuWbw0FzJWbsv3pk9cNdaIxfmx01IV9TbOFsVjQAPytVtfPlB8YgeJZ/
f8To3tMjYxqmmiwqU9LkO4+kOTmv+aNYj5TP2YaZTH6rtlcv6tLciY6LiPSpOzTASRwa0kz4nwlL
3W7NP5o/aviMAciANT9914vldaiy7mebYfbcWIPd3IWn5AZ8JseyqkuF9Jg3lb41uXYK5VGUG8KL
IyiXUg8JmATcv2ayGh9zj0UMrn9vnhippNrrKRdND883CiJw9XDpChbG3gWWuvcbyFc7oJWp2jdo
vCOz4YTlJPLyBDtm+wYzd7qIWOfuHl3MvvU8mR0XsKGciBXmbcioDPo85Ue5mUEcn5Bgg+tAyL+x
ceAJM00xqvYSRvGlO07NApLcLnhxr1mcpjE9fLaxEg6CtrLZExp01ZrIP3y18NkmIqTFIMUpIULR
rZ1Ak7GVSJOcCEdwoQA4lR8m6TJlMDsYmDJrFaKBRLwYZAX+K2q4ItS8JCmUahQasJer1X3W614q
P2wU3cfJABi52cKqX11hwAOYbwzjyilOp6TaTua7vDz6fvSotQxreg6ZO+81LkRWlYIoNYtHQDZY
UIrMdIpFzXf6A8sLGPJn7b3yCYb4lcef7dGDh9/Cdav+uStuhuImEihwgJgJUE7vPiO2MoWhnu9n
lz/awK4Oe6+JnEIW1UfRtYMpqHEQRrOrNvulazx0KGGpkDDTGlD60nMEHscY77j/aZlU4ZEuVz2l
wLHe2juGi2wjh0NvjJq/TPEwGV2BJ399yXLHexZbB2E9NMgIDWcTMq0KyQg9CbEI77Yz6oiIi5pR
qjYKmq6QqFKwbv2od+aoZVC9ibxJrr4sdN+TADTcmFKtlZpcJKbRylmWLOcikl+nR6yx3HfLmvIM
+juwD9ee1E0eUuwPKcGB5L7Yo4y9i5QQAPHVGttc1s5E6oHLcEzXUSTA+3dW+jmrYLkcGNJw+l81
TopNjRWz0fLnOIs1PAxt4kG/qErCwSqRF2Cj2OHnMI3II8irYIZPj+yyAC4uDjxU34n2A9JF8x3K
5cuovt0SU1K3h6T9NoIG7gvz1jNQyvVbfNNJ3WCOl5ajn9cstHwU8ljCUBbcjfkVxf8Ng+/QW69s
tYa/hEukGQNgWCIUddV82uMu5/TjUk6HsaUQ7iYIrFVSwGsSKiFaPWjLW3N/ZW6Awlwat8BR7kZM
tw9J0kQaU9M6RvzPykQjoepOA9Eg77pqc6HDP8THl2P4Aid1X4OUS1s8xNCpA0LZnxwBifLqcEq8
c4YghMa3RFY+c5Vb3S9jI1z7Kp+DbV+oEN7h543x2j4zC2nMuBhExKztmim7pCFjpFxNb1wOjNap
GY214s5PWtbLpQW+r0XT+boa+IrGuo2NjHb+7W2glzT1cSRh/ZVJKRAiS2SzrqsoWfS01rELQJEx
PH4huiPhSFVJfxkxmCDWj6kgMUJ3Uyfpbl6IgV8P+ciB3GFasCsFiLkZ8bwckewJhQju5prxGnZq
HwzS5Kg7VkFryGCW0j1ZsEeRo1minmZRh8JFEnFrpCQMmgBz750HL6J21D7qvePZRpkygjgwP5dN
MDEOcFND8qP7wSdRCIXEw1eVY1dbGrRPcVPlydB4LzPOFWjCAqREDeXx4SvqGFuB0WIB5JO6+J7N
skf52Hv8gPjAVfcMQcDjEkvMBh7ByUD8u7sLR+sqR70mvU8kYvf30ecFZA7m6vu6jJELF9orCQqg
7IyjzTEwBY3Kvrt+20EdSPkZHkg7HGzUyZT7i/vy3YnyD+SDUtpmWCJHzOtS9KUXzdPXJnRuAQ6P
37ERzmYauk9NnueSQVYu5olyesKhkDb6Rb3AGbdY0COfhIkYPjm/MSqs7NoeAj5k2SGIeGVx+TPb
KeBh5wMoMPefawZR22aqF2bKPOJw8/Myk3/Qldoquq7JtmQYioErNqrdU1xPAzXBIwsqouabCFWS
VUNZ8x7z3cB246lkv86G5hIkKs+UKu+PpZ4oypkXqWD8Ku/AAgS72bJHRPauKM8puu1sFuI6Harv
JNAqeGP6f5avPMXJF1M45tZW7r234P9PeX+sRS5CF+VKPez7YG9VBFzJKNdUBsgdWtImg+WxlMna
kOsolYwSc8F/URrDPGlZZKvjZV5lePnv+lID/eu7wxkf32FdlnKHepj3R0IUYNP70nGwxmn+NGRC
9K6HxuRWdnCfN5iEsG6VQWxY9uZmAdzh9fOiINzP1sraqjKNdMKLgjfLND1tXDAExdTutcirD5bu
7ZfzO2DSE/XUIIWaPiG3KdTbxZs9MqdZXuD6rjHYicfZ6VauIEgPwYbePElEjnsn/GZ+fJckG87z
gnyY+gKvaNVuEAZCVjScfC0/DGZI8731Q22VMU9PUZvlpXs6XnsZdilQ1jsurOrogZFxRKaGq+kl
iGNa0O2PuEhM/TOA1gsCF362SQZ2G7Hn+ztMKmg4FgzYh8eoyPMtfv9d559GrBaRq7A7AJ4Aquuf
iiEwHqMz7exdrwbPKafVmOuqbPfXc0xxJSqs7omyqis6jHqBu4YU1cVWmnhxOwn+ScQtaIy5GsMb
rA8lK3J009Daz5ZGgI/OXdcP5YovZY1QjYlayQStoSGRV70KXzZXVmDkYq2jofBrMy9bnyxvKDeC
NtHlDuLFjjcJa7iXyV6dfhc8WEgc0yXUp9FJMe4wRTTC866rfRjRzrJfbvm1KFq+B5gEh15v+F0l
7jbOL9pFt8vSbyJqquGXXtk8dsRFzrQtYYAIfq6NECI7MRO/tWQgszC3XnZdG2q+G9gHuljDA8rg
RCGj7TRWy/Hnujd1mevNmPF39uW203olyU354faeLPvTtbV2G5Ix8xXddLlm8+8URBWZOsbzcjVq
Yif8bAn3+EmkxmcEdGw5Fn27rOWYTZ6qj+fu5fIZZoW4V2Q5puOYAXnsQGdmDuW2p9dbuxtBenNm
2p69kiNEaM15zhLezeIPS9HFxKmDY70sMUIWS/jvukAwyctK012aHVsEo2+XX5HrO4i41dsil93h
Mb7jOxvFVdf1F74LIuSX/kovrzoheYNBtsdeuop3jo9CO4LkiVjQZIZHmS7+PjN06fHt0NbIadnb
UH8EgGbEJh175C62ttZlEmrRgyoYkQFpXczADJxsDmVAbYtxzAFRnz8yskUYGDHwBMnetO9LNqqd
lMZE3O/Ta9b/hJlnfUb0X6ekVqtl8DY/dBLKYEqhw5tSM2aLG04y/SX7muGa2IFlXzAgswRIRsET
RUmxDzO/UGUtktEF7CgkXbg25KwZRtep5BlqsrIohaDOF+CVuW4dqFqsMGXbbjOFe9pRArQoMOQL
ZpsaI+zQ5GdHTyDjxau0jMK0FMRQdnTbx/RhQKW+GhLfTFLpg1FJmz9FpIe5c6iqGR1BHsoSJQpA
KDnXrLdVCdf08eKXbHkjp8bVSbeVFFH0LeAJZRRgZIekIRDp+V4nBlb3cCuY2NpMIshmntSVM9jw
Pw2b+EaJI2Lxri/yeinY1XPdBp+wgtiOyEkEBdnjaIEjrT97X95wFg+EIDKjwWHogvnRghf9VN0+
8JbD6EexEplUzFeVvTmO+sCZIXrpUuWXF2Fs1mzJW007c7URSwqZox9g5U8cVf50Bi7wsWcslEXl
mnJedv2n8MT6K1ok4ya+rLtvnFSr8y+Yv3vEQ0QvisPQ/3mWkKDxMgH4DExhiKLFYg+P2/y2pD4g
r10rGRycv4yZdLM4ZYuliHG1eRiAey1V1nIRWl4o5TWXC025m/E0ZmSg8JuKxqzFR+SQ3WZLgca1
xcTJrMLQ0PSKKUOZUt5ZRkz73yItvouMy3waY16TheX/lbSbBXm3tpYIzz9cXiSNz156esG1JUZQ
HCMDqbzYRlUMPIDwvMGXYaG1e4HJ1l/MF7onl8VW+KcaW/ZznFzflVOGAKWjbNXkoZKFeOz+H6Nu
XXY6egooq3Z0PP0n49l0zVaSzdjebE5RFwx4XV+Ljxk+yP87DPmIDoMvgyY2WKyQwB/6qJLIYuUk
jgXPAX1IxT4Bv8jxW25XrD60/AgpP9jYySzkeRz8o/sR/zb0AuC+21ikjAYShc/EpHik+dKXGOE2
uv8oUTUsYs58HYvDuCNmroRiT055dd7OpQRzkp//KPCxpKR9Dvam0NSCmn5uugJE1AZzxJEIaOjA
7RInYURBmLp+c5cj6liJJ3JhrFdekUGoVaw1sZk9tgSQCHnYkkzkilGi39MLxrkCZX5aT0noZj0l
jlWghzmj3N/jsIYf+5Q5YHCKpgo5imXvSzYGukC2eNKKWjy7IZQXzoSVQQGHMJGQD3RIs2HIpLj0
eQ6HQ207th0OAYP9+YJlKle7o9Q8MjlFu+ScBD9T747wa45iS879+45lcMB0vDGO9SSEv7LeyMl/
vu+DdtVYDku+RPz2Bt2duNdD4b47kOHbfvY52I6c0HwLXPAFJpv40X3UgLyOpMuEQnjp7JvAWzr6
oYyoYPIuE6zK9CeMDwA09FrsHv/iH0986mkpGF8gwcwWT0dvroGsDgy1TLihTCUyr68SKCczPzgE
m6IfUpYV8fFbtRBH6GHIROSwMj5NNTv3VPWU7TTrioW6seDVqZrMpwyheZAz1Pr80bPKBI48ShPk
gVO1eTjyACMorQOfwLKx3nU6c+gBtv6JBfsPVxedy/83LLt3EvxlhA8+BTiBYXUfE+D93JW2MC8b
CV0sSWKVWKiULjN10Zq0xrFCeV7l2y2+r0qtXiU5LEHAJpXJBvAEGgBFHjOzrtfCicxxot82Sh2M
5T47zf8pRosqYc2bQDCyQROfQm7H7XlUPSNODxC81Ebaf84etOkKtcQYoJuyLLJpKkESyIFj5smI
ZpX/4T4Eylai8CX66yb54kYRTLJPT5p+HmmowsgIjyitu8jm9HxWQ1WAHpI1XnjslfPonbvkjA9u
rcPvnIqTlAor0/r5RaWNJ64i0/YBb+bmhyL9yaE2iiccx6GydI/nASDycrYQmxHiXQ4bzg/gqJra
f4V4vcywvC7vysuYLDoymP5Fk/aLEVJB3P3siKFqfsfJhKb0u5LODmqCpRfeuxgTiIvGpv0iJIVk
ArIgiPjZZOMNKaxioKTVlzdW1Kz/esZA79fb4KNNQ+iOpzDq0cEQBFNJZzU+j1AqE5gk19gJuI4/
xA1ZwN5NlpC4x67gbhDGiUGXw9GuJ7lsBNW+y5jafXVNNkBcOogTT2P99QqRcQkeWtHG9RWkNL8V
drF7Bw9pXl4VsRy4IsA0Z7qT5HVxFDixQq0co+N+moqLGC+Qq4Ox2f6uQt+0gpAo39UfVLcktFP6
NykaqoKLA0oThkpGKOgKGU73OTgVosM6Flxg6TZQ/YuxguvHRzHPjJ4/3icxQdSbKZIqm22uluIv
tHis7eY27/VWpmNyh0+507vbuohg2dnhX03RV9+AuCk6OJCbYmg+ZMLNmSjft+Onvz9XAlFX182r
lgSeeDHMD6IVszDIQrEeyvRTbtcHTdqbtXPvrJtB0/kDsePKGAJFMVhLooJNp82pGCwApWzGO0YF
Hoj4is4LKOK2csC8jpogMJf7Uoq6t5I6LvZPhjKzF2DCP7zsKZAgZqw+w7rCnsHXTs9RJGh+Cu5S
8Sf3c9rINLUPI65zji3Mp17rLuc0H78lACR7FdjWwiaBk5Obyt7SyO7EAA+uC7AwCLQX1itWYCIv
7ifNV2VhxLTIczC3nbbNH0TyZDjeT44koOinRYXzJGd3j0cLQt3CgjfLQr8wbFkgwaPG3dAR/smF
wUio+rnbsjlEhJbO3d5K3StOpDUnvx9vo766iaKrsQCh9v5EfUsscNJNlEL/1PJow+8x+XtOdqL5
HwzJYZ48/ni8bveBoIDhtET7XefHrTCLxOyo/LxV3Py2U56Pdt+gBvFa1a5L3K3JABc+c40hLw4J
kW3Thver0n8hbMy8Jf0Z5AkdpcZvy/cCjtpcp9ptgmieXabPGzQ3L0Wron13kIWXIX0cOrYyHkDm
uDiZ0W6K37yfeUWsCltuH5To5NvTwofo4N6KK/NSANYbh2odC8ZHtsI7a2S/A5f0ylUBZVaZSB53
fVWMg4EXl7ohR2xdVIbdy1Zlr9oFqI4/26gHmX6K9IcpRpynNrTL1uPWt124GKpRztLGm+MPvOib
hL0j1/5m/kwfHXC2RtT4UmAKEhocN5eLb7/RnZnXQ5YQhECk0vy6lYkdmEkXOtFnqO5WwV1D55ED
lA+spJwPesnE4DtFX0+KYDuw2Bb6UuNEAKnq01HVc5QJFcQGQlQWrErjh8m67ckYLc9lzstmW1Oe
Oye4TP9915NaulSLol8uqeV4kGKlhR4hBIoZRhR9Jx2peUJRGmIIzuTmFkf+zFFzgbcDdHBOjboL
DaJ5yjft36dUWdBj9zYJtJ7iaNjCGLpsCZn3uJsENB2i2Ztr8PBRTUQBKwr2lUJcIhlmtfLEzEwh
yCAmq4RwNLJ2gGiTmo4N/VM2rxaSzHdBLOYLWQDJJjlDEhD+DQyvCw/EuKBmsLctQoxZcedA0W0G
UwrLkrEcQ1t7Yx8V1i+e7LLDayMGBpS4LPu9BzqwcCnhYp/W6uvSXMtDi1Jbdftbu3robXw5ahJ0
Em0Y0Hh8D7mcTFktZNGx1mwmvoqYXm6kVt6Dwb1EGe+s8YpOm/AwqIfiKzirc8ZV9Z/6bLCZVR+I
T4C+xyAIXb5eFCBu4hSwPXiEeUybX8dgx9d6Snj3/MnXDv+Fup5x5aoir7jOBfwZYeIemILJ/AOm
ZL14Vm2t6e+hYkUI3XUKbEl5LPzO4KDPAQ4R2RpXaMfMyiono9VJ4EX05P9hFNV/NxOfzBNoWtwS
0FJ2U9SBBSxBI2WlKzJbA5YrXmtpcYcGnhg6GWKmJlzvdEQPsqQ1jrKMltJBvDW0vkuuaTxrx9GC
J35wS0xfvOlY2dJyDgf6fZNUKnKUFaBCjTuz+bxz6nBH82KOpHQQGw82/L3XX1QSxaHI2XggxBiA
Kig8FRizVf0Z4daSj2NhmxlVH+trHt9p54tkJ1aflhBpHqA3/+o7/5cNcS5ypZvq087pLBDVL6K7
9HrGWojtCltt0wMEvwNIO4QBz3xf0m7zoIfsw4HLWQF6BPmOsPF83PkiH6PB4TnvZSQB1ECUjvNn
egc6MB0JmbXcIVrKQoP2fIdgp7aB15Wn+5SQ3p1zlY3y8TJy/ZB/zNkcfFrdEGJI0qzxsJRJtjun
tGJW6DaO0txW79ARc49JWWb+aEx2PRHCKKDYYXYyl5+ZEz7aVUlHkP5MuqjCeDt9x96A+lsJ+vBP
vTs6qDb9QJKVdM5KIlmX+c9xcBJGMQSpuRsX8M9vS4+lylredcP9kazmLQ5auejeIk4BAKc1az1Z
gu5AhrMtNiLASBs4GF3HCqg/CSVOPeDD3xI11KUX+YWcmoORY+gtRYuAdhuwJZU0TitO4NmzqGJk
M0ZFEAMevXcpcIlfWQH+zRNTGPLRU8Va1swV1sChHjpiAZLol+4j0aun8XKybHgBQRgk82T+ngab
n7Y/Zzav+GXj9BWTk+x1BiXWbPohQMrSorGgPnQyygS5preiJUldd5AZ16hg/GrkD6KbDzoJ11gk
jHLNMwrx+HDQK+gjVyd0pFNlcSibFG1Vi3Q3wdmxpOciQlk7tbYO4ItSKEeH/bnGqDk0G/CZDg/P
mntxlSXHrBd08TqRIdeQNXpozIO3bPuW6eymOLRtFUuP1q2Bv6QB3GJr91hx+0Fi1WU2lktWDNLZ
D1ZpNN4631y5AR+1ZsO4TVL9vZveiEnslqs4tOVhLDfNWTT2qt3mPUKIEPYg80TN/bc3JkVtyQFm
xBnUEwGoVchA76upb0oXIH2f8+GSOE0sE6E0pMOSPY/w5rL7fqRv9UNwlYSElVVZc5xorOuTz3My
rxGZRvW9Pnx68KVkURVUff5KzgW3Wr+M3/JoBESVVcyzG6rUk0N+yApPZgKYpByq4Bc9macxYYQW
qCxGZaBeTlq5z3qb21dE2bOw75/CiEqTfqwysUYMEEqLp7im0yT+VHBjXJSyFNT21xYA6PCJeyNY
bwoafr5HW8MqhA2dYtqcLalYaMs+mQHuZ+/xTvM4zctK0rkOfGRHJiM6tPxAI1wMAfHkkHiT+yyC
x5uQy6pXAqULzBSpWxFje3p4c8sm//DAI2Flc1MM0GP3unodxpQ7bJwvdiofsqZqHFa7C60C/gkm
VhxC1y/4EnoaRYgpP9zgnuMnXY6UL9yBF7o5GbKbgakrDVK6NZOPPF7Azafer4cW+mgpjyZxI8nJ
nBFlbk67nHNbX+RDsiZPBt8VfCounM28WJL/yvjVPodoAFLlWgm6KneiR5kbCboqxovFQf5SDmDg
GRJao26jDOuio7J3ddp34FicHDERzo2Uws5N7/aB+RbS7ldbd3XZY+LLGIbUv5ZfaOCWc2dWtr+V
K5+AJhu9AI8HZAzyar5GMAWFhGVl4sGaPLHH0E99azN3YujXu9iExCsGVl0hnTQGOTwd6bjXUW1n
TVVkvK4fCL1vj/QunalH1iJ+PwqP75Vh1t9B9UwSxstp2YS0JoSMoBJIRMnfpp0TxyYm8wOYuQKE
TcldJSEfdTqNtgPbYhi8EaSCVhJ06HK79yCKPeW45o11egs+kWSXxt6qDdqJni5LJqKIZGQlRsyP
3AT1krMOzzrnWO8rgODerjaih70x90BhQ1VKmiKWIXm7gczRClfJuWXfpONh+PLadyhOz9gZI6/p
UD3JOAeHq/I53Uqc5bX7bvPFYVeBIouSFCnlYRjnMA33dEA8opJNn289+yTIh00gqaKUF1efsfD7
K5N69uRw9R0UvpybXwBw/XuWQX1fRPVpOhvUFkzHDtL8Klr2cBwosWa6lpsoKuRTizJ7dEAEk8OD
wTWheB2PaHL7PNeAcMxhUfjkjevPjtaTnfKU323dLYgA7CXVbCKLoLAR1kpewMWcSKiKByBtcE1G
4hSUoWQxDLICjuB3lCdX5e8PU6mpTp3wpwOXFSIyyPwNSmzdlE6uk1brVQj/ELolIPauNZcrXt1G
9EmZMzEwC7txfKL5PM/Zs2Dysat2ZLZ0fl5pLgDrM7LDCl1ETkg0vKuOZaoI8EbVU8XHk4h+77d1
HuFXl7QTLUnlOnT93gXFeN5LDclVcX5iVQ1g1AuOwq2E+sG9EoVT+kmFhZJk244vDJDNWDnXqyMd
NKB1kc1j7ESZzeXAfoCKX7Ie+bVSVNTyuI7QDvkE5GbK62JeY4CwFAQiVgPUz/654gN2C+7CBqd5
NbOC9N2BI5iP1EAcf0srnDZWkZve3/Hpci5tPnWMkl/ByQx3wEGdabNBK+AZrXllH0l390UDcBbe
D06UE8u8duwsM58GGMk+4lUNaLhe8Y/D/4ra7c+h4A8yDO24B+lq+qtfxsiFFr5bH9zHpBSfzYjH
9rYMZ1WQvasXMWNXGESlLPQjOCDxThM5ysjQh0dTBNOU+DdWuPuGPU61KB5wrtEL/1OAxlsoSFRU
czt9TzNvhVt9i2psRdi5skG4Src5Ir8jinCAb5XJr9Rnq2tlIJYYBFz1fqSFMTlSvC/oxlQT8oXR
HHnSw1E/YVCBJ+EjSoqT0XUNSYde8MkVLAN140ZQdM7HVrAJcfmLa7m9bewfwsMM6/UFvZhAd4Yi
Imo7VeuTwF1tIgbecN4MTg1ppu0BVg/w/P5dQJpjQdJWNWBuf2eJggjfVs0B/kXG+jYYR0/thY+J
bbym/94yTvIWr3jzePMi/IGq8JjLYa/RsxUdmbOQIm/AwjrniE343B9VRJS2pnZUBrdRVoNGBT5U
7AinMg7ILXbAFSOfIBh6y/2y3TcecvQcz1J5P0syA60h1/nVLafqhf+kDYi8O+L99e2ZI1JbWUYr
nnDebqcHoNZjFNMo9iYDaQvgqrurOtu4IHsZly3nhABiWpKwTczvPisbV1X9mB9/SvpjPzHNklsZ
MLMg7zUH4BEf6KWv0S7dkxIiXnR/jAQsJE1UUl6p3VMDMOWkRkdEQJrZ8UOBI5HoM4zIM1rtuSNX
AVYLzkWEP3UEfuE8hhwJCSck4L7qDTJ2bY2Dt6nel7E0ovUODj/INinTXGfN68Ly+cUS8LlLcN+V
c9/Q2bp+2HlfeGvwPf4SZyVwEz3kibN5iQm/M6/DT2AKxnX5NDFu0Zas8UGmxxeC89nlZaF/pwSh
vKRbqVhKtDhdEMKRCxs8pxr69ZXmOpVeGysYygwQOttr3+Kx4XmxLj9QHigjLkzhwX1KoZpKeDLs
/c/eRiu02X2275plsphErGRQz6szmZueQsNDaDmuaGH00mZg84PaszPRrUsVlFV/ein3n//JG6wb
wqc6Shp/DQlnpCIone4wdmVbrrzoryMLWmbZqOqbMi+e+OxvWAg7kEowFypGrWHA/xaWXvvc11Ph
iNN/H5O6hjUMwB94X5LMgfaGkCAtVLg0tkiQy7Wn3vBAmDMhq6ZclnHPmoPP3RUFUOaS6AIBADN9
B0ntmt75zw7OFU/LGkUb6SkkgqL4UqAhIeNX7Uihr6PWGnlduSviONy0+JzHX3iMCHvq5RxiBtWj
bLYqi0Zu2NomBDVxy9Y9iolrH5dhazTntrSgbypB3wbu/54s/46OFk5NAnqbWhqVEeBrfebWDauT
auivDXwiwjpjc/0/v758pQs+x6XsOtHD2h9fBCalIZSqHwq88DhVIPQY5P+d/4F5mYjBy1K8hfVc
umL67icpIb+CgeuuDqQOARZg/q84jJsr/k6G9+8UpGWjL2dt2cVKvrncpcwJMvQTjozfIqio8gkz
0vhPA/97swDs4JP94b7oxo89tFFkz1ZcMly/Gf1Na156FunkXQxe75vBvKUeOXdExC1vNJqsde46
VnUP6/KABQyy+TBTCBZovz4tz0Grt6dfMnRm5waM5z0zIa7w4kG6kusRnVIu+KzRl/ZAGLNAU3fM
Uy+StiqNUG58jy/VUuRS3fGhtD7UwN2EMqfTvKT7hwC5cklD8lw49cpZVoIDwQ8TuX5bmJriGRyN
ipfydp2cGoSS9wqfxkfRK1EP1HkIdXwZs772qTwjOhH/6xo2D/fEyZWTGZOS6cK6CcBBra/r1NoC
iXt7l4VP9qSwftGIk2mubMhmgBBSXrdirB4DQLwls4YIRGop5Hg9G12nzOmRQsXmf0iVXK6yjACy
45rs+sCAR7M5F0kO8xyyo9eEfFW4clWmUjmFfbt7rYPUyqneXqXDlIQQKBxW/rzGMGyFxHrvZWKE
XAaE1TTMOpRzLWnWUUtrwOvZf599QWNl0Yup9dTv5iv6AwgnL7H2TG1WqNaWFFUz8TBeosP3A4bg
7b1OBs836kBiuzihPktr/XqZQuCLMPvnWVdgdMeTBhE6USbRMLFirNI6d2uWBb9uhoi8Tign280X
GjvD7HLjGLpI8S9uaHlIvYW5lkQTKXdmZRvXrDnum6ThjA4Hv1bQXlohFo4/VTNEmWYSI91YWUSV
o6hL25fbLZzdST2VTefnvhiQu8Bf2B1EWBEI+G9YGQ6GM40MEG6RvzL2dZ1rAXzdSPZwa7HGL6x4
hDoNYeqYCW67g1F7pO7O5HBnQ6liRKYzsaTulft+6kJG0v62A04CG+DWYtNQTUyg9mY/diweE03w
wt4rZ28EKd+4W/BslIv0N+hkQycqcGS+aDNzPjvS9Ihyyzqb5IYhbyKsxNrdJBJ1xioD39puI/o/
VISyHCxQOMg5OicTZZ0uLJ/SzdOniT45GyBLHQ4lE2E+95ib/5kzEVIw/WuWE9/i+/NahRLqLGQT
bjJOCFa8HfkCfB3wuF50SDS2z3XAqzNmo68858sTvfDFrtO9iTeMnVHAG2J8Xf4AUMA6MIeDjIB1
xNFTkulX+ZUhlt/qdIg+zT1y5lLcJa9Jb6S6FtVNy8TaTsn0yvsKB7Mguq1PcrhEMFmplmH5h3TX
tZgP8bPFPB3CqcN2W2TErfFKYfs+7eydERMmmYWebACbpwMIDuiKJMqgRdx0ib2K6to1cjGHxAPt
RbGLSU5XZBMQtEAaZ/bJLc+c3jKFZqJmLsfNnA4KjMuK0erzVQ0Yi7f9Inxwy2K5B2HvpySe4OU8
0b9nkY/CA0QjgRJiqL8iguUPdHbIU1nIwJ3ypUHuNLpsHKk7iGBFPg/ipyGSb8mgrAiA5By2PVlr
HRavnDitwSj8gTB8mc36EghWimmh3oc9aW2s/+B35JAy75xg0er82cUIUXjccZudr7M8KQ5biP5A
3s4BPivAz3cjmrMp4G8yGyomtnMtuRWgMlhIKEomgvd+nQ5SUiilhDuZ9PPM/pbIrpsJ1icyCrzd
nPMoF1ygt4FnNaKj0Egu3P0hJH+N1vJvRX6kVeALr0TsVpYsQj6hmSZnmUI49/Nh3l5eHcS57Ri6
YN51kXfsAncGtbSA7HrHF4jyxQgxhQ9XRWo7S7p6nB4X13UM64Zto7Av6kcMYGfcmGHs+O3r8QOd
GPO0YTSdb16CsmJrnZttPqgSWnE1pMVKANlbKl9BE58bbAjAm8P23NeQzHMLIF9NluqKiq3GkzDw
AnNtHW/y7Sf60NoAADVtvd52UUfkJajPfXQ/EzcgO7woGwX5W9+QWof29Ez5pn+iNyoZWU+cNWvB
bvkVrxYVoMZiZg4nVWXtm8msF8zTzFNL0tmqvXEnQODPV8MGre8A4jru8EOIMh6Fawe9OR2yes4l
6tRdeQFzYIXlxLETnEpqWtooQxvcANTyalSsdX0DcphF1Ws2IosvfLpYBeeMMAquqgOE5li3/x/v
Cdp5nQm5y2RLhJJ6weompR3Z08ZbBWj9aBTaoc1uqUG27JFLzcQRjVPs4N3NYEbG56hzFqD3v8va
SiFos7eXLsFqA91SXKDCJ2DxzTxNqf3Vz5sgyTmEQbx5EhGsVzymwRjzQn+INGUZxsHLSWIc/mKb
Q2TrUSWhsQhosIVpHkvfYFjQG07xoFrG6kDFrfUeejPeGYFwYL3/dnpocwYjSdYTIkN4pTgB+WdP
0vG5L2ZfQ2diEhcck4BHLxS1p7IYPHrWlHknMoFJwm4RcQ6qV80U4JFiYakDvsxWawblK/FjMPZ7
VtEIpGFqKC82ZOuNvz09/IT7iIpWiInNvPhA3tAgRmR3CqAYkagUhY5yQ3hTu9KzemtYlYieuL2l
TA0GC6hqjB3Mhlsl8A/QlqWkWuYa8SLMDlJ1Udh7J2iHmRkf+Hc5g0NHybEcicTEJbG6Z4qSdjUB
OCMz8lghCfahmUK9un2nVQYfHaaaa+EYCYrYlNQaqg/jq/eX32Adkq+WbSEXG8Xr68a76ajL05xg
nH8Cf4FxTe3QMfx2+7HGx9G18mE9+7etQB1d/5+ray5m+SMv44Q1qYGmZPWwyzCJx1VmWbI1kamA
EGqn3D2iB2MSN9CTQbI/rKWrN2mp1Udu0xOa8ehM8TelNVS9VYayqlTy+eLm9Z8tMJ0l32Mlaqyu
Ccv7HjvWAJPYuAfrMiHQd7iS1YWMn+PG2WGAxYERvPgpAWa0QjOEfV6lksJJE4DT4TD2l5pvojGP
3pmtWiWVrcaQEdbRkgfvbXWw2iilgY+K+zWf0K4OOb0hM4cgDuVNWLDyL7imZAOqEn8ZvqZXIiEo
0NHfvTJ0fLX06dLzjHQsfE6Z+6/T8UgB7iubBorY4DHaEU6ewWM5qQWDt1sla1GyklQ4TeH3WpV6
ZxG+V5yWHI+Ji/yBMGgAD7oUOo4Poosh0l5WVbvAUcDKZ/uzglXQJ0wnY/b5raapNfJC0ZO/gpsw
5KsKAB4PqC1gVKysKpKmLEvkqRWGkn7yrT3k1eWXfO1jHiWp3hp2+f1j7rPdMsQY5idnZczExTr0
FAGaySylNxOW2Td0/k1h98eFwD9PZ+08aVi70ts+Os6yTDzS4G/Lvmgv8Cv826lBmeJRGePPOQSM
vP/4afh84lcJ/2QFThLWqB454eY0EoirEzx/gqq+QIlPJYDdyzT+9Vnd5bX3/ElFaS75iaOYDZO+
eCuxsIOiEh/JPvsElFOrCCpapWMHl3bycW5NaGz2AD8RYj2BCSelXI7sORADfAVLmCVmLXrTSdUb
3xpeUM/QIxEsoMscINkYY8gXC2B+CwfC00kdTm68gJjPKv6ZL2ZXmxHk4fBfszqvOii1KuDy/FVA
iTvfdi9GlpWENCc7/lrB1sMi62XeaiVn6y86ymIfTEO7J3HngVnuuDNsL+jSSRcJJ5LuZ6s7/F9i
8II/UGpw6MtH10BYNLnA8Cva+jH+tV1ptLYqfeUoQunQDsa5JH30Brd0k1Qe8rgyI6itfn65IR8A
C5XE48o8H+Ei4zKmXUlKbked7xMylqlL2fjrsHcI+3sC+E2Jzyoa1UWv07eoGmHJzHgC+bhjcw+C
jgoqP9Jg7ZPC7YfRWmC6EvZ8iaM0jIb6DYieTu7QfITvv1+eVJcmVng2OuLm8LtM3Bt3Oi15r0/o
wCTAIWdBFXIANQDAXPtJ8j4Qwb/JkIflFNJkO7UPZbDNln0lw7jqMTGbp4ECwCcluOBewQVurrF6
lUN4fJaZWiyA/B9w8RZ7Ekj/1P7iZFDCnTrcUEzAND4LzILvRnKFqptOK+ITev8RFoiA3KEKiRkP
Oi16/LS7qFAsQbDKxPtOc/Vxd85vhjSQrj8qUGjwpAtkyhKsTa2kMxcgShEgTDVviKg4NkIaKgef
QYhFLsFXmg5d6cdC0BGkqELBmu8LB9I9HrNovkhAiChGM6sPPo34zqw53JHAzUTqbJkkMXdrBWNG
q1Aq9d0md+DEAf4BhCjUKSX+HPxpzkOhbTkYOaSBbQwx5hCB5Pi9m0SF9XB8WUY2gafB6JliKr66
+SnJujIwxpj5QTNDDDLVQ7WEmKX3eSh/emAjBR6790wSA9wE3TD9ejdv1QqiraNjXXhtJi7SCe7S
MzH8JuOP/ylN+jcMHOxUZJNwVhNKMkQuRmqwemS0Vbj/G25D60jnHg75OkHhOkv5IbvzD0/nq4oW
xeFeKd4h5ElAbnbliQkeoLbryvfh/LTncMhuMFbjJ4tdcLtcmaKJB3TCYf3q21WkbzjWy061r4jL
cOLlxmyJbKIUGJydcH4zN8+N2wH/E5MT/s7LaCEVGnkb3gDIiSZvU02oC3Q6lTFGP5/jwXb4bPfb
yCt27QUN8BsG9FktzPfu6PCItpdOWsxBWsyMq+v18JgvHPn0iS71UTO8BvmQMmOPmFVFRd52G/WK
XSm2eN9Uz0WqKHwzCAhY2XoBghPaXXiSkg6+c/4mfwIjGi3/+Wfmw1klR38zPcA56n2Uvls7mFZn
iCFIxLyv6bUWsmB9E18sawpOx+6jg71s0olmTzdXOhSeDDprqFjv+U4fkX5/uq2odSHVdTtHndWv
0bIJCiR6qGdwYvo5OSv7XFlcHyNk2fOqLauzm5GWLlmxWsam8vN5xQP9hhGlVQ1m2Z8Fz/RSaM2h
RIviU3x4mzELbMqXbCKWXCQvli2KxoHirYc4XqUCkgMVoLK9+PMtzLVrChTHa21uejRtfsm/CCZB
Vr4th0h8B01w7rYHsdYc2+HsT2OzE43vaEbsMq75ZOEAXtHrh0zVpI/WmNkKdrk1gW7TI6MwF1hY
RCuUYreelJQRHduda2/V0cmUvyDXHosJE2/ubKjtegeYvflVzbiG+iqxzU3IvJUurceJiVu4dF0P
qKnpp2z2k1j6K2MAcuIeSGltW9O+xTmSlqXGO2cw6Qgfj3RbzDHlz+ZK3v7ReDLi6n/q6ya/49I8
Dhb+iwecMz1JA1CkdvZzxERVK5UsKrwDCjhf51MO5TXPCWq8GPmQ2Cn2nSHW1+57LdWb9R7ctYtU
mD3nYJRPLwNiPXfoVDduO3vJk2EYkDSUDF3E1fFdkfsFcrB7kNc0+6qBORM14y2LIPJ6G4c9fYJf
xCL+jbc4pUTUcPF4woMC0rcmRa6QojyjsMFgwO7akvebGJml+R6isaF9wpgrJqtg4bHrrvI7KiVB
TN7P7WT27OcADKT9CLmadY0rLEzel9Zfe+gIz7kf/qeoSJauWrgso0wMA/VztkzKSQQaxcUTTdpg
wIdxavxIQMklLTzc1GR1ToYe7c4N+yjU3WQnt7+wUwNjKb3V+QGipxgpHzbNbjjJXReMjVPnrFWT
6kxrCx/8AgS86K4jriaKPrxmFsj3B0m5XsNWOE98IFzvHlKSi9xVqw8LGR3c4gq0ppGQyKNXRJXa
VzLzXpiQ3WcABkDkQKaSSUt/d3rC0yJ96nf5ru0U3Y2ybflgzcZuTl/QAnoLylUy6KWWOd5F0mWV
4ZjcENagahwbSRQlzhv6lsuEUYDwWMb44zBVhXUF8x7qTCs4T6rgpNGiNrHP4NQYe36FWG2KxpR1
mOXf9NYpIFubf1HjMv7oyk4EiSSbpi4Ga0pAVjKGwHLvd7hR7DPtaJzLLvyMigNBU3mDxESkM3Fm
M5eiEfa3Iq+zYS00EhfNzDZpyIU2ih60rBedJl/eGfJ2p4ZToUJ3awwKDTxueWOYYslOYisEFGjf
QIFw18mBywfM2h/Kxt9LwgB2FnL627sZ+KcF1eCH2rtQV1FlTy4UkJyFy+wRNU5IysB1+hkzxVsj
/fDSZpS+HORAay0P4OW2Lz/yZN+mIGkkQgsZWpoohsxmiiv/Eohl0fyHTxyKutm+Cv4EP7X4wP+6
2nSWiOa9ROB7wuoGCI9tdA/knvEVfUHeKJuvdAxYwg5kEtK1eSaCl3vEsmQ/Fi7ooau01c3YrOOY
H8iUpyahWV0PFNBbXPNSP+FT4wmlTzKD3aUKKd6kXTSSDuUQseRHljtTAySF8KJncsDA+6Nt0IJG
s0aKD9h11/pS/a6tJLeq/kCNG57K8LRLPkeVJ923qJgyhoG1JjT6JnpMfbSZGCZsHe/pxI7S6jR9
ZhAtIv3+0quQiP/qo2qrhtTkTIvw+y4S6l45qR+/1Y6rz4KVYAroFm88zTHfPjzglg+tlKcg3G74
QTARkxpo/lUfDe+esl/sTgBXPMoIbG70Uel0vGUG1/RFpVCqBwlLHdi5zQI0jDmwm1geeKKwlUTE
4gzBJP8WCdsL5Xf/SPIHLqLicMc6XeQ6CHQnD6x1odw92MjSh0IbNE/gGJyREACvOuLP0bXWNgP/
rut/woOJI7YJW8YBzAZUwHTQfwi/Q+FfWgSAyGSZbabAaoGDOKHbW7iP5tEIytB7MRO2ivwbOOFS
SRcOeZSVsHQgHpyrO7furNmAu/4IPf9cvn820mTs+8487kN5sQDEZs0eVDHmhg6PdXyO0zFrpt9J
B7G+3I7+2QKxA/rXFzvYoLB/U448UQ7pvDeyL/fbkezVxmbZ5OFVIvkW9PyagGDBdj6pE2g++EiQ
Im5JrgZxKNnZpj8R0elslG0A+RXrLwe5f3pXyMY9pkyFGl85t86MhVFdRYrbrfcIHrD1Z3t3IH5u
I6cbYXjbUvE9fMGakNJd2KjPjbRUGBXorlYUoIydiT1Xwq4aAcMHkHGg2Cok9BJ51p8bR0jnWGUj
N0CNLiOiNRwGi/obIkp8uRaTFuW7PKixanGynm5bWjMGu+dejxHKOLjeI+Ex0xuonSYZRMCvRpqG
8uX7YmG7Umt1n0qpmb/4hF02LHkOvEKfw3dsQg+laK92995Mjkvn0eXDzePIlC6VBIo58PgICJ6B
LcO1tGwMv4s6+hHYhhtG75qrjRtH5IcaH3QlF69/7AReGgfTGC8lNdZv/+e/C6aMIfmdHiz5uqwv
CtVSRVQZk2jKrwsXWnENB8gZf2YVe4Ep3NXAJeGqtPMc+Ibc4Q0J0YuY9WEHLk8ZEqXMgcSEhf12
EXn1pIsX4FKyGKi10B8EyjWkeSOsKRqtcnEM5SSQbVkwb/k8ijhBdrtfbDsVr5KH9y3hcZwFdPV+
K7jm/+RMDKxJBojq0vVQqItIcLF07OGaRnHjXOLEhTozwOQZ32x9w05iiibOWs3Ia2k7fJ9zTkNe
271GYiZprDsMjN4OxcafhJPfWvR2WTq+NnFU/oZBha9zlPRHcsdq7c6Aj8jTpMFkxfWpCbxxZKgm
5u7XAV0iZ8wOJpLHRLRiM8Z7ul9EDS8WaUjnGzuaLiNb1t8Yo9BacS30kaG/bbLe7WXhWE1tjRJy
J7R0Y2GqSd+JeqJvR7ZdLtdsUZ7kdKVhAMgrwA0REG5/GL+1WPy+Ayw2Byug1PNdt82fxShSze04
QfWgfu9t5fHVcGmZAZ8FWcVrzYuDV/HBJfUASgonVMwad+Ia6M9x/nRBCq6Pr84C0YufZIjEEnaA
Mh3q4ee6vacgu6Wf5CtNpjjlpUYqjGE0QIz2wRrhy58NveyKazHYUxfwwci+pVGB18hXdsDiweZU
gsIpLrhBrdk4uKTu9t6kRSEgsyhdk8m6qUzBz1ItAcOTiRPJIrNzgnk0bcnXYk/bV93GW+NX2A1T
YlZE3YCytZtYPinsP99koqJO5z63pnKeDwamvcKR909AT1XeZ5XHCnmAlbHHewPdY6s/dBRJ99Qi
DN1Sy2F71ByduZLI7FxypDiuqcRXvIZjovP2FdlTe5Qvwkh9ZREg4OBo9xyK9N2rAJnTYIYK/tYO
e3pIQjvUbN9j1VY6TUvAdnLj5ObbBxj40TuUmaC2Nt/5GY3lJTmtkx5v3e7ts0EMcjsI4pxBcAxT
RRaIMtMumsxH6tGD/wOeZu+cofMoPESjclymEcmykJEeVpjS9klv4uEQWtbcnqxDs/ZV3D2VgZ7c
C2AjtkxF+MAZEKFx17sAsckkpwphpnvljUMksLEOwpbgsa4WPgjbK+L290wry9zL9M4ApX3vSXpm
gQTobUfV+Eo62tokSzaHJ8uKhfezncfmBdDmTwKJxEEPLluzIcHQnUyuj+lLVKN1pNihxX3c4tRy
BAE3gApBH5tL2zUvQ6jm6jE4oHKAuFGI64xllUY29Jmo2ytyxKhDrpHq+O1n00v4G12Me1960/5Y
5MrKY692w6sB3xSnKaWchMziTttIzDhPELc7/CvjAu+xoQwv5cpBiRwYMvxyqljEFFibbriDXJ5h
TYkhxT3r97MI9KGJ6NQ6065/cZwegiMO+vhIqdbzHU9zwyp35VCgcT9Sh64q/B653JfxSea7HtEx
yGg032FTe8E3AP2pXKB+5BgOkU8bEl8Qt9RuBX2V36Ji69U2vcP9p9XqFG92EDN8OAtnjMUBd3xo
NFVhBYLpBgbfjDDb27gFeFddUJXKNTGp53vqrZY+ABZHVrJvnwMdrPfLoURoU3LM//3F4XP7Z700
qOdyNFVqbTBoSJFDmxC5Srt1EPjeuXxKdbyY0Ya1KHuIURbEAoXsLtWzrqS+lAsHxlBOmSKBAPxQ
QAtD2SznoBQapPSdZ6gdIyEa1beq29+CUIOM9g1LontoXQwFgacv0PokFcC8ekHoxTyftrNTkkdb
VNMYzEuk9ZS2GoAOfe7Mj/WWTAmerkEonMjeq3A9rithTLdgsUS2mvK2D7KigtRbAXrDay/Z9GL7
H7VCgKbl9ewLIRO4fUqjXq+baKHKAJxkT7z+yUI4oCia89GfN2JrAq0iyfsRg1UpzZjP57+a7kRq
f6rFm9idVA6LL8q22fDWtkkRy7lX1B+yHPmtJ6L4lCdw8s8cVeNapkCrC8BJFTvPKrMS8tpRp35y
zLO6GlNR3Zu0oXoXkGIcxImrvhoS0tYhZPDT1isoFRjmU67bZxDfgvuIWtfrqcnhycdoBrzEUSZo
e16F9nUlO4ZC05dHqlcaNEin+t+4U3wDDO7kFGhRV41wA3aWodppp7Qpry2djtoamCYMiGJcxK0e
cmgjYOKxWKBv3DcIpf1EDVQrqCZQfcN7KkMOjq/t5N6KsMRnKNmnJAguG9MEWV7AJC+x2NUzFphW
1cNw3M2bPv3dqyXzhj0FJPzwdzPxnACyA5GkEdup5Huc7mQnf0UmASkTkD5+MZb7HVU8HJ5ogPj7
0ANby/nNJIS73rP9/XRwQLXacYD79pduAQdlgXre9HWEyUmf+BNcPUDyFTOTmAgGsWptnqjpoU+i
QVbbpcG8YhQd3HTTIVbdFNfEhwi4yz9WHcUjfs6VpU/guIqk9fEj4yZKy8qPB4UrqxQ9+RlIxLEp
MTSuB0TuREg9VZSL2HYHBXW1YZrBOcekmajhV1AF9rjrnhFnY9q8CNv/F9aV9eQiFYFAYBeQVVf+
DvYXhPr8+WxX3tgK4Qxk0DVU+YgGHUcF/bxw/5FFuBKnA9vS+g4dOqspUvZfT8zC28s/0Wa0U86Z
E5of299VdzdCjkB14cbSSvgWCrGJE05qJHPai4h4kUvUuDHOPpAWjuXNvW/0QNTC1vx9gnT7CrzF
1eNIH29kb0FBiesnERJH3ErIgkr16eJxCu8A7hm3HNOOA7Ywtt8M+m0PMOS3wPDpLSnTmf2sBE+n
+EMAauF3S/ditklOcr0jV/bi6l9pahJLkF8GhMpsYF7Uxw4gwnuPMC0NQUMPZjYgQHgtGRIIR4QW
NLr5HZHpl/bZ/Z21I93qOFp92hptiniLTfz8FFgIcYXXUti1TD0g/NvpzUc3VsDCxOAl/MJX49dk
q8ImvaxG5lEElE634vojpjWgvVHPoXCmrCt83hX5viVBHan6lZa01ymqaXHesjZSuMf1/Y/MBAEH
BU95Sve4xlRN+6gPRtRTN65kLkN0TX7G/FQSR1gdR784LlpEPD/ZYYK1Q0F6KjIb4dbd96lvSrMt
1PylYuU2yxT+Av2Qw8tjpTBlGnO09F3XAalj5Sz0RUJPagk/u8f0QvPbUEbPHT8j+93QkBTjDM1k
bH5iDIbRK48C/D0MLfwI9fnUvMiyvrkQe1WEzoRZizj54VjAD91mE94VC1cUSNUf9z2Q1z2k9lnS
01eeZJohmC47lsPrQz+IZG11GJeOaMsq3VLX2D+GfTRX6+2rYpLr9Lmyy0Gf2RznLU6rpUhBBQtD
U4wVlsH00wU+0rQlyhUIGIiY2BiMmNpOn1G11oXQoQ5v9ue3ogIjpjDJHLgloycQQ/6V1c1BVpvL
7teybN8aMQP26hkjYfdl3hUnow05pOkurbgKvVve+mZyLuHpRF3L0z4+fomGytQQ0WjRCEKJHhoa
sB19GU6Um+kXZahwyzOgrdd7YvdEV6Txxeyz1F8smw92nc6xX/0z8GBL7sM2voQN7I6qZ/xZnkCt
dgzE4ESPtPC4dRCsImkVf/9sr9wwH30ego1WyMBgBevW8drEEKXWsOu9vK8zXrlUDjFVEUeyspFH
0UfcjPN3HLrZ8PGz0ANjQ0p1krhcAn1fQiyhTjbK6CjYRkUj4Mguw9VW+WNMGfSmehqjdfT3fZjN
V6D2gQDU8rAldXzH/WXmiZcMcNqxr12uxDKE+zx+MsNWicbLP0FuLeYySt5+id7YYMaZifRfgG4d
i3yy+4uvRE91iqtebushw22N3fEYwwtlvqrg5d/lqkCbcuki9CQH9oh7u3nXQL/g7kDq8j7NEz1I
Lve+Z6uq6WDLTSCB53bekMuXJZJ8Pt0MvRvrbGdzTcp3/4fAzgLwv5jsaQNH+wJFAex3eMBn2gZL
ekGuiCTUWcObA3+yapxlE+e3Jhk5h0a/Z1TKtvZGDg/R5EYJhbYWiq707cklK8Paheb65hmbEsV2
nRkTJvRP/vxlvrSrey5nEw5UH68jrl5ainSVIvqT+SJMzcTtBr9FUsvq0Nev3SnVlw3jzIXERML5
8CiO9yDTB3grm654Jx0njtfR3b247wSh7caR9zLaLFOdPtZK5pP6n7gi7kBtcni9s5Mgx+97mcx5
+n6JXxdlTzwHr70ci3IuanVwC/01kIrQy9jC6zq4ih85oft86fBQCSr0aq4dxOeBZeerY2ZwmZpw
+XBX8b/xSiXIRl/JCQ708VyZnX1S55AB1WTDH2CFcPas7S9rZGdl7PKX9c2XfE1AxDwQ9ewoqerW
+/J0vGpyppSil2a3ykivqCDi6siI+YNsSKUkk/TvqwmYjS8wQVKQIEcU9IzkXjmKl+jHY0p9ko1B
GKu0Oi9NrLn2Chl3RbUSBm8kme8wLEjjMVGn8BziNaCvpKt1ZmHwY2GcljNFOhUayEc8AqJTFi/f
b5DkweV5l4QtrDYgjErUl1yPAPeRtRfHI/nRv3oPBBhC96PWm0pi0NOviL/l+xiG54BjqCaqOMZS
jg0deAwl1oCxu2IK3n75MswoS7rmvvtyp8v4GCudfHTQwi8lLGTrC5ULNBwe0GNYzc8eqf9vrQqg
yMfE7V0IxNvvgQG+BgUnodwY8p4aWpMlw8VRfJfi3GvHDMXvdp6T/BdupHDQn1nwqgrNgL9v0IWB
VrNuhMNNGFtJpe4DpsXSr7Ksk7YKwYpZ085jlwmZHYC68GSCBX+Yj7s8xgc4XqY4GE8YBx6xQlXy
R7xwOhSpR8ibeHPst0qKBqcegjLpvAEqPLR9M48VZ6iROpeMgAUwg+sAoqJ1klvjyMzhy90Z5tp7
ViSJWrWRSBcFiKZu3Y4TmqzHxONGQFWcRIVje3dAfSh5PlQEdQo56K65b0C1BH01noLIcKETKf49
uGuMy0FV5rWgq7U0xeQHeUD9dvWtJvUMsJs4466JtmvONvN/0Bbt2JmdVXD9wM5avxwpaP3usDO7
x6gW0mlzS5UCMl2N24SeoIwkj8mmtG3PlKJNW3JjzNzojAa06TUhDX1TvC4AVo25aApo3fhfLxHk
XZcZiPmkSmm/sETEkY7dx7l+oS7kdV/maSy7fRG91dJlEeP9485QhkI9twdj63KCz4A3pOOF+K1z
5IkdA5jxJJz6i0uaJXZT4mbqOFrUE4whJWrfl3bDHtlh7u6M6g7Wi6Tu7I+AX/a0q0O2lSCgIpca
y03XwJolhiiSm/K/igLttQo7hEtYRg41JoC48XwYLmaJoky6ieXxFTTWjmjby7KJuVrIgVY5oOLd
PCS6B+B4SmDkQX+s7czGd0nkyhzGdAqHkjFqcUrWqUI+03quKdKNhRfS4JmJJZfS96eR3PS2ZpHJ
1jOs5lywKYdCwjZUUru8ICL3WBXVuV5fs/rMrJGkbNhUvEejeH1En5b8lr9rTo4h+/zuvKzwyuHd
HyXFz1pDmE49XKPtFT31xfY1Qe+ca61n03/s7xM/AdKZSlbAs5PXjV5ZhnwPHM5lUjmPIMxRbqB9
abw6ywzgLkSG9QtAdrkMb1+ICrYophP5ZxYwdznGPXV8OrpMknzvNaU4dZiIJYgDiIUyKaAIUUS1
8zqx/G4e6PVi4X4KOQ1BjeOi6x2P65cU2Wlue9OmrBDxpLr2QWsydRAPhD9LxCOb98FfvrTpUJKg
HSKKaN2ZLkQjZg5xM6bHkDWFaraR3md1CS1/b/i2UQ3so8yCWbRKuAk2uqz/hYjsjNBidMIbUgQf
y9tagLBboNBK2pNQnzXTtHWQSDneFoQ+EcvFP7GxS0x8dE0yqx5nzyjtVQvTuQOvvGiWLt6pfLA6
58LDgcKghyPwZbuJqO/gcXac/2/c6425cj/Ai1H8mjdb9kMWyyIZMzIWItASCyKjuLMPIFz5KLAm
S0lqQlOTPzG5CcQje7oidkJm+fJ8iDvIOmm8e2IwPuNS97PREPJU7AH3Piht2OGyHK8U0q3bOmvb
cVCaTY3RBw9Qo1fcVQ37ghJEeIPvkG2Q984az/QkT+TVB45tNk41AkYbRvEv895VJj6+ha9U8eqH
8xgPTupvHKlfvNjzIj2dBMRZt7lSwh5y5ML13OLSkNL9WJYYH0bzWFC5dRE6mlDSTnSioS7ek1sb
jUVGa5CFD8HKhugLBXLto2P5L38kFufNX3xv6aVDXBUvigYndwYfpui/G27erzQ2a2q9oAVLkx/r
NccuhVtMDLWVpnqpzqxLSLdpGp7aYUGikC25C5piQiXvD7/atQBwOlzp5kvGHAee9DZsB42TTlep
iDlOr7vgf11sEjMWdN0IkGlSMvY2QrT7EX9vswtew4yITob2TA9oxXAfJgRCV6HVzripFl3nY5Wi
WLZ6Jm5yzBHL17X5WSJGi2bVTqRwC1lPSz2y0VHM8RWkxYBdDla172imneYC7mYlU49P6D7ANhWb
zCUJBLxgK12OQML3cGq0wjCBbjqHLRN9COjO/Iv/pLQTYXEUA48XI7QHe7l5YJ71cQJonAVPa2VT
cgj2vuJDsR183l+muxxO6e+WqTiFp0HuGUU15ib5Je6d3WGK0o4uAe9bE4+jNYCeXdU4eNYA63r5
/cuL3r4EeosS0fU+3fMsKmT21Hr94ouhzVscO6F3iHIi/6mfQAopE5XFMzF96ufOsmptuEyrLrZh
FDuEMLm1Vesa0IIGWNcdq1h/VMYTVaJqY+6Ba9ss869ebDy7+YBf6zXfLZM9IfMkujB7y7/a8pqe
N+UUR99/fh7qV0pgEp7/k1Srq4GhuV0Jcoe/MsHkg+zz8hVABQBtR5YYJPE8InDU5LpNnFCGtHsU
I6dZBcWwA+wP8JIhkx+MeayN29WhxyOZlNEIEDn+4ZLoyg3j4FTVxu0dIMbBtGc1skdEPndosxt0
tSeNdtK7y9fMsnG4t5SyWCx5T40ePm+XWekSIzncMTxYEW+G35Oo9rJc3llJJuj3kwYchEPbikMM
uqkoGbx9wPvRoX4iFq4GsuTKDF/Q0+j/SENTVTTj6bvCTwe8MZTKRDlEFAbFnR7GD5hKF9s4TY23
fUxTLWpQqhu3rE+sg0QOU8r7YBj48YAykOO41fG4RDxoPZqqDfgXA/NSrBFl3hGR9ZF5W5sxa4bE
eqY5/kEQLXDrTZXoU5Ih4s+wEv7649jwACr0nS8qz8Z7Z/CxgLlBifi2XEY8HKUuzjtswUMbNQxq
FD1mipaJFfyy9eOlUkj7ne4NiDNuAamOFduV6DRIW1iQ+m1RgJ51eRJea+j+hdJDT/VXgx1hBm1C
QtUJ1VM7pWKs37BYuEhHELx7EglWYjG+2CyCxLM5IxYBouVn4G3HG9bJKxOo7xHKOG0oUlDpTmy0
IeNXgQFlePTNhicg1Rc+Qa51Gsz6XLT4HuKAjN1gemm9i5fL0dxWrCAj67cVwdFpBVF/UpUY04vg
Lfg/F/5d1UYrzX73W+3hKS9lA75MC8xEs4NvbWHY3ww/mJbwI9+x0CfsnaS2OrR0PuZXjDS4MMTn
f5iQEhs60XKn2Bs/3yTtS6NqQMbYqchaKRIDvOFtdzrs6GM2iQb3k0merJQEyXKScei4DVapRVbz
XfOiZtXTNJYI5fHJ0T0ufgUZ29+ZsCaJdLEiHJZexGkqXagkAtf1kb8AACABKL523y+VoyRCVAxh
cnQtJo6iAcGst2F+DfVHSt+FnRO+lOHJTwwRdhJF8OtbaKXxPEcs2EVhvF7DWR47IOawB/abxs+X
FubloFiIUbNG9KG4LRu7O/wgZ4TgXV7IW/2BJ7J81+ee3VNy+iEREdPiSrTngYLCdn+jHGeEutfm
sakV31Yo8O5ifE32gwRCbzprjJp7vUJr+pDMi3Yrsf6Lc1FTGsD4VAVt5LIeAm3rgnEQsrpK/Rg6
2nyoC6dcoy1wJHyy8SedXGrbmjc1wp3rWP98bhsMSXiKGg3VlMp1aZ+JjFjyXiKbYAt7QbSlv0Gr
U2DhvvuYkp4XATzJerPMyjKkKhWfq/jCw4id/IDJInTPHjDJ9N8JDCv3n1armtqpkT/cN8kNC2EU
INIPHnfvdEqyrrxVa/ysFDc4jeICkmx0WeyNUqSt4c3RaK1StlAv/QMpWXPwcEol7zgd7LoEOLZU
XLN213fi6aG+bGKTX6k/5uYSTXSPtYnndl9vVXph11/LTnNrB5bk3UO67k8VgezOii0BYeEN5Hk4
o/XKeUhzvbN07aB1ydUca5C6q6pBv9M4hz+aZTKPmMWDxnLKshLkX1fJvJNm6hRnkvsX8oj2Lvtn
K96NqK76p5/1ZLhwW/5lZec9PZx7dYh42wHACJoGigQoIs2wmNp+u6a405jxrYFyTf33MmAMwSLr
ZMdm8op0QGFvWLrTSUelAkixKKpniPS5eq1HYaCMsUeoAmPIjBWakIMSjS1hVVbtC0aBmQoDoTrh
nmYSPCfgeDdMw9u/yQ2PnQQHqEjb1N2ZTabZ+pf8uG8PdPZMMdiUNIE8enQ69Mz2moz+d27EtwAU
DT13Mk0JNyxccbJWS95iCJ0hT1+tpAICo4zcAv8cD0yESJ5cPKWvjbcSSg0rOlaYeYxHAPnLT2D8
SIe05Y8ZT6pFUL89eJQds428G8JLg5A3itei94WPmIPtlF+gXhCiSg/qVh+ltVcUV1w4+4nM6fbD
PTrwABph+Oo8YuuhjVQX1Z6LPadftwkOrjfjlt6G9R+CNxD36v/i1+LljC16h3uMHpGJ6p4s3hQ/
q4FI5baQu/hp0MhkATmPsm6M36YjF3GtORl6GoUSPVA4xAyOaBETxOHi5fpZqcS8z15oXNR+LcH2
vHX/F9kzLGzHliedPd1ufqK1NW8bP7nZYtfSB1bmydBDZH7eBNjF03rL8ST11eInfLk8s+lSRQRz
0gsGRdxs5IW3hXIbBtYOOhg7t7h865/x1K7MBqV3Fse3q4+51qqmwtJG/P7jvU3Yur1cTmLKHZFY
EnJ0uo/zgfkCiosZAPKeONMWqC36+ctHWRCHKHX1KS44UAUuUw1H5H/55wK0D0Tf8lF23DZcYrqP
OLDdRpNvw0MY++77oB+bkGJuRAk9ZIynnluerZzruDnNdgo2qIe2TINK6pAO0ClGAQNzOLL6/h72
C82cAmUCJ0gvkFzYEiB5128b23wbQYxWXLaWA2YcD0X83CKa3VkHsZaUXrlLfkFYzTr4K8zBHYCk
t2XdW5EKFYSeCckr2pMfsfFZ6HRBo1iKHlj6kAcI52rpxwCSVK/ePMf3FQBVniaKySyRGabZdShQ
ULxNotaKXkEkd9CuRh51k70rTDICW57fWFYxxbRTsUlJAWNTwWbONwGTCGtEo2JPdFsgPyCav/y3
sXvgFD/6oWQlabAXArjzyLZlF5LuIzrbVbproW8a8XUywudpa1RroAMImkajxJj80hwbVmNI2bf4
MZ6FVsnmisJnIA6Xh68IAlGsQfIw2B1OSrUeepRjcBiwTGRLhS2jJb2AezqruAB+MjCjfHOpAwZp
HnK0oi+LpF+RWYiTJzaeNFDtfUXtMQx1FcX4nhpQ7SjQM/W/gPmYiRnTWuo9eSqckHNp5czprFdM
EXrz4Jk2zxZ7eDjSa8fqcbx1qMOxWJIFKL8pfGEOSrcgNUOJD7mHCT5Afo11YlZkEX5wplaBqx7Q
/LYZHeymar7X48iFPB+/+NRCapOa2EGA8BRreYTOtJVoTJHewG1BB8m6T5UE0q7YTAXag/ywBDQv
iW0waWQ+bQwFouncBCcwTIUqrEeC73FRRL7HHeLTKUgR5yDRD3nIZerYmt36MJuMm1ClRhRPDA4M
CrSg9YV6FcKPb1bfxKAwhmtGy1g85jWx8G6Mie3IXpJ9X45uDcqW7FsnArR92yHHznNMAueFdNKx
wSZP860LmAXGr8/8GKkWKjSRVU6jkEiEfL95egbYoF9HdeA0OTAemZNdp1iNNtmQbnAcTOux0bHE
FA3g0AhSw5lBQzm7KNpjVE5ANn+JCmHQ1GuBjpuka1M5vAixIcLs31bN/qeivz87IhNffyxkjGkN
LKy8mFrVbILXtHs9ygW98uDpEOxWHA7w8XmstIj2cWC9g/ApN0t8fNe18nt6U831UpKuPKWzLHzD
5NgTVGVl67OG1n4pxICr4RkrvJAtTdmmKwZhc1SHLEk19zeOBtkdpnc6RP9ivfKytkT0GqDBGhRf
xM89OjxlapMZJNDShmbEihZyQpJ3xPuLSvAz0IBoeWcydzakwntkLHicoNXeGtlrfjhIFJ01fSBi
+EhhvemPBLQucRE1y01SPOT+tn+zwPSLmq8VvmrxrSF2vat8yPxORHcBlbhyWLdzv1xk0FEGnGrA
Y9rZi9zT62PIRDbzfX/RHQLwqgTtfKGbVvJ5Qw0j+ZSFFpaHYLw0DkNU8bQMd2EOnTNsoRAgsJ7Y
fcnPqrpFeoEK7gMc4gZup2WZzm/ZG7BMV09pG/Gzj57i7LBLeTfo9KOYHkSkjF1s3JSiPsbttpyT
HOzV4vgrCg3+pb4FQPWKoeMhw9dQQ0KOrq9SrrXlFxbzWb17L/CTtUp9B/hQ3kGQ6uzVzJ9F3Y0+
GB+s/GpAowb4scj2iveTd0JzpA4HCvpF+LqmlrAU0siGcPhCESK+3Vs2biYNSO36p1H6iK57W6rW
APFB3cwCVCDaJeUzD0CyKP8spRECAL38YTxrhwuR4ruFVvqlF3V7LmYDvzcALGvA84mtmd7t3f1K
1XOiUuDon0/6QcGpW9fZkh+Eg+Re1mo1Lqh9sWTgsQhue2vFa/I9vdSDEKqPVk5sUMleg25BQ2yG
S8Txq+mXknHOye5fVo70qx3LIkvmQqI9tULaRfX/qB3nwjDStO9MzekOSPxt3UhzuUrkpYvNtvHl
ORsVP+SlvLufrMGLpPDfHVyV9s4luoZVWvvkeD1pU8mYHdMmdQL2kafbY58WRc81qTP1Juswtq9y
VEPsdH8sc/kQLQLD2Uh5y9Zi2nLBU9KMVtBn5QI9kvA9/XPV5fGGhSMD1BnA6nY6nsVPKm3hdoWL
OxRKi8EUmc8g0YO+S7FH+5hI6fJFFYJwpHRT+O0pmVuxgD430opaJ2wV1ckmqdEK3hXhi9aG9SZk
OO8NgRnN+3xOnmKFa9LYazxYqKPRByJ16j5KdzauJsbP29+m/oESI1B8ml8pHTKfGh7DcKLrFyvh
+mMVPptP3x92xiysk32AhvQN0AoxAO0rpPTLv7ku2g3zXZTmcvz8gBadfPJzzhMy+r1nJ4wY7wpV
H8v2raEchkXZ+/txG/rNPZ+2SNjDU/DsdwuNzf9E1NImsOqm+oFtqgu7EDJp+UmKZASn7NXFUvHK
6bHVKalgwo843r67VjUpZ93saYkYsK3sj0WHg5o/K+9e7XRRGymWh46iaaQzES7c/XTabTSB57AX
B/44dyfenMnLtItrQsR/4lclrhQNAU9gX+GcW9xf6pM65Z6kQ5QD8MBPsIjhICVTxeci+ar3I3nD
JoftilQ2DVnfOiw2zGyITXl9zZylfa6GgPHUw/cW4AJ9XeInyQj8OEDzrF+LTyxH2N5XpgLHdBJU
Cy0kwZZp0STlrPNX32Jo7Y8SbarEdRLbtlU4OcaxQV/coisHGPk11asrfDWw9iDfktt9tCHIQS1e
WvBmba9P1XaK3QxLE5BcZ1PHeQLGbsCnvTB1ao2NpPYg7wWAuBpBPR2hk43BAuZeaLmRQCi5mshR
/ToJLmU8RmD6O7iFoDWQk5s9u/e6O7g+WZ3uG0QYFSZvD1fiCVlOMgbteQiSdCUMsQ0x6m8jGMxU
CX/KZZk2c4/Hlk6IewbeTu36UAv5eU/oqqrrlFHWe3n2DfWaULbzSP3ahDaBR/NpVFr6y261944N
evAzpQcypK50rdz1hV8HBaDU5qINVO5gAlVgFkMmWOcuxc+ZqL0FT5j+J92hGD7mdpUXSwPF+LRO
mexXid0OHgpRoZjT1MbH3cPyQ/OrjSr5pZIexKQJzbOD67jcOEufaLOVl6KZHj+cymEq9kajXWId
Ox2AB4qfDAxNONVFRbIIAefrMCB7/173tOz0m7fazsAvqdVECIOfw8wK6g08UsSqS75aXOv+EdCq
uaU1nJgMe65VYICYdpM1oIsVQAwZV2X3M9+7qGaLrMtftfuHM+5fOmp1FgUAZ2zNAxekuOnyyaE4
UAnCobSvKfs8/sHYcZ3zudw4OX9fXC3485FaXqtMMr7w6a0FQwDu2u5dU0K8ORpioWMoVBt2ou4X
ao3YHJ+Gr+5m2uENGd9t+iHvWIhZqW4JLxkkTjqMQ2BW3mjhH/M+FAMWR8Vz/MwWPMhkGqsrdxop
HSJRTPqi+POSZgV3DU6AC8WyNWLWaMHJZ28t7M+BOdTyxahdXgbseuXlPtuu2Ut+n3hXAMEIYZpr
3YaS90SanVgAeV5UUSfzUQoeU81d7RA+qskB7fyx6J++l1UDnQwTDYPnpRE5UIEvrs/3IhYAgwlW
Su6BPD7ngFpCFDYbWMdAwvRUMgzJA3m9fT3sYw35xRabe5cDp3woVwBxwOS30tdk2Me3QF8mvBbK
SN4QvqcIcNEkklC1JQhQOnFFGRWvED5BFhDLNgwzPuSHnv4EG5jjgz6/z+pZKIOTEBMqfUfFCTTJ
z58HPe1RljCgFtHLH1AFEX+KZvb8yh1oNFe9nYWZZlVP8WMaqeEQ1gkXr9qqHka7xzZIWcExeaKD
ABk/rex5RpHLkUwW6X0lFlzJ3STCyCWZTXjARh2QL9C5+TXrC3p/DYo0gwnoQ1wGbccyZvDGoDCZ
fBbAVWAtg5GcKjii9LqqbOt54QU7B5XO/2CGqYjaPPOBwG+SUjEmNTwTjCzSlrGnvvm5/Dc4X6lJ
Wa/hDDF+m59Zgf4iYcEOkwCaXrELH+Bk94pUV00SZ6miEjR6CW+D6ewy4nvSM/qnI9yKpWvHRpED
G6Y199qQy3T6QjN1SyUmpx0n0UvYmkFuTX+Fjwz690yvJKYmjt9RXeImAuDPqecij5gKSAhaULoT
UxJjx69cLtVY9Vb+blBB0QSqPA20ceLFllxSkRCZsX0ViT/y6mYD+8TW4AyyFnLrUYZLVJHdbLbX
KcCXcFdt+DL/ir5Hxd/gyktzlCXOwaUkHIJordxuPwx+nNJGIAB62/JOnPNzFrhSokZNQ/SAwkaV
YCjK3O/CiE42A1QCk+qKz4nwTy0PPN8NCxCkaOi5+UghNn5VTKEZaGN2UDra+Ppj4hnE60bEa271
SILOTkEbn8Q6EeZalTWXmu0EmN+rQe898Qf9yxjEBEHWx0h2UG4fd6DrJfbO9AXip0A3MtFTDP/7
Z/fjZczTft/WOe2eJUojXw3lqcheDYj4vUrsgS4j24wj1Eul9YuFmIEUkq+vbG/ihQnP45chbG16
En3wvkTY3gmg1hAnQqmmDU6YOeK2HHmppTxfek5S1WTaCCBxDmka+x64QuK+8dBCBHv/wwg5sGWm
uOBq60a00jRv/gucb0IDj/KJuYVg1XZhYTBha9bW0gIUPQoQFWmB6LqTco6pOpx6aI0PbQBwo/Wo
TQMfFJCZbQ9Kd14Ymng82n0tcOKxmqrm15jtmlimpWzIA+mLf7iL7G3653/PiM7StwplYhT6ziLa
xhe1RFGgsIm8+kqGpgLQx9B7y97ul6pI9a0C8S2HfkibkKIth94yl2+jh4/rLEQhvdfnXl5lKYr4
xO3/cVjgsvs78bJGMzja49kKU4+2pJUy3oUmpTSk/V2usJ7C7bt1wxi1MtZlJ8KxtSksEm7v/XuF
RUYWHZjkDtJsK1r5H4aZxGHLXWTn5ANPauJg557Rqu4MipGywFMjWu17yEh1JE7rRbUPzWd7N7GI
kXMR6mr5EwC/+X90WDVfkeywe4orEmDzclWkOSied5b5wdCnNS7YBGgYSwwOGkwfNvH3ONfdu1KV
ZYhZXj4utGE0XbGzqFDHHhr69S7DJnJuJgYbzjR5LyZZCtThY3TDRqz/TWvpf5zdmm/YiOW/n8sA
4QJLkeM6BpKvv8WQwjas9ooLNidHZ+YxUAPRGvZwVWufz5TZAJpQZ8EgI+J20va75XrM4Bc5Ra+Y
x2DYJLYI053gftowNTCP4++NpC1rXmgVlDXc982ObB8OOS/5qiStVvc3oBtQaypUzVSHkDxI7OQ/
LsB5RQz23A1tjpV3naYTFr8dD8it4XQWEQBmL4htJBM7P0gBfajnCWJmGGYz/EXEsgPoYnQQHLd4
0F5Qr1qJvdeZdcjb4KzC5p8Y5WjqDjL/zvrQFej54pz8sU/DUr74v9D8RMhew2snYZ9nCPNMGgII
3yvhwL/8XM0fCgqaFjZe2ZBh/v3CsCIRFk8SGozViZegLSoQ2jQcOufUIuh5g9JqmfE6ZTlOO8RM
lByUFKfyB3G/OVrRhMTLcYYaDVsw0oXpY3I5UCcshUURXsq4FGnL6YuenH4G69MFXABJyCaTa7xB
Z0t0zMz933TbS2c/gK0VdkE1FpYgy6TEPN6kwV5sc9cC2UflGGXrFkddpAVWLxgqhTN3uU8E9OKg
FYKBKkcuWmjNsnEMefHW1Sml15QCPBfVVG5snErc3ppN3VIJ2Hn+PfDLIkkQDbudBDhxNwPHJujl
te8G+jvdueRTt4JBmwJ2VOUdVMhL/iIa8m7djUa6+HSO5WPNKG9I1D1zI0Tupfuv4kMZ0fUD4IGC
A5TMUQjBNi9XccJAEXQC4qNcDeCqyxA6pMfxhihwE/I9qOeWU/eTPiVukoRpSDmMt2E49fhOnj9g
ilQknE7XrtchW7SenLu6aErOPAIn/wiV5S7vC7WfqN30WEQuPaN7E0qi+esTb/XmDbT8enXHhj6t
Z7/+2Z5VIYa7UnRoHEuF20Ds0MTqOTODPeUdJEf2PVxGU+F/NgQyZucLCHIt/ATOKp9U7EeYieyl
95FU+QRhIpb/NocE/HmqWFIOrAVN3D+WcVsFPwdv2RhftEccQhU2P5UiephInh25ILkXKcIX411A
t3YQCeiumG40yOVuNinjleKd0ST3QzZRa8SNFKvdT/l4w45KCdzgTAqhs/kIL0jhrVhXtPIXkx0q
pxFEgSnv7Z2ylgGy2QRiQfW8wMkXj1H6x/OCLPR7zYzTXbkEE07BJv/Z9uWRbI3qIGvNiJM7HSgt
5Xc5Tll0jAu12f+pb7JhYIh70ov/UA1Z/KKjvLp0Ev3TWCaDyw+ONBzqcwHpHY2kS1pJtftCWGnh
AoczJ63V0ygQr2zyo+btnrFhI1aq24GARBEJHox00FmX8/AGTgkLvyxB+8Te1mHUVts6MQSXg4dF
ahSmhy+ASVgY5eCVGjrlpimE/ElH5qNv2+JwTNJS42dFsqF7c36F2Ikp93VFAWulrrapZ1JVNkgW
VzrGPwT/b/WBPU1X81gwY61kfahAmk+ZbGluu8MO2dd2AYxZnOiCrB77kN4vy3rgUvN29CcN0Cdj
2v201rMbw+2dxXudRRpSZE3VsfVWFSgQH3Ik875xc5ARwZRsniN6dcG1xAoW0rp+vBOfyIALo+9A
CE57LrybZb4zmgQLD46zplVb4dJk+B0teSVHn7QLEZgbjcX7/F/pcf1KCq1ijuuegVFDctMyYg1C
rI2vcEN2KJTyBJXHrj86d7+pN11ljXxJPgRgxGBPKkjuoRHZAdIkczgrAjEyO50TQIXxzM7jaRF9
KbJQNa+MCBK5voiWeG/g0M+c7FM5cgSvMELJPHrc2EZ5obV7+N2sTaNw+oxla70fjNpQlJDnJ2fz
bdKNmaPJvbM7b9+NvMXJ7eDxtfIInjFqdTtKgffmMyQIUrGShVzb5WuL3GmgATkViyFLlv2I+58U
gYvQHQcUM762unOKrE2WYckF5F9+UzgnEhLHBhBQY/6qhKxuTaGLWY9N3PZzsjvPLZbvZMc8f10w
iCJtyaMYaEZMAr0Cmwag+l0pQ+8Bbkm7y+ERQJ9A8KL6EG7Rxb+WZKcXBbosqGSZW9cVv+GlnlTU
wpvnECSbpL6h9/mMfv/jcLoMrzR6Q89pVez3aMK4N4cjzdnBXDV6Jgbr1iEcO1TdTXqbWAWOGlq5
PPOQXOEVvxODNTb8JT1RYpMXiaxFl3WhFF9ujvlRGVv3+/AOUx2KVu1+W908pMqvK5meF+NfU+jK
lP2c2cA6ZpcO+SMw0IchZOKdWl8ZA71LtOXCPsrBVXCkGewebkQJnAbrJKKk8hZinfB9w2gLnHOi
N8DNtmr2/EBHVaOfDfA/98KtxIFjxGUxK6J3Tm/6RYFSOOR7LF7mtI9Sp1xXEe+au0k9hDwTJ6ok
9kQwj2nrSdmu8hexD7PlrEEqAUCRpI8JSA/VOe4h1VaKKU9nIfqcUro+omoHl4EIU1Hg9ZbBmu06
5wis1gQAWsee98cYqrNkTrAHF8qMLVOiIYqlID/Tlw8VS0TyNFzJDhcF5kL2nO0umUSxnfO4a9uD
b1nSA7gp7YAw+o7s46MJ0CllyiK8TH0erA3pYdEWy8EmJykwvud6HeCXjpafq5jkN5lgrYUjyRVx
MYU0vW1Ir8LxN1GoeFaJP+Yx42NUpptrcJUfYmFu/f6ncMWm1/XU61WcnQzID+71fC44sjmjb+9e
EFXiTcpHF+aNEZ9sZh98RQlC9Rtl1yC3Ck46eH9zTNvmto8P88slbE9rc5HWh6vVIoF/NsQQKw4R
TKJvtgFio1dOfo+6ceu8WRGophBJqAyih3e/LoF8QAZncJVpsLTHrc5rvaSNJ48/bTu+w4+fDqMF
D8AX/y4tJKRhEIVDURQejexApTNEF285O3TmTZ1GTD/tO6H1sAmWLi4PMgaIFAfKc8YsJz4V8207
OXO32OWnZrCRd4PWLxza65yyrvSRG9uKGefPXcoWLDXnhJY0/FCKkyXotcEo0rTWkp4fftuyiZcq
Oq6uVkcJfIhcbwY7pNK4pQeQr+dHFFriCne4dYhnUmoaKU2Wx+r0La9v1oTtqGXRStVmfZowwSKJ
cbmjDhuKmSth4m/WftunfiN37mstxogA+CVvElpAio9NW5ITiK8yZOTP/WVz61GCpD9s/vnWr5n+
KSK60by6vl6kf4BQY0xt4Gn07eTFKJ2bJi5lIosg1NxkPII5VxPWC29ut672JnmgT9NGBh/XPjj0
la5E+CuUc7w2LA7hvyjjAAu1EWEG0gLc1EqyP8W3jOohBwXQzhu22AjocsH6AhmIn/86fZbKLFiK
hVsTY/9/O2TGG2QYS+7QCf9X26mWsK4XcgV3feZffcMEF6OLmNr1DuEO9TBlG/b0ZnYMkhrMYJCw
5GwJiQLvxP5z9mRwgMrqCLQDSFVbC5ZXIEh64bOLfnUybxd3GdgEV+zJG9q4h1NIi7sWMfxhNaCh
Gd4y7b6Z8TO90HA6U6IkjB85WBZyKwY1sgq6hZQAevus0q+bFBiMxIVRkO+/Jvu69lLqchRjQVHA
UBNXo3BWZfoNFVHaHfyCJQSspsOq3qADUANZi8U7X4XE5qVugzT02ZYxHDOKPYHbM63a4Jk/Lfrz
61NQ3H2JKX3dvQFE2jXgatL7OQ7ZYwm1QvuybETXt1t2vJB0fDMH9p0+Q1eAjHtd9hscKZDl7eEy
MUAqd4+eDJPPcStMFT1Timc4lkgSeSQJxZ9YpWeAFAedqjjwqgSkmu+AH7qjdcPowVN1vW+bcyZg
odHYR7ioEdBH68/DzXedTRj+VeKCShmnF6JZ04SKYNlQP40jvnpu1yLuqAC5+Ru3uSEQCTdwFs0/
z3vJRPPAhiymKzw1tj5I38SGlrpNfqsrAuKcmqcCBfh8ODftJSn8JGCn3G6siopp0kepyTqKMEAy
tpDrbP5PmrUd5kX0soNxIPbqhRgNzIBTo/Ekx3fgxdKFo4aglxCY7SBW1R+J22TxAG3OfbGjCGlF
ZGX2wpykytekbSnaD5yLAa1ZNyZU1D8rUQfnfnb8Ll0WzrmqMYRHLIsr6kupxDYrsZhkjZIclCzS
lJF+fGO3krLTfLLevLBCd7/2YLVlF8sTQE3saHtIAoMqJcIUl5fxJSM5k5uu78OD9DjvhvZ2Ydi+
SkIb04bTKUXU9XDq1wpnXWqRhJAdjUeRycMYpnknynhH39vMQhg46Vpjb5x8chq2QHUaBq2YZUnT
BK2UdgfGfWoLu6ih6U1e8B5mfI5SciAD12p//f2sYKIVA/gBBP4egm8FDlbij56cADSmTAMEO0qy
5fZkfaAathIJROxCi19QQ6bBBI5RzsJ5ekDbFV2SYm+dcI0m1V7KH8eZo/3NLVoSdUA+9RvlSR4w
GjXgqABTRvE49uz5Q48nBEw9NpgVxfARo/0L/PzRIn7gpcQmCRe3MFthCB5shSIfmHc7jmkhc4iG
co7h+znTHY97NIeXALukwz+35l7ZquWt1Ea7OBx8piUABgNadaRvP1RMNmgYQsxur0nHFG07+2ew
EXOpXGijndDpXxOdAX/HpDExs4+Ht77Gi+tqvEPtibRr3p+jy7afdKlt2/Sebw3ygGdqSBYZiy5Y
AUwsqQad2Ts0S6U0pCOE7+6xPgH3FL4DebOwEBVn6j5NRH7Tby+Y1xuoUL7Mxxn3FHZ8eDesE3YA
xAtdWLrFADOYPZS4s/xxyaVfBw69uU5CWwV/IEHmGfogMAYMa00pHLtMOjiclj45aJYS/9WWbXRx
kDdUiy4944l3O5AceARoJML+nwngTgtvyHTiBdwxmTPDDz/lE8cr3PA+1s1td/XLYHv5Qm4uPb2e
eJn9EG3yPFwL+bDEyx+KjgIY2S6PNPzcTZBrzFDstEFYSW/Rs6thmHZM4sJ6/xJQ17zecZk7V4CU
29lmOYUlD9EcjzgkpAgnF6TPVD1KXM98ZF3TAXLx0BZ9+6t+vAcl56W9rJDxYRd3rWAZsWxfMW1Z
SpOnn+NIBOf5XGOqVrqgXlCqlhqhf/6kZD/GGGKRnjTLw09dNPI+tVtoxtyVmWaLNQ7cdYdmDw0C
uikNR4KkJhzc4Hjbjr3RsR9FKg5Itr5jwU2YRD5jP9OoYDR3PUFNzYBb3v8zhpoVb7WuMSC+Tsfu
AY8RvJO8811VyhXrU4LhpXVpBPK86QmHpcfOF0/AuK0vz2BLxcSIrhfdtuGheNDjFmntYrc2k5i9
MFYD7hzhgyruLoss98jls97uHZepEjidhfQPOKf2GJ+4p518Yaq6onDNqP6pMjekLhMTbgtnP8XA
OplS/A+3D4tSxEzfAVv46a9T96WTN8Hdmv1NXOjE2HyClhvyAk3Opd+mKewT613djLQVm2OeoYFv
BAQc4z51jT2YZTchtTDVZyO8DCUmz4683ZCLRBAwuM+p41IcwxL4Bgc2/Kj6h1hV2uopmKaB/PNQ
g6O/cFZdqIt7TDBhPv9w05wfQVT//AEcjvZLmYGGyR4BJANrb+9WfXg+6m9ENwjnna+dPU3LmpVa
jx8A5CwKXR4eqKTq2GYerlMgU3iBIDHhPJgTLiWk+z7PDEayafxisAKxMTy/k7K+bLpFJ0uUJA2D
TdpH+Tbz6w6SRHJtxkUE31X3gLnN4zTdMGx7DdiIY/6KGHCTuUNypfRCFtxqKaxIrOw1IFNYz47q
/YT9A/SIoSaX0Ad6YTQT1POfbeXoZnm/YeMIv2G6jOHHRvViZA3svqShyCHjgoIk66OWgf8UkwxE
lk/rX/bphLOAPiOuJJZSpv+ZVey42SxXmEaVheyQae6aNQLHrLMuDC44ASdK5pK8Ur9c14F/TvCQ
qx3lvP/5x1fAZ01Atlb9R99MJ6HX5uP3pFbbVGRAjssXPygAeY7SO08sJD4QnN4yxZ3nRwcrUXRK
Xv/mSuObmYSu4Vq9f9nRNligncyLfU3RntOlXvOvBkbAE5lKMxl3dm45MLNcjsUUlL3gZAqY6i+Y
gkurPL1eMOdfN3YGnbV202pfUABAil8ZZdAiWWXxDp+ERBudi8ha40G97dXRBloT14OYbhnTFowG
+6oubOFqvNx3O0Ft8WrqdoNCYWgsYH8dR3p10REXn+dwhXQ+tk1qaG6SU3MdL9UqMDOYpNBtH0cO
IqGw11J47t5c/6xfFySV2xiYfhCnS0Zo0iC7bIv5KVDjALvXnEbWo1YniLxwbQk00cb/kGIFaMrb
cun0ZwmC1nmjZ/0skjYBvtbc68qxV2wgwWc+H5c+jK3HgFbci+17rvhXyfFmxxV9qjXngplyLCIu
mCC/MxMVo7KAC+zSVWyUxX0Af6wW6GZPhAQNuio+Ts1u1m70naQIq9zD3TtX9j6291a2lPgcU2Eb
5cChv3jITGlD3Sk5B2Jp0BM1qSCFlL95/3HraOAF3pGuX1jb/FKoLE3gmySofmOPIvsvfugqlO7U
7xZsohD2EdUVbjxeir+YH3ydxNJVfDWqA7lSEcN5G4wvjrBUti3pDdjxbclpxHyZgUlP1Gnelems
Vn/QElvn9uSo45B76mCiP79/SMS3hV9zYULncpQDhy/2HL2+wqvNOuZ2gssdKRHZPbePiV0fGrBE
vFxJWZBBUZq4vVR5f++tmCwYGAKO7Lyyvtz73nVM6oW/pKPwovAp2hNVzhKcWyen9Jp6tvd1gtT4
jVqzQuL3XhkkV4NXvdqaOuVw3kyA+ZCE0XQEwedWzHHLt4EsWbE6yVdpNQaV2eHx1gIK637mZXMo
qIMWAjFUpHuQLA+uegCM+/8w3+AZiYY+G5YpRyPH257vnN/tqDj5cAgbjVPYI7uvz/fWhdZEGiyW
OqfydQdcM0l2ca7M67vHRCVWKD8LImERqzIU4yuxH4Fz6Fy3Cy+KSh5JrO9obCdJyC0lzCZg63BK
+ZcQYbFt8Ft40dFzWnYM7QpKC2Kl2XCI7QeMe8UEfavbrxQumwF14FQBBXIelBl7ZNZsB36kqLY3
TXEgqMGigsEJF6EwOk8GFTYrAGaiuRFaelJ/PcKzKHE8eaPwUN2OX07RbePoreateRaqlukk0TaJ
BhxphOC2ybBMxqO4KPgwGGdpSU50W/z06Yfu/QN9SMxRcaXAYtxMb0Ezb7falALg2+yFYHc4SJN4
jdwhDi13hVKGp8yGZwIvzR0WhWUzYTM4LRct+aHWl3/7cycCO9L88/tv5bMQf0wU3G/8BxGhSLmt
YdyhuIm0A6a/DEQHXGf47O37ag7OIy0F8+3OM44BgEtq7o0qyF8Nicy9tF83q42wMpfLIaIxvinj
aKAg1+UVo7LHuAC8AVSoTO2K1nBTQeldrl7NpvG04vhIJuZsqbOFPYexXBmBcKBy8HFFcFBnAFBE
R4xjCylX4/NEWHyrsWhH5H4kVmZHfADIkkbZj+E3ktzMdqeqW+MhCmT+zCCnlXIW1WTyd+KlJD7g
UPpJXmtFH8TF9Mwo9U2evYwoKO9/sC+J6GJMcCWWh+XNGHHZL1kuw+KyQWpnNKj2pHuV2FMvhRiS
6qC2zNpL7QgbcKO2QDbLMCGkeUw/HKli88GJyfbD9Ytd2H+u0bAYtco2w876CA0BekpI45pMvdET
L3reuf88ZfdzXiCiGgeS/69U83AcPr51sb6JzGhKauH9wissEM8Y9YiPx6tFTIvgMrYswaKxbmFH
EfqXyxOWmnJEjl2TovxBbB1EkrAVUtwu1Sjic9uLCVw8/pGitzjM2SSu3mebiQ+C4d10P+9RLG0/
3Gtc4BekTsOBbO4VFeNI9QtATcsAZTURq8/QUk2lFEZxDLFvaFzYwLblUE9UgZoCWCnHy883hP6Z
ZgKjLk3oiTVQpNLjCLgoGf4ewMRSU/p0H04NQBB0i0N2GuxIsdK0ODaD44MWkIll9J9H7wMKk77J
H7HCb8MvZKfLmaG7L8+8RsogGFsv7bbFepkzkFkRYMhKEM14bhvpix6QK50tOXUO1FYyef7PLp1+
3uMM48ZwTCJh24R+huzVwtNBN0W5ABVwEZU8Px31s5zU8nfy5Jvrz6FwHPJ1Tm2LnLaG+RWBlQsv
6La0xj8UZuM7yOeE0yzaLHvzvXdr3jxcbP5PuMWsxLmdaMwgv9BwPzFeiTOq6ikDZwk5ztsC/RSC
iKvTBthHSs1/nTBn2YyXjO58fbHResKom/4/Z80peu4DP/bonJ3L+5FWVcMdpqLxWeWx11ShF7j1
49W93Y8dJOPH6casmPHg59nCn3j/axPtMpKKSF0d6BhiRJQUj9cxcAf/fmGBLBG5sHbtMuLKkZij
CTPTtBO1Uiy7IIunAENdgcJhj5FIRbLxuWQso7yyMvuDMbByRM5LM2S73A3TUHk/mlAbI50VmqaG
bPqfmAjYm1g/Zv0AsF1lymjza30k3LbIuVIIFdtFMMBmfisPq4O09zgEGFKiXZDbHx+j538akUzm
IQyAkk1otPqOCVZZK4/tXRoCpecxNq4KkSCh+N0jjshx4I5i2n2XDpYlbilgTTZ8bsROYhLuX2wl
L6qHwk5qffFTSDI6OJYH2L9wyLHUErpuzMYnCaWjCdL3d9UiQknLDruTlP8NrkCNIvaa2vwMLW4o
wAByp4a2npFG5IARe1Jjpfd9sGr/a+R1hoFExJl24rluP6osZOHtjIme9cFJJinXpgIMFJS2l2Cz
8MwCszw/txxBIo2ZzkAPmuDfaCJ58c2Sx+uEqZOlYxhAD4w3OH0uZpY14KC7X4W/ZzTH1+bZrWJJ
7eS/gUdDz4Jhs4oWwtymynggSC9H31oNm98FcWgGNmaDUPyoEA+j6ce2nVcDL3rXr3ROwj9vibvl
58goqeVHwXMSx3Ca1XA7Bb8tCrz46BCj5r+LsiqICKQD8PmR/450WzuaQZBLQPYMN0xfrslv3cqV
4Av26wVIJJWrofCt250ONcSDhp0hu2Xq0ck/92Opd/hR8gR7gMtS8Y+vy3P88m7PSHG/E9SKdD+b
tUOqQ27tgcUnCT8nP6CZYXaSqIE79wP+2Wam9UWVQIy0eeITmAW6OLQ/UgMO4dvg4GEKVj67o7mt
V9meDCg77zyDVpTdKdH+j5NfymjeYYiRCX1OuYNB100GUll/F5VFE3eyHeDNYLx6YWqYaZPgg3WE
Xu2P1XRzcJnv/k20JJ3GfotIizr9hoIaA9FNUtJtpz/SUBLBf/jcwdjr1Qr/vCfvaw/szZEvWs0y
3EcnOvyFwqFALFZJ7u3F3zqybY24RjnbrggXYYn0FTGypb1gIzRWnGvE0W/maQZA8QClP015l1K9
yxy12s11jyULbuEdg8YA2urZNKvSCIPs91JfUl/LIcPEmCgnZ5GMO49fRedD4I5BKj4d7v5svbgn
CxxnyenTAUz/9ZdOIiW2RDyjTFxAp2fp0WSMYs02Ot2/M9AzkgZcMB5FdKFI6hkmUtnM4KSOA0od
59+yqDKrh7kVkcKQVThmGGVDnTseh7u2Q9PyfLl+nTLi7iJ9BFdrw6FJ5RqYWEka2rfxPnguw09z
ThaTv86boS0Ch4mxBUF0hyUu2AfkZGDtnf6yzIF6mID4yg3z5VnvoC0YF7RTc+v/Tu056FvcduRl
osvS3kQAsZC9br46XNHCvXLWcsSSQREo2uyCQY03noYT6KQQ8Pz5hg7P50JqIEDbx9RZu/yePWZC
SkluyNs0RKhicq3m5L6XoQfLxp+hy/HG3CMhoXi/geklCJzXUUjjoz79Obx+GQtbktK9PqCtqJX6
Toj4qlSM1XsGE5WkONTd0Zsev+UIVZxw98sG2EU3bL6trTN4SbDROPKlCiDEia0YvEyDgpjPN0fr
pbV5DBD6bxudJ+8i5GZgHPjcjCcKiKdnfLpb1VZQmT2B5kMmzN5wymBJQE5Z1TuJw9OwtTczXaHV
Jg9Cc+quer9dixZ/3kqGBImHNRlwC0vv0+AkGxrIiemfETvlnmVqegOMjhWqPby9k+0HL7SgXEDJ
WPXD/fldyQcJ+wu69ugft2XYZy3JRU0YWrQgzKCyvue2BRnIEBiRfXXaT0ZJZ4CF8auQ1L22mp9B
bRAJgdgJ7DZrFVStyTxRbQsBwOa07cQJNH7lmkNyAFN+viNMIhNDcRP78nyOMHHqD80oyhf/HmOM
gqhNkKslaT95kadBJqO80wQRs+0NfIf0jc6xC2J9GWuLtP3Tj53a1xruU0KjutNcx07SNE8SFrzZ
OaK4GDxgazT1mFcSAJ67RADxJTPWNAzaMOm2zwTLqsvr+LKmSvd6kAuXGzNjGqtfHpJFhnqy9HW1
fPdVfKly+wAxLgDjwqR3ZFbaH0KrQhRihIXAOasK9/wVLqoZf9mzzhR+Lb3d6fnDDoDU/xtZmANw
eFijezugnRyH0QAgtpOAuA8ZzIyRPKKZVVJIbS7ivVLWqm+e82snYSzu/B9KoWdt4hd6fJqkBILW
oyEAE32JCFLyuClQ5ImArJpQUCYqYNB3M45er1JjnDtqq6x5iY3gJJ6h1tGt3m8FlmqhdSJ3uf5P
ZiQpiAtCmD/HRE6zoTZXFhQYTVZSHXpE9Jqlh5vw8ST6L69t3Wx0/+06DHStJOvx4aQhn+UUZHoj
SSHPPWsFc/foFB2wwnGZk+vCqcHjtjXmcl7zzIKojJjR2sW6WKn/hVfw45JwswtZ5YZMYl+71VxE
UoIybl3bk0FR5irJFrmvQXx0Q7zaylUzUUJoQxPCQMa5MwbCIYd/rjFy0gcyEIZKT9+5gCcCSGQK
AhGhStiyfV/K2/TMwywqIGM6DPR9Hywzip30Wc4tM1soxE3b/hwdQNiCgVU44CmxCqvTYQJc+Xrj
n8reVr20c8cUXaSDeD0ZQLu62qsAW4J3FEbfCJweBraxy8u/DltixUoPXmwYELYWfskR9KXpxUXL
Gd5h8iIerqEdXSo4u+NIAYk9auarvCt7uWj6vHC/dtzVmGkp9D6psdZ8xVfOVZKopfd5xxu9AR8Y
WXOVMT9a4kNYlloMN+lQyxG44u4fD1/sHpZHK1MP7QCm6a30rEdsAECkxU3i8WlOYtJo+SKayLtJ
KWmrZkmVpUMlHxPQE2UX5+1pNq2TkkoMz5Th1mt9fZD0/+YyMNPcdjSqRlTQ+By0sLr6XaNdYVeU
dxbUVaRFdfZ739zJ+Y8NYMNRkZC8+FlGa4FcqU+U6J/l2F4VYu2j1wzhfp9vMD3b0dUyQNPML1m0
Lb19TFfrKQ3UBt/tGylVccNdlP877ddTGZl4gb53WO32fC4ICfpFHJV+Z//E/GSmth2s1X9M1/Lh
fWv2x7JvROj8Sbg2o4cIZWKV8DcRWVY4hAEozn1yy2yUIG6IoXhKHgTX4fZfcTxhgyDB3UvyGXJH
zB5uHDKbfohKkdUAdhUrIeD6MGcagf3K8AVFU4YZWKIUJC9PMrwT03vutMb6n4GGWMBu6d/DofMM
eiLNLZyarC8obsc99Xx3VqhYy2yozYKUOdKqWdUuxrrwDbbZnQLQsdcQAG5We2bMK4sFjiwMat5E
wtHpJInsmdbPWdCDpOFJyvk0MuMUE4msBc+KcS+gQPUZeVKJSs5MiQ6f0qKksmrLUyPtfNIW/cUP
2fOiXUP/0DEmRUoX2CasQsYMyBYaCV4L3J836LMFHJsKK/RK+4q2z0duO1dpEkEDbnhh+KNMpyFX
S0mrHnUfuCK9irMihQkESosqDfKbwLscI2VECdR6Vwe7ac7MzyL4/wAeeEvRvSYiopH5DO7wYSsQ
txjyJ9v3sTKtKE9Tq7KeJdzpk1UM1nrqyQPHxB9lbR2X/3fi80MWKRSxc3ko7wXRYNDoHz+GlFJs
efErvQabaXSKRzg+Qp/swGTSeEIdnJsEbfKbcdmNYmMZIn6R1VJB+lwofPraTATe/SJ3vToGspOI
XibTIguDHCswotJdkieqeHbqmbYKkW1eshOtT6enTUNEPy+GkREIiw9+A3FFRW8cZIZv+0KnEYxa
hSXFCELT43nsjbT/M7RLXk59cr1nOPB4sXqHMZFgd+NzxWoI3pYIjKHPRKYFKsFsyAVqwwnQ28Bs
hh439o8e5jIYl9wwVrPXgf5Yl5MWatvdCcQRo8E0lKS6/QdnFrUUX/Zvk7L9w9zwmg13HMd8O3hr
7IEkCMyRUCMgfSdDa+tVsmKasamqTny7p2a6q4dVsZyAvcch+oKA4F6K7nyDpr9ICSint5L7YXBz
py9ZCvjV9Qp90Fg5i+JBvYU/OGfiYSbNGsIOgQD2UEyOehIsT3k+6fPAzpls2bYHoLpm84kRia5J
S+3Zb1kn6d24i6KHy4u1yHJO/EeZdFB8D/Ujl0b3Bq+QnB1ECLRuClzAOElpvNpeH6mIqd/U08ci
cSvG2Op/KetjP88yBeu0fBFsfFPciDJq1qkzNeoO0IwoK8us/DK14BWz1NRild/20ZwMTR/nXCIl
8qLiEcBj6Jn7EmBDAlRApBfYNbeKnBT2kcXXbpJkQzO+iAnG7eY8jNIhSTi78ZptiFXt1imqLobm
wWknNIx2loBAlDjLetGbmeeVzSoTHjSQneqpyBU5IsBJTcv3ULX4QFugeF8U9bvI/tSkxlsdFoJi
Gucf18lwgcJjl5HNoNxZrent9w5dP2mp49BupXoptkpsc5UQBQdo/JpXXWW1W+FiPTAzucr8vZwO
HqsUpIzRoytC4LByrkMYAimskCFl71TofW67X/rkXPvQDa1TkVy/N6JUdu00BCaBgyh3daEvOINa
tFfpHpqS3sqESJBgj0AAZJwEaBysVTNK0DZfOG47AB5Ojo5sA6Tz5yVuEnKfhmHeLjFjQATJBWbS
g4yu0WnoQJqaSqrl+4CQXBiqwLpLHexQqVClWR1Wm95OcLnBi8gwTgdbJoLRoOkz1vUVvQHlYG5c
DsxoTTACcX/HGeharxECtdRyunDUdiJfq4gifURy41ISIQz40pWvXMCEqskUH8IbxMV5/Yoc6dr9
xPEkrXl2cppEE5aIcgnAWQZ3/PEqLhn+c+S0h//b0gjH8ULjhkviXMDxMeI7r0gj27OPOmDxle52
M519WigiqoeX4TZBstQfN7PnZwJ96sEzNt1X6Wr9kOwqeu6xan33ubyc/w4XXIhMCzjRs3eSCHCG
WAltN5hoyxjHPoyZWetv5/DVnyh5wIRp7Ak3wDdiHPbb8+k6fhnKSRfapXIY8IHoC46D1AzrSaRg
5hSp0P/ZQ88T505kl/asYcF0JAqjclZ7IbNuMn21xsCRhgjEM9P478pkKjDvxz5jkHo6RrZMnySb
OvLvHjB7OzIoaz2GVfQ3PH0VoULI+N9030qH+w+Wl5zNXX7R5k/Pp3OmzdIlinWSaYi4e1XGoHps
fz7A+LoXtYcoiVyCcdBFnZTwlzoPZtxAq4nJuYFA+6TZMdcVYw+LgTmdL9uLPLGQl0U2QQ2tFbM2
jr8azVyW85/iB1W9Y1ApD8hd++Qtdu92ed3I78de7Lm3RnQojnaAVAPidA+mz2y9EZe4nz2sQpSH
S30zCKwHZCwke1kFjOpXE6oTNefUDE1SUIq3h9hidhA7F5R85QMYZhPXkZuztsF0r0NT24kP4HYb
IWA+VWfU4YnCyskyXtLKgJayea+t/Q6yD/XYswJdwMNLZXIoxdOTPiQ7weSgl6hUi5lJBMrC7cFD
p4dr0flpqdYaioq+iTuQohyyNK/VB6McOHDiA0uWy2XHvdPylb9au+WJZpC115l5MXjl7J4Bjv2X
d9Whnd/BmA5raz6YXfPOlrJ83h7vOyk8KHP2DnLk33IAtoWI6SIS/8y6XuSj33X88fRLuYKYDvth
JZA/V30rdyoG3oF0I+jPGps+iksIFZ2rheA7YXEN38VL9oBvxwPOdqSBW7t6NMZm4+kYr6IX05zJ
tK4wF+Eyub4kehNj3ZbeFFk3oBeGb3fs6dpPrcIHrJGUso05sgLX39Q5gKQBQ6hN6d1KmwR3GGq7
KimbnRBNP2Gp8neUCCa1GiaTCtp8lqlN0zMzmCaAU9MVDsyJupGvabFEy5BsAx4BF7HQm8Gwbzf6
QpVDujenC60YmHS0FGOSDRuMVWgTXqd0O+P2vqj1mI1ziJAWITIVO0tXtcoPytAxQnZ3AZdbFL1I
+/gNJjoirXZhXgKc8vqnqLhG6howf9GQro3g/XBz4N4whswH40t4HCc58+GsPE6yrlgt/62Z8yiB
BU0nLtn/eyLh+vNm72a9q6V4ucMTCrD81a39AALOmo7X3znjsz/sYmNKBu/Pk5Q4edSOgn42d7zT
G459f+X/rfSWotyZ6dPMCGnVi95zgMSo+eH+g50ednjDMTDqaSTyYpGPaIdq3gqNBkb12I4PRPDE
LOX/HvwfsdfSZUdI/OvFzhfB1+bF9qO7F8W1iBkGJUOtYWa7j5I6H2usZ/cuaoVVzEJq+utRQ1G7
7r6DH9/5kr5oPzjLXKCJHCxNuAnqRH3vONry3y72Em3l9hsUpKouYXGuHAQZkRKHe8U/OQHiX5jP
kC5WPnk9gn2hzKSjQG9KUTQHwSxdtVwroAWPZYJ5rgWkXuYdTMaxTuazUqchXVZ0DPiSaBUMhY8Q
rKC/HXx2tByOTSKZ0CGBl/6o0BEcZHl79CIeYLOZghifnMwxKhOj28CrGkZRDH5hmn0y2U+iN5tz
pMMiXbr2sEizmo+XEFlXYLRQoWwbd8TmgJ5CWZyiBC3O2M45sJW6Z/2+7WPGEap1YFMCplbSTnD9
ywWpznP9lnuEBWNZeFFTjqtlwPkYIZ0csnQzdWKYRYPsZNh4l9u623JWOlyIDmuw79RctwOtHVIr
W9tqdDQgKV1UmuDWmVqQKcNs3bYvMAp0ZbfulvULebaUAU/+4o6zCP2IZsRVp2F8HyiflcDFmXW3
Z/pSk3jiq+gbYLHmnGrXoudvef/Fn6VsB+I8mqLlSLfJkpiSBhGnbK3e8yMdw0XZwqhL/BmcXIuT
28BH70tkSQvwsm4eupFzXBMBbSaLD/DBrw3htTqaR9X/DeNseFRX1yQLzyHvzIn6SyaWl6gmX9Ud
NzU26Cnvwtdvi2XSut6N93egYfbgnurXGSEqVpAg/M/QGOD/Qh9PqbF7T6j00eps2V6QFPQcS2uf
OXILAffcpKb5jw6PbrqiKb0GaxD784BhAwIO4vUGpM/y8w1j1M5tqPzwsKEJbR6PKt5ZuhqATUP3
wTYlpgelM3nBFOpDImtfP58TYwRJaE5buZuNo7vklShFhicaV+tPsj9tgug1E+pJbtShUVUYQUkh
G3yLMjQ59N9N1Vg7BpBAcuCioBwNE5YjBs2PPCGjWmCZvvD/orroYuaMKZ4DCl/e1uBU/BEypUig
EpoeCLamH5qCXhX+iTkVxRV2uSjdIOMeXeXLLBqmKT6mJIEuHgamlCZuDu7fidzqgEr1rvUiYR/v
aZf+mo7XHnW6pmowV1YtODGwYtSlENlfS6osxERkhCne7SkdlI14qBu6juuJcrVzxdSJrvCqm26k
nIkcnNbxiIjU93GMjwUBjYCQL//h3APxwrzOnxUktAb+fRqtAfSMX74fNmhFMcG9YdJrNoAeAzLg
jqtNwXcGft8HtauUsx6xIDq3yyIrrIno+DiXgTPhkMRiFnxPmD6UfM0GXZwRwBHT/BvXVZM0rAb4
73vi3aV1TDG3ye2LAugaHElnXDG49/yYSbudnNfw1mcJX0wIhzfqlI1QziLfpHvxNgP5dteO6kVl
5jB+XlEpOBzna5idsVSLjk/1qMSWMmnInOkxthRaoDXxse0fpuENbND2aTy8KIndymsIG4BBWpp8
YtRxRIx/SHBqiM9upQaI7xcyISUzK7Nb6OBLTfbDRUaVEugCb2ZYiIo0PbE0x0CTcFujGeohYkJb
y9op8vKNog1fiK1mo+U/YxtXHmTFWnpdBaC7YB5nPi5NMDPdnCzXiZjdN98rqeZuXuKqdowf0l7R
IOL9klYKV1b5LjluFC79KezyxTA/BaYkM4AtDhQRTdvUfQDE6f5dnRiRz3yJ3SHSuZsogkut2Y38
L+3s5KZt2BobICLNwovpyHnhOuk79o7JsQOpBmwhncQjPabap+wtahQxJDbtDDMroFdYRcrbPChM
zZeEMPQzKK34RNFklyr4FFmmKJkNGeDwddfZxSHTXRlPn7upz5heLaRoIz/k7+PDwqFr8hpz4cUb
Bjua5ozm4QawlZLZjy+NwfbQwDuOhMZ4D7U6YrjxkiSNxycTWgAq3ciXhpiWNi1P6rZQuzKl/cDo
IFEGm+aMpMD3ofR1o7u65ZBsHN4onYkH/k2KSA4MbuDT/La7qPQlp/iuVDy8LTD1kO4FY3Q1q80B
+Xr3TsQm6J7OPEDeuR9j/oIXCqMuQU+o1DpRWhfozFZ2AShUAwyO1zwkCKs25ostbCvm8oVeVUUT
KSLqLqrWY6gFidXmcUBW9ji0gXEDM9EL9pGGlYUeQyhSYYUEO9aLAlohUiDiAllIinfvkt32p26H
PtmJj3gAKGlXvlGAbKbXclkcFnoj8fv55c9R51+HOch90bTByDzCtLIrxIsOkOeu1t0scro8iJHq
42i2FNyomXf5Wwyo1QUDD5+NTYBfgDgqLet/b1R+Idoywj3M4cjo3n+CvGJDnO++aUDM/IBa6dF5
+BfR9992lTn+fIOX+TRpUn4KW/ciJ411877y2MdUYqqnFPMR/YMw8qTudozc6ofi5HEzVcIzoTjt
yi3o4AKarZrfqS2iv/UbFqZNIrAvicZpINHviH9AVQDFt8TL+dGstokH7dFAj579xkNqXWAZjFOI
6/T2LgtqmWV8qsmlOaf0FA714TWXHgX1otQ7uv68K7H3ediECTpzjZBXIijMpNN76gTztr/aD0ra
XbZ4s/CaDnQywlrR2neuZxropGePvSxw9USzpQZmzHXqDplutqc1kI70wvBDlu9ZqC5Ew3oynDkQ
HeZqqqwvdUyDuhnZ0ZcgjivLQOI++k7qXKHgaHbOnX3DW3TJ9wQOTM42XNBWHjzxwxaOTwhPwN4Y
KNxHn+zKwv5zbu1hTPfEoHXX549lPUjrg+2+wcm+YxxdwVpXGh9ZO77MlO+v+hmhDEh/554EbLGE
+cvLxkqYUzMpKYP0FO8MGQkKo408f/8EQIl6ztyI8KGrmdwz20Xz2TefVFPt70gxcxcKcT4LGX97
5WTjZUY+O//uscMlxBpwrlsH8EY8ZWebcrRvnhaKm4tIyRffoZ103uQUyGOVQ2kVBCiUEscvX02L
rXDfwT839+nZ1JnQYxuh0RShXnG5hjCMTE4RVqg01amGvg7vKUR8qVJDns9npoa/kIfTdTTViRk2
Sut0TvRFLk3eW0mWHJL7p/nYYesRKJRFv6Z9PcMZ1vRJY+QwQFArjv0NUrNxCN4j+Ym/4KMKvE9J
38wrFkSAoIxiKAA2RX5jkHyWhEnt6mXhI85fHkmU2VuzIqHhTV2IiImO6bdnpl53C0/vUHhZ2D0X
toWYPxIOkL7usIdCr+Tj2OmodNVFwGAa8D5hD4hM3ZtJf4zFhE9fAacQyBiA4d5lp59ZW9nmCpYZ
2CYyQy8/JfdS2cK72ShMlLpwUr9WC89yfgZD5TNE9bKAvOwQr8JrwdZ99HtBYCEcXD9zZFOK9wew
EyBZOSft6Vx5wmLU2U82CL2WGGIj2wy30Nf6lTHNbVuHmeD+Xe+17jeFOuke3A/NSKeTCBbU31mN
a0EdeNJukmM/MafNUqerq5odLShy3Cg8iSnkbau6b1Hz8eH5HeNfQo+h+0enJDMhxZQGc6KG1Why
sHLAJZ4zcpC62M3BVr6Y/WxPRymoB+4iizb00s8agzR+i9UJlWRIEpene9m14L+F5s1WUgGE9U7U
pv5jJL2CYOj0+KJf3LIttq+Ocn14/z2A8Lvg2koqdfJHKumWTq4MxL5Ik/NgGfEWexd575jq3uWb
jE1BudoyoQxonw+gUYSnxBaahJA78jSpXQZltudwBkoFgOdns4tIrBQtsKUD0TQEugNGP/wIrGSg
KmjI6csJL1VdgtppPC7Ocmo7VKxZxIw9p22bVBGpyxVwlnpBEasQhuuoecQoreci4khaBWnxIkhF
9SN2Y2IJAqhXlOZxGSeWNFAofSKYGE/25zskOb0YeoqIaEQgUBrnpklmTpXf7XfpEe6HeO8lPjmM
+eGAPwaHknZjanV0mQtcJdHd+Ll9bMtAJaWSOXKjutK9vp68qa62stwLqjxzv+Snr8NMyQ6PUt0y
frUN2PpVGhyj+adhHK5ONcmZOscnOEBYapMhgVgiwZKB7T8XZuO5LSa9CGm7awI0pVuQniJCTDpY
85xCQqmIHYCIbALUE4HwesNUcgMOuP3o9/3mGr0UdUiNHHHmuly7iZIYSQOBKoPV6gtxeoDyHbE+
kiUq2Qk/u5BQfCXNe+mItm38pNmDpTBwx35qLDYNvnSHToHi1icxQ5Shp92lfySbMBgEJWQYurJW
p1fwhEzioQmbBMHqzXjVV0vxYBDK8i9tMNg1KTBZmpPdU7A+ULJiW7elQFntJJsqaAVO7+msaaYa
9cOjGEXoquktK/FyEJaBWA41ZQ6ai4DRCJcox3qQggFFBpilyPdsHE05YUBVp/8xZat2NVDAawPQ
y0kkzi/wBLoI5nNRZZnDQpaptS61XcjfHeC9+8PtJoV85vinknXxt6iNslS+aCuGDehDettSRfKJ
+iYxGAcj9MGlhyH+XUm5WNv/Ys8m9VwuCV3SXgfmi8+NZyNxQ3zSEht6/3JGXOROg0Eocv61XDF8
ONBS4ESiBIdqm7sHw7fpWwJtaarB2hf/GNZoMRR4vy9trK4Hs2pjA0ufgn5RAPvsBZZs4V3TBYus
P98dO8Be2hnWdoMqqJRHS6xXq0xezf1vatRH0NLf+qlQp//v91yfiJ3WW6QLi1WBB0KJBj5JOfCG
5/qKHZKgaogYYeV0mF3PRpzkhRU7he9OlkoVl4Y0UBWncGLKiOHnz3ReVUs7iqjs+kOW9ZDWdPtR
o738wm+KGGnSUxDmPFpf4X6W2hMgVzi5utP0dsrPG1iNJ1TOVr/JAVYMzdmN0zbV51ANtlegdrUi
sxC/tRuNTMuxWaHKjFsvd2INX8C1No3rcjSHpN4C+LYH1SXkLBXdd0JUldCwWlD5Xf2KFn+yW2mx
MQ+wNJEEh2S2KWrFDDoskF8T0370FG3vI/n6m1BWelcSsfa20bCdXJlFA76T54Y5silYjq94C67e
F0PulhYsRCJ0tgMTNZ0ZW00TcqsnKyYj1Uuf5UFFh5kYG/owznkaF7KX1opT4YO4ZW0qwEFjrkxS
8NiBEZH1R/GHebvQnD5lO45HU/LR4xvswk0V9irzsqHaE3f+EQO2+cBFf7zJx0XzHKKRIlEzAx1S
3o6EUT4Gwa/JGVyL3WI4LncDcjE+9Nkly+X3CC/B5WcHCigQ8dTIySZylX3j3MeRDfzY1td9+qrM
FHDpks/PWwlkKigq3VRgGFduIzJhcjgxU/EFRnorxLuI0s0vagQnZasEP0QQqrO/JWruiPRdF5kD
eoLrWh+vNovSfFqoKIv8kxbSRhmY4Ly9Y5aeWdwG6sWmCZFVBUPEohD4KdHcII9LYbRsiCkIev4k
k0MUXbVgEmI2uIQjl73scVwP9RuthfOwFF8nz89g1yAS25mExpM0xsIUZPSVittcV+79A7THFWNv
nZwe3X8atJZKyn6Ym3opowEWWbUxesAaHufbB9HWOWNYVcSiyBWV3Gkh7SEsMlDLlnE1cUpsBNuL
EpmE5AT+G+MQAiaTXU9QMIlrTz+jU5J/MZq93FXQEEAckwGCfh82FPnuNRQKl6LCYQK8BVtSf7Bb
/SrK1R4PkotWuj9FAR+IJ04YIn+OwqHQN3HbgfitlaX3JLfP4Z8ei8Dj7ZdOdVeAeMc1ba3nDLcH
vw/fNoDRsIWy1m3jU4SGKvZTr+dfr147u8jQU6q+Q4PVC/PKGFcJ708somkpcAgiOXmrkDGHMdky
H/fIN+cvnlOO0CsM1h0RpSc1E2ZD6IpmqFJuzfb0HXddIT+oVPdvSnaetOPruBYE6lOfJIp9isnj
3LGatM8PkEIxeXHmeBKSSNHL4YIddZyK74kyMM3T1xRjixrUwPCv7RNJwjot22hS0EMo3hrXNROe
uWped+x1voVdx1rTv7u14ZvGI7B78bESJFEW8nsiYXks5+EgogQCEzub+FZwSe9UGpDoSCRruIBu
OhRMVFFBwVavYQvzj0t0rDpls6oRhAUlHB221SA7piHQFlJScSX0NKFXA6/LaVERpnTE40jREunj
0eb/qgpYOV6SDqG9So56/Z8oOFTwgxWjJZP2Il+ivAMGGR9hvK4ayf4P05A+azO0RTY1hd46O6+a
Iy5dcx4BAi6kvdtS3MdyO9QgluVtSyKFa3wDl2f4MkPbNGG98GMT6aYN/ZuPWIU4ZfKgPavlcXCI
0sXg4tk2uJ/bQCWGMPOmisJ23blvgTZQ0iTSKBpZmxWpms1MmvYqUsV/AOtXy+u6M7yj48BqSshs
IUsNB58D8k8yXha+XfyRJu82FozHwaJ5c8mVmpjGQ2iDY2qHqh1Pns7NRP4mQvDzp9GrNMYqg33A
hS5LJo/U5pHfkYBPmlG70QPS7g7rjiqZzzsP2IDM1NcK7etAokiWza3Tm67Ubi5vSo+GiCxKlxV8
tKw5kDQCFzrjSlwKpDDLKpYGBm9Qn9lpGZ3fzBOrtTbFUREiRNd/KUqGuenoGMaBt9mlNuiw/m1Q
s4Tz9Maqa69dRfBFwZV+nByoTqHIQ3jHfbY4in+SbuGZPsS5yaWLvqPcyatrUwn5q7K3J9CdXk8S
HoIv67/rLzL4HAia+sfPx84vKWWaEbAmyUkjPj6IfH/NNwHerRtEF1YVoU3oancyunxcjuDvqfx/
98EdvgNdaR3i7QfXruHVuLTBXYWHfs2DvvNI9Yvx9F+8v4VyS0wYUeYcDuje1pHouf6fL3wA3nd0
eMigr9wGmqVIh5MkIKeyusOBmKbqU2ZonlzkcnuEEmYKfO1C/cT5SVl0UiXqbQYOqRJ3SPQBjC/R
0EE6sXMRT49Iut8t+MpaIHl0m+1FAcGQ/R9jMQ2l19GYOIruRHxrU4BwONlfMLnsIGwlC3UcDNOI
cSjF5H3bmQhml9uagpsucWEenyeiclAg4Ev0kZu66t064YrNVNBo69CqAW5uEsKOXGYQLkvDPM7t
gFHwgdUsdVns5tho64OIA84/N2HcDIGRyBEqDXOdbtEDwsUHJneC485QvEJqx5Cp3H67QiCaI758
qSzus2e4ekSfV8EPQuSPPoJ6sD9220T/vSurK1Xrt9b1DUKuaLNow9KRYz7I1fYrDrGLN0xs0yUA
TrI0Vx/ybJDawCmtZod4/4Ig5iUSIoo1lwfafUqxUpZLEPSI7FZ0m7H1mNYUyXTwMRyQwRPYPIgN
ChxmMXQPpH5wHhWPguvh9BKctTvoJzKgmL6hEQP+G4vYRiWg+X7RV2Iue6uV/IpD948+AmEm2p+/
yFKBNK/yHPl/S3p4I+6YbmX5KpSghu9SNjo0+dOndEJNysY54iKzB3adY3eyrVc2wdXCK150fWL/
cO3Urp5NmV+zEKiYKRl8ysI89rrDE/p+w3WYfhFtlBJ68Rzh6w1jLXaVRL3d4BQ1xC0dloUTFRKZ
s9PYK4XE85dXqyVE+jR3p6ch132d+CPMWgNSWHACfN1hmICJANtlpTmlqYNV8OLvYKpEMi7GI3wx
28rZnDyu31OWIzOE8aZHrBnUboXd8pb/NkVfwAQPvhNsnVt+R+o4uJSWpHmGg+BIOoA2YspSxhWi
y4SxC7/+sJwJSEgeTpUPfrQxcZI51VqDjJZOpu9w5LFg890jdBwd84ci8QMpFxPVf9FpBnwTNZTE
jEbvkf7lHOJmV1JW4ld5uLLPy8yn9cnwhdG06Y2B98aOZ/C8IBnBaqLkRH/EHx5NCZ3Ugg8QbQ7k
YsIGG3LFdLHvshy6OAnc/6z3PrnYLSYcXn8RP/OGjTxG9H2p9mEPzvq86Mn0bY3gEDcYG353beTt
QPuQKdMGwDK8NBuLi2vTjk0dypXTEwXIt/hgWJnFvCiUJLLqt3Enbz1AgVRS8hsFI3UhQslzzqd6
+N+5JVulStu4IzvQowsozSrrN3JyU3axglrYWW6rYgPkPAdA1Fo6eRia7lEODOvTn/Dt+bLrT8i0
QcuGxclmsGYBu5MCAqUgFLDOvLg68bvEid56QD90xKSYUf8e79xQX3qrU0xWDZ/q3nQ6aJn0Tztu
msydi1ARy8UtwRM1RppejwPTH/uxnzghpfbY3M6lc1AgYDmTO594bZppkOe0ROwviwVKOS79pyac
/CVJmJGfQFqN93U0cNw/Fx292kOCsphD521tvAZnkrUDQoDT9sBfUE6mH+2RnKI7VPgsqOOuaUyL
d2BrnGnMXD5pmEfXSJerP764YgNImQ4kxmV6xCyep1VECJDO+67oHZKdrCLK9mlO323oFtcEX029
jea5fqtHgB9rwwxS594QNNKUa5dZvC8aj7yRjqzsSi/tmKVPWaLcnth9/jO6PXHBF/wMLdTNsQEH
u46/soQN8s1ycoFwq/m95L1UOko9au919Qc8ME7NEwUJ5If+S3TRGMiXIExPxzilfmGr/uOakzAo
GeHhqigX6E9cYpgdM53Wk1mAmBQJOJ1M3cekoCOy4JgEZ89I7ZPfPjF4fGewGFFzkYPZMXScnsnm
JlMdLV4ZZjTQJ7JJBDdgl9LgRtWnnxjtNcEEuhN4PDy3qbpfg915xzUf85+2qYn1h6zS2Y8yW5t/
xz+1aDF8vHjAqz5tURzOLDotb0J/DUASd4DqOGAIquOAOumQvXI3IB/VPD9adbAszXSuOms7Jc+p
OYONOCZi26Qu/ycQ7dXiGKRl2v1/hr7c4G7A1ZXXEvtUv2G+AhcSv5mdoh2WHgVntAzIqVz/KRNt
oBA+/Gtvu6sybtHdWIyWGRLPXMdKmEigAfeFf+g1EBhr0AEMu0YTFuLSz1Dlotg+HJ9Wfri6lSkc
gwrrS36bPuZhTnT30OF/UDADyr5BXUAmKkyCHxdud8zgDUqKUYYruw0FiQoWVZYDOWSaio9FAsdK
SVBpYij6j4cC7q99ozEuWWcgAawMJznIf1hcMx7cYBkoCW7S1AE+TIzouDVleiWswmSBwWZKc/io
q+sAUVXgGhmfpqVj81OhqLSwNLUa/AthhyPUPUV3ZAcRf1akB5r02lHyyTJEuuQyunVo9FU99c9I
FTK6r2RM2dBUom59UTVVqJOi6BhCEkJXetjljKzlMpcxK2QgakTx5xCnCeVblAZQvaf9fPHe/z+1
M7S0sZ6smn3+LDSBdjiBauZEkhhjjx51swuwyHlIDqHqktxLhhTDmbAjar9ETBmpBS0L+54g5ryT
1q/vHTiq4vB1eB/eTzUv/IvKhQjip3Ds5dlxlgched6fuxlNdmljzoli3AdyRPhzAblofyMfTVrs
lw0W84RT6HWDEjPQoiwkcSPMdo02WMzbETfnS+zNSVnwgtizwY5aBD457LUETv5vCPDDD2oT0W1M
U4ypfvu6yGB+Ce7MZm173Z2gMpU3+Fz923JqnZ70rTuc/Lq5F/2o2oWY7nxw20W5NkzSXYxpA3m0
mGwQ9RJ9T7TSjcosmDbRZM1KEFnN9hA45KOLrCnIKOYHhfJ5f8PneRFmR7AVgrQsp9U/DGlZWckk
MGlgD0uaKt8rOVKoFl2tuRUZFLKrX/E4xVJ/3eqmP3MuSl095xXLSlYohTpQXWNJA1DgOl7KGFJs
Ov2G928jADK+BiZFpnukGSygKxc8l2iqevCVigdGA6QJFeMPZliISWXgkYk1OW6vec0O0tIZjoL7
01S0bhUVygxbPEQISahe0ICCZFURVgpOLpfPXRylbUv8BpoRqZ3iMUl+PLHDODwZVO2by6ze8rmh
j6+bSHfUPexWYyEAfjfC3qNnt+x29auVRUibv2BGnyDM58PWW4Y3cjoGfYmAkRsymM/xYD0zZdJS
z/4RQBeZUrwORNCyNC6wTW0IoqplhULXMalfCZI+n1D6bMGOllhODsl8xszgMsRRyYS2a8+ggPCT
dK2pPkQSDX36Oc6dKONdaB6c3EGu6drVLgiBinTpYhc7X8GP1EQW9pSvnEQ4wzQhje+ButrYNalv
l5iCcK7gJOhQyYlbbfkX8UuQVk7TfP31NGrfK3vOr4eYWYuIP0uL+91Cb/2gaYBZJ+rLrueUvGEB
uLtfcd6zeMa1xAG8nsHGBC/o3a90jNtasIHS9uRqU0uo5yL0zU4iSzRi2v69u5C8tTzEtyhxe+rV
5FUghtNAbUm++KScE67QE8xB+KMeRm48XZlcYTGkC1l3azsCvSRWwx9B7zHJZUsZo+IFGe3WyG2C
5sPgsTGUpiM1d5sAx7xf5hPltznLN2GAC8VcucA/ZOak6hWRm+6bsKmR6fs8PDRZNqxkZZf5vvM4
zWrt5X3IphUVuQ832N0q1k7wT798rd+pjOuWCA85RuLl9kXH7NAMV2LaNAvBwesIpBkJbliyTzB2
MCmRxTmMamzvTuhuX0GQgHdHRPC6AN/0Y6yW9wuuKdN39/JVAlo8qu4X0GeMHhQdhKxoyiXweoa5
fKwvjSrvZzsH5hy0vIpGRBrVDBD2w1UZaMLtVQhIGLx8AZpECarqQnJkk2HPwc8lJaOU2bLgm8mH
mr/A1wcKs4pSeIhtSOEoQC6ZBOiRSO9kJQIDbzmpLtYhz0pkKsqzVO15v/KYRQiEht4jMvqgZUma
McJ/EZp3MsHBdpy9JHEJJqEtxK2Xtai5p/ExPwJsW3W6vopLBRgwoplDZE5Df8qeuCnVZxgGiMrh
k6YCmc1jNQYU60H4/+2j7JFkmMuLJLk12CSw6+8eteo1W08yGsF4IOkrRSpJEeC/PvT20hy5qXzP
TdtsMdFGLSUl9glk012NqfK69b9dAzuEqpXK7+6jf7L+cNN09DgtjpdbWucX7lYB7D5Q0cTmvZY6
8qEH+NcvW2ItheXD3tExQ8+iY1Wzex8/aEItB+9Lh4pCyO+ogh8SNWzTuD8X96ULsrlZ88iCKzVt
P7wzj/sklOh4tXfa654Badi3JorzcRDw5F6EVbLGm13VfsmAXXqZ4KK7EmXdoYHeBtFJdP+uWicI
iZtKLvga51sgDZUrec65iI575Eg68ndOnQdjVPys4b9DAAufZ/G88cc3YGx9oXB3eSrjGrBhQNn9
c18sV81Fsk444xy4tzFtr3O0GzqBYbfQLxDtA+FyqV+tQpmnOnxAoaeu5fK7HXIrOtkdA7TkFldZ
+wL67ikWCHlsmr3vfIozen1+vLJMnn6NjOyPyEOV49vK9b+IGpiGExD5Qi26z4cG9t+WT/jCo4Vw
XmN5pDxpALv3GOOTQeYOuxnWkt94YIibs3AwJMs4cfFh8SHEilGiMV82ctadsGqRW79hgMawfMtH
LvULFUM5CIlkW/uE9vrhstkaPrxlYYXFtPyDJAkr+SQwiNW432UqkD6NXSpFTGDRfs6tUXP8svA1
dsiJ2g5dPQWihhYXMpVFuRL3Nofe+v2O7ebUCVp05OWYGxbgFrDt8luaQLn9LAzqgXGdDXy3zpUP
dv46oUbuiMV0H1H95dheE7dEaglRP2KdUt7fBT6AKwrhGmFNSFLZoKKWOcxrDYVHXhjUyvODyrWm
IM0tY9UUJjZo5/8VBoCEOlBp+afKi79VsUBT5EVfOdz5jOlEgIEfjckLErkHqiutdvF68cKDzdaH
3a5ufpMBuhYyCJYn/1aV27ERM3RmnZWzOGQ4cdPBH16SqEFJcZaYhDqfnalPU8xe7HQMEvqbVHn4
AUWeIymfB3GceVNsnQiTzkU+bA/lw64u0Xg48iSvWftRC8yHrjQwNu4e9v91Wj+Dci3Loh4sRVPk
ktXPROkeR/wrxoHk4LgpiGVf27nuSDx6rXfZyOtJZKqhsPpftSHCsY66FnUCGvMPR7z7/RVVp5a6
p4nvTL4k6wNcNwH1VR973oReVY/neMbAanytqiT48tnCalv1sq6OJvec+TZppvWbLyVvqYdaLgI+
szY09BzhdfoQYC/RxD41KlEm1GVyR+9i2QjdWLAK5NBLwpqKd/FLc1uz2WvqUgYBqXD0pW2K/b61
tDu7VlokhenTbHx0HNcURW4KBotBKyVkTFc5FGdZI/bplQ4/+iDw69+zpCJKya2U9L6MNdhm7egT
TtrdOzjvGDBLK7XyyZErJrMNGFKEZpPfZeQ/GvDdD8b0uA7xqD32zT/JZ1VS/8V/GQdOxBPsuab3
bmHz50o2RgFvfxT5AJSirntQDDM95xnV2R7pnY6E6w3x1txKcbU1g7uHnwFS/YJf/WpObyzH6A8o
aCNBFkbzIvOpvARY0xQ6L1X2B3V7VDUHPrjOJPSk5Qr2kYlji0+vNiap+XNr+tvJ2rK1O4mv3I6g
yUsXJiBjvwF6KjiiH/WSO+MfLnuOvmqPx7Yji+odCuDDDbF5tVHt6fOyZTuM+9+oXVNkONST4Elb
qiKi/HOK+inR6REhIJatJ5hJJ5piyQu6bhke5ShhYuaZztsjSO+IqrpToKNGdN61oBAWACy9SG+w
Aa/uu/bSI8MzdFQy6cQLtLC/eJsB5lT9ZQFHa1APiigEb/v+DeSP+c4umdm2p24RSexqfiX01cFn
Cu/Hjxtn6Fawndld8yY/tauiG6w1R9mfxjjQVEyuKJJsmMOumvPQuDoq5/14PnE7h4apXDdzTHJA
LvZXL7GX0lzi4Kvbu3rcEDaeiJayiCtB1R5y66YYoe5dsG3zQLHfXzKoZd6/7K6IaonzTdx39TTe
8/v6An4CkeIA0buJ9UkqrmWEDmgN56OD9PwjQbtmdcICPF2PulYGir7jJJaSLDM2jHLSmA2IEb1H
sw76nm2G95sipYIyxQTZQqyH7WA87V3cdxDbZVoImOmm6qzUlzGlpVxzeEq1FHdQOnxPjKAhOp2J
uitCfF/pnnJwX6U807k0BIo0JwFqNbyQ2i0+9yEJ5g008mFAHsqdCpXBpvf386RIZK9MJq/HVn8L
kS5Juh5e2IUrugttR96Z/FCAj62PcGxXA/4nVp8Wiagvt0lBhtSzddDuGh+PpnXS9AScjcSVK2pC
f0pQEyYyRDJoyTI3htsCrVPcbzE28qHT4Mt+FCm30QMMLReSV9ZG0K8FlNdMkA6jqqylsF8egckD
5XQd/kUODYi6KI4hIb5ZP2F290+ZjaaiK3vsA7gQSdirYYhdkgUScygOhT0pHcgKRwJdOquzSQYy
7h0k3cUPCPQYUh8/FSYwp+1KXAtyGGkERcQ0acg95YxrYGZw8nIRXF4MACrkz5XflZu8J6KWoqJB
n5QHc1xscaeJd0GLTn5ENFZv+hucvlhyeV/VTZ25CVdWob9oBKCC8mPyZ98s3Lb5ixVTBz1ap50r
54QiBYWvLaNdvk7lax+3t1mK6sZm4LLGN0uQ0SAHMwZbSQ0qc65WOB3qCTAbs4AbyuRsCp4eCh1Q
F4pG/v84hZIRysFx0dDZ3xZbqPWZDv3SBe44L7/pw7bDT/AibtotitlymkUWyfwAs6ugFQ+LZaUX
crDWUDG3ze8SSw4qh3eIiN8y+XC+Nir5MhXBn01hg8cdTb2S+BEaXB5IhabFf1o9XGhW+ZgeUxTQ
EMqJlyYJti6fG3/NcOdgQrtDkiRJO4ibV1DM0uOtc2orJPxMUxwnG574c4L4WpJx4V9YpXOP+TLN
grW9DqeSOfx6KiehTknvZi/d73vtUZJOnUVNgwdgmraIiWi/mbGeL8WWOrSQyuW0AYlZdDF2T3C5
gj65kAfk7+d7BcNluXyZPfZ5EmyV3C0Fn+4lA6KzpGyIIZHrjd9/XO1lCHktrNByiYd/o2qYpnWC
2A2jpF7Jc8FHzMxgqoYiWf3tZBsX/7Qwbb4RYxLXyjQzLiDMXkrfmggr315ExYvQ178X7IrrQkmv
Ve8tB+dfDOewTPZbanlqBXuRRzShsk93uOxguPFoFWp0xUgUBt+M8hH0wuClKX+MteD97Pk+rGcA
8rKPvE4xHr238+5LRQrBzVnoRlggF/EulzuE79h75YjrbzWTcLWGKtBCdQxo92CuOWleqP3pd9nb
xoLQRqXtHbvFfXxHX146I95CtZ39AqOHDomEqdhl+zTusdyfoW7qUGhc5BFZ6fY/unGyqU1ZUAqa
aIb187quINCczHfcgP72AaznC20iAWdZgKxgGBVGBK24Jf80Ga1mSp4wE+TM9UpMyupLpZ1ZGqBl
NRzpCtYoGWK41kuouAz/Jlx3/bDF8COp27Z+V/2Pk2o2XQugkxQ6TuYu5e9ypDGGzzg516AR7Z5W
dCgV+3zrsiSd7NRxJBs8bOhhe4YewZMKBcuKAXc5gL1lLLb0JKid5/xo4kl33f4+A5rTIXiCbMcb
owyrwhpAF805ClrdEhGZln7ebs5Wy6VUyFuj4eczNJH4WcZ/ApuhA38gNZgnqauVagpGBDlAJ1tM
6zVu/fK0IZEe5DdRftd8BUK2tkFeB2dCdTcneFW8SEpAPRNUKCRez8SpGNyO4s0KB1hxB5R2/0aW
+YgsSienpx5Y5NxARUog9KXezH1HW0Fs9JLK2Yqn+5Sfy6iJe1vKA3UpYf+e6W7BOi6w9t/avcz9
c+kv9Wh6abrxQy3OsVgrnULqshMMo+tx5rUAXjVoj9ebK7xT1+UPHNnOd2ayhFO2v/d7FjzEmOsL
SkOgpWy/+iItcQP6zKyOTAtHj/kQLt18J3V6EXNjzARVhav9nOrPdK7R0q8mUBfN+LevyAHCIQrG
mkrhdPR/NSxzwU5D8wSUxs0TH7ZOpExQ+UpXUxqDkPnPdZdnC2I0WbZIjqMdiU5zmVSwNMPQuBFn
sI5t0TITmdt8eF0KeaFIW6tPpwNgBXYYEM16Srq51FSfJIqyOZyeX6k1T4wqZSnzXNSjnIyHctDB
+c7YOXzVa/e624+wCkmCHeIcvWMDzqP29wjjDSY7xmNKcV7qg0nFZCVMGvmfs89u9UWdGDnDCV5k
x9Eus3MnnKue42zOrA6uABK9gcSyBdDcLv2TEK6Z6Sf+B4/DxII+xjRLpGk7aOMTN9F83g5lRVNc
jJCIUf4JfLh985x5Sh7moUre0XEeynCopVJ65JoKxraAOr9UjhAAGDUp9vUfbBtnFBkYtCGBeG1B
L4KXdBT3IIW6GVV09SiXvBt8KPHNhsPWqHwrDshp3U8aq6Uju9qCAiLl7DoMdihokM+eE8rLher4
1YdrsNSktTyuci1UIRgtyIIuMbnub1ogqiIVfYLQPEu3urxaFk5t0p7S6wHE0zURelARFN5NFIia
FnV7h9MqZwAIzXmzyoYLkh1EoOAr94eIQc9wy4ysAQ6wNsOhQRybh4JMmZnF+m38JIKbrlrbDxGt
ChFr0OSbwXQNKRITSKu3gGwXtjxpFP68mONeYiYe+9+84WN7K3XX3KB16QSFsoZ5by2ze704sUn+
VSljWprXVag/k1hCafK9wHjqoRg/1XlTii+jJP5i2sOKUQ4iOhEji8xLt5bQSWYGsr7rCDskIMwd
eI6DW5rcBduODjSJ4iW8C0MdWeiWX33tFm03XAv/8l0oYTNia5ClqkjLmQvUeXfvki138Ml/nmbU
Gv42TeVinEcSLCY+JKIcfBV+vBD/+L3w0cN3RE1qU5LCE+2whKj2tL8jVXpdC4zOD0JZ3dRzCdQe
rAPtrcGShj6v0wH8a13/shReF+NiECDsPU/0MCCpDnKBzjfJy0ORq8rIJZLIqJjt1i0YUixM22gL
vlYarBx2Wwu71PhEoocbJl2/FMpy/IfhvfUpUBNWlQ9r8LUp4RE3GkXpAAUJBDk9l9j8Uqa9ZzJf
PvR5h/zGSe5J4SDvlEYZvVPtOWUSzNRRFroBINrw48sSTE4wTts8hUe5nJhRlH4EVPQLtobSof6Z
bGOjaWLYgYTPtELZEOC33Mvd1Klfy3L8Azg+T1QnwbHEZtmQxX32LJ2bYwpHcfcwu/1c250t+CyZ
8zLuIhFVCylKgp1KSqjTh9wznjERzzWdooUNmygU//DGDk776unfLXw/ICOGi8NMfcc8S9SD/4Ns
PeBg5UxPRO0XaeJkdZrmRfDxBVP3librjG1fjMjSKZxOdZjEYjJGgpo6f/WaJN2hhYXTo+7PyWHE
+duj3XCbznYwIW2dGTsX55as4CRhGo5XPJfO8zENFnXvrRbk7h/i08aDzwBGsm4++nAIiKyML0TQ
/BFgoywurChVQ7n2oaSBxc2IBJixZC8IXn/wNEoU+AjGbUKcepWUMqGCMY7vpX5eEMudqtDDKe+F
rnIMjuRMq+H09MVgeNaZTVw+KkZvKQUImBXQTENiaDE9xVi7T1UdhLrjxP8ZQlPgAmjixPEMXwci
1hHdd57G7W6+p0NDWHpNh43i+HSpwJyHIWE49cc7G/5EGatbmb1lBxqJgFdkYMYChpRVhCsEEB+O
+9XKW48XFN+JtTY4CM94X9y6B/N/GoLnKAWFOb+4AcfDT4Bu6Tuyp3E5Q2okzYiH981DJmlr9VV0
NkMLGJxZcM+5cERlHWt5Y7u9RdlbNfJVXVOqTD2n2uZDK507gbHzMCgSzARW9tb2/SAEv6vFgFKX
7OpKIz6v64SUU5IsXPmhaTUjTbszVw1/okStuyASZasY/n7yg/BeRQcUNGFhqKy0t9f0nMv0jeHX
vhn4dipIqEDYJedqZMNwYUe14cyZGZ9rND5XXsLrUfX9qwYYykrot9PQsUorkpuBjXtKUrRPbe25
Gag1UOjUETwDcHyAhFFEyhSfU/GkmYA8ufAnXY3tqPc32cywxYG5gTTbwIZKs8O+zeolztV6We1A
+UxQipXpKSs5ieP0EL+AyhzkDnosfdSOnWZPVBZ96xBJ2k+X5mTsooEnQdJENV9uYCyZCEeml2HQ
c+pSiqNwc8kAnKzeeWLMQzFYmoQq6OWV1GtgHAjVJs7ccYaEVqcAq4Wl4X/2+ywXaqW77cxPGvDZ
3SOpzI8tHtnaXMJCgWbkLhw1/4mzS0x6IUduvEeHYphDtMOJq1Oq+f7xIwNCLe3x1wreEEK1yZMm
djOJcjIbCMPxZk7P1bEEJzzzR3eDyLZ01WFQwxD+lnq5O+Ie8wKLJRbQLyGb7ut9GjgKrlchqFjw
0URr4pSU3oNc+vKrjvw1IdJpP0J+gVKDhfvV516jUCBCoRWqEo3FN3egn4BjjoIVdndPnLn1LJpl
p5iIMjl80aUAvQUKv1bjiflQc6wJm2dAefkUG8JUtYoq+gwi7KKmI16yMWTNIY05kq1WlVPb2yi1
4bkG1ivXEgygsoQhmNAihljcC1SI22E/2BA4s1yP1TtqYT4TBmDeBWfPSyTNp0vMI/7WvlwJ4myb
KP1NSuWhPXqqAXZAs8WGvPFkqGKjvU+1++GGIUO76/eumS5qp8g2Jspi+MQzl7OzpMDMITNSgqMt
try4Df04y6ihL64/8oR0fLQKkLjgnU7dxm6ZbNBo9LmjJyKhWbZ9SmyVDOaqnfEE9/XmzTj+KxJp
VcXHscZHYRTqxJQR96AtEyHZr+DsBg/VfjBvxvSMWw7oInivdaaZHl0XPyai3wakmG9WEL6iqjr3
qrSleL1u87m7TRl5a8NtW4GmtpzeYJuoTqIa/ZBXpKFaU1kRce6hpCQp6P+dsaxrBupu3lJbwWLW
SDGaqBpxfQ+iZ4M4UUnig/FsHNY4ZbuSSq3w9I7u40iv+nSXnp/hioyr5Voiffyi7hfq9Egk7DkE
sLJQkGHwCuL2Mv43jPOh6gnEwL+jir0jS/KglXAH4Uu18Ww3u6YniMejlm0Z/STlYLcoZUEpTsKP
60ds2uxubTyQeS8CiK5rYGetpp4Y71AId7rhqCOvPx1yACM6F/snIFdaHqBP+Z3ZXLg36/FSBqBt
mNoq1Obg4D5q5eDtkY/CLcPDcmEeu8Mglafx8acCNyyX7AX+u0T8pPBkKrBzz0OEJSU68d8laEYt
srQCr1mjNkNnHl508GXQtmeMOvNlfV5jeLy0ZnZGge3p+yQzeUvsglI86/VlxflOy7g07euBIYBP
1+5ZBDX1c06d/uD0r9nztldzGUuzF4PJBC1Yum4m0fI09jI0BZStH20Z28gdWaBzrLAWoH8iCyAX
hyE/XLOgXtrYC+hQv5RJqlEuki4AA8Xl1KX3N8Ajs9efIA/fuu+46Hw2+xZuVyyiyEQw+iiPkUSM
NP9ReyFQWgAZwoEXT45Tr+ImKrHMSf/ad6hvRBWK0GqWWN3552GuzzCm2x9UqzzvccCQYmxfdrJy
rUyZHF3yMAm88bqu/etIFsLlqBj8phG6Nu9eRvV8g1YSi6r11g1D0HQsQFNwXoMmoa8cCwcjAjGW
YzVSKK4LTSp0Z6WsvrQMASPP0PiV2dk46pcxK+Pb+zQgEtonenXl5wVT6M6wdZ/crv9UfxFTkI+4
UYihTOZr4NTBB4KBWC1ZoG2/HcQOTzIBbO9UaMvBOhGkKCN6osYOvPAHjzxFJmledvSs2P975C22
//pRNV/suxPtEDa/VaxqWMI6zdgm2/NnoBZM/lYNVDR6QIVWJTgJX5xPfMn3yN+upF0Bx4S8HANc
kzDLK/fYX5MfLt+0RGuFVhGjWoaIWaGjy3vnzKN0UV9SnfomljFC6AcYVMjworzFSMA4LVBNDYUV
Q/kYfy7p+bTxE54RTVoZywhsFuiZDHeLPBr3I/9kBq3X9CwZ2330Z2HKyEhxQBuidPQRxGNMZFVh
3nAXgekgzBMcKwcWKFHhH1tNWCHvNPTD1Zm8ZIZHQOpCBWlVT+8JmHSC1rzp7XNTNfU52/+VXaZc
DnVs0KJUYv1pMvHMZQLS5qCq2N6kCN08bQvMDR0vYlS0eXXyAOW1XX+qeYHHbdJ/f7A/2Zqsmqn6
FdoEE35Pz0cqAfpDIo/g5LcVtLbutS2MYd6fkng6UHdZw3EnzAMsUQNR1MTweeC1znqTI0kAxMyp
+MtGkXLRrEyYsg15/UoFql9CwQL4TJwlr8fHjW9AM8XAh9OLOWUrzJ9gA/ND6/i7Gj3M1sEr3Kn6
Kh/4DvZt0CSqeUwsWMzQbGotDpqyrj9xtKJ1EKPAdupL0XgaYOsb1yVXO19sx33wh/fVEuwSpJpE
iYX6Rq4FlL2AimvpCBMEzeUcUQPgnCEROgU5gcda4dsRpfD6UZED3njUMZToQtNxiTgPSYX/iNO3
FgDwEtKH/jV10yFVJW30FnZVnJjmhfhIWndMXYKhCU+ZL8ootZNhC2IeNpVCxRJjdsXSR1oZtLVJ
7DIKZ8iIIBlj9is/Htn1dp0gdyZYRfeAF8jXYiMC+3MDypIcWe65LOru+/WLreQ5O4+iKKeJuDyg
WFfZISwBDUGjOoHsPJP4ULCJXlKviS0fBiJvENEuc6WQAzKFESyYbZmIZWlT8yqej4YWCBUhG0tV
f91Gh5NdA3FbWx7Ofw71T0bZLetVfbYVF9wcMEcu9/DUZoutyS/qaokvlxg3xPt1DKm8TTQDWjjE
aFgy112nBSbITIgt8FvAFznMZDCeQa0afuVX5yQRtUX1e6UmLRg2Q5qI96bWRaZnITc0YzfdXR+Q
eS7rI4rnqjRhXOIGCNH0VzD0ZiXc85k7/gfmuhzvsACDNGLc43qmbS1BnKfmAuhaxPbu87fqtJ3l
MM/bZ3aq2JbTwv3UcIjZVSaKQUU77QdC5OGqiuM/D80q2H8+SXZGccdsUO4IZayrgu2qsWtLu/dM
LAg4kBMadlxw5x8h6SRWyjmeFSXnJ9tY4kXnMnfUmEQlqaF47LtiOO2njwcbkVgnBh+bECN7rNnG
VoaByOXiA+xvXn4/MLsmiVwxs0j6mHnzTSPuxDAEBy3S7jmIpj5JQe7ODGaTlkJwqXXSENrqkoTZ
QG/KDGz4p1XLjfUjUe2/XvOtEGI4aWDjirLBXphwlkHYRuGNdERqKLcNUOzdtxU8ZSZVkzzTJTz4
cKdyGGatqOSGV+xNpBQPU+5KkknS5RGtW27Wvb3B8LScGRd9ajHmIoxLwXiZjs39dzFEgwNL4076
KbkGyZ878QgxRjCbBLQe2D3nzJnzu9L8nHGpQ6TlOONDzoZM5Kt4QsYK3CrXPcdJDsFna6mA1B5Z
mmkKjCx8XmeZ5X2uqSN1j04pIM/q/lNOp5HHF4L4h92pVseDJjZXMck5g+6omKKlZp2fEOqMmFyW
YZa69xHT4OULYbUg+lKealvEdZC2EqTBxTcw29FVBle+80j51BxQvQSMsFR28Goc6BtHZoGIIVz1
GQwY9scddqwgfG8gQ8SIHHNClyOpB4VpP5NtRHgWZWn6MQfayrpcqzqtT3y9HKNOJxRQNkBcuhVT
oIOr8x3Ay6ezbguNMRO5OAg/5C4GeQscV5Cx5Lr8uG6scbgDVAF/by4HdSWJU5UWzCPGYn8J/qlE
dlsZqJGZDY2+Rl/T8duPzpPfXYbqt1OylF72tsRdjHPHXweI0RTbDG+Mw9wr3BwBVEMeDR3fex+o
FYvbrkwaZf5vnnA8t1m6UKN4dyCpoTuvHVVk1K1DlLOdmKoo9b8YLlBiNDvZoJWQ1abT8+P7V6ah
RiBEf8cC8IwoMIMkHrC41NW5mGWnUlgu3C/EuLLAm+XT0xGjdU5rlcF/g+c8l1tVtWdYItu47CCl
rcH3IvuPSe0nb1FnZUAbxD3A4aGc73XMBDPlY6O0Im9Omk/7s/jfVgCN1xGROgg1qEoSXxX6p4TF
c3733/VqetHIqh7HTNmum1CkpnCaHAp4jtb88oizVF8MC7LHX8zkTqa5sz+4YiO7onrGSZl796JC
ztFwEd1nQLCAm92kGxfst1NC+ELnCxdkY60DcGoY45tCyqPIdLLzVUu2bfrlUMLLsEqb+5acl1MP
Hg2Fqu0Qe8TOQQu9SQOrrN14ZwCNbTViwi8v37XKc4ZATruwMdOKHHN7iQaHJTvffj0tH1OJweJX
+pveCPVcy28X9nVLwlRxBBKWyJ1Qlunr7Afi9cWzVg3hY1jRe20Hi2ZthtDQVFt/EoUPMuqDPBh3
g8r6p3ZnWheGVqfpVj1lqWl3bx90d8CP/rdK/0RZSgOqqB8+O3ZTFIEZjoeHOoM8dTn6SndjcsU8
0/7e2RngStaBAbtM3vmwVTc2N0cNbyXLw981PIfsFWBYPvNhGbDqAlKI6Mak9lN6dNXETmRje/6c
d6QtR92jZOafHUlz3qfg4rR7zphMzOYqeARzVbPBe46bwJODm21YED1MmTvBHnhuIOKFLcLygxXE
3Eog6B+U5s/BFZ7PxN7dt4u/novx4CFoNU/t6jbhl4mWWKmFiHNHDlF44KWRshuUp9DzeSSETLW6
fA0w/R/LSQf0Q1Z4RjDV9/84f/YOupAaOpr0BqpFBqtNmviVT0WiAOvR4UkfQliEC8B3Sk5NwgFx
ryoqKsTjGouoOni/rndj4Ktg43FvFGbLne7dodQQh0bhp7DHP8Pmi77EKE3SoMw58Loyyp95yN8v
SrKJq2B67NJcZVHYtkO/JKLWlCmCsqQuB4T2lJ+MQmeAh2ZBI5JHJ9aN+n6hKxVXS88rpZjyqilv
IldfcJAQSIvBg/IMXFD/8Mu10KAESIH2aHVNjcRon+IeUral/AyoD22o6w2KMykbYHMBa9/5ac1M
GX2wSjXB0+ehBI/t3/UHkpl4ufc6BNaDFMlsR59KSQaOue0AmYd4TTgkFdidxF9QDfHokHY1k9OQ
9vQQIjH84EhLi59p96vtxL4e46NAeLZLeEHaQRagWs5Gg0wE+8yFlVeqPOXpbp410jEVjkRTDQdB
Oaf9hKadV9Ov1Lst7bvCpTkwRhoAb9OnTxolRvz+KqDEZ9lQCgKfKTtq98G2yqprRQ41jy/8FrJb
w8ttrHkWD2lukeY9YrmAnkvyIP/4Q6mEbIK1O9uf5xpI7pw+V72T+o+NpqJbgIXv+MsMeRzVOpk0
ybpborT14Gd8ivuNyJxXkc2qqlOFvMuF0fAASciL5tCgqfWTnaEOP1lZJ24yj/eemQb8pslJZJDv
q+8Uddnmd+BmVBm30Hhqz/JBueAo6vK6vox4ZbRkxzUpGU8A9vYIOLVuIrBh0T1hsMz/dSr276Bw
8RSz5mya8O/ae1jWUb00UnAH6ogU2RFdSCvbuvirtHus6WPGTDMAyCjfBVEqkGn7uGd13gjTz3fl
G/rihPVWaW1xIEEWSzo9e2GSzvli+vR8kC7JnTVrcaHSW5YIXbs2VJhC02WxPg+CP6FADEh8aVvm
VcoHKfR2xyYGB/dEqf8pEL/FCFpFpeNPGAOGdymV56RICKuCQeX1q31PH30nvxuJZ26I0qtBmZnn
dn9DKXdE52DvYc6OjtAyUYGgzDTguA7QknyqKdSJxS44/IA7vskiVOA5WPcbbuXWZypb1TwWkDcQ
qjLdisCu48UAGyGHN6XnIg62MxKoz9EuDaHjdBmTBJxtf9CAxPxLn/9v7KAaLXF0NeYbPLMmMV4N
2wdvgcrqB4J1mSj4W3Soxjjz3e643mAIik65gBAIqaKlywVe7TzsHFM9Xx1jm91BxkHVSBYB69/P
aAosUYFictuNAGgS+mvlZLPSAqZrDmefmoVw9u+OpvJKGjQXywkAyjpgqsxqPyXAg5OMlUTq2PJP
m51AuveSzdKzp4I+hp5IkJBkYW6PwGe35d2abpBBy3ep0a3SJ42/tzv+3TFc7xkaYHHiZJxMPKfe
3HdNc/u/fUz+Hs0a6hp9nA1/DqVhF1Lw3HcbclNMRsdhzlWPdEywXS4QCPBT+Q2Y87rPa3bHWH3s
j0N3EHwvfhBTK0SGFdFzMK8CJGPounWMOC+ePL0O6SI8z/pFQfTO+iqfQZNmQktGuZlseNPtGRCp
5pYaVVvcW/i6WzbRrxW8UZj0fsVkLZAdTWvvR8OB57bXk+flRaQXe467O+tVHNkVQmyfYCoN3gu2
nFMyAZkFR2oXMVUNoczxXV8IVme7K8X2eti31wHRUgwLSyLNsQwRk3dXzybFzDTqfUonCG60vytQ
/zx0tU1fyNzrfKNN+MfDw5YSmS/MzLbNeH51sPg41kX2xqzwscSZHgBh2omEUxtE2PGChFl+ryl9
PPa2/ysex0iXI0J+W9fiZVSe5hVB9g7dlsLg9Yk2y/zB99qOcDZK/RyEDEYY5jwd5AVYSi6eecqd
O6rKIkMal+MXka6NdkL17TPMoydAn9RspQL5bJfWgdwtzFgOIp34ZhKlauT/xA6ZlutaSfK7kjXD
IQfxoWOnPEw4HjM7dXhWBuS1KNOC8G8Cq/zKxx0FcfQAfn2U3/IYU7SC9lvQ0M8iMDl2nNrHO81V
wf8nACl8M3hw9YGiKbawrGd+HbZYlWL2OBfXD0oCE4NRTWPt89tAgXV6lCT9UfntlozN7cuv8Awg
i12aImw3yVyYXaAAtYugVIfOgmnAwFyPwIxoMHLdYX2lVj6q7TIYB6nW51CvP2cud03rOXPqkCsk
hbfMPwuQ4+FuM7My9G+VGyrJAGMsc2O5fYh8epeIfvv3SFv1KsFKsPlf05DfUneWqH2Q1grsKi3X
SJmwT14QCQiEN/WUJgatChYCNSnnTjR14eDl/ZavD9SmmcfhHVzhFJFpZCdNr/LMdNJ3XOL9dRB4
sbOrPnNfEWpFEcZH1L+3h5XlwvfWQmL+TF42n9mgmEOJKuNJLEi+SY+J5p+EX1OfY2xe63ZRaVef
k9+WULLez+2rxsB90f8Wc/mo5AF2YysIhX9FlMlYjX3qakYi4+GVN8fnh814Sg3K9B7fLTVcPd/9
d+/bS39ynHbhcvFz4/+1iKoSNHRBYP8YHsZei4qkh0nA4Wpqp5MeYwsDdZdo88xNlXFZQicHME08
oPB3y3aK+MumLfZSAwZ+3V5wbDHzdktDFO8Mm9rMZnoRF4N/eBiqWzvaSxfzIZm5nHKo+dLFtwZ9
k1Y4MLo39zwaR1qPP3Vl1IBz717ycykDEfjhCgRbOAxPyorTsdb2JVWev52DJZArQFqU7iVnqSOw
J4JhDpn1w49ZejqdRf8Nl1u54ZxuSf28qDj3tfDR1NuNTfeT02kHXQfPPyAoeuqSG3nF8eYph5zu
+KnGzbECn0gMdOeeqrq+8LTvfqeGi+vPEcveCd/EDC+WYkcwVDzZenV9w/YdxZRtcoEaNEOKG4Oj
vhX+CqXU7MDBA7s2mhCboQirOFFl6ac1DqzTFgqcGk+TkI6HuPx9KIYEupW4asKUZYqOJrwbKKhJ
nRRgJzjkY37gAKYaxXwMc1by0nr/0lcOweF6En7t6+vzXx9rqRq0F5pdv3107Brdbqfm9gfxUEFg
rQRvauCQepRt1Qpiy96AE9wnooXktaqu4Pk0Ra44dxffiQ+xRClpmvrLH7YUwm2mlRyT3tqEPTke
PL1BYTX0NnEW+pGh9pEnYKq3apX7xSPK9lcWrIVOf99Xh2V5CcaYf/IFj8q64s+V2MtrNABP3mVG
2VSddsQ1KmPOSiSgqgoRM9cu6HW9zIfzJg+LLa3PMV6K6WeHy1724+OaFR2zzAVP+ti/fhSVw680
dyguYG9QSnSq7jV86ALN2LGaIM2NOE9p8XJQyVDm/m4+EyHqOHe61IXW1yUwZJm24TUMzAWX/RWh
izifqOzDwPX8KYKdKg/y1D5yO6aAZ2kFCw5HCfcyHRvIVNUmRKPxrn9z7uYoezkjDuResoM3y7sX
K+9Ll6yHs4XCieIyqwQJUPCv0gPMd9sUnTSF/l1zMjkTpRQ6++QMrwJ1wC4rSmOOERoP5tjzf3hy
C91TAjaq8mGl5M4IbL9IjA5pnIEjZQbbDSduR97wiDnxzx9SNMpPl0zlIVaePQWGdzNbAWDPOExe
q49FrgvF/td4NfS69H5Q/X4QW6HvUL8G6D85VL5JFiIcSJ5xVNNeveHYXbxpgSdZmZ1PZJpl1sSH
hO1jRsL3RLSNmzTfGj+r6cMBqsjqQaz2ys581EklvV//P7DvDik5glP2Mbev93s+lIf89L/rs6LO
8GT1zft/jZTajsVdsNQ6xqpBfT3Mnp316YXuHrZSWCL+B5m5pJzwmVCTkHLnchXyhHLO/0K31coK
e4eFXtQKLSYQrN6o2l4JCrctfPHRYqRqQH3f7k+dv/GdgqBkeiWIVjFB+97XWhUfaQxL6/U8Lh7a
Wh91R42kEgnGqEZgdn2OMu25PS30AiLJXNWRBmCB7sZ+4/W6spqVbJwr7LApIrLJ9UkaQngeUUe4
UAN+QROVRrOT6kSDg1vH1RicBEKm1FpnAnwhjy01ZsQWrQt44PHsI0ZNdlWg1i+8ALE3h7nlhLyP
6h3bc83dXsKfsndGibyrexHJjKJLedzs+qnILzLC6VxeQd2nm+iDc0/mRb/GmkK3MTh0n/WOCc2G
/HevhEIz8P1TvSsqOpsWItF172E2Kz97uVdGaoGBiJfkZl2FXm23lrB45Y5QI91ktNGhauXqN6JG
YpnTMqwsvWsiT+lVjG+PA+4qOgFtxTFoufpJVdAIZ0N3qfflQ1ouvX8gEotku8JpXXyZuQFjQAFb
yPdRs/yWOLQyC97lnM/yRXZMbnQ7rhE5mT7S8SSWjvT7s2OD5zx5QvT0MFWGsZYOYuV17Yjt23kr
8CNditAnEL/WqyC4TV7fWbZ+Uq3tj41bqVFUu552IsA2Zy4h5zMMj0Yo/CU+A58DrBw0PVYwn5Nz
75cVvHxFlXBvy8UnhBggUi42YdTVQ+lq9G9vf4IG94SKg7WdGJ4PZ736tUiYO+LyxJ93Kr071DrE
aoX6NZQ3PFYP+ciBob13m1rHnueqnNGZfAOcwO2cu/nYp2NgE4zoxYxav9gEwBeQv7FSE1kBf9nn
WiS+WOhp3Xh/gfrGnh2LaZ5Xk9gIvyXM2ynT0YF6BDpkml506Ma1IZU7DkYkz6mrz+NND4UGi2A2
+E6WKFFE0gFsgPGh3Y1eD6BMGKFokpnivtPHzbAIqQCS5O+LF+AbE639rmWnqSJcT2XqZqIPzzdC
G7ZwSXNFB5/ST7xOnS7w8e8OZkSgGcO+v9fJZI3DgznkJUQsSY2CZZg6DbSGTHhLE+OWgLSB3dx9
p436s4BEkgxwrKtrdxt3xu/1ezxaCdB7VGxCSrEZrf9fKHvMtbYi84IbMOo9VMXIU254fUWVRtqB
Z0eCXxW1McJ/WYFF9z5Re/crYhZ0Kd/wEr9fifNB1abVw2i+/yxbja0nriktZqxPp02wX422WTgW
FcE2itFer6FdfYS8z0ajb85yG0Y/s1ALd+6eG3FEeDZnBHCVd0fJ7v1jqOIzqH5Zs/E1A9PQtjtI
SJpj8KOwfHCpLNAoC/WKM5wKocZyZwNNRgsDILHC+WBcQc9XHoyT/o2bV05PC69hp/Aknueucx4B
94tck+7kSdyT14vinQWV24pmeKfTI7THGO5i/X09FRQm2GMKyDbPvZsDGI0T6zsPwb5+VtmP0uAG
UKhFZCQSvyyxwXDtoIaMRGpUCPZPlcegIPY/ndfTX3GCFMGyXdrFhw/RnDfXe44DVp6lD2S/px7q
6u/H6dfTitbbAjZ2/0vVIKhuFPIKr98Yi43zlbVott+3yg7FKIgyQk9N2/VP0eiitDYFbwH+7Nry
eGk6/L7dvo0A6t6s4/3q1tJNgPoZlRhDmDwyRIDdZnu9kohXD8HG3ysG7pW5G9SFOO5RpO5y9cGD
uEDZC2aZFB66yF0YiasvUfIrvJOLgcUi+V4jKQw2eNzjnCM4eUGWl9JYuJyrIPhURoxbS7L24A7V
CY3EhZ1t35v5tUliZ1wwc4WYD3oIe3aAdLvZ0GAguYcJPdMMPiyhOKFcXO5Xp1YswYEZsK1F5nxd
EVj7uqVCYmO0djDIe5HTeEhogSw5vM4n0ffCF8UqVkxoyRrVjPhVGUZkq7xk233xgenIV1ecVSVz
7tPP8OENKzyyqShrqQkwAyU+ODKESZYJOY/m/InVh7zag5Ahs103VI0t3czNdps4c66Z6wSAh/3a
YlHJo5veDjflTMSDCu2n0ri43YMCiFazVswtfrsRCAk95yonj+sBx8fEgjyp/YGb5qAslJlfWmui
IaVj+SJfB9UfNFMevrjH/XAICQ+//xpbzzYU2ourN1xHsUhpHy0P4P+UhcL/3afdIEWi91GQnyjW
vWax1pps+aRCJIyVFQYCfdJsn7/OrqIi/j1lbkCkYRhpj4ODtkLCMWCTkKdWukQn1lIGsmDF66OZ
7jiCFik2BVwZA0vihT5rClfGggrbIAJ9KXeb1Fe5nj9jlvY3N2z5/FrrtpbGiXWaGsu2EeMDVhFN
kh7FqgRbv8JgfUo/5KAg9M9uDB6gkHDUQluuC/3CXzb3SqcyJm5EqMTnsOkYKeiIX5lVwalLo+sh
vgK2GkQoK+7vSPAWA4xtyiXDIutts3gKbL0JKBhUYmuqU4+X7WeeYLiQ4SzpYJciWY87WhDzgIsw
MjuDv/whRyeUlomuZlp3hJf/noiqqNuMvKL5tjoH0MOsImY1TsuXtQJSboR+QCsEUCLucR1qY/Kb
8c+aZDXxaKCCAd8m+r11ccPsvSU1xbHEcndsKXUyDAbIF1YyHsboPb4HBH0d2inEvw9WVfw1DSBX
loc0oqVngeMGuy9AlV0fEJ8BolXda9vmb/PO1dq8eqHaWMpANRVZLZ6F0US1mxiiaDbaXvQPtuCV
hXR/+POlkzd85zLTAt1Ss48MqUY0rsTfBigYtrxuBEIwgaN+bAJiSCx3we8nWEsZgqBdZ2gH/UF6
r1j6X0OyU/6ZxSaCWAFxgr2BLOJfh6c5uZm8KRYuM1Ijqk3b+/NJ9YNzGk9KgtZ1DzUzUTqzl41W
NqN3P/v7wMoEfg+qQ6vd/yda9sz8wa0hw/5UVVnu2HxZRh7+0Y7tmPwaeCcGMc8brEZn4UaWmnrF
GTOzZ8bZjLXiDiYOXClgBMFRtgVGwdtGth3HlSKWIq1T1PJR1B2DBxNLy2428q/67ayy36GXwOb9
9ek3aksjZRt404R4rY0c+ZaeyK8qLwMMVryD8jehqIOSXa9ByyJvU4UQy5p4ULZEmPPJ5d219lCE
GXDWAou/eENgfkM6NXdZQxi91kUx4evoA2w54cWRHtUqx4fKdxsDABw+46RIIyDoMgu/8N5K6gRJ
PL38fN45yqDZDdg+OaFD5VGeSkq0XQ9oTYyKGJrRso1HMFigGTNXtR1sAS2MGeoM1MJKTMOnimjs
yKWQgzBY0pOyXOckq8ICeXJbyoaWNgZqZr7ySjGmnqkcjYrskYDm55TQ4GTmH24Tdd2DYUvP155d
x1swX3W1tl/Y18KWhy3k5rPn3HnmNKJF9bjPQfHO9XO8mWiMnfCD4TS1zIlNAfFpx4QGiq5ZSMkA
+7REHxTA4ZgVtJOPvPWZ3ENFK2Acp20gbnPbBwre3oKdHn1Rbhj2ecfXzDd+Nbc+V+juisIYSTt4
vMlJ9lKGBHCHBQzCcbK0UQC+XkJl889K/C9UfP2Exj/cXRHlk7WWpc911SnKc02EIKh9fPJ2ABSw
JVflZ7RRj6qo2drGHurkuRWMVBlXx5Z+K3T0Bm705toPPUXOQopqIBgmgttv/2jEvAOPHZA+rZ/r
e3fJDdU7xQnhXzE8psdg5AU0UgdDBpsTV2mTKJ3bZvKjZtUEBQVpvK4lbsblzXeu3CsgyPHT90mL
eTgK8yHPUyCGRRsPH8pErpasrScymEBI0Xhm+nS8pR9uupF1PvPakO7T70APKA31BL/v71OZexwP
VGFH4L6WQ8mlX711MxT6ncdiY/lT2CcJwW7/KnYVE/ydlac9oMcDfSCCSCRCYEABoDnTf8ckGVM8
v8sDqbYjfePVKhHUdeR1ouZCYvsECpEURJAmQijegakedS47jcefQRFZr6JXuiVGmfNr4fyxSxGo
SiQzQlcfDmHJrWpBPw9O255jiarD0HJgCPhJh24LUk06vZdbar+Rea7Vs7zwMtt7nkIq2W7/gD9c
kwbd4hHK/qTm+NqofVsOvvKXMqfA/Cl/y05oocETygh+YlfnoJZNbsfer59B7K6QY0u6fBu+rzge
gGAyaTx2XVa+RrPVmk01QWidfertusB3MEow0M/B8T+Fw7dn5dBPsfuMRdoPKkMx0zDu3g1XGz2L
mPYA2Ovj97xUvozI1MB9GgsMT77Pug+BnCfbSnU7Evq243qlRNNu+Rm+a23wcfqD3DQN20naF35A
UrUAB0/IF9OnR1FSScIUV4PrbRcBxT+mhxnLjnQN72nHO1hnFWV3K/tAZOPPawmmy52E5zp+xsqL
Xrr64Q7q87J9TaFCoe05RrVhXrq6c7IIsXZRKNtSCbJMrryxxhTE1BfZQZPo6pFjmFHR6lcZSzTZ
Jhl01dSbeKrqnqhOu2KZZXXRwC79797n7NkmQl45XP2+LPrDf/GxKEsJBh8Q5rl4SpdcEsJfR071
fTj03fOQ6xAsbMsMBafVG+XQ5g2VO7x6f7eN+wG5BG/R3FOlWW2tsG5eGCfcy6KR6KiMOD4BHz23
fPP/LwKkIMZ0pBgqzgsflhZuRWdrHoRoYPVP8dStsRGbk73EOqw3Z+stkzPOAIc3vdpGRN7QbHdH
LPmAcGqeSpu64ilxLWJcrEwuPichdJeSJWMIdgdY0Xefrq65cNAHXxUfgEhto/qwFLdLPLanUVn6
/uFoGZfsF+QoqGHXwcTyzVbq7VQ+M+QBr7DWoeEH0bky/zIXcTd6i+zIFDraKpZcOh3trckxHy2u
ayeG382AkvZV4iIO009GNtX/pEU/JW8SlxFy5XKS8IWTB60og6hDV0T80Lz8jBSOdD8jWHtLpo9M
QTDFtmmgF2ZDzSgcu1G8cePjRg1hWimLOo5iPjouoYGQO0stWITQViWWWl3CVeeL/XgxyN4U+Sqf
SPDuzadpPvem7vuq5g/AoXBDXQh107ZuWxAno9gmZYG/dIr3zgXsl3CLSCi6Ia+rDNlA+Zz/tLP1
V0dMJySuK6iQRWRhpJTYO3mV4gS1E3yHw2HS9UIWt0cayLIBRtU3R0iWrPEi0FR8zVHpywYmwaDn
IlZ7Q+XGt0hTsU/Vhjpnhvh5bj2re1DZbKDz1YWEex9GXVhi+/ob2LwyIcnh2MSXUW6r4ivFWkuB
Kfer88PAzs0RtU5aaA6Sj3ppYoY2vuXXCnRXU3rytatCQapcv/9DwuXAgTHtk4ERTfdiSDYaMIf1
/6PhWYUY4KBwtHQ+or+x9sFwieV16Wt9uVqth6HjR+nxJo1UpJPs9feCnc3cBg5sURYXqJuZcvkG
/q9AV/1zQBd3sPlBMqcrJ1Un5+E4TLlBy7OAKO+shAwwhkZ1kKr/jUDZK4Op8AByvL/9oAiUZZgK
MHPEeikbg2uDuPyow5HOcV/T9iKr0oyPf2NtoAGQ0bCYE1WzwaU5/7ZtsfDukQpyFz3SP8U5vRA2
EPL3X2gTKHmOQOISBAlJpM2p348jahLNGw2/ZFl9ZNpNtuZcd1HtMJsimhbm6IQFudBLho9LFQbk
V58Yblp57oFFaGUjBCBt0fs5Ti17w+mezHvYagOG13ZmO1X5c7ZDlIpNq1urs1DO+kTrD15Ldee+
lOFm+c4NkzbjQj2OKVquEZLN7e/H8akKC//LfdA/bvIFAzK2VGLu8Yyov08W2Bn9Pf7CLL+ZJuOF
4iKjJxwwki9x2ir/9XGaynas0hJ0qGHtMTauFXJP/i+a2m5pdNKJBCcYijKi2myxEFxjxJ9dTJxv
5zRA0xHfnAcka5MSFcN98TNwvyjgDE2iHwYD3CNP9L00Yoo2717o6JQWSQmqPV6/vMOmaJlBeqhh
wPpfpOPE0DbKhXC6Z2GukQ9f3PSjkiR3Xwft1vItmpaGexrbkO77j6vGWnfDIlQcg6z5oIzdxbUG
O1bfGXK4bkWZO8qkDyL+t2BD33FOnQguq//8u37L3RUEQuvXwHrsaMt4joZbwsR4o8U7IYALH0fs
sqt8SApC7RvyGsAHY5amJUONGDW26BxME2SfOOY3pamFrXgyJVb8ht7TPgK38EdTU9Ar6yxXQi9j
MVfOE9bAHQzzXlyjLHvVJ7VG+wIDknLxezKql19JRClPO2VFfIcYg920HVs4wRHw3amGEhKG+PgN
rrU17z4qXpPf0Id+Y7mzLZKDmxJQFosAWX3QELBH4NTcnPq7ga2yu0bAK2jiL5WLwDifN25ES0Ls
D67Km6oCUpPcpAYMU8fjWQ9fAgkidcA3z3OBTp1kTR25ZY2h5OqfwigVevaRfAOI5SJmLxri0WUb
y9Yd1jWR3KKgWyc7VnYPT5ksFbftB5YVXEozWm1nfG81ruvwsfcSk8jAYkwleG8rDTq+pnomwipf
+GnLWBofMSHRrHHzZ/KGk1jrDJ5/gqUsG0pQBWucmd2rQIXlesDnQY6dMNRD4ChWIj8M0IExde0w
clOkU3kKU1fuF2cE7RTeaIvDV5gaMNZbxOpZnWI/XDe3NgGl9tyF+zi+EGz+/MWrNEGWa6o5EtmH
rn55HJJYL+xXDb3U/kNd7+N/ZSPInyFHUbphBJqgiTOoiuE+FnHwwpXn779iUtue75NxWqfKIe6+
oyauHp3EWugRBSjgnrRzimuTgbFE7MVgyyMp2qYwcHSBPhdEjR5YlOpxZ4jEFRt2VJBZetxykrZX
dWzODYdqOKJaIn4PDMaT9/2kAdeKXWW+ej9sQpL4zoGfiWRI2fE20pKkOgQvz7ww/x6VuFeLx73n
vICqmUI+uRlWpW1ONFFK59nemTvlb7vhFW/h0n2TQlb01ixaOnn7h5ZRT8lf4WMb/BQXcTUhoZdU
o2aBU6tYUbySpfRkWDbFoSA6XOjeDsWnG9iZb4dFy4BOd+Kuf6dHxvU9viEnZyQNWryjy2LW+Kve
BddbXa5ULKyJhF8Xq4ROJT/Rvu4RYhAzUcqIYa3MxjG50HQuaVLzIrLSqJQ2eQxijU+YRrae0zr5
/qvCL6JPOLyPqhLhw+6Cce1S2GHoO8QlSIM0ATrY2svqZZ2fg9WFW4dE5vnQYC1YtQrHWG9WoMXE
qY+ypEVgzvMUadZOSIi7OzNM9KhJLGmLApaV5r6Itu9S+nP2epzXcQNRbocarw4PICoOL98t2Ox8
AQNoE8wNIdz/jjLLwkXPRZUMhsp7cyb20bzgCFpjrJGUSVOp71LGWG8bA4IsjKe9z2gnHTpDgM2f
yR71/rU6mSh7czr3ePBPjNS/PLYd21h4+hXjyB1r/i6xuJoYH5nI9uYlPxd011XYi6hvmR5bYHng
vIkcqmwUFUCrL25ba3TBgM/C9NPgrC2p3U8co8/AY+7oh8E68GwH4q8LBczSxJUGL4JSLR4zQPxg
CRUlxgFYgNI122upozGOutrXvmgr8wB637XwYaIJx/Zy5zQTx5JJqtk6cBcC5Mf0tvGivy+YvW4t
+JeZ1rBv2KpGung3QBoo+v73UR95BIKFiC42L6NRSmdJcDFl12rEf8ZPwJnh2zKPrA89UVdyL48M
OvTvYS5Q6rvdhV/y11AccH6MVU20U4CtEUiF014LKMcHL+3X1d/TPU42vs4xPalTduHZHhKoKhD5
IM7U38lK3+1BsDVqQmIXkZib6kcBOrrZzFs8KVq8CsHGG5bCQyjZPyzJLZJqoPOFapb4Uzuxwr97
BV8FNtqFGdorOyTIAeRg9xe4WXWuTgdh1LkuG6uZlC4xRUBlQ2UoEUvofeflC10gFqFVoXyPv/d0
tLIYZfwI+2RcWS0RpuFUP9DuJ6VGyXj00YYJg7Jq46rrI9t+nBBlWwkB+uqj0bvrm07fnl8udNmH
OUQsPlCsUW2vYFUmKBePIwEerEBXCs9Hbq+Ja8vtxqUuyaMGyOc9QKm39HEckAcvaBKEJgL7WECw
WJgvDDwr7sM9+AftJHVMRVVy5GPdaIVIVRE7IsKiMuf9nQ0pvwhQWEj7wEEDd9r0olcknNkwBkZQ
J62Vae9MMjJI97n65yVPxGm6P7ihhRnEG+hXvhUNL8YGEgfhxv8/ZYi9qLMLWxlhqEwjk88uesbX
6t/TnK1SfkLpIvbCEXQ/5RDaupuYcGgENG29iXIDCaVBixLlPnuDj58MN3QUmbBFdpJNxCmYIMTN
ISGv44RYI0iqPMyJ7xCck5E7KlaqLu9Dm6stha3H1s+Rd9sjg0kCHDhEM+/FL0YLIA3lrK/nZxZB
8qcu9VP+nGd90B0Mj1HJyBg++WkibU1eYRGYvnltXnvCMTkwIh4+IZVuOOhFrEdV7f2wPqrrF0XU
5DEioTNas73GEB46g8YpDWCLie2fYP4cv0ZvumwLbB9SfuzvOsD/0shqrCv5AfHTD+EIP3+GOqad
ZSbBryf0yXZxAVXYqbeH3ggv17hFc8erbJYymVv2y5vo5XWSp84QccmYC+Gcr7RpFrtr8s4WZTgf
TwhfePvVgbMt3h2VsGgNUPwT+NDBAXKW4AO64Jc8ZuJ9FAR6tp8kWRIclFDVKiAM9QvNDNXhvpEt
q2Zxb3w7VCf/sufzakr1dwy3JOw6r/C1Boe7Nr7kXuW0O582zb+V4bYgWlRshTzviY9hXyXkZ8Y9
13Cdwwwgmw9o3A6JZ+dMFyMzYtORoreGmi9rUYPHAGRGsGIq3AI7I7kgVluyLC2ajZJ4LMUySuU/
o3EEa+zvc51XxagSxPdsVn5GNmM8TrldllKtUPoo6ZX64J7BUY5jBHWEzYIPpjrBlSOpQDcLWQJq
Hlb/lj0Ve1GdLgP//gB2xxo+UNfZt83jqstAm2lNhvMaAFoLoDtZhteL+Eb6BSw2oPcRxFKLZiGW
AodahQL2guZWW/1hiXYR4Y+LWmDcmHbnhe7K8vRecdg0IChXfhhhKFGJ85besUodMKxfGW5lH7iY
sgRzIVsc3ImS8ECwMBaOxwKSQk0llUBtb4GI+tT5TnnJ7Qa9m396l10uqA9lxb4yJiVJl0/Al1pQ
HBpxiTgYWhdWZTPcrqmifHv6OjGbBZor7K1WBbiCtvC0Xy4yt1zPB55olW+9DXLYxogWxMe/f/7T
3zJ+1JD0HfS/9caGaj8/Y3DGHJBHA08USmmB+evNdA7MdjST7HhEzfZ3xLdMuI34wtVzwRTncFh6
d8CRxuP0JSUipj2qs00dpq8A5IXk2/q2fd4a2DDwM+Yiez+A6x2uVfA4mN4F3R0G0e2tvYFi1qCO
H4Ppeko9bPG9MKtJCmQC9BgzwDYmRUlMMmmYy9E7LeIXkf2BuhdOcPFn4TgtD2I7aH5xt80l7vWK
kuwGReNzqI4VRVXvReDrpLMuQcUDV4eU//AHwIPr3J0S9y2UkICBnbLr7PzeOlWaSOlV3pyfkex9
PQzbIA3oziyouu8f8CLJ35hrpESvXHvEizsB2+73xocp0jBAAqRsXdzHAfqTKwnKQF1cn9DU2BSP
O3UMPn8HuU0ckiS+TsKrCw+sU+ETMRhOtRd/MYsyUXBhZmQ1JeEIwvjupBATIkTQG6DhB8I1k/5J
TxYBvk7q+QqQ2yDngIHMxij+baBMHwodn9IFeItpwSRN1JcZBQ97fqYtGx/oo+Pe4Ig9/OSJrQ/x
J2qvuU9ZiTSYS5m1/QcnE0YXJuqA46t+gkHtkcTQcsqz8eb+pQnTcJwvde65DrCX60jU4yf4unsY
1/4VrdI0Cfsoy0Cj8t/dEziuB0q1AJKS2Claoe+wId4svIhs5tWagNr8Qwu6patUcJkH1Y23+oZn
/mtXlxAWHifV5XAlhESgMys1MG4g5v1SQ0NYDLjFL48Yu5eTPnIMbfZF308tyXhjmdQ7o1e3vWlb
tRz8ppA+4yzCf8i/02KmJiqAOK3tdYOw4BEPZwcStbxW89tXbq4eD8GBOmFZz2DUtiNrU0r9gqwG
weLMAwpBKrz/kKGLG3sBZ1u6oGoW6TQuc7pN9aSZmQzL4KEX+E+/MkpP5FUYWFutu7WAu653iRZy
i5D/XVwyPoM+I8/9/bytG6yDzKvreSS7orIpK0xNS5O0bJIxvX1qX3MFy0HjKU8KyHs3eteK0WR/
eHfwzKIsYROMlW+ucOtnGqk90eAqxGXLNW/ZcvItI4iidpPFdjf7P1CzUrpHJk+m8T607wUApyQ1
yErfwClleCTTl+vqMoLUe2Kqi9adEkWlwSrgURkDtoGMq9x4PwNJWoTt/iQjuIXBuLs20PTHnSvx
0xr3xvO0ow5f6pLVGxBneYTte94rFcwDR+yjjrUMfPo/nnYUv47NcAu5mbEFATbTn8u8qq8sOFu4
MfecZ22myKD2lfXB5P5RHu5aVzzBSXJIXBOCC5XtSjA3fv/lyZLxjuKtixjgp9VRCJUhcqpmeZuS
M0yjCp6+AuouTFm4L3FhBPDa+eQfRQGkpXhemgRJ4CUrFjzgERHllYccWQHe0Mq+pE9N13xDq+hs
pnkbmzB5f6caBYyhNSE1jaRDANDi1NnVdQ59YeSsryYXEaOdTk5FhLo7Tt/V5dUbYOVc/1CggqxB
3CrEUV3tdfkWuSa7jiXKeY8Dya7upzETOrNw2MPYq6FrUKirY95uHtCeRfEF7pv125XZCzeWNZ2P
8tgWHEWyX690VHpX3CzQDLuqEyuVwXKkCRVkrqH4Z6v/ImhuQVla8AaN57iSdKNuQuJ6rzuPN8yJ
xlxc6s69dN1jg4SYLGWewbOdhk7IFPOhujNB8P3fGdUblizbVI+eEtyu9e658DuImuVD/9lJs++Z
4lOiHTw7fw/BVn+y17mB5TyfMzyKwp/31CT9Cr6EFco2T+O48B0RlAK0+/EFtjaZbb4jmhItYKlA
wEklIEdLM9EvG8q5KG/mLVfoN4KYqzimgbgo+mexRxRqc584tJXWqu0PdYHzRURKR5YM1pLNYRA4
SaAbgh316WOmfmXQfzQ+JmGkc4d8xbxNR2aszhVNV/mB2Ph2k7ZzulKyXD7WQSeSi1XGeNcQbJ9k
dzars/sdD8KdcGOoyqyHfpZcPHbSygrsHDlrB28OcXg/pjLXyvYXn0MkKBnmFWXgm53yX8CeeaKT
GaR8uhht4dqHMoKZL8o9V3j54Cirg+M0OFBfnI7xOQm/36ML1U+IV2bcHUDTLVxa9JgnsKltgTR3
VeW+4ZSQuCOe52nQucDbu1x4FbewwubK4d51l/asUSi9dfRRH+t4oXnnTVOqjWXHfuIGpIYiW6kN
ZIdKSzCI97SqDv+3SFU6ghKAiiu6xUsuJfD/aWVWQ/pnSAiC45oYLkbGDN+MU7Q7KRBPN+j3xDoR
Rpo2uuymztuGDAs13LXz7B/vkthmgyFBdtwNVDezD+4opBRAnjFso0LPYHMpQ6dJ7kNGEraDMdZ3
jIN3yzB3G86nAL4aa3a8mQ/kFOu59OyToHoHjv3jm3cgXikeWJ7OryObU6fP/Cgv5yrtxSkds3G5
n5W3nrFqEb3WqDcUtb+3WV1ASV0xsYz4lPp0FVsYtiLRdVAad/jJ/g5vMAcJ3VLnAwWymSe7O5QO
wYT0x0k4kt8ZxUu1JqaF6HesoBx7aKwXeVVa43Zi5j+TeIgrLZpIdqhyLQD0FJ+bDU8xvdLj3fr8
b04RXLsF8TbKCUmYoBtNMarzz94RtDg1rzH2OBFToibw8ykOZgrlNhQBOQz+rHsMnSSeqRvkN3OC
UMq4clwL/2RPxSugqwg/WqjnVpQl4xadKMVG6JKBEQOlq4GLGCScymAAGe5ODiOZjTmWuJ1S6CTp
kzm4dZJSnFAturjfMaKcjl9TbM8ljj4MgN1Wml6DEX6mPUJToyy74ia+MEAtd2SxD2nLIGHm/kc4
aTmhTDAgDwBuRccFl+vebQhahZM37tarLKEUEik4pQ4+pMckG8jdjmGvo4uf5C1rnExWQ3JoJ2zK
yzmw0zTzBjz8ZwQpATYjDURMfsiLPTydDR7M6D4l1N46o4eInauYJlfaKjFxUnMY2IruA+UGF+Pw
T8IM5HBATXnTUBeeyEYXhzzUCdlJFqcpkQQhorAbg9FTXxUoa4Px7z51DxgSAOhsWTn2/Pqi6ae2
LRNpAiH6Dea/HkTyw3/vLxBsqZdu4xl53J+U3t5EEfUnVWHo5pgcfuAVUSbCyOtM9guF6UMCvnDC
qLyBvUzAwmBGi9RLCLLUDdWGfd/5Za+7s3sMTfCvbi3SNjBo9HYCGOn6Jdk0xTmhTh6E0sinueB8
vDa7DQy2S3echTaU8Kcr3bVlB/hhXuYp0gQVwbwz4quWZacAGTRXCOqm2aEpXwAng3j/Fii+lv3m
0jacagXrKHVIxwbxeEyiSaq0cpUthSLlhpEWF+xb+XJKzQGD/g1SLd2Jr+tU+3+ckgzTTFh5zrlW
yziw95hBoowJ62lG3hP2wzM7qkLJrFExU0ONTj1u1qHWEJwW6xR+gTaZA1JHBUCogncc/h2e5Nn8
hmlctAiXwoxOWMMBYQaNCQi8kdgvGN8vPM2ggDMqfmZljz9pSQ6wwYFOfYbCFJZvjTBd3eWHCpEb
oQCbf7/eBeaJhKT9m3Tuj02K4wuH+waKCi22HGS925iY+m24y3M0btswFV2dfNtciv4knu8fiCm7
7VsC1cRbr5NCLG0iyZSKsbv4ZhjFU2Fxi+4iqgH6KPIs4EADy3wdFEU8jphVjuhk2rwM8YTxKlDq
+Q1hqQSFiGb/B6HsmtWEbFYIFLFpHCWLJ6YX22klYRUH3ClvjOHiQ4UzHZAj8EIbnsiatJVj+Pec
Rbun5UBskg5HNwzsw7vZetQWK9iwl36QSvRtM/aOiLLXkWJ1HvuSXsM4I8eUwEJpL0RtF8b3b+KA
d8yqXPXiYgemZTaWqKkNsMwFTbylFH8/2ien+dCCA8TJVfRKGq6BQgFGpWPIKBMeTUYJHWtRiLP4
d6qwdinqRaNgePbKjhcWgyjNbSzW8AGoNqZyZ4VwR9raMUZGA5wKWW1s+lowpVCbdfpfSNLtlrFE
7sPJnu3tpNJ7NaAO+PxC2d6l7Tp2u9dH3uOjpyIClkRTkSY1BjPR87bg8kCJ/8mV4Y0IBqmCjLBx
S5IgOd+wy1WOdeRtG3qhfIMgap3/PE9QlZalZlsP6Om70LTC89aEjxOkBpiI69t4rENLynMoVvQl
lIBUY0Yu74eExbPx1DP3t/m+Xh9KKLgV0VP7/WoQE5BYBDmS8xYXjy/tFFZe+eutdGJ8U3wMrmu3
7LapbFN50r7xgMKYJGl9pynQv31E3pj5+JJyyRIfR3f7CH7co2DNfvgwn/6Q8iAZEG+QWp5dl9jV
pIr9wzPm8Ek1bQizRHRf6vzd7Tw08JPMZHK+CLyIivBjBU4eAgwWZ1+mfoaCpCqWE/Q5TlUbcLLH
aInM1koX7J5FbFJaWmISBX783mCFkxQ24fHFhSEFglBhUlUVtQ1UtBap3iUBDlxaVjpn8sk03Anz
MH/2jBiBfUlLgNDTMr8Ew/1rLMWafN6eqirS4rcTrCxTM9Y2bQASCao3vOykIdV2tDJ131oGb0zX
C7jHooXyGvX75UQZllGddD5YVwIiFn5DAPnaK2FJ/1qkHo2lALFckBjWqBJuQ1mwNCakzj5EbZ7l
NBUnKBIdzVBXDMPeIG2G1ZuG1oF1cZTYDwQcjbHIKUW1Bo0UoYb+SXelzNlqDS37pfEwC+yqQsRG
7es1tC18ehzAqvF3ojNM4dzeHPnS8OOIPZP538hQlOE8OHiOeErVh7q7tw3uNXsYBmaMhDtZgeM5
Sk7mp/j8IuXBSgGkX3hF3kIIXhHQKutqGD4llxNukKLAkQwDRXco+jTWTPb2lhYQTGr4EctKMHiN
I0sZL9dcBBMzJpZ6z6/SUg3sg0cm9pkOcdFZCVDeLENp/62dDYiaq5Cp4HGm4zF3sCF/ds/pz1Fj
t4O+/gApx/XC3dlJFt2MB3pI57uV1JLutP3f6MSPMuoP6u5qbopyG48UKepPxULWTWMMzyT4gTFq
Gi23NqSnJU+PRaeMM2mX0Qz5INfsqDooa8AHFWob7gCgNiPzKxtqRJDBus27ZVoDCe8CnuDCoa6N
mAsflTVzORWT0Jl3wsbeuBqQlLg77b7QPHlseadYPKFXKwjY2g2MNZ8yj8LxDI5V1ELVnCHXQA1h
/yDQDM1TbtbFwuAL1LclsEJtJM8/KQXyIkPCr3lc+vK27bgYX32Hi1Yj+tZW7BRDOJmuExrND8qr
DlU663tOVo3Em/O74B/gmVvVPPutkCw+7KQU7JENL1eUl9kZVgjpN5HnK8CSqsxgj5gR5BAitu++
P5rLRZR97Wv8fFJA3No4WiJ1b+Te6UJtuZJ/xXSdryZcJQyDinFKjYDLlAl148f+GtRKeG6b0aME
yKrH7pXdtrY8iM6oXBPppBEVQLTHX3I4sbiqFsKuxDhMVT5TSVNhbeIeYGkdVytmP+Ud1AUtmhyk
hxhmErI/XHa1MumRL6hqzsA95oaivGP8nThJviMXoelRzPpgu8mgyUBqPMCgdwpzEmBQzP7wUIqx
J2OkzOg2+e+qQUKMSJqSTHZxRRySWNx78He+bIZx1rQJFVZ9+TH/hR4z/LVMA88L1ve3XC5cnT2/
jbJYRMPX81InC1VPDeT9jaP+Zn7EUKtRPslKQ3c1DpaGSeHqpZnuxo1rDMpNW/ND/vo4OidRji3U
u0oNYCfdrIufs2TvIQzR7a/1oLentjhSftiy2s5FmYUqUD00nbEPPWlIJ7bb1eiSHPBymc7atz7J
gb56nuAqpF9WzHg+jBtfXaW+F0IlETUBeIoD7dIS2JdnszjkV8rUFHZLNAalR9XS6Gdc8k96Rx1b
TNznqt7jcK52uyf/ij7Zy/leD6OsxCODqiUbuaiMeS05qdzn+v6U9XPUGMkXNJD7PkkhkAfa0sea
gcUQqsdpv45iBtfocbUSSUK1TxRVLBT6qq6Vr8SqxP8PNTntMm6v1P2jlp4sJEgXA7Shd32gh/rw
yechjfLk2itKrM2AdYaLNzvEPznjWOOpsm0uU5/mCCibbbPSthVlQQERa/4zBho01OvTOw2aGzfo
73Cy3KqTdZUjlwY5gDSSou9elBmnLv78hWPauAilLhRvpKPd/Pec0wP/GgKcyyl+AWU+PxCzqlK3
Ie9Evnf1LJGs/qi6t1TYdvSKcrvNkGeH1yXhTiwEzzdIx5vEUNq7pTG/51kNXK+nNKWTc6nDVyqh
MqvQ1fk6ElYGzVGy26X8mxogSbjjIhaZZyW6o/wOlmQsSFozY8Yw2wA+baHPW5NZizSUkX7hlNsI
bGW4+m1yI9wn1gKIvbHz2MHsVy8u2M5mswsUfVtr5q8zFGzYMd5mHKrHL7ibz20B9yvVJuLJtiL9
hd+pkSbZhmmEKdT0fHwsUC1UyaJGCVPdrCG88oWN0KC2128/8SBw5OqGgACszhoBFOA04D5TCm1e
7xrIjnMgE/B/FDPQ25jtv1zLtGNlUUcxBsSff7OQHna75u7173e8ES4JkSSEFip3T/GHV8mCoRK6
9MIOicE5bZXa+CSc5rnvRV906ic8QNCynrpwcTazyHfF3Ya45njzzxLnJburAalkauL/YL7n0o9X
uXVd1HEjWp5PGHR19WEk6wRYeksPl8pou4qLq7HmJUozvcZJkQ9jZAarFUZo02S7z3hzrd0kC6pk
8sE84xS1yK/1hifQVFdX7NHI0QuGb2AocudNJllaL/mrCyf1JFi9tHqw+2YR0cDi9oUKyrh8R7kD
a5t0qGRa+pcyIIKqfUQA6YXQA1jObsOyN1/6FdDqD55V8Mol4HvoOHCZmboxVExzfXkVKD8ETQKF
IGR5SsThO2uaFwIeU3H8RMQo+MJZl15MrPYCLFjHUt3O9NYxO45sOkWIQi/AJYYSOJyh/rJnHN3b
VzauToaLFBTG6uULnrwE1kXu9GbDrFwSDqDE5Xf5+Nz8g7ChOqdrukDM8VshpxyFkVQKUvTrUTpF
JfykvTc7r6FKjnGp/iKt1ro1t+VSYF1KKaBbj2+J04pY/RTeWD8FfZEtdb9rh64rXihciIfsoG4S
I1j7uNEjuuDsv7rP3ieVJEUELezXcH8MCAR1NISfj/OI4UfDX0BEI6kit0S0nwBuOH7oL1J314fB
/3bThCO7WE6wsowABi/qNa8yBAKWyFXYBb4G3/9wM/92csyv8aQZHIE/rWKrvgFkZgIAhah1Pn7w
HGl2OY45X0GOLRFbc5VmywrN29RU+868y0im2W5mMgkkBbpXldazrM/csAQV4lKGsoASyF45v3do
bPRZ9sfgJHya7Y/C1u0AZLBOgLC0bbmVO1Xspclu/C4nKNiME0FC9fLNp+Et+NMVTQSYz0lelccb
DI9xppw7VwhrhN27D/XXDuAvUBSnG34BcAzAhr4df99xot//4RH1IjnwA7uFio+LYYdF8b6B+pmI
pAiFMc0LwkV/onK2wi6hO9EYdRUhRii+AVf6FTLVMtq6wSWZmKBxlSa1k9H0iROyhVlnDl7UOIdI
c3k4HhnazGqFI39Oh1R0oWNINSpU378NGAJm/nDcKieyoJ9eOHlH0+4n76c7mvshgPpIuVaOILME
pwmx7jufWexV12C3vG3MJ8Y3pkMlYcILCz4q11LlD0Jwr9ziA85jiC7cqF9jPQoQPAFwrvkNdXgz
S83thiNKSDcL4JeN/MLN6oX8oyisH7vBl5dPSpavLl6gCsTFPuL+gQ0jZtMDlHEpc8NYBlLcKBL/
H7g5JEa9Pkls0E1lKuyeCHm2mGFaDCp7uCQldD1W4dCh7vNMC0rk0SBahAwrhT1IN2IGQC74akuh
bMrCJrANFrt8jzr5+6Fj+Ct6NyZOKd5hwy7MHidYJnBRvLDnP2V53gGy9mZYJ2C77TFiRB3fITdC
wiCuQIeJIkuw9yj48WpiGXPUZqUGqf3YW/zRn4XJ7VPHoZ3gIbSYZEt3ZJavjAiiyBW8tYVyNFCo
M5jkoVZihcZ7NqrNoiSl3c5rwUbMOtFaaszsEwQ/l3XVLK01enJYLTkU9L40yUK+3H9mlr/k2nLV
nZErK4du9V8F4LJb+N5ucJi5rpjdCwvOaYC4V7YhL+WXQ5uG5Ms9KNPMMr8l3RgUkfDMhtRlHhsM
VR6bmBrBjEyZymfoRMFxBM3/Wg5fya9gsSilAhk85iHNj2p2CufyxBtL4RU7fjnGoDiWXNmzfEbM
sAaY7ydz9aSUD//RtpeMifRRj+b2wNO3ZGMwLCRr03rQljF9TpLXhWywYNf40WCtYFb8B4m6KUPW
8t5Z4UrBSK7jsIcBCAs02xJYKWKCiBkIJfF4l9KDCKTTbivv1OAhDe9lBIYXbsr2sDwruC5O5HLx
QwtGKEAUIzNHWkiRDu/k0Lwu5x1SvLb49IqgLB/I4Wm3m5n/uQn5xzK6ETuil7FgIIqVZh0Qlvke
VX8RzsVrO+x5DCsPeOPJmJ6YxyLqmVn/LDGnmaGib7NjdBaWGe2g8nbTDJhUjBlS1Sk8+Um1WhMO
Uzcnle2NAdzmC+ZtL2FOnKdcKz1UvdymyflP7/FIxrb6ZygMEL3BB6THdxVQNBFh6JzMkjPVydva
MiHlUTL9zEkl8hpBzcTtQgtMdl6FdEZ7fPZ1JZrDdSw1/Ph7grdkMZKvssGJx53Kv6Iu7nImi+TJ
6nG5xfPU0fOSKapGJwYYBZNPbPGkObNo39R39HGP1du/Z7h387wF5A+YIbirF/LQHzW4W37YrhaQ
kfj+JGOYTfRYPiYYGIbScLXS7IVbnzZqj0l/KDn0DGSiKVJ18RxCknF1r60nN75DlKpE25sjc5Ac
0mlncH2cHS8N62GQxohzpTdZB8paJPi/9QQZfcZWvIL5nIWzKf0euSmEUkN2rsK1LaTNq/S2b1F1
D2wr8s+sY6fln2HZAEMAfqBO2b7D4Av2zRcwn2W4r1Gpw9gOQesBA7E6dvQdY+xpYaQmyF14JxUi
ZC8QWljfJX8+9oQ57680GI81/QOQbL9q2DTojiX54lxcfxoyhIhJ4xpeYFU7eU19C9PxpO5XB+/9
jNMtyUxvtI6NYw8GDYt/wG46LPleJBssckpKavAEQ/ag/y3rhquMNCuDBifsgmSpKy14LNmM+UFQ
xLVWUvb8VNz8QPSnyxCzx4fCeMOpoqZU7V+HR6ijs60sikPveMvyHQW/iUFIFsAF/Hg7jPdyxg5s
LzjOLDACFQbfv7axTDySADoQ8uTF45/j/+I6upEB63JLJ/eNbI57e8GLo+vQWHJYLDzQmhOPrAjY
WzvzrV4g/FVjwPzFgAj6ViAtiM4jDjtNdcIWHQyd1QwKzOCQw0EVqC7p2O4t4kZkeOJRjB/q5HKu
XbES6Pv6/vcZr86g4/fcwaNiyftmp1C5Gl7WkHtNyYGpZ+xLusILcmX+GJghn5pbPibQHIIbLvbf
SyGRP57rXXcJZaasHJWjascp8GYxokz21UsSv6GzdbK1/bZ99+A4zY5SEou1bySm3+ySpcnx1qRl
HqDB/uX9BftTUsEh8M28eU0sI1ihVJbSGMiSv1uzeF1PGh5eBQH5YFcfUlo86B3dfXCOMF1mr68Q
wuVjAGt6ABx6PWcbPPIPkw9OV5SqzANoP6Q0kOgAIlRdycP5zpg+Vaj0tviCw0A4DQJgfLvA5rrG
fk77dvNUC9jHVL0BTZg79hrK5DmcKmdpMmjKn7qW8t21NYzBZ4nTHp7eJD9vVMVoPkOCluiqIriL
WXGFAWH84QafMlJTon+QIeSJKJidl+xamHUbVhVVQAFKBEt9v1OS3UFc/Rigzgcy1cIm9XBaRtqQ
bXr4lwSFhi5mu43bDYv/wxzyy0GDYf/p0Guq4XHstEWvlcndiMr4cDbeMdd/KEggANBqbbped7dZ
w2MntCq4iDzJaodajBBuk6mW08f+vt5esMAS1kmkQwEPorwEt52vyAZAIVNAJ4eZHc7TXzGl/aNZ
y2LJPqqkTB1qeZ1B/vYL/7Gb5Am/5suZwkxsMHNgawkTOPVIYq6JRAg8XOEf2oHRGkXXd/6OJeCX
OZp9PYpnISDmxlrD43mbc4L85+ROIJ9kA/k+nX0ksef14GOMUAnmAH7gPgOfGOGA3FWXJ2zu011S
1crnb0zUfiLjoxj54vKVmeUutsxaWO7s7VqOCoh1zCjH/69trzn/LzjPc3m4DzxCzv6Yh+dMU0+N
y6f0CWkl8fxEEgAGz50fphFh2FbSrLAqQc0UOknWPviHi5DizobalR0EVVEwtDOr7y6Hf0km1sCi
lccWwlY+9/PL8E5QTo3pAvEMf2ewsg+Yg8brWUWAKDoGv4mIW/Gmg8I6Wrjd/vfUyPwWJeZEKDXu
d35d7kzGsdKYchOGU73flP5dnKKinOW58suhQdO7cZtIvwFCU8PmZt3H5c5LBPLZsWUA9VxjcuqQ
xhRq6Yx6h9Of9dZdBSUDKZzUSnffh68BMuG5Hgp+smzfMefp/EN+P4jx10i1LNiQvaEfBYvGpeai
Van4S/8wuYZDQ/yQ3vyKwHcMXTE6ENotoM3RCgwJw9Qm9a0Fe3wpf6yLLzGzku8xwm+5Ix4x3f/H
kcv9sduK6TLp+/PHW/k9lK7bB1INkaSwVT8pf0n2Cy8NE93nQP6ah2t0h/o0YLcucdc8rkrP2mrv
0TvJ7Y1OX6wVjNVPZ4/T7iWJX3I3V/saWOShQhVrJ3/ltxvHjuUl4WE3FqXfrFNW3TIX9EmO8Myk
aPPQ88sY9qiK2two5/LX4AYODLBdBYq1M7YSbqBD6DNgiTB5F+KUzPcw57C8nAkdlJr97OCc1srb
9o0mS/B7sWBE8bJ2eyq5hQVIxlTlhgimNrr1wBG4ZCnVCUvWfGS+WgFowwen6nzxbKEAZ123YleX
DssxdBowkCAJDDf4ft2nppQ3oi+LLhsS7ICNVlyNpGTY+XeGgmKRZdTKuuCPz82EyjVWnqJDPaKH
I11fiw8jwEY3CbvqvFc1To9PUn+4PQLBecD5D4btOsrtfsejZgi/p+Ee4GNBew5g1hgKcDmdDyE3
5ZZ+hhdIfMIsmHW7QxLCj3k6+MIqC04wgZEFhmrGOKrXZMzmnp00vJdgs1dvcSsBAH+eAbDHdU1N
SF9LgqATFVE1coy/Lfu4dfsvecshnJNbsPZEC007PZk36ZnYwekV+7hYkSWJwdYMZnM7wFirASf+
sI9QOBuX2AZjhA6MHX1Kx8sBu6KJQeo7oVT9i7anLJY6uWHCihMFeI279gajdAAyQYafjDARRABu
KXSHH8fGog6ZK+TNu7/gcYTLNfNAbXT/NyyZrvsTyQoAzYX8fjI0iYhzYOCqWd2BLzhLWFzpryPu
NQd68dsUfUw4kK2Mp599UHq+15/Xvyzl4pBjgPLmGjZVyQa8p8UDJIjUZij5RCU/FdYMBF7RRtV8
9Z/cwxSCWwVF0nZIBRCRqCXoAGUjwHqV54vosr3fm6sRxKDeDSCRpm3PpIDC8JhDaR7S3pOR1hG1
gslUc14JxY5wUZmSYf76JybG18PUK80HXCkUMJ62t5CGhOuTZuRVDv7PiixHIhAU0/+4LgtMHzNn
/byeuwJtIdBL5Sev6pxNZNeeIAptkw3jYAGyqJcegxbzPM2GJnofC0G8ZJ1XI5s+8vJsRrRZHa3Y
1qHCW7q7jQAl6275OUoH7tqgn0IqDHBqDr1ec643eZNxASGqkLerqofk/dvcLt5/lDETq3ySNzjK
YrfcdxxuYM8CyB129MHzfSraz0gU2nRFUgu3wkv+/pKq893HfV0KE7nMohQ3AyDAdScdWSnieAKJ
svxyQ+t1gsGtY0LjirY93Lrbse7Q9yvjWZXfdF/a0lObSAfTBfdqvV3RQbHHz0RFrqumC5pgjd5u
fFa5NO8DTd0Bkk4k2lmmyHrUTXNcTuVp/LRQFajOjxvOpwcg2jB9NvkuqIqLnjaQytHK1rTkk3F1
ks5eY/iG98CQHNZkf/JAa20ps5dNGCntsV6jLjdFE4QhcefnAZSMnBylFo7MPh0J/I1baM6bbQDg
5dW0Fta2MUdfmGqyV16xi6WXOOTR4wnqKSbB0Xl23oj/b4+5zSEZk2kZ7k8hMUdftnOBUF02TLyr
7YvWw6/K7NpiCNKZ4P02UtTd80qYQBw9RbN9148Ay3iBhpIHuUIW02BkAyRb7A5wUSoJ+UAR7jQF
SviP/jhadTuyzatXW5wzhzvAa2ubi3Dw4S2X5rdbgWiNJULm/MwWKndmweuhEvZb9+hWFoUOncU/
0DN47MNQYZoN1xcodejSaHBlts9mnEFE3F/RcTqrYlRhzaWh9Ut9J5EbBppp3jz+ccL/Bv6W+VWF
uCEl2WY1nPZvY/dWkrisHPPWmMh/1jA/p0KEy0ZgXnYYnF84nBGY2SE+lEkkgPxAbpzVl/a1nKj5
mwtEJqtsCXlesUaCNzYeY9Kph2+DfEzeRmlyk/3FXrdBjwTzLg74bijnOgFApcN/Q3emyyffqpww
u7GXUWYrp8d+hz35kHfPgRdkGnBRm7oCIixpayK/vEYYkO4jlktsz+KI9L+hwAQGghVwkAKmXWBR
3vceKvOn9YPsP6r7flGbm7vQzN+gn1Of1RGK4KvqeUyL6aV71DpacVXYmyUhayBlwBckBb4Gd9VQ
43D8PxJGPr5mMW4QNY5Jvjq7l7hyKNyJISE+Wt+LmtrMf1Wk9iPbCra9CpdX7ZMM3fFClf+7fRpz
e+x6zrRlIbXkK+6xdY/gbkwDgeJr6f5ZEZrr48lbciLipfCl42e90izurFLMgPI1kKubH0NQ5BI3
Mg34GCUbUtvVjzo8DlLwNXWqtK+gJ+jVcAx7ejtBOYC/AqVbaCIKqIZoV6wq9k3KohTJ1/ISyuru
PYwa4lTbul122KXyPu+LqMRSXkkNOsY/WnyTQMYdwZ+wWXw0vc8PMbXsF4m0Y1dxplqV35tKx9Fk
i3tETqh9GRzg/Js30uXVfteQSVvJdy9qbh7JHNpcQBTJdy3XsAfV11EVp9UuHO0wQ8UzsBcNtdmv
DDLcFd30Ax4KsExjIUu4W1QpAFFiIOM3ThutpGonjvrAAphQkL6vf5iWs3/U5MmPSnDyZVNez5Zj
lzLDrZj59JInPuP1ENn2NPpSvxwAujK+DHQlnvwpBCCBW0a4BvXwqPLFEngqmCoEFGXGPVZhiUGS
lKcC8zm32AGYoCUvcLsX7X7byJn/757OXrfDloKWGfoyiKGWiodRlezP1v9jWhIn/ShgYqUR3Ek/
UuV0Y5daAffJo5BRoi16QCo9NHac+rFkL43mDJLSyfP+KH01u5OyldbCF+MUYywbIvnXxfzzV1dT
ugqzRJbskQLG8tDVPegg4Bb1s3ljxSjL4AdguQ1W46nSagsmU0s9Q/hX5ogkGQgKfeQPKkTutejr
0oJSjauPdNIfrYo3TpEsInBs+FrVnHC81d2PsFsq9qZK0oGI5f3xXwni5w7mwKkJiZU/DEFB+mBP
Pgs2QaOqDAkq9hUdftl37O39WaI8yiq2EysmWeLlpKAezmY5GlNjusMfLMDSaZZwA6Qe9wnrU6/n
lWcLk/Ds7uVrf+wCdXrJ5FpJ8U9luP/TNN0DkZdSAFJ2tTQGhMeAVQOuZcujxP6k8xnOxxm7BKDE
gXu27dF9ociL45Zk4YJLCebbsHNAcADWHukZTOCfRwBdRV1dVMFvilhU0PuFLlm5VPhDSM3horhd
eDiRgyvex6cKApYKWhr0poVBj9tYCvfHE7sz65i0WYjjp/uPPfT6v2Eu309R8BXXq2g1cF90735f
1H91o4xF0RoBpmzGtbJe6D7YOy2AsRwiRrGPri87aXdaBo1YnWu1F2FU0PBAVqAux3Un3OmUly36
Y0TqpJU2j6xjOgt4ZLay4IBSwUctsr941p7HS8INbqdlJPoSlYqY/I0WZ5Qx2DDM5V/D7Nvz2GC6
SLVhHrcbpS120tLrK8sSHRtuF61XBSYxkiyi3TGGrrZ3kBddNRASjNzXl4Wz3WJdd0wTZmLwbVw4
9TjCp2cj4iFn105AtJIDOYH2xEGuGA3M6Id0JNwvK07k4RqzLvZbg0zeFIorD+tTnlSIvHIh3vEM
gNuM34qMALpllFx8haxn37/AWRxYjVRGQErk6ZWF6mb0zRSMtjJeO2IfdOUWAvp1bjviL1QtNUVO
6+KHgrRdQW3KIkNLx+QGJ0O8POpxiNkE8Wcbk4gnIT8ANXZ42NzPj30+KALfKDVQRyEkwlIhJLKM
26TIAFN4KCWwVMmToXU+mH0TUZA34fPU4YfGF6yvMUVt8l0Fg/RJrbsGP4u5VvZW4Twxw3hAVlB2
4cKm4m6/mzNKPDz59iInSTOr/xTq40VHLYp2L9uJV72awQu5PuCMFQ6Q1x3xZfdO2/qEB+Mb9YYs
18EC6WRzVKCWnEYaiMnc53AFW1uGevTtWA3fNYrnaCgxwPIcyd4RGXvtjx3ymF2wxcgL1q8kv1Zh
1rQT6evyIv5d7wqIibAPBf44BhBx1y21VtT51NWVpsEr2XA+a5QcoV7VHUh9EnAw4ukh2tYQeXd6
qdTXugMFGxIUsvTgXlNhoei+8HgG9mly3U07wfrrSHZX8oI+L6iGHub1EvpwxQv7yQpr9sKGeQ40
rlenOAmW2iSiB431HMY/b682mirMxprqGItKMcvMt4aFmaCuUQMGPG+B+xTc4Tg/9XJT+VZcSIsG
jO3hq+CJi6Oxd18kq/SPsNK7GJp07sGRmeJI7Cc76GwM3c+oG/RhVgLcwg2/uxsj1NBvtKFP/3+H
pelg2OoP2FDpTYS+dz4COQOeKwm4cvPVQZQdRTVfqTNlBuqQKnpdC/9rx1gqnFoIh1wNi8XXN9oX
E+Qkirou3mB1PjbV45k9mO7fNnFGCM3V9hXQ5JmHSp3o16Cb/cqMTOpgEoa3rpUuo1CSyvkjLX4w
o8pIvy67uPNgS7qW9eKwERM9zf/rz25bGMZWuGNRkPnGYqPo3EqgiMjwB2W6clfiiXml6nsXB4af
hJrIMe+M35D9RnjusU4IJo2B164ea2dBDyolEGfpjXVQsPnK4IqOyKvC6ZIRhWMhghBdRfmZc0gN
eqZjTLwnsDVuPh8Xsz6WEvGhlBlwxIoFkPGUtXif08KWQ36cAfDteUi2TOA8F6aVDK0ocYfnK7LC
tZZeB/2e6mLl/fCAkqtx1zAg7dWxn5IjGHcalGbt6y0STbbjBmYgns0CGfYGJSws8wZ4ne+WEY4O
r1YTAinMryBBZylV+6SCooLJCRsu3FuzVfrweB2Y+cvEEZ7EkkORES9kiI/5cMdE21k5CGr2sJ9k
DAEmBcXjvJBfE+IJioyLi3v/m3Fh6E0leFPqiPxbAyUIbeDUiNn3Dnr21CumW9/Z3bfvqUGNSAfn
oFH9554ysvvpMFefIGdIxbe4o1wx6TOAL9Oi4kBwRby9gy0W3uPlvdP+nELIFXhOwGP2ZrU67Tkh
LqJnXeW7or3rsSz7xZWVzFAMb7txuj4CiqXSnVZX8MOGWDSPP/0rErjjiVfLHNScIOIEpjJTbnez
wnw/eQiYH5vfDMFE5dSENDgPK+wvvH80cvZPpRvM5J+/LnIVxiqQXE6iIo5qd+cKPufIahZA3j+w
/Lao2YWMGazBrY5gIYvhGwQutcEpMi5Nt5dO/oqYG2MSFF5ve5CwhO3ngVpJQBmGOJBiQixrm04n
BNQIJxEnsaq3m0ZjR178louRQULIFzOfDuAuILJn12ucgJzLlsY78YvsLefGd1lQGkvtEa0PHSHN
ASfNt/7X3oyAL+0HWwnxaVFO3V9UcG7+CXTRre1bj18yNcXmmhNrIFEk9CH0Hl0/vqB0Z8GmZq6e
jhKUYsjjfZpybrAMoLUPlCzsjOmYQ+La4HXnlKQYfZ9hzNvxXX4rtr3AmvW1+BszQulojhRHnb/1
sUEzLbAsgW3L1ZiJ1rYYdXwDiL6OjUw+yzzXKKNtVp+dJmekXVP1vG8zEDJISnsiiAqg6te0ekBK
LpjvXozMHG9VaAGY4+UJ1CIM7THoYup3Vh/D0+Hwj7XsN0y03SedzAdGF/J+JvcFEi4b1EKfAIbk
F80wNSWmkov1P+aWHxE2gphDpypJV+qA2hYxTYoYSSKxYm5ZFJW7AN2Ye0elCWRL4LJm9HYhOD8F
dOUDFUXslt4ZJj8jI+5t8KdgAQ0Fna6aJwpvHL3ubTpljAvZ8yAoiCqdXSoTvllT5OwnAw0dyAn7
XnhNmtAjLatjsfvlshseHEUsuv03mZ3KAFS6m1ZU+cFqnMNdho5AdGja5JhWzv/k6PJXL1lJFia0
ug+m0tBh4LacsJAoZpRw7t7tkdlvuLKW5winIctrMIHNpXVfvegZCyvu3HZfaYXxMsRPJpaU9dQn
hjmbCN3d3eLyzT+6jyJgDbn2bEiQhowsliQthTMPJAtzkET+XJY4qz5OLszE5CoB/oTCHK520OkN
eZTTFLPPYxw/LqesQMrfwtY8LxgMBYYGRJsg4iklbvT08maAZsD2rpOkNHHemAXmLF8kodhsDXgu
NhneYZOUBECYD+5506yPy9FvU1xKaFLRkPRodYDzrWbQb56w3RcpHJ5WxnnOnIqEj+KW0mBSJxiE
0toIyITW4eC8NIGGUtQhnpW5gjz2l3DUb1ECqjIYsta5ddf7UAA5j09OWaJVVK5BbMkP3teqOvss
weuclEf9Ofshhvnh0R2qLM68EZi+yOQf0W/g6jCkewpLQFB020lL6Sh1ID9aoIaItJYUmw49fezJ
fQWr4kSd7ithHRIpbPTBZ+44qsjLvLA4S7GuZR4xwBQ7AjnjaCKSCDFeNC6ll3fx68xYyzGxfXbM
MAGJDl9IV8Euknv8WFCMzYbr4brP7r7BStPx/v/jowiZrofzgUdx+J/574GhdvnVjukRyKgSfrpW
Ecf5L3zqKzbBTZLsJWVKQlgH4LHp9fxiybBDVlSGi8gqZRkrIMCJ2bA92fE+NBT9Ej/G8djB/jB2
d54kn2ZYHucp8PqhXuZS2r60WPz6GTiZ+Yfxu133wzMJ2fYmFrmtaU4LIFkovHHB2DFm/PCSCPxA
iGEMZMvN6+jhiQAbeWdIQvaHjTKOgKVFVEFPc0I84iWCOZSV/XvXCuJr6dyHzP5Dwyq3uHfMQy12
13cfQG+Kn0b8tsnAKOXcC9ohYOD5sd7FjNyMJV8WJlJPCKG7FBhodgdblOINHfR5qE1uzirrasRS
VO+VZe6R12JZCcBilKvBMOxkgDRzPVFTsGjWGbhV5Eu8m1QQteoZ2qah415RlhOKZI43xxK+mZjX
jLQliiz3wTU2xOSjJ4zA3TbYO7Xu6wPmMcg3Q2eKj0lWQ11GFfM/SnlQNAT1h7OWUpClovjo9ukp
TiJawn+1HO4i6ymk/S8m07RNc4cHWOsNtzmexAJDVAzAbt1unzma/vdAoK9Phjz4EC4gC3COTsGh
4ZD4bo4D7O/bMqUj3ITT2Cwl6uBZFQrkqvb2DYgLQBIe92WFqqlo8y7Xk4tTrkQK7QWOVtks9PIF
rHkWWcZjQy9NMnks+J9gUc32PD0Z6pX6ZyshfsM/3iu6OFTIK+edzfHzcc084MZi2yjOUoc639//
PFsBLxIg48ICZ0y7y7hylw+cgond3qWe12AvEOMZk4yPmRS+FMcMxwd+nAukYucW3sHon6TQD6bW
9oJmg2ckpMe0hTdV2kSIcxxRfFR4z3jScE9JTmHu/k+6iVuQTVHRYTKMt/bxFQ/xlPyf6Zdd8yxA
T/G4NIaMO9SKBpS91DFNA/hWxMnoD04R644D6Sakl1f+WoTyTcFa3tc19miqtOiXMidTKWpV5InP
NE5nsuAWhAh57rzWFH7x/JJk/Vyhu1tT1nNFqfJlq5ZbenQ9W93Jg4l4CEIb6MUmr2Ashsrp705P
1feiIY9X7/RgsXkyUvNm1Hdrr5veeVbe/XGCFOYviZof1ln06vOWG8H0Sq391TGnb0AtU+TarMe1
ekb8hrqvBflmJPl3zBXiWcrDZNS0qhZPZcVjx48A210VIjk74AQvwFqkT/Ka6gdUD7vrYVjl4OI1
90hWaVmumU9Ctm5ilpMfESgCGIHUawa/8BgPT88NkWyRoJo9WBkHedKYv5175s2qjIY1Tm9Xs+zr
W1AtcS8IugU1ZYdEHP3Mc0N/swIV7lQmLAsOowhmrZ0mZlf/dMNvEKVFA9JmiLzNbSUBLSTDfSEr
hGcIa1ZrlY/91YA2MnfQ7wymWgVNydE4uFi2BZuhSltOLpJVLJiqw7/8UW8zrQRVZcrk9oIv6b/9
B0MG7XJ7i1Yn2oo8lFMtypq6ZB+nDU1XXxqjelU6hvKe6SPd4akRJtz2DHnUW/PhtgmZ8fspap79
vKQvoAZqRzZSEPe4uzLv4HKFD/KeotApGdbokgK7FcCoLs5yVBvzvOrYwi+m8EiGM+eiE0LGBqDF
oDKLbgcpK9+WlHKLWP61K041PC/KWJvXDf/oX9SwTdAXxlXlGWBgImb2rIZCQ1eI8fflQwYhVDDq
KySWCpWF0j9DQ5arrY2oP0MXwPmSbKjp3g+5ByfjbiTDVTRqXKUIkKzh+sdlhJHNR1yY7Ud6kMZT
oCLB0IfpJ7bmQiq3ecwvwi47Tdfl8bwSLEa1ejr5S49SN2QYAeVSXxt/3k71RFGqFVWGAc078uUu
/oVKaiJc0Dj2NO16OZuSgWk/uNCuYZ0XDC5mwAZ06HCk3fSAaWH7b9i60RHh1Ht+hv6pilwfL0HH
l88wNDNmXAhJRh2uFV2ch8G+GUf9ou3PeMYoCTAoJWxKZhNQhE32bNQAu27dCAc8l2iU1ZwAycNc
4tewZRyvxQVse4OgHzidhq24tiYIrvoJNMO0sD9myUVniQRt7GyEi6fxXGb0ioSWARx0+tC1hVlD
RZY80W37EyzeAHf8x/MGI41jTHCMptPmalEhGYLqtzUZ5/afutFcVWyV9bntN0O/fQnCRDgDyWDd
ynv2YzWlDUDk8ptApEIICgrpeXzV2zzSEPH4CkXJe+DF7tQfJZif+yjkjm4cUNlkFPLkkzKhj8cl
T0YtuT2ukvSvS9gDqPJtc35QOP4yxqX0IOnhyz2RoEgDRswLpdflngZ2W+RpJ4Nd1LTQEpq7jZx3
thKGktYs7N9SjsWp5oUv1rO5N5u0VrezaqzaS8/7+m/0K6/m2VLzTZc3LIDeAAFCMR3IbRR6YOLv
e0QIJW5XIBIEuj0SKxWwYYAGkHoge/olESrBkM8D1LbTsjgLh0ij77MFaNz3TdiitjV8zw5xifSg
hy+xtGQwwOcI8fpcYQNMt+vPEkPxlzoFENuRxKUUmrTLP97ZGoh25k9tKv0ILKug2yJ+0Ix0DPnC
MztzvqaTrfJvyX7bLdj4ik9K+Ppi0yriinulRUjdpNWkrz5UgnchR1q3MbxJ9VmC0A//aLkAQXtV
lAwo5NY/s4P+/W/exnU8u5TIFZTx4SyysyImQ7b1cj/cqHzeDYteRbc2WW9c02oouESuObE3PSR+
TyC5U3T9SzJk6KT8ptk+5AyLcEStVDed064QainJvPXHt8YM7O9w/6whN4bFaSGofjA/atrz708T
1s4pYx4c80Mt6AHXmpq/R15FW2durjebe0hRzA6FA3JdZxTKVQoQ83nE63YqUwJVoJYOhg5nt82P
4zSmnDsxH4WQp4AIZ39pbA5J3Hh4AgNsNkDjTfJ5Mg5tfAze7W3m23dgsb/JPYdtlFOqbkGzBhXA
n8pLT0mk0H6AAVbOth+Wtbq87ewjiDxdRD2oE71DGKy9Uix4bD/rK7++MA5buw80XIVuJsoH03dJ
AKOKoPgooaNTW2ny/wicW6iraI++wKEW+cLPKWx3+9j0lhue0R6nf9dju2aXpXd7rHeiRZrPK4ls
wmhKVHrTZjLR2X31iLcn0K0SKEffaG1m9mnIvpSmU2jTf4CYZRJpWqtOdCyssfuUqOXz/++vN7CI
YUFTk32ipXfL9spW/8eMl0TdE0gQ0tLJKkOIJWWhJuAJ4mCZMHGIGPma7UXb263kLMi24Ia2XUdz
r+Q0wstufx5F+xC421ZUIriST2Ef4g/5JUpH1Wa+f1/oICccLm0aC5e6JPj7wPxLm9J8s9JMawE3
GWdKoSjhlJhdlOnEYbwvuNa8rTuRJUmi0v52hEMid5YGO10z58g+yvdmzx3UWqCkeqLI6aan64l1
LElKaRx8ydOgSsqMLIJpghFueKpTngm2lNNmi409Q3CT1yhZ5uuBkzEm+yGj+jpthvbTuPlJGxiG
/fp14c8dacem927ETml+an72H2MmJCDmkM1avT2t59Jv0kcrIe5gvGHqTXFIGy+FjQitLxs+j0Qj
AtAP9omjtkNtOa64V5kM9faqpmrChrAPM8THlVhPP52qP/qVf5ZYAB61qo+YkGjY2abDqBu+h6t0
ql3M5oBJ1QpfLwmuT0ged+zjroKfKuPdYHnZ5FQTaU9DcC0L20eAxKGAaCo4ktJq5Xcdx72oDx5Q
F72IrH+eopM6H8rOs0mvKqd+bGyjtXcy+rIAzDujfixZeB2mWVlpi47FOuoDnDKpUuIAReDWv4w/
sHIxJGwkZS8TTa2K6zy/mR2WCt26DvaeZgbsK7HRIFdfU+I7yYH7nE9H63esEcCSN0oeUvRWakAq
TwZRVRBb8c0obJWuL2GsMy2I/8P+Drlwl/tq9nrHLWMd0YmjXhh2BL0KUbs03nnz6m2cPBSIKawL
06x25vo/s+dkj5ZaZwIHZR0bKbKezcjswHVu3QOm4MVmzlG+MnFWmBFDPfFzAum30qhFf5Es99c3
8mNoHHetONz+5r/E+YzOrJGttW1VgGCA0F0hTpilPtQsZt4lbneXDxk9rNO9PifVGKPRkIDFhNYn
UTiplg7UzSdjFnA+GlI0QNtQ8tvbEkcculPFrbHYTsgF+Re7fdovtFFKHrJ5DV3oGxhRuwrxXjqE
ffdHF/dpAdHXdWCyFqs2QZo8waopjlX0rLNz1q6TTi681oOsY1falHWflgxkmW4HXd0Tr3NkzADI
DyEptB653ZpK6DAQcGiQSEFtKPrjUiRghAyOU+XIQxtElD2ZP2ab+PfL9TbxVSXmIKZnVDI5xG6E
Yz+rZLpE3SnljNrIDP4sXbdBE5ATFiaGPE82n2hARqe2a6Lu9kLtHyTlizjnQLAqG+Hnpz/ONQB6
joRSrzdBdd81vUeJh1dqhsDncbuqdT4rmGb1tcMvRNyEJ3HjxY7samcjZQi7PHxmTeeEnopyzwUK
HF8wj+yv63HVn+GJtIC0G3LrWAe453rBEutjfUMHP4xxqL3B0qsQPkmGEtOQnDg0uAeEacPl5nN2
9mW5YnXliQJAYvhXZa62lEBjuRaLeHmLCkVhGGjBcCKADNnEkdVPIMIUV11FB4q+C0YhPTl1PET7
JGJT/qnpWduY0l/B9Qqn8S7vmOUXtRDO3HEU5sHc83ffM1saRMv8miPGk6dnjiHTwlYQjOnVLo/H
tQrJ+zfl1Yi2JYl2ddijk3/4/05hJHXqxyCCqbDwtOnEO15SRCDo1p9tKkOSIx96QzRi4rzD+OrF
nJTaYejSkKZ+RvC965Ao6760r/yCLigRkTZkvh3yrr9q/PnnMehuLIgulY/PRs95WBAQj6Ou9IEL
YSTG9HXezRHpOl/0Wck3OD99Pszlqseeni2CFy5Sowg/YriLtlLtqBJrk/bW0luXKdLsB4Xk4exb
okJKMeq+2JdT/qFfw41l0NtI1UnUYMJm2lDu9OcdLYetPKmKn1URsPiikR4dIEYMz+2A6EHgaAl2
qCCHrWeke7OtdPl7qCS/bQ4T4t1pwf2itur5edC968t0HoYqVD9Inr6ml1knWF+/3I7Lkrfi4B4Y
JSE/lsvq32VKQS4eSpfWUZ/qo/rNQJhNdHgvuv5hoWGuI4f6zBL61fqfT1/qPnCAbvcQMmIczqRa
xTIIB6GTXBoLYOrlxyEAAoiouRFZrX7dy0/dV2gmdCezC/sRkHgHeuZHU9cev+fI6Tv71KGy5pcw
YhgjZRqs8TF3yCkbW4tQvq7rMCKLjbkeUKLSrart5tNpi6OONRkQZmzGX66FZVnoNoWxGMI36qvv
V0MMHOL07fTnWMGkFlK/0zo40gVGO5GTJGPqwxGoPb0g1cV7hk5/Z/dkPuoVSkuLEziOS+HMQl/V
9Vfnl7sGCH1U9MIqtCfXXKXEUH1rLtWz20atZ52BppOcjqWRMkQyAuEXFfH816DbPi2d5MEdnOIS
dklNWoVm+Yz3V8pBgk6qxVAvOBUUZlircbUJjkREyaHIoVVqeafuJiuOsYMIBlCBtXfiVEjmv0Ut
dMbmhmIvhKxjosVOZ8UL8ooHKQFtf1OVaMvZyZGNr9JiPIHRksiLMnctyIf9PIudQYCVwgIxLHs9
ITX0csy2H32hgVWjVOElBWGBzj3fRUywxESkKskpDPUNbre/SmpP8y/kZnYE8gGBySZzRrEJyz3g
j20uhYaBu+Oba5w8DiXrqQXl0OTv05Pxz9ZKKF5h+9ddUSKejs2SuhQeIEYHEwLilh+8dT22sIZv
qemd09j0jo/LpDFMAy5rZQVSLRSlFblpudA/wKsxPt4CHaCXm9mpkl1md4LexmmTN6bCdUdQ92Gf
JBmK+Z8aFrM6Mg7Gl2B7nOJpgki5qJ0Nn+G30vCXUWEo2kTqdDJv2LzZpkSRw7efnbtGfcXWonG7
2tUNNaouw56JyjPYaQW9W7cANDb+E5/Q7uEG2tIPyPV7wt5H/RFWjC7SPocv6rvJOoAmoCtJCx2G
zxhrmQSM3F4hYYCEjanUFuLihdQFc05N2ERJFQ0mdk05kOsgO4z3i6wb1NXtTeTziaV4+2Gq3h9H
gDjgE2FzVR/qgU8zgBsw1TBAfXXkB3BaVP9x+lU1fFOV0ufzmTGcxtTdzobuDa0AJiKGy/ULtvVq
hZpxGHJk1ES3joLHvKhZjFmFTsmjEzcDJDMH5iIQ/LRGRTRawglUcazAzGfsLt+rhnBCMv+Dce/N
/IfXm4blBWf8SEd3jh7cE6D8Co2TSPFPeUKr/iukDYQHqEUH9ad6sfp54r/O4aPA9hz1VSGqNNVW
VKBau0caGIXtb/X+knKnCVpVGAFlyPj8eEPRY3Pdr2kqHY0cj51MTiH+SL+IqELjSJaiSmaIjfXc
uO6m5P3JHHEszKsWTMeDuMoX42rOQJvBRQM92yal65m2QK0+pboDbTffsNTghwgCu6TXGlXBR/jR
cF4j1J84wwilexWoVeUXHuf2Y+6Kpc4HNIGQiCQjst/j3aa9nD9SSJVLIV31SziQK5MVxJ1qHJnm
hOyDkt4Ot5P41HF1n15jUVTkGc2AUDeKk9RXZHloXndfNQrcBSjvE65nF7J7rie9CDIs2/9fvJ2H
6L2B/hJM8GyHZh+jmhs0LkZUPOFmY7e0g3jNFMS6gyal+0om1p4VKbGniA/j6Yot48DZzFhtFzEz
TCDWid0ZPoO4LuPtZ3NZwOtQks4yZEPBLV2cnYL1fL5zXaMUIBcq91CbGEXtmgpjZ5AirtPtrolD
728jqEESz1/lpaRqrCcfG0Q4fJqR+RQGnAqQFuuVUfTB0RQftWKEA3h1Cqs2fzId7thby26CMlyg
AfEN7kpb160fi/6HQVvEHjYrCVL2a62z2dcsJwJDxDTs330d7l2CkuOaNJFthvVFvaAB4T0+oy38
NZxdKlzIH1Aj4uWam0cVVVKFhc6Hbp809Jpj+3WgkEQpDP4ngJv/RG+DJ/BY8O6U04O0JrmnABZZ
ZGWVU/dZr3+1lUdVC7zAKuIVUtDIFzwgilfOjwLYAZcTA9fa2qSqRlJ6DV6bSuRcz6bB7JrpmSEF
h2Fcw4zpsgAUp5/Fr4Kx4HyCdlyXuJQb1+KzIm53JRJo01l9HEppV4LdoHvQISIiVe+t9loycOyA
DQYwSb6b1DZxH5BeTvucmh4xpBJOaSOlpna4BY3nZVm/6vuUX5eOO6sQC8r1E1isf8EAddI/3mHF
PhHx9vIqMXm5bgQ4ipqdBqzup+mk0GjJWAcmpq6hTUrIedKeY0bN0UNURPqSeW8RFoSF1pQDYGEN
u7lG/inbsLFM/74ycGxS/dM9ygctHUJ23rJGQDQZk1ZkUNw7h8PySYyQUZCnm8o5buSaprCwpNNP
JZcRX48B/Aslo2bjXECZdH//lgvD84nhoifweOtjSLXhserIJWr67q716Gxmg912/pyBtm8e2CTX
S3olWbuVqCxPhemLJ7fWWaPJXV4UWpxOQjHFsI9RKS9ziEtvl1tcxWgE/B/Nhq/bW7dZxOsggrvK
eO3p67lD83htP2EwnWFk5NckIdW3mCGXpydpKukciY2tBVN+xRA2TCt6AlyonNFerkm8d6B9xhf+
4sMlxM2tmKUXZ/ilRUqNbLwtvMHQi7DBcG6c6h1Y2kIMAG/JNgjj8vN3Uip7d2B9SanIUtfawTZm
KbBBYK3ICm0Sy+LUyihgXM+kq1OI8AhQ/Djeb/OEkpTteNPKoOFXtsyLMQTZ9m3+pCPo7a8wKl1S
PmN7DYDNwul/uXogXPTlWIbFvgYksX/dcDVk9CoyqudrLNqz1ZCbYO1PdO+dmamzGRijFF+Tnsrz
1zqvwTH7CJMzM9aGfZOYH77CBnWlEIjRQJe2wC4vXqTtDhCh+vhRtA/JAvzV8d2gU0lIHdmrHlBA
8nfTBXDO0P6Kl+vEwyfnC9E31xZqW+7F5csU+rgead4TuE3QwLD3o9lPa6MwBc900RdH4SFWwZoU
4p3hOMY6G6zSc1psKF78IsDii6pzegTHoVukUSckUPZUof+BF1t1EuW/eWCAwH40sV8DFjKITM8j
GgfglPGvP/aH1HW/bVFGYbcrZvFy6dORb0qWA6grvE05B4a6SIe8Y26mSaiFqqXSl2Pvga6+SaTn
hCoaHEMG/s8oPyI/R1s+JFjr3MKnJKXuFHze0HM1GWEwY3kBbqTC8GoARSlz5XV/SjUEdREzmXz6
I83vyNrVDtLmqz/Tzw6YqY2Nvm9LdA/9Y1yNU4XXrkmeKPNEln2XWBVJxq7T9n3EtGvfMXD/1sgD
oWsGQ3smYLbGgzHzxtpIjV70N2SYWbdhdWjJIxO6byBL3ip3D/G5gaQJbmzMmtAJbloLvmlwM5/6
66E/jnqosVRGLLOdx9NdIHu9rc5Vfm5O81Qif146Dn/ZmpbTanAo1RhYIgOiPZXhEBfCj7KEJzdz
6A+MDvREk+Gtn0//NoF164wlo8Ld/70f5KYWT5kVrgA1IPZWY7cY+9dFhLZCSLUXAQ0TGvYGvJgO
DCgcpDzt2c/nj+mx7iL/U067NqY4QGYF7KJ9P6QpItNyMAzGIwYvbLKPMNlQ0d40v1EWyre8Sf1S
JmtksjbR1HjWBbofETTKveP0+eY8czyNSOzFVH6Mam+XhAXJllvS2c4B1TauZwXsx/gj+u8jQsJX
dQaB7WL1kSnRyX0ktF2V6LyxCkGWjZ2xhG7MmozQkIBtf3DAb3zrGTasZfT9LPy/63ZA4sxnAHu9
tw7IPrJsZlgcxaZv0LknW+6kjhXCV4F5PQ+46STWpQ/8/5mgtNFaCNINg2PaoDu9V1/j2d9Ig9JG
GiUpXx1qFAWMiTz8/nyVoewz9cv90DqYGU9p/U7qLcclt+wIJ/bKlE5SYwkeuc4jcEM/99cTN/v6
I65kY3GZm5r7VFZSqOMR6jsq/0nxISqoUnRugMeEaRGvhn3SAT1IifnvwDv8Fj88vbjXln2/lOUE
FGgvkBskwV+IwF6QSMGnFbnFrFtkEt/oteKsaLj5gtbl2GkfpKuEbt8XHcY1cMvCp+CeV/n5J2rz
xR6NArhZ8j2m4Y7w5CpBT48gXT8tcXAVursoUCrLaqE9iMGZbvslawh2iP3Msq7LfrrwsaWlXx6X
Dzfly/c09tsTLkxtWLolwjLR33OsgOiM/7fwxgh8bdaUmAu7x7m5ad3UMLYmyRBe8z6HrBmQRFP7
8YRvTXlpptTGppnCNx4hsNWTcmQlN6WgR0PxlAZ0NBDJP6vbxKMARFBtrjautM/B6fQrAI19wGyQ
SyNKha3ex+HXDFK4ybs8W0JN/bPu3f4bez83vcrG3fLAbNNH/BS8PoXapYkm/7+ZR8KJ86tZRzFD
5AcJGhnz9dnSAo+9ebnM68ixJuXmT0GY2DeON180KO2WXbhR3b86LTncNqhGr4lcTAzfugnzs/uy
3o4F6SoTUc+HW+OEu+aZMPLh+QdDzIJ1SzRYwSWGKmtLByZkUzRx3EJzxAGGNxC1KTdTj2WHpwa/
dzJhngUBs8KdRuQ45MXRwV+cXZXZ+kiXsF4AMfaK+5KbTuG58REJEw+b6cw/heFl89LqUn9XJg5j
SbF4T7oRmlvBBPQzYg6UdDyc9I5CrpOoKadqb8OchLNqQyl363F/7hRP4affQm13MXVUKnAyDmNL
e44G3P+kboB62VV3C6d/qZNrThQtVQaG4DrwYz4izRP6UTUMUMIQTHRln2OcW1Ts51oK6SJxR2P6
Q18sL4ZFlC3aojj+l5w8x7WO8KLSfPuPDy0I5u32FIUu6OrqHH1ACkITkawU+Gu/SlqtdEyiqrph
1m1W2+NZ6sewfOHcrmCbbq7+a4GKZgyjFeAWX7aeTuO6RmtJcFQO0PezrP8N4xUz3N0wBhU48NYQ
f/AWZIZc+QT7cf3Km+xDC8cvrqH8zMcNKYSf0Hyje4JcfIzYU2G0cLaUUTyuJqvRnRjOWz8bT6T+
Ofeia8aFhpjXjpD56N/nwXe/Nm32ymhQ2Fet5q6CRyFINp7ABbj/8rZDiyyzRB36l8TSOsETOuOs
ANNf4QwunJAEp/X96T56m6lucm0dx9m66Misb22YemHB9UtWZBdL5G5d4S7iSnE8eFMoF5DXT6ic
hLo/89ibSO2hyttFWP+r6jaEn7Hyy3FBKH8mWlhhrq1OAGkX/rJs9W7VKCIW/WiqrNMWG4lu2fiN
P3tjHEgqTQ3oXlX2DIo/2+KSDN7NoMJPWiCnzRn4BTKzwWKHs/g/kURJ5gWany+wzDDvza6XFNa3
o0FWavS61hhD68FWVEjEDNKebqTFH0R+L9Ho7MvP4kRI7ZLZ615PAJHM3xi27S+o6FaaENqEfggj
aGyDoc02n0Plakgt4gt6wFCXibDPBu88rn3P2LyyscG3+IzaZ4dVBptaLD011eBa2uK3FJdnHPE4
EFdh8MJv1pcmefysrW9wZIgEW5qtnwTwtPgOedoBIs/kJftWofl+gIW+jPBLFdCl8/lc/ZcYR1mn
NFXV+7y1Mar4mMl01Pc0b11GGfoTxYT5uCeRKs/JpgjzPC5ouDeLzHTcDnylSG/liZ+YR4zLz5FM
M98vHtAR/6oz0DwlXTInZv22IWhFrhSwUW0zZhUfeuLKY3FnTvAm7LVpvY6PhUbdQePlzR4+jivV
jjhbN/WLrUHNbBnV0hhNptkOwR+stIZ7zeAjav/TCVE2YKTAhZHmi8HHuHf/7z/LNOgF3ZcayoZ2
CtWghgRLgx09ji1s+/mu+yLwWVtTnSoh+n7OaqulA4K6oIHL3DSssuRGCgoREsuBxd0EoZv3WTrw
zRx7H0oqSH/TjN5WeVifA01qzZYIuWnqWO2vXx7/w3pujiWXY6Lb5nNxWcPJTLYl4UcZpJWzVjN0
hQKFdygURDjIE2MuDQ8GXxNCXVZCPgFFYoG2fWu3oXwjsgZK8mJVVeSNNhyppubJc3xZmkxSAMIv
q//NLPrPwE8DZYbKRG9O8vth4J0mEcrt6B3JK2m0NDbcwEt+7HC7PGj5+3orKV/m+BAscKrquP70
A9KEx1NT100bblra9iydsrJ8AzMu6gD3V1VVsAoV2P8uI9sVmJk6uQLHWO/qeGr7tGFpEFggI7MB
qYlX16Sps353HmQZpANFmM0cXyUBSZ/QfIr+Q1lb8OkQJuS/yTl778NO//56j5q1bE/vES2Qtj3j
df1Fw3qhGzu86Iw/hiWqi+ONfFGthJ1VpfkY3g2dSvTn3szNb/nrt3TZLdpKXR1CDYB4qv8kXcj1
qCZSdV82tIqhTS1nVaS61d+7FdS53b3bs8m54t9zA/M749Dgd4vI0y15NyN4tFJEEafv1dqCJahI
hQsLdy31HYdBOMLp+PzsCxe3fHHD+GFHMXNSOYMBdb8MNdoXmZAHvFIBky223HWnAqLOLoOxGSzA
NMHWGlrkTpBFMCCxURy7si2ylUC2vNrZ4EAN7wdhGeKSBRwGY5CAR4aPcdhtx5FBgvyb4vsT4m8r
edsWQBSXQtU1Lldqw9Qqfd59N9bzFjIyZcgvUZkdwkb5ETJRixMw3afnQH8Z7RGU4hXrimxAzukj
QRa2X9aAG2nlMPQxR1H0gjv7Gfi4AcmS3OAl++79XNCC+PNUJ2lWf7QxsViMjviswSUPeXcMJSvh
IuPQuyHJ0cvskiyXOlW0mPe1m0n5CSytgSZU4Jtsrj1Ea7faf6L0SCqJ8v4JqUwNY7DliOG3o9Jy
Yed053MkqvTn9P9bPJfhreRGE/+JfaNwQZKds/xveEh2/xEP0f5lVGRR3Iepsa2S9/yQlSSv3gBB
TxPorYH8ZrJNTZekCaIakZgXMvw8XjfD0xpjcQ/4LrKAHrCPiaV9XAQokS8TuMR/EXzk0fLmPZEC
zCn0kDjrZlAa7caZuacvUXphHLCDFsycWub/KfilIN1uiWKnuA9xCXStm8suSkmszXUjHRgawoba
PP6IdcZDBkF40b/IDlDO9G7JYYNdrkN+SN2rORqZdDnzqs1+vDPmPF7Amk3yNv5IQ6lcwPQthJht
TcPfDDhBUviOdlGtOFIeVN+mfyvJquPWyQI12H0Lx3cEy338AvicxUSHHc1/sWiSS+p6ZlFonUjS
HPFkDWEH/2i4HWVEzGOMSbiwE882CorycMGw4nCtG7mUlLOP81jQfIzHNZqIzWPBUisQEltFTMew
nBqRiHSTVR1uiiyp43Sea2JuZ94oS8H4Dg+qNqi0dgx831wQXOj9hfBR5pbQkKWmuc28vkJLPvE2
xTOxu921atIWn2+8fF/dLoGFm+zG3l1BY+aFyqkgMfEgd6yrjhzUrvo6kQJrzz0CW8XaW0RJIMMU
4I1rf7ScWJgEwBVzm9a1hAFDzMQyuKAC3BihK54YxOd2N2KW9udr5abTIxH+/3OFwXa6IV+zb68d
Zec2Uv9tfnaJvxLHAsZfWuI76W6aoZsMQp+YIA9EQaog2Dxh1uciZpWFsSqnU7ZK+6x9XLOF4uOX
JDsS814d16Z6J+UqOn0M9v1/LFuUa8jeSl8vvilJzKUo+24t1wqGGgBVxpoyXtjnl8qPi1rQiebW
W3yf2mxPjnidK32jW2Jq6qfH4w8n86opH9lCWZxdtyQrwEsy5bevqVvvCodb0SBQmihLmu+cbVie
2aubjYjjRXKGIXQC/xf1Lt8Vwc+Z7TFF8xcMLT7OvXM51a9LAefNn5ZtKCvxqGpoymV70+aHIfth
Ob+/OyhMugiD+FMkJ28kT72gs4XME7ZtB8BP2rLIJhb2u4lUb/NzDwLJHtUSLwQLNn3YlfoXEzoB
lqa8VH1wQ71/Yshw6w9eFEwiKM7ENkgAl5ZzPuwLrxfCuD6iXdGKDr7stWArBzSx/gyoyzM00Xrc
VJj13zAen1K94OQ7vdzVjF51puz42UVRN8b4ue2ZQqZE4zwFI71k8+XPtpBdGNgpWp9SZ6EQ9faH
NFMsiic1bZUQNF6jghLQosO9CTZ66i1iDsNaz97ffSK/K0Mut3OKR9kk2rNlYx1LJiFwgcv3Xrz8
MQVqA/6qkU7fAdg9YO5SkuiuOKpOaNfxjPfPJFSQqgFAY3O6sCNfT173LlJQQG1Kilh2mRz4w/1F
zOYGElS7cMN+h0xKFfuyK3igaRG0YXm/25gYunuoKarym4UTdtU5ciu70IiiOuNEwYVRzoLMoBku
ECWYMHweXXI/k1n5V0EU21mM8WayxsZKdLfeDAAFr9ONTrtpRDE+ANwRPCF4HHnRWefdIwOlxv8p
CNnQB+ZoCy8AdO91/D6DJdeP56H9S/eqBW0zkmEp7w+rX0cvmcWo7vkZW6zzoNV1gOAprQWxJgqX
gkj7XbcX2t69J8WWxmFuCvua+jU740AUKLtz+/9Gn9cjp37A5tZgokdlQKZvXquBlFEjQARMd5iy
uDfWxumZVMVGLkp+F8vZb4OOcGafhRE0reV917lfswRTYLR3xfRCmiBECz9GltUbCsDC81JSDWcS
JdA/a46H0OJVv3CwkI76EvF3luit5S29WExm2eLVjwj3SKD2qbM9pikMxO5QDywVSTyizvq+5X7p
qBjfUx8Xb2EoNul417YfgBTJXZZDeIhkoFqaHNk+tbvtiguK3BzcZ+wZn2wgVF6JZzw6vVhMw3lx
5wi0sav42gWw1+kl3qDnt3FDzSe+2J9LaeMBOTy0nFSEFmvZ38z4Zc18gvfG7bVgbNeb2MMljpE9
ZeNUmqpkjt5ex7l/nf3Q+DbFCcT6LZ50jBapb8dqnDRPhYTXob2LE2ozy9zXC/EpChXcGT0di8Xo
nIYth4mkz0w3o3NybqBLtYz5ZyzqxGPJnxyTdsgKsrjlDxwOyuSfI3B2BVgg3zMhTOpg1/IWbUY4
nOqosZ7ijy7nNxImqI755zRktM1MhBp+UtGI2kmwfqqtYN4eWtoLeYV7vuwf0H4TzL0F+eWezKWy
bFfJEcZTPMPn8dNHtrtCCxn3Ry/CvncJBi+fe5QGUsiDk/KHM1Op8zDKo6u3jrnHT6jB4g8DUuRe
Yr5+UGA9oshSyj5TpnXbNfm6qsi1O8Ehc1d+lWuj7OdWgln0r17SiUPkKrYbEwU7jn/dxgBHZsi/
twWDRhc3UtshUipc0b1StwfyNxx+UIiqL6tRQclxnI4VmbldcHrb/l1lLPh7gNMC4h5O09XMPFJ/
6/ky+Z7DfOeHdlIqoTETWjD+5Gme+yyUMSs1N6aUtixfkBTZ8naMyJPCyWjT71XjJ0nga1iVXJ11
05aZbuIdkLoRGAxxLO/BdRY2Xwo5i5ieX9oPj9MAfM+gbM0aDjJ0RDs6W8KGQx6IyS8rxVJqBJ3e
N9diqsbrPbUpTAkt6MFBWu+WCyug1y3hTNH45dMbCFpRE9uiPVU9WlfSCxbA+YoxUF59aKzecE5V
7pROmnnbuxk0aFxSTKWD4gw0rQau38MtIw89CqCRb49XVj5ly4OGyNa1e9ICHQng6q6lF2JjVOzL
sWgz90BWrbbkB6rYujNGLCRPggMlqXRvnkbdUA0TsBscn3/Er0j6PeN+a6mWQIOKqBjpPD/9SYGT
3lhuEUBue/IQmDOHsW1EojTgm26AF9xY9K4gG/NSRbbZTrKOhqnsATaGfW0XDwlWS8bcIWmFND8W
zieHJT+i/uM13u5f9mpkkVHsLdB3NTlDDkd/nt8sA1nubrljMPadVW0My9RTZGuoRjps8gP+0VqE
Qsixj7p47BHyJeJsK0/l/rcqRCNj2aLktDZ8f160Ig3lLbFqOCxeJSeTievJYSZ8If2uQLRwdt3y
LB/TXtq9I04bbIRQk8Lh7pjG9uad09+voO/L1Tb0QWa6AZJ0Ryt4jzzQtcvkKiA0zJ3SBuTg9z4k
p7JheNjlwm95KxegB7eNRc3rsQU7cNQGufM3dhkaeDxV+o4loDcsXYrZuB60kNs6PMorvYOsSY2X
Q5yEerVPRazxPNtryIufOXfg2LzEJUWgwRt/lrXGN5hf5CWERboXYF2LGlKb2mvIoLYFvvZpS7rA
Xwg9PnjNzwrUe+Iy93/pf4bqLHUhVR7bkim+XA/q6fDqui0Z3J/ytMhJe9chFxLCwN3dLggIC0oy
VCylBK7IL+C15rIBeqxNaHurlHGmAgTkRSpKW/ZM+FHayl2i8c4qty6VNvu25ohl8c0IwdMCiJYn
xWoXxVlf9/DA76bkfCgnUqXwjirkT4IlmJTGly3V7GklpNcA0dv2E0OvzkES0mPlBHaQ9w7H+ZJR
9kKJnMTwXStspa/qNTsU5KOqpOAi2KU0QKe6fmZ92YaJDJEZpx6JScXuzBcArKofHTy8SbHzkRyM
B6BgHRibQ8ixgvd8Qr5h0aRmEuUxlT37ulh1fXdhqmwFd7+zmCwWLL5bjpjP7CwV5P50iXppCZRt
5loBiDzqoOgj48ULR+uJZBQ4IChGFcNRBM/ouAeKOtwNBml3iwTVP+SE1d2EpUovIEh4/N93SwEu
ztDttzTpR3/ecVq5MW6vP5DNz9Mt5AhyfVNpJY3yoB8RnavN6A26kNv536L43oervy9nKZZjg6E/
zK9OVePDxnBrIdSQD6O3Asj1O2E8YDPgd/EErB3MQPPURWsFv8t53JVfQuTsbbQNKCSmiX0vjfga
2X4tTsxwudRPxi2Av3TcbT9tjDykV2+W5ax8n9GOuim4wajTjseENyLYrR3dPrYXkgzq7tRFDpkV
Zu92PrSTnUuLLFd5t7/EEn2Ay7DvT8NMpFSCEvpUHS/17NUTaFJYfnm6ShF0IUQ2jqYnahmygOQW
pY2GK1jPh+QkX9Po6hanLPv/3aExV8QZHee9qJiFH/HiHOT4eoJnVepmLonfqPg6Qhl4AnSH3jdc
dtQgyzlsj947T3zWzjA9xBtrnMBIIJMY94H9luxfsoVOqmjC6kxAaZ3t4u+Gz1fd3Kpu7oXMg6YQ
qIzcuxCf2ZpJkK1q3Pifu9/Hta8+9wpaRPmuLttebjeomfDFka0/C84zKaWXwRy11DHExWJWIXvr
iRcLC9Nv9aIvnWmV/0msveLhyjlnHqNJQqoWNasfEDRjMMCjc1ESr/4ja4y2pBrQcaZrXvYw/SKX
NpsnCK9IWIuNNRyUbKgWum6hzbePv42Avwp/kIYAXef3pHaz4WXIKS2byLyqOt6SDbTdDJnAtN4m
fKjm5wIRFNol+DEErqdVfoTC7vcsnVfOWYsbgJFx2nFpuyjiOU7RAsXwiW8v5sRaSTf7yHvf7QPh
5sTbJlTSGmT13A436/2X+pheAQTvX6f5ZmHDNKZHo9DDwqfjLyqDACc5Mjh3Zm5WYzlzZBI4btc0
Qy1fgVOCh2urXxqOW/keDv/YTUFkiNXQQ3wuO3oQbnop+zYTMI47RsUJaAV94xwqpfAD95VaLXwJ
kmBp1nrrdZsiwdi1ru2HCVAtHI3JcdUmMprHJ/pXbohb/ERFHkZLFzeLBbdyYBFvBpp5g3ti9aYf
W2EQ/TI3Z2XZ75HXQhkoYtj48MeXqcYsu4HVinkkmDcdgFrkCsR26BM63xtdQcRVdcq2jDojM1UG
gkh9NM6OPlpv3lkl+KY11CMmeNC0eXvk1aycxtO96KGPBM8sxZfgd/Mz74n7LUSIkvmUC94iddhh
3zN9ih2VuDZSvi8umEpU0xUOUGE4zCKnSQR4Q0bLjYUt0dnPUAe21zzJckRcsu+W/fhUQ9OJtTx8
9HgRpJonx93pS0Qm3TAxvH7j+4DmErKS43VkMEZhbMGD9zARTGhIgUGYHDGAEpNAHGvWhpNFqlq6
JJmn0d18ynBxMtQdbuMlejgRY7WvPQpHvoU9jMATfLl91C7rHsb1tS+v61ISS4KvwtbmYwknJqOi
JB1xpoFUIBzsQ8Zv84iNH6D83HU7epoBhV92A6ZCQOXickKjQkBgkkpF8ZVuv6If7jWWFELV/s9e
S93Bnj/U3gsgNtcUkAWRTsZiX4vFWbAuUyckdS2xU2/+nj5sSsuOs7QVAZ4vRKceY3sK0ne4Zx4H
Q3GywTWZ/PoyG9VN9gUDv7pDrpRQqKA66j+qet+Zw+jFTNQu2lC0iX9VqaS1N2HJirwOJ1+B+ELp
kOsLHEjBc5zQ32lnXQA6pAfiAaS+fwrChEjhx3R6W7vEa3Zjaf2qLZgKgO1xb2Ove1osUeWz9wV3
C5MMOWJ6Rh7e1byXcciSTuCzvj9KRQ4Cb6nDg9cZMDgInl9G1VZIfhdJC3ht7d2rVAKWhvGzvHay
4iQQYxnaA14oXQl1D/AlOWLVaTR3TQ50bHB0eBV6gJaHIA9OplfIk15hgcXEcYtcYywn5l/ZEJop
GFzUAJIo1u+XElyCGK+fTXEMv1h9AjTPEOInnYuhSxqbil4YoSEH9Kj6EFjxgI1+7dKVzyTZ663L
TIfs7vBDVFOBDSW+oW8tebuobBT8gsIdfzZ8xuLmgLjgwzSXt4xTHHMRbzq4mtluIgja8x8k2iHL
GusGE8Q+apv7albkyqdhobtSVd+zGRwvH+vTVET+otnf4U29Vzj5gEbT3zSrcYspNaPjR6kEOtOT
HR8BE6XNuZxqMh7jRNgLUBIGd71xtpM/rlg2S253IU+C3T8F61wiTQvSYdyPCtmW0gFxsK7xMQrz
jheOAtF3p2pKH5WGp2is4+pizbwjP1Xmmio5ypYjHvY5fbmFH0FV4yohlQ4KOMxJ4xxeT7ZoH4KT
JzAvVA9KKcCNvXx7j/X+dpjZJ5M0ZjTqc0m+51SpM17Fw1A0xwEKptHvlRWTamPgoDv+FzVacpAr
TX1y6UgjW4X9bJW8BXvIVFONnPTW0zG8LQko+aXU6Wd3NRRljDs+kOYT1TAjwdQU8Fd7PUM5Gew+
icbHweWnUZSXlf/9Gssnv/An+7AfyKLw9NM7jpBhFyjIkTQ9h3SHGCYi9ua7L2FjnwAfitkE3Sl/
9WqoF28pbAWB4FPENGPkVNpLRKqdIiGYv7unlZYo5n7uoDOG0xep1P+G0Sjxcy4VYn9VOwVret6E
/ZdOCyma/HBTiDqIEmmbsd+Tu8Y6IXBEK/zAQvPNU2o2CxWxbxVm8N6TO9ZWjqb9iTAdNlG7dDZD
xseZC3c/LnSh6a/RMStnvVNKC3Xy0bpAESp4cyVEacYJ53bHSwMyIzsfV7n+mKbOi+R1PWPnz/3B
syAgDYhdOGE4yn7xH2nX1orOLbLm5MV69hPi/DI0aHt7CykQ/LC/xGhYjMIkwTJ0FO+7aQdt+G5E
EOr5+u2CfXEpZiQsik1DqTswW73Mh5JT3v5oMc2yMb0QSnLepiOzprENkge8cwpTxmjUNcR76oPT
M8mYrOZZH4zsgmfnvLi6j1/iL6d+nowYDx+ApjDN+R1+m/6kx6E7QxPre2PUo9ROBMiJ9dJafgCP
4aCGlA63rsjo3/Sn1udCWSSfcsrQb8KJBQA84NU9CIyvUSPB1sJmAUevUnwEA0YhEGLtTHwCD/uN
/nvu9rJkk/JXntz9xGsLQr+ZrwI5CiC+4fwYadoJBtR1d5xJ8J9WqudgEQIQVHIlvOwr7CpyXzoA
Y0APYYoIFRErQxTZHnX7H9vLEul7rMeLsEHyEkfeg/ruTai4WTgSYaUdUbrrsQjdLboJEwaUaxy4
nUfJ3+2H7aGyGrBeb/wBUDAB/wrG51pKJMUE1y8HB5x4Vyncp3+pEMLuKDNp/2f8lC4+SmeD/lGU
5y2rKPVb9t6X6UpVFHjlUlOurYupS+dY1PxfCGEiPBSFdY1BBBMMSCGwFz81Ut2BEHDvLS5DO/kP
2EssRJ5g4z4H2TvSqxTUPWqVmtXUMj4OPcyWXKGxdnomxch8+bawFOv3jBHgi1L+N4voAWD6DaQM
m2fvKke1rFz6TPNBHF6GtxXcJvYubrEW1sKliDvw1jvtQQ+yR67lPLw4w7Z/enRH/Prgx6SsBGGn
1e0rAVcJ0pYh88SK8DpscoiBoSb1F9ebqSUSgqWX4csbq40Xv3XyZ38XZC8bXg5WIgmsf2lsSKM1
BhnaNmjUMh/H3FUYTwmcCISSg3r2UrzorHwo43ofW2C0ZmH1uQunft0Db5bS94nr5FRJvC52gT6l
aTslih/JRk1kkADD5emGf9OQBGpesdTa4cbsLnqnbiPMBPguDAO62GQjoLVoqZQC1DoMhZ6d3L2n
F0WHdkyVob+v53TZ65u/qZwsNxNiFsLs7opfjj3vg3z016ujoiapP6pp79tAYh3/9bqVLkDR11n+
VFJjXnI0pxYLsQvHjSZiUXwSUy9aVTU5k3Fvvqy+Av5G2YcvSRPLcsWfUMxz0N47TiJ1v9TmWQ5z
0WJFJztWZlEXlHi1GPJ+z1fUh0HlhlxlS4bywH7ig8Jq5knGAJ1KgMc8KJk3WLIARWVGZ/aCaHdJ
x57XildNi8Tm9AtmSa3NkOpfdgwI4PWe6ioA4EzAg4o3ZTOaZCAvV8Yrv9bN8Ffxn34oBzW2dhlf
N6ifpxgP85b+bC7Ct1sCsg6410K6Ph/CM3+63HyTBytYt6Q2JD9McoDNeWdA5BmtH9SPR4KRwvFM
xCc4yza319LGxq1iz6P4ULbTXcoBtxcAMC4zDlq3m3VOnsr7aVZd84KsU4pILlV1lx6mAkUmlrwb
QlLzOlIsadJWTv7rFqpMYWLs+sb4a8yl8xen6iakUD6xfmnVsCYZZ8uVLwZythBXXXQ/mHXyTJ/h
8DQPnD/3JJ1keT+0BXsqp5lLogqbgrusLeEbIFWfP8sX5oEwBO19xIhu1qcu4fUPQRi6qzD0rb1B
hCiW5aYBAdaxFCSOkJ1pUqst2bKCnooiNsq30XQmGY/eDH8q5xBGzxexS7yNVlPjJxeo4gKIDC1R
0arZSXfwyKCH138y95NQNMrutC65J/4hkubnp5tfs9RCYMXwr99SfP/rdGgKFu6Z443uw5mUlEYB
JhT6EqJR0vlxuRjIcmg/0pkYj+yuKJ8qsnTAuLdyIX4XTUtC5Y27oofi0rAjh+N/Lf/4g3N3f+Xf
aTLlcK4ClzfZNjdkhAgJ3d6DyzNpxaSokKTvP7LkSAu5NYOc2lEkglfjderDbB7zl4Xqt9DLuzbD
NXBIkkWUQvEE7Yp/iwkFnapb69yptgaLs+MgnmggIViyDhARqV1grAmZpcGbXJ/WTA933HYdcv3s
DLyOORrN3epYilPqryagLXuZj2Sc/mbNIcoNeGCFTLf6CYgLrsUOodHCXcCpaiZq2z/6mtujLoQI
Ar1jwejGmbJ5XlaIcQA7QxwxrsiexdTiwKOgj563HpGTb0iOUWXZfMjsFJ0W3EKC7hsnFOQzNnvt
/N2h2Q0osjOoDEkQkbt0cE1HImxAkY4M9ehQrM+lrkNruHV//X4pc+5KaF9xLVeIhGeG47s3s2hQ
k1WbOOxoQzK95FECQlJvGOqV5NySfQVJ17NfPC4H8TvC+mHu1jzw4LONHbrCxPp7W3F4kfIh384c
fD+AkS8IIp9pKg13nV6StH8wudiNM0ZjJ1RiuQue02GwWLS0JmWZFjbKzJ9KB+kkvx5VK3MEGLaL
j1rcxkwVqIluOlBJTgH8nw/9s99Ytvn9p7uLmg/bm46s3sfwV/gOGaNkABj3FSVkKvN6KQE1cnUt
dUGZRjAxmgFn9QkY4sVbKjKljtuUB4ZiXrWpvqz6tWPnfSiE+pPrJublU0yEVsS72Kw/JaNPmxbH
h0/UQyNCR26w1J/+6iuDhjt+rDtml9EWRQ/R+ePllBlJgQtk6wuHOTxwSCRsPZazd9MU8kd72Ydn
h7JyvYdu0hmk3WX4tBEgL0OOOCgwskuzrWn90mTw8G6cr9CWlJtdS8kT5EfZv6JBOFaesy6IgvE7
B/gTsi3Rwf2uTknnPkEspCzRB742t6DOkHWQ9BXWbl7UJKKo1YBFL4uZJ+TACMcGEtbx+0x6Xavm
XbziT7nUMXBQNJ7kwJgJ81ZDRKYnfvqjO+/IqWOEMeBlqXbdJxrkBWhQexhUy9xzbK5Xjs9bs/dg
8rdanimkkGjslOfb2yhJGoAD2BtthyvsySKjruqvczB+isoBnpOtscMgx9MPhUKY9NElGmA3c+2S
daJX2P3nBH+M3rZ6T0d3URdfXVSn2Xni+v6a0fm4thyyOn91R4EuIx/tSRd/b5k74sOP2omBe6xb
R4XXPbnOYWr7sDn1aiGF6azf5e/Xl070cWGqOlJJhUvr5gGPcQEUGMLW0WK0pfLST1Mm/J0o9/X+
7FQsyqNT84uQhGXtYoKfFvHv/ak7cafvy0LiKbI2vqG+a6t+sMD/81pys9S2vAd7E/QG7fbetEVE
C+4MZE7NEbKdaV8XU1KX610VU6+PVynD7BKhzCndke1+tT0j2zXHkGauTuipiPR8yvt6IXXZK3V8
PwIXkkfiK/QVOEy9EvZC3LYxuPyNosizipuNhsBCJlXjZCiT7/ozIjZsB8anh2PrQ2OgX2fHYQcr
5XCCOTLThiuTiReOk5VI5igL2DbRvndyrGgScSlBiySzgA0sEdMuHqFqWXf7fMXwUF9aoJGOJ80c
+lRJ+Q+auUyQCBT4ssXYjOI1p78qlVH5Qcf6DXxl9ykKn4DncWEOxdyhgKlCJ0D3L0g6kFjGgsOx
e59nyqdNA74EZDNhGGUYiP83PKyW6r+i1lGUSSZYjnTiWBmHHkCbmjs1WSkbWTu8vFdEtsQoHK3N
JN2Q/mc4FmZmKHF5bi+R7LrrmoU4KR8NHpH/e9Bcc0RczVpeGs82gEuqMPLTYOuyVJ8tmBe1Uv96
2dGDzvpkitXtP5N0zKshsvQUq5K3PPNnLYRRgksssMdFSwUfechtlCMKY7AvxpPIlj1sGjhdYOo4
kw6ex1MxYRzd3hFzBSA0qtogY7cUbE0Eoic8TqIGhOEdCOuTR8Jramb7JznVuPQu1NEJgAP40uu9
uj37ZqhrvGjKQfQdcsMK2GDGrLWnYHeuaggs1iug8n6+0E98tmkENZBO7n7se15s/qBHbESC+c2x
glnDlWHFfwfb8ghgVNXHJCrifgWliJD57WVEunN41uGY18s7ojGPQTEFC3G/4OBbeBDf1OLEO6Ic
87X3OBZPntk2JqYNKZDaGpJ9rijOgyDhQq0gQGIP/NVKWsWWeHxEhnGvhLXkxur/QZUxBnphU3s6
Eszc0lp+Djxm/5lvLdS9LvRkkpKq4EQ5COeCgqOSaHrt/YmdK3SsomwM9XLpOil4yYl5uNyVIPJR
ijiM+ww6UjlCU6idRt5afCrHpOPjY+jS687ujbB1XfrSw4wZd0I2HYi7s1a3+QNxoEUg8BwTjavm
rriSY4n5hrKG5UzTjXGb/sNrtyDI5jSV+z7wPJ3vywF9Ufwg/RUeoaz2H0/DkzmExexXYzSN+3hM
3Yy2TxTff4JyXXpVJLD1BIFJUbINkAKGgPUvglLQqgJF/85dDADSDh/h2NvLlBR0V2slvfqvtwds
7wCpLPaLIzshqjb+sB1bM2z9XA7mvu+b9fbSrhzGJyCoTfGGr/MJiHNGLUEGDofgzeqWCTK7FID5
gz3K0ipnLxcxk8lnAFfeFPG23LBj1dTc2iqfPafgF8zll6JV5A+Pan3HS9cmEtkgRDdkrrNZwnQr
U/NhsxYu8DVJTFL0SoqqRVyu9y2FwB9W7KSaMxb+4CvjrLQg8pKbxrdzA6HRkusT6CfzqoZFOJV6
ViSTIbbDzsVu7NAIhFaU4TnZIB75b6Dw2oZXmeGXxrQxzxdcdZ6/YRgAZ9qbsXco75jJzQ9z078b
EWC7nxCKKsuFOmIUz58qvtFi71nSxuSiyXQwNDQexZSNiEoFaDPQog+OFGSyrWzenoR/Y+rDi0DR
6NVkpn0AYkAdf1P+0qXHAuyPA4mCWBg0So1jZYrIbUFQB66yn8v7+D8eEA/CRXTGeAswqhgkkW6F
yqViCHOiea+WLwvVed6jXZ870o2di8wJ8gS/O6LRVbG5t9DrPM0uR4RqOC+nuz5GiR0c2+eV9fWw
tiPG8NbPZcacHvNUF71ZAUiJu+iYsefreN3zgpiPL0NLViKQDlZXkttPQVyHFGvW5hBKGdn27/WV
l/tqD7ZZ5OzM1HqHgQoFCnhenfhUxBVbyzxMx6BCapKl3AmJo1TTRarppP2uCRIpIw7V4LY5MJKF
YjNGYiyY0s1vP8QuDiv67hmgkz+xwdUkGX4MCTYFFJpJd2Y38LGzQdpb/TpbG8W3FRJuNeVklN7G
/P1IxdryZ15btpQgnKgYWuPZq2bowcb09GzYJ56SelsOETxPlW3/aDxwp87PNMQACx9OP/EMNiOZ
hWVBAciZmM3eZ/aEFj5+rMZfKhUKeBtWSCVpNL2RoSHvitOUx+rpAOaS6WT+hG8PFEclNWg91KvW
wldp5WLLJYNSRJnDrJdBjGHlcoyC+rb2RPnedXyQ4bGJL2jsK2/8IxIlqHEncbZbga978Ejkce5E
C5TZKjKEc9bTK9Rro84ZhRKlUCIveBFXtV2PYjlSlrkedAG6EplsW5qhMSW1KmsS2Hmdpf0heMmQ
HNd/k/S/8b8Ks3dGgW53x5mm3S8sUkLtj1PURTUzaa36t0nqOq2JzcqzNH94/eYqjBHnLJZVgu40
MkyIVEJ6Ubv+nSP4pY986aMP+dQEXhK/XvpmhxXKtlkYiKRNGJgIH031DB/DSVVL1W/AXlUPB9KX
PzoqtwhdQq84nzKWX+pzunLKUS9GykwbeL+TPvdATY5m1RolrIpq/PkMbatZsOSJ7mdlk3fRmYZ3
bkIOvp2JQVV5SuyTIku3t3AwGOq/ofJZacTYo+1KLWv/rmJwe9JCxAXshrE8+bLUz2umNSwZAUrn
tiU0KOqpsYc4KxOJGAZZbv0CdCgrYrmYX2cM5uLeAhyfyZyJYMaII6xxdsZz6F2Dx+LbJInMMyq7
5N8o4TnOxikSLf2/ZqtRKuFDcnQmIOHFAe4aYqUfS4jJYopaBIuLIhS1aodup/UIXWkOHmF0uTol
ffz23u7d+Nt5D49DDuEcB8Wvi6nvrWPjVw4c0GKbtNv/85bkrFlBYmqvVwrsvqnQL//JH1GLtpwO
b2sno2WIwvBT2zvTyP2pXGKy4ZBj4AxIPOO8n4ZRRv3mcJVMEjH0l+mgFi0ISlyPfgHcwsOrE1kE
UevJ4Y78ES8AzyjjAkUS+VWQvfdT1fEMcDckMwkb34FsdIyO6Pf0IX40D/StjpzofDuF6S9zm0RQ
Ul9BQfEO7JaUKOtP1AftAIYUXj+kzkI+2SHSPCEakDWd19Uhrg7LUNMhf5hylAvCEBgPhlMgwJ9B
JdhNTOOtt8aI8z6OP+X/bpFRmoYkX0o2dlmZmSmdv4CKI8lnYEsevLY9njuiMlsP4plxf4IVyTXO
MiZP9/6Vo9E0I/qaLqhB6n+jdvUD0vRneZme6ELJqr1qIVE74610Q35IqM/XTKcjP7ti2SiQJSs4
CzVDKkfXq5ad83xgFxDVcQ2EX3z3MgUaI4S2xerRYw6lZF92tjiQmKcMaIh+lwmniQFIe4JF45XT
npEpBzUGBbZ4RlIIAP4IVsMe0AMrTT7ow5H47bHtAIBJjeWw3lvRLlVV/Fclu031NxAn+bo9hZ+H
PCXEtUKTg4tO/AEbzsW2EcgOH4zaxu2yc3jkJmaeYcT271Kmw9ffMnClMLP0K56gTEQqRfV1HSnw
wx0BEmjkyy306Bpx0UBQ1c17xoWJJhljT1c2SG3lM6z5pAaIMW1K7twKCZb8fm56jWOPg0hLj+KR
JR1OwTM2SgqOKRo9vpYbw2/LPKJ46K0CgLz2VX2RSlsOlrKH7DAwHs4wYiw1V8kJ3VV3r2tOfapA
uLg40jC/l8G0j09P3LIX8NvOzpB1FEVqoOt5GKOeT0SRO/2NqfllRzPziaSvKjxGxi3/2tft7kQ6
pWPDwHftaB88E0r8+21Csn3sYInHo65tCEiyK96toV4DN6drI6vQc5CN8ACB1JANMj7+DaRyYyCV
snAqGo4m98dmSp7f5utJY8vVuTtIZYQIeYI1tuUhp3ZR8jVYJ7CeNs5BpHPXQI/42F2hj1shoCy8
J8Tzo7rnSiONMDZWlwFdoGxBWfP3fBOxQYGi7yuKfokq7MU5ZQaY0H2PsT7ob/5iT5Cb4f948/8P
dBMOfYMec4QPQHfkCUG48BEq4vPQp6wqf47eh7QeXsbaTDdwCGKoUuljuzW6+jo1gkHFiuDbAqaI
yMdPf0v0hGxxhvoiulOAk65nLQ/84BTkv/lU/3P6uVHx61P8ThymhFaIumafJpg7GPByniPAKo3p
/bwZd/oKCopDuTE4nfOSeL4exvCgRcRdA/GL5h5oYg6I7htHC4pIsdSD0l2E6LGp5rcaRyh855qG
2BOCv6g7Csd+n2erRWJ6eqv5dsSjwCsp8Wt3Vi5Q8thIr48cPMX6QwM3mv87xMKv5/25apw8wkiZ
F+Hzh69Wu6j0/I2yaabJgXm55cnz7ep0BM5xS25KJK9nvUfFmstzYlKND9fQ3ghvJsyOVQXsbxaV
erKDBrYM+eOcBNwQk/bSFkScndkihvwLMrtOOWgWUEP5or+p/HCTzrzZKjTteDRBf3B9PSSyHB9x
0lBl3SCUbhn+dVSafZiFNUtBmI4rxVi2Ki1uXZbXzYT1pOieVdtI4pr+JGwawq+8jXRXHGhOxvDT
EGO6Eg27HEyaDLwpsBgI2huKNte1b/Bn2obk20iaPuSGJJQc1QV0QeCBAIbgtFAS+WGRfE6l2P/z
gPAIFcS/Mir/I9az8VquEYnU+D2M8zQT1saHpH084qSmfHzYPjwrCowzgwmuRh0lHGvZM1hsqDy7
S0DuwKAgS0rw8G/lTaNL9Ojn8/QLOJvygErh2rzm2G8urFhbBuzFaRX+Per1i4YRGH7rJJiHg+v3
VFt60nmuVs2nNa5bclPcofgI+vkB6buJT5wq9Mgn/hUh4Z421TObsAxLXWAHJRPIgATvmgqinOaO
2HRATQVTI+pytun8fPMZZaP/a9xm8tHiJO2k6INU8rVqez7MNiSSZeY3g0Bti1GFIYYmqF4TYrGx
PizA5wiYJ9qkWPKGF5m0yBB4TVi8vweZ/sU50e8bwPWYtqZKvGzxJNSvEgPiDqs44yjXzmtkNMAx
+3rjWX6BdCcD4LI8v+3rFMPhQAQ7nKGeWBdYL1lOee4SZJ9WCg8GyACst/BY56BNrCIIdCw4ytQm
wpBj0WGYWakOJi3048Tg6vqg5ItWtfATv1DBc3XfkSNtonwx3DPAJbnhVinxfFg5CdoDjJlJhOcf
hf6fjDh/WDIIAcMIMYxdcF8Wf93RZMOhojyOhb6Ja1GKfIEbhQCgPxhr+7TNHG2RUbpVv5292VH/
NzDlxWfZp7AQUWi09ozMXDuAbkEuhFa275u9wMwNfo4A3dXBOUBWl/jHmdq4Z7Y8+lDljXq+I80q
oayaxsGiSEa+fZUogClHje+I9NCjXfJu01NXCs93kMjq85Otn+fJHjf2ArKGK48E/pNhCAdFNcnQ
c9aN0YrzxXvsjiXeKiXl5gRcLvDkDJPOtBPKvqFVf6LO+jitM1pYFjhqn74+TqEaZ8Ebam4heB2w
E+Gf7ggJ4bfoLqgtc+lJ8AUxYJQuF5SyKpBjDHA+CWAiZCc25UgHuQkVo5BT4VzCywu12XZDnwq7
2tMmIDBYYgIzSbgyBEuE0Mg2uWla42DV3F0ZCSujRkDUimFRkQOcjPA+2rEEDu+9PmCpDNpGCmwy
6WUMO2OF0dHpaw68tvVdl8T1qU73uJHMxuuzS6/awhxbH2S7o34OofVwhUsTlWgTnguJMJEdN8SR
wP2kdQ6+Hrj5fb1Gn7iNR36anmAohdCsYtr77lKxyWdv/UAcdmJweXMliYspIE01gwAmqKGnwFdW
t9NZMHVht4DqH0TbFbZQlmhmdOle2seHMl1uTe/jNpsCz/XeNZaDDwYHVLLVwghYzrDYS+RMp51c
Ld5WPN4pSMdAeE80N+6kRa9Kp/cisF7NaybeJj9Idg+xzGbYicJw6rYgPm0TID5MzsxSLnSq/QuR
cSl4Rj+t62z7Addl4RSsb+HDqvVoLry+0mydbP601RndnHQTgAopiI80HFxgWk/E03CYbEbGTISV
VapK5KGfEM9lK3BHvWE0/G919rAagbPlO0Oe1NXscsAuEaHiwah3e/89hv1WvE6IYDt2rxjfla6s
rrU0KCjO5cztX+tuB0IrmhKpBi6OTRbPw8HbyWEbfTSxeSDdAvM3o1kwAjPLMbB0SHC4wAPfRkNM
sDGhwMry3TGeb40IiyqU4mi57Alwf4LPXwsPFyrSNHCm8fVbgARIPZpvXPzEiyJlxwWe5sZcMSo0
dtUmu1Kk+46DZCrVKCy7kH52oSrwo4nVvWF1/0w5a5bOh6YW0uvaGCHn7OgDvs4yvLwD75bd+HZV
m38evnnElY1ODVal9h3YQx/rnoNFxGJCvvYEt3tzT/sHCqLSwTdfaMGDgaMipg3Ns5bnvho6tMlM
bGwu4OwOwa3MthXYTHx6/DFrGQkOW6R4aoF9wyJhlmfU4rTvSkc5UPpUa8Uwoz+7H64S9jSYplWm
Mc62XDsjRP7yLPMtekrEGxFto44mWRy7k/70sSBtLEgpXojyPdFGnoS+ESf3LnZlHpHVpHURjV7l
myU76q9yWB6kiaoBMZUg/Ps5aGcp3AgjK41lH8ZLoohpZjB1KGPYV38qBHCynDKWO/R7OjgBmOVn
IG1dDIGXYsdTPMk1UObLWd6WGXH6Xo6bFSaDQWn/Xcs8iQkg1zx3g/8rqMVmhoNRo8UZBFLAZOW+
qT+8Cl1ti7kQMez62xbDc/G6JfWNTOPmGiEVGc5sgW9rKCgM7DWQp3955CRkeN6JLOfSMLeYSPiz
B3dwhGqQX+Evordr5Cz+vssoeTnQ5tbK4jshOXKCBZcozdVrbb6hM/0RNv0WypO2cUKdL1AWZKVN
o8hcuc5NKVZPoSZb7USTBwLvFUgylVC4/SoYOP/YIKTIeDUQImx/exRlKzsnkjntrhb5DMsKapC4
EI62aLIQHOre3stMIIiP3hVLTUzKQD/lWuEc11So57pf3+ke0KzNT3pRFyuBI0emPux5TlEoWwGy
1gbnJCoCnlm+U2JbCZSRib8g10lwGiPV8Wj3hMJD9GZ1TWW0ppid/iiq2pMAaZADE2qQq+gYOjHn
KipMnuwdmLssgzDQQB/4TTDg27i1d25XltLVmUvVgJJ2K2mYzW6K5x1OhXLiwCwpPrKBPAjr+VKy
fhUT+hmqjrtbuMMfGoBpqjAGuo6Ji0PbwG4xTi7ck3MXmPzN1gE9c/5OPr6U0IVVnrLw0kAPUNB4
Jp+vbUAzSnwf6D6TXnOwakEZlBphMzaUQjfsi0F2zpGzYDac+diCgBiqnviJ2wJMikJhMzQ9Sae6
0nTGV2iZvq3M76q0xR4IySZ/e0VZO3KNhgw1mI7z47bQzMirvNq8eiFsF44cSam6hyIYXy6ymbHP
ZVZYI9bTDdc6UQKd1uRdLN5f5garget31CTgZkgY3l9fF7Hee1VxKJsYYy3tsf3aJlzhpF8h/qWn
aTLLt2K86RmpD266B0BrKcQVo27/9LGnwIeGLlAPDj+1syhnhSepwUAfo/p5YeafoAi8BPw1ZVdN
R3Bq2jcFeD2JZgLOPVXDCmZm1m6NSJnN6mUZncxVDD8s210h8qDzjp0e+QD9fsy53FoOZGloxIjg
wREHUYaTyYvsgsp7yD1iFo2SO252Hn0kFCmHh7YgpMA8Yl5fcYf+ZvEmNzQWHiy4v7F1ELk3PgRq
2rQ1faITxr4wHPbSqOOXp1tZf8mKUMcchxndQDlfWgXaIDKyj3gn90DRGKcPisM0zkCcbLQSLYsv
jhvynhgTD4Ul3zihL6eydVtlMiGOea9KD6gflzPZWgYEHgB8bavsXNm+P+XSK8vPBYMRBKAAlOZJ
YhOrJ4WjXNkQCajS3rgJ7A1vaMuiaTVl40+PxyHyQ3m9jttuG3+GuZn2nAMD/dz2RZSo/tVutz5U
ES6Hwl9GZFeMRb+aIzh/7OUk4js/7EAbBCGtR984/TchriBIsDmNNCOjXiFRzp42cHEfGxD18BkD
ycbZvXQ/nqPcrLKGpULD5lmAJ17nGG8qHQFUr2foFTwb6RDmUC/fPSz/euMEpDGorrxh60RtSgVJ
zh81nkSRTRAF5cWmHt6fp0LWiAD9m3511A2f8ByT0NmhFjXiuQREBagvuy57s0l++nUtH1jneaOY
EL9jfJBLRuKV8WJobNJ6Zn6wkU/WvBrUeXbkWwVMcNNeeK2C1GRVVkM2UjpbVF8vgKS35hCdXNyx
lDOP3DIg+9biOpKaOmzH+b6fp5LlFrmIaxjfLYTGgAvWHR1Smze28SxFTuM18fovqIcT+Ov2lKSa
7YKvYMVY/yJvuZn1sFn3+pSTjB4IefYLsRMuuI6j0PjMKe+gyDRMP98t1Loi7BRysK9wjqoElI0Q
0SUgMwphJHfOlaSHPkWEk6gwH7zP9Dfee68LwQ00hLBNX/x86gQ8h7B5kRGBBOQFeWHuRuGnBoMB
z1eizIxOjCkGvZjTcLa8wsfk4BlOg+78YEGEAFH5b99VF4M84bw3Rxb3P9IiAjGT039jJZHILdI9
+9DZYYRefqhDceKPEtz5Ar1cvSRiONgSjn6YW1dAXnDHbxaeOXSvGh3UhTlnKC99SqUZNIeFHtce
wuAX3+I/5llvO3uENHkU5YtKc5iZuGIx++oy9+2AkisY6wBsjudByD4iMOZZl8/g4X1cfjBNA09+
w1OlLSArmQBSEFbqat2lDsecGYG5gro3DROK3iN9lo3zOuWLXCq2O5jzoKBikZQtODx+00kZY5z4
IGopiS16kYuqSOYdUleEj+N3S0L3b7WwPzr6EkAMmSJmuscg5SjUwBPPAve/EU4m7MPqO86PxadG
CZzhl3J31OkZ+pi+EeeT75BjuFfa6VkfKNhuWDB0iZsbTTWJ9us0TnpAC2MUrvMTRblPpRFBswz8
yKlARtkTtiv3Lx797Q3TvWKq/eUFskx+NxNWfroPviW7KSUPCtfIQiNqaX3Gbo9g27MSUUSdIxnJ
QkPtmk0LumL6d44fzmv41fusN/X8KDkMfWuBrnOPF1QeFPPJISKuRbv8eMSA9OS0X5Foeo5k9f4H
/AHRxgSW2a1eWOEaeeUy5kahBWi/Bgs0TT7mVkOO99Und1IH8NXAmtI1NdxqWAH55J9GGWPDOArx
EsH7KTAauaRf9TnglT4NbUxsUiYKt4ArE7EMKeBfqy64D6MWOAZg68s4cWxL+lKx8edo4U2a+8iv
u+aIHh6G81v2Qoqy7PCO5fDgWxJSJfpv7omfaXNJ24WrEzKchEveolXiHYvbt1uyUXBmBrdlqPfN
DySFSjaYuXhqkcRoOOy2fnglVIU0vS+oLWQWhauiOGFZa6MteHeF5zgJ5qbSQJRp4zyr/PshP4Br
/5lY6F+qJ5QoBCkFTF2PSqrUN5kBF0KzIju/MBIYFX+EWP5KfUTX185qdaRIwKNRhQ7MtrqfsJQD
3cxkQK4u3eczSs48eXyseVN0EVV/N/zp5nVCV4Cv+OgU4c6L2YXr8O6a5kFmSkhuA1z9fzWOHwPK
vG1G22qvt9FLcrPwjeEL6dquX6g7Mf6u7SNzZAPr0tPWbKk9pJp2qGaWgmTVuX7q7Md05AkC2eAR
hzuZ+CxInDLgfysUyZKpucUeBgkh4NWxEXSF3lcreUZMbNPakFzjlhkxNruD4+SSQ6I+egpi8ptq
InLgDblbK9roF9KHr+Bd0Dk678Kiz8ZieUTCz/nqVQk/+XZ4ngThxeZ0/PoRaQigAj/+jXo75S8g
V7SbqAhbe9mLyyIN7AldYlrUR/KX5hZFuC+R8GrgFag2AZ3xYxSubSrISCAkL7p9WZgDsr1hFzqU
+ban5veZzl6rtOw6jHec552KjSspKQOBSBpYmW6MLT2g5sxiTEWxQVGh2xkl5dEae9yAIbMisP6U
VHHX+cxvP7mavRR3dEnc8T3/IcN87fxvCz3JaoDVU+Duyd8vacy1HzOLKoPdRXYYDk2vZgJ3UTKn
TrdDTxuIiLYPWO16Qs0u5gqppwDUUQQfBXbV3ng6plGCKshHkcXowIIp88WxOtXSqv4Mg+BrKGnv
yGA3PROtdS4SwZ5ry6IQEog5YTzL8oi7bx1HglYFrIrNJ3a2fgqApmRgbY5XBB6yNgr8tPwwfyVy
C7jEImf/TQGSDKyhTdLUZ35brdnr3jKN+CqIIy65GWPTJrb40OWCx6Mdw9YhJWjXc5GrBT2p+/zs
pEwmz1haMScondRQDrNBzpNkYRe0BZ/fPvL+V5Ik0lNIQqJMPEQn9EM/s82uzC5d0+wuOSMQQexR
CjoueA3tcqE1ktrd9Kj1Ok2mi1D/puexZXsDznWuftMY99as/0y1nsj42etMBitp1ZqM/pfvKDon
OEdDEpb5d57Qt5WZq55MMnTprDzYeQZbT/2oBMx5eJtFsvatO3HcjVNmAFlrNSneUGAP0nKriGZW
4zRQDvRjA0Pjuo9Jps3BwrDBvV7l7xrRuXueP9c6lkWDPEwKIWnK7givSmv+X1lYieeGNIUR+/M0
HSY+RQ8nhb6bicQQt4MUY6vV97WQT9YwkhVRv++1XDd3lXrQn/UsUwvYZcZXMcXeHTwQ8eVoBYF0
lrkU3VeG22TgXu0nOFXT1J2uLcG0nYhe9x6E4HQwKeRYheafXjLtPGqJAbbQmiNmu2CiiR/mAVnO
x3Chy+7Ihrq2adkVhBmHo45eNSWy8UbEu8hHcM5n/txPigl8DDdQCYNhAdp0ss+X479JLBzvWj0h
Nwh5XWD8Oz6L735U+Uz99tr9y1p/+kD5KfckAr7WKFdLKCfSP/n4kZ9B3tb0IUswdYw9MPiai9k3
uHs2m9alI8lPUd7v1XlZyDcHeHm9DjNiRNEWfORoto0rBOe9j2TuULWDEuO48kc3flaZSkDcsT79
x+KNMbFGDp5anSWhZKqsou1k8skq18ZW55REz5jG9f0mFKaV5H3dghzoa82YcfSa1lQ/A36OrX39
ayYGt5Oa7mtDSLRRq1D6g7GEUU4yV8ML/rOo2nYvOPz5bv8qW4oua26k9jRi/N/IPoIKGOs6TcSH
t/OEHgjd2havj4vpwX5oe3BmPFznJYnWvqadFQJc8ln62dEduGGrzQeAltdpV6A+ntkQvzx5lqeE
F4Sz/4NyMfF8odwkVr8XsZzsE/WhvbwgRy4Fvrtmc2e7feqPYS4xBfexC/qgUYAdnvP1d/cBmKaU
iY1KFjmSfuS2h9+drwfAQyifGxvq50AS2U9hLcofLzFYYJa7oB2Dw5I5ZPRbo2642eIhjoIDd+u8
o5afsIyuMhyFZv3Dovmk4l8xw/oazlf0ovz9A/sxNSyl+3pL9bDIH7mmgNLTBiX7HYUxkYYFzC0g
qCBmg/BXZ0iMdqnEzoDd+5Tk+qliXuHEPOdRa3/of6Q0x7aDnwnPTE8/vFGevEcxlXOK8Ji+gQOi
9/8Y7nJzZmDh7JDMZ5H3F3N5RPfAtLkpPa+SIvPanKuPMCAzDXNPhuaSoDGCo7crwoPENR0E/34n
xMJ2THaJxZl6eMOxCLqpnQU8rOHXLDZGQCOYIfDLIhnOibl46O1j1uUqFMrPyXxIrn7CNrCJoU4H
CxDuymS41rWboUOpumdE6f9tnZVUw4qHZW0xZu/AgpRDWU2jT75kthp8OitWe9bx04L2ZbVbDzol
cS7IGzq8Ryw4xlJBE1C/jeENqRhttXXQbAtWkQJlXi2nFc3+AXuF9HM9K9jlhLRydMP4PhNbUP3f
Pf4p9gE55AgnxOW3yHDDhDiT1iXpdDpQdyJgGm/APqvHaqk5EDDCNXJGMv05L4idfFtkI9eT2hG1
FsxHHGzpHP9+9O23u0Ol3LTlUYF54syqyNEqmKz1PEpBSiMtnAoSMBLhH9kugb5s+MtgfTrcyCLE
hQeTOmhbcGYMh7xeKzjI+0fRUtM0dFaj0Uy8SsKFt127jXJZxecTPjbSOIspGYsvm7q9YR8OWNNO
gEqw351G0yur1Bm1zmM7uFFSRNFJ6FubwWEzZWxQzNo6klJYzCRO207rvUea/IMtROTaizC0ntRV
XnIlLIECQsvfT8RpApX5cc3vo13SMu2TtmZnYMUShu0qwnbDuUz38DgM6xElMPjS1cp1e6EhLRN2
FXfpXjOrZyAu+qWVOsPy0+VgjCaX1PEKlIEpVbl30l/500F7guAFRJ/hjLD6xW1l4Vf7bVY31D8c
RYzlRYUQnIcYvAQBA2MHa6/tNgX06Kwc0FVo33nxICBrX7LVhgm2QptNvWxBDI2hwUa2708xQ+sx
2Rh24wL0c6vQj+KPjx72Si3lDCVa2qGKfwXP3Oq8ekq+USGBoRU9Z4sDZb22eVOe0NjLhKpZYcd0
4Lku9TXH6scWB+3MyfyQaoppHiGXDGo1oB5Uh/kLvdxlRQKQhZU4GGUc6MfmuDNbbuJ1MJnc71GV
p6qDsfcIprYpP9/oX37Li2BFIwlc57PlZHvGfA0p+5rzWi/a3Klpg+fqcatEOs82ocSqW1/dNrBE
KFNS1GdUU8Aw8hSkLTsMfhDXqDsVjMyR5MnXmfRhglPNqxmda69fR/QCJYx4FhG7gplscmLiuJp3
cHvh55QRkSZt+aAUGdSgBWpu1Y01Wmyzh18I4jePyYPBvJu/9pPDxXoPY2HtGoVWtTIdbQEu81/i
T2+idff41SHdXBRR9ClAMD9ps8dQHMszp9Sat2ha0ll2NK8BgPRZJJmX6JOfRLRc1Z4ZayieNRbr
6cuMVnUXSM6BLPyaAllcDA0PFosVnyIuYRwDTa5Slcxnayp6tTZE2FUd6h1b/Ov+Z0hug0y9AQBy
dzBfybLtPD7IWn7NqFciqMr19ZKO8H6jGSo09ypYDF18JEZMYAntGZj8CQRdNsHPGzDkZUyFkTHG
pPwQ27C0OuzVGANOhbpsLHgIaMkJC0VXJezR781GxjF1NbhZHbWCqKiL0F/TAUqZXDESQvJgKNOD
dZbxYCiyxJAbsIAtHKYno226kzg+crvOZ+Sg/OHIBJChotQRT8eh+x1jTLMxS37zPk1YJwIF4fx3
HE0PLLEQMkNQQsJMioP9WdyBCed53vefwczsqAPwO62rW7VJom//Tzv5uTGAUvLzPmMOWXB3AHOm
5hms4v5m9cz7F8B2bKsn05BwxiXI3/T432Pt9RZTPxc0sw+nt5gQFHlgJQLdx31LzAXLR1LYdqo0
+mEIVpuIZ63XgbQC5v6cFW7KbkxJEVVccvwCybC8+c+eKKFRs3ebMqdD63h7yqzkMRMAR7VAx41X
BQ1aCAOyvKxW2dqhHhWExbWURCeFL75gIWcc7EyI6wepS3YSO8qum3kIwKsboKHKsG+6i0lnFJ+u
lJ7DVG7747NhSKa//vRQDaupO9PJGTELm93gqXsmqSXOCs0xEcVJpRGlrJ92UUvfnyZTPoKGj2vA
xyG0uk687okQ3/XlZDbFLbZsDC7XzznXq6zL5SssJrOUsKE9/v1nkOI3cYN4fD7MHseTNxl3sfjl
cHSOneji3SPAbJ83B4nJ+Iyt43UZotTHs3hGByaySEfNglL0J2yGbQq2A/IRkPxTg9OhVpEnFObQ
gdysz0TimEO0LCeCvGjOqtu3BiagvnQAOUZ9jUct1yNfjHnDAmu+H68Qy7yI8O36qtz/CfPR3buf
qaiB/gRqr6dj4QsnBPgeqEItGFBWXYwzNZmcta4jxiyxjyG9BguvJzgAa/rAvxPNzuFnAj67sgBc
OcJiq7f9CWaP1xg0t+nWXLKYpMPQalYmz4DyvdtYwHnx0gJJ7X10j+VjUi+z5jkYQ5/bOTitm61n
jX5ZRTjbL6GOMAehWPVo1g39flIwB9IjT1ojfpF3Xtqo9b7Md5q45zRRBoL/yBzgsjApZYdi6ZA9
s5gaB642aPYHYpqzSpRmbkZyVYRESsLDDl1frwux6UmbPF8G5dqS1hcZ9LhQqYJXCddwQBAyJ/hA
sd90LtTKoldzlL/Uw26LnimfvAleegtAHNkln8PerHnKPk3AUIRe6hrBSWOu70QQATlTauGgWOh6
yurIxJ6qcSSfs7xJUf63S7/pIV7Tldocf+9VRu3q9Ez0KCYS3BOWDuBP/BYzZhT0k493DnzTzBfe
/0TMpA4C0QAlSP4EnMWcTOYQDXLQgy47eAYRWNeYP/bVDtmVSLSUkrZCqrg28Py8/a8ZygEGCYNM
83WMuYkKp3liWGTPusxAl2icbu9+40e0txo/xxJDZ57lOzGmtivRhkGcPACa9p9nJILpAznqk+ms
kL5X+WwIsUvTvdxd6r95PV/jZWhd5+9z79OOdNxhsySJ3CAdFBcZuubDMr41q3oRZ5gEcSwb5cpY
hATkRK1QG+F82PmcMnBFXnkLsd4yvBvztqaTAa1qpe3DUup8ReZpQtKzOigbXqwvTAF0J12d1sh5
7qtI3BeKbC9zSZN6/Rq17f9WK6lmG5shcjHfSUnsR8uaRzWD/OOa/Ek0Oz1RoO1U3sje7+iXKrTx
vhEp7b5buBvfY56Cc0m58AYUWvEXLjbdlDFCCwNCycqhoFht8iS8H30DirWabHgYAcJL/yKJV5kX
W09xQlGSsMfsfGosbZJZ7KhBl2Hli/aCQdE7foxqdK3N0Jf1LN5dHZmE9DKG5dyeQT98hDjCB8zf
oA2JaKVyNI9mUuk0/LLw0g1wukSTNBctcJEKZdEdeHdOGcjCUx4/7hcNNOxF0f/YWwGvOs0YyR5w
G9C/dPFDRDh1Kvtnvj78gqQ+R6m3+EiK627Y/jgi4RAIsvWcoNYEHwjLMSgD53i434FgY8O0/jEH
4EUwPpJhFuQRO19VDV5VmJCLTN7Wqf32Vk/sjxfrCEXYnrqbqST4u1cgmDgV9PXYy8BivZG4dtv7
CwCzjw15ZrWK3NfieY9D6XC90qzi2ibr4v1DI9PS/ZOtxIPCx0PSXqpQzqRaZ3e5kXxBn/6q5Pt4
fX5VF4nAvpK5QlqXakgN+417zgEAVIgXIbIzKiYxC7kfDOc/cfc0pjbAM139oIkFYeeSnc/VvCCB
mBaypdza2xP7PvYlOh8B4xfRQf1B5dTvJOO7rGoSioAGnpai9yjOEEbudlwbG2ijHwHvSVHWyI5p
BiodgHXSM7RUtCHoDKpKzTeS8UE40g4+AT4rtCIrrOZbmMWex3a9eH5aJD4kRFgfj7vF3w8Zfkab
wOo927dzpmgvzjonU/Mc8cY7+wkC4qw6siLDQagIDw7Lw0DcHHQc4H8JOMUFZs6zumhrxV/ZbIjb
eMxvxTb5hlUmkXbwuqfzfsGeOTp5WiQJxV7Vy+sIWGqFuaY7Q4m+FowlI5MGRxlGYzsf7UfLBScH
2F1jWTj2I6LQ2Rllzqcv0ox8rpW5bBJWB8tg41HIfohXjZ+IBw7dJ+AK/WNi/PFHS/adAZ1xy8c8
cQ6cv6cZrAgzXlVOz4ZmqX8nIlspzpnnGNciu0/FLCO6gsyC/SqhCW91pria0McUH8TTRv0PMHfk
nUVupqhK3hII1wWi50xpJ1fqj2gGGtZJpfFNaUdrSmhs1GGcvrjLBT3204PSLnhS9cu4EhrV1NBw
mknyV4sAK9ZfqdAlV5UmyaCiWYrhB0O3j+L/vcA8v0TbLP4eodIJmr1DXhcqeGGHgppRaitnAc0P
Vb7of92Yjgnw2unnmiLLRy41pvzfIUB1mLjwG8vX3fVZLVxGWHFozJUkcyhb0SY+y3hGJTe4PAlZ
AaoiGUtEL1ohl2tEbG/eQUsiq8hFmqK4nmng0bOBJiTKkNT4wlCk3e9ziYrtpb+EEW2v/M4B/V0z
WIxwXMJlsZkDGMRhTFexoYVr8FtAKmlhuQ4WdxnGqGaBDyFfDkLUH4cm4kc0TKdbvwQ08fQ9/CvL
6VlThmVVEmpNsGXQ8vPa7SVmQFnzPbzarozrQkrUQeSLtMDNzIMv4M9LDFT+xMCAyUM1naJbfesD
oTfvLbWyxFpCxlt4SSSgF7OtecsHjHHN1d0bfjkqWQOfD9RQfInZuH1icJybDOJTdIoOthgcUXD3
eS3B+Lt0OeEqMHRteG73q8dSTvyyz5rTu4R0pHor17TYS6umthRVkbTj0qGvXgD6wHgC7uuonl7M
WVCB98yCq0mDEPooNVpcbSfaPsTUbGMCNQ1lMnI8oyX9UvFXJc/cCndRg8VH0U90Of2cPArZgqi8
FJzapPRd9R2ZTL2JFB7XcMY3GbuwAPGc/0QLUodQxiODmEZWsFjHEzvMPcNT1DGxAHlGL6uiGuaN
/6W74kzhgppOxMyBUfSAfLWTXOIFh9Q1uFtPmT3FJX8qNio/zS1j6hDdTKYASW7cLDb59SY1AN7y
86AbexVapb9nihIcSSEWACstE3M3NDZDPmY7W/HjbJ0zU6QRojLMdZd9MC3ZibKIJlwkC5ftzAtJ
oEcToq8/pfLU+sur6sgkL+hHzwm/XovJOYMu5FLzmuyZyapi7p3i9OPCmFVZH8H1aRzvt0+Tf9fO
lMHkTB793g6mlcY2OnaSoGn28GjiAIJ3io1dxGwTbY4BXI0+epsXv9QbU6x0brqhyolVMHkW6Nr7
xhE+xBw/Aua8wD8uVonbry07TZkTv1rNlSQbvxzT6wPx0WI9RwPD6FjbC7u7yoP3r4B8eZjrA3/K
EQaipCJNaEAcDffOb/CEEu3/kylEhCB359G/MRyRJZ7uFBoS87X8I1zK6zXcXUjBZTbpjNQo4Ugh
Gp+NrKlOaxHG/hyKVMnFBi4qaZ+R3SQRxOBm5rEUxBmn2Mt2autfhpHckXYp92S9JwHaHeiSvjut
tpQqol42r7rosz8M/POMS3SGTC2fG0Dr78WzsSOCN1qdj7FIjE1UitIOg89ua7fQcldl1+69eJyV
etMgABY0Re9+ZoDIuBSGO+AWKrZksODFdWO0u0rATotH5hbdA7z3kpHYIH3SNzcvxiGKU5orLf/e
J80+OdIMR66uSdQ/MYwukGhfzGNKChmwpeFhTOSLK9GipyMJJ3Et7Nvh88K2x1JDKdK1bhH1nabn
4IHk62Td6P22BcAMXjcr8jD2NmBykNdH2AYOj86t2r5mxb1bGOBL4nehOVCB6Xj8JCbNvN06MvpK
+RMlbrW7nPmSeBiS6H5TyAewl9m9f50kmX4jl7hjjhx67MwNUrq+LZzbDdDN6pLshF6QaoCGCOLk
OQB4rMdaUW7OquIIOb5kbexKI3I2Jv9z6yvAVl4cQUK1ic/0QO4ri3o9xukSwD1xSIoAF0CsR8Fj
/23MZzR7yxbZ3LsduyjP9VLfaGzA1qQcBP8tGLg+PD6spFF/e+fhWIMtKVJ5r5imO06ctdZ8p29G
uF3OBQWAIXY1fug+ws+LKut2jUmvoTOxjAurR1cn1ilnGe8u6961qxLGrEmp0LkUi2H2pJXfVIus
XpeGQ11+pLHbgGQxjRvJzzrjrj5YuMcchATeaunUgg8co460PXK0rBY41JY64TSoIvYBHnwSr9Bl
M6DNytYdjZaStQFodyO4kej4UaIUJGwAe2JS6PPXKpJNxqYpaABnPCe7QlH38DtwvBzrBjjDu+gR
oV4CVZyMo7Js3ZxTpxOl6ZEKrdD/Az2neUHCZXsLpYBntKvAg7VGG2uN7oIC9+Fh02i3qg1HZe+T
0pM/qJabUDvySDE38ldi5AfLR8FfAYPJc9Xf1GK+0eDngCwStyD850SdgBDGNOcVaXNNKn/J4ovx
BnAo9QSXlQnOd70boArJPLTywTg0ZH9UWgaF7SUT8S66AjVdJOY1Mt1H6NIGOyiB1yXobuRA9NpH
QLAweUhLD+NZA8HN9LVpatET1/kFw/PSM70AZk2b978YrAiXuXZf+tzqrM5U6ubqFnyVzuKcNdbw
zWzwUhA4x72KQL2+Ex3W/Nufuxt5+g1iGWk/QWE0+Q5lSn3IqSXwA0pCmEhICAdezY40rOQsxqMP
R5OzM6/nzTrYswoJhPQoNPNX+JHl483PESgc+A4SzyIQ3ficCmvr4UhC6JcUZCO5if6ZNvixWihk
x7pP7qUM84a/07GWO0H4JLS+27BSROBmYfqdiFXE73MrT38gbUmJGxeqVCyLXBpf1+AJDyd/jgsP
T+KjrZAoQBGmvCpJwnP9eCkE5LzB1OXV6xf33/Nr/lNAaIoXGGlQyMTw9ZBJOlAZGOSyaY6v5Po3
euvXkZwMd8C8T+Pz42L9wE+jEr8v5Y9S1PSnbDmjTYOacUC9rvHwFBwevY5HM02kbzC+pztrsWnm
JVS4ohSw4iHIZSQ3nWDVNqr10zY/62MDizkNUy+b/EzzvxvrJAmroUOgGfEemzgKpt01p3ucpPhs
FXKw4N5ZX9zx8DgaliowYZQZmrbP5zVZWlzq3h4U1hJwGgg/S11mqwjUaTgBkQ40xVSI1tGtS3f/
4xgsJwkJaZeS5ZAM7/TVJTP38z2Hvsjc5ZHkfhnTL1niukbMv4+IChHQiOc9R1xveFhCOSx9JjJF
gL8FGu2/XWaKlZgTrCkLkOGqfXtQgxqXDj1i1yYZsj0o36Jaoqp4fERQ5Lq97+H0EETaS+4DQM2h
yJvq1Cu4AhXqumh/27/Q2ecSUl2JD61TDtzVZZvZR+0dPiN4iJ5EQxqlGYe0Nx5D/JYFTYUsW5Nq
y6FCZWeJ9XWP4HcTj8f3C+D81m397MWJj95uzt9XXGNo+nKPZC9HZ+Prr39OCCwn+nXPX/oUnzqV
JvoZ3BoUjbxaI94pWTyTSGArXOq7XD6/g08fX6sxCbay/Bvv2LVF4n3wQWEq52CBqb/kSQ/1pQP1
vFD+iADj9jwwYmVHUqvIrq8aKMCRbIrZiWJf63tQdEfR7XzWpIHCFN1VVvK1Bfw4c1O+RWUJ2fUe
MvWqDBvoBsDUrUX36DX2zWs67iKqVa3xikCuIYP6lDMUle/2nl4U0dUbw5ieVfRtX5mjuBO0MPXF
b5AghPgvcurPaSi6Pz8kUOI+2P6bbXcFq8DZpszgIGMACzsv04u6etXfvvOMenBRpcTfZtTjo6f0
HHlPhdlmWqlPa6ScOXV3VRirBZtWUV4HnsEyPL1xbCSTn8qeAl600AyEfYAtwzqguaAxF57q+vG9
5a/p5tz72ddaovq02jKliG3PA2Ka2e43tlBuUmPnCdxMt6SW8ZsJvfmxVfpbrhsY9KU15SwY60Bo
HyjHQ3+uwfJZymrMH8gq7qm2A7YE7tF+cp3TjcWJximw4moJHDZEx9kJFD0AsnTh0MiF9KkzVCNa
xsxBHxlDSp4fUwaGzVpyVdaD7SyA9q1DaV74ORhYKYWS1uFshEP7WfHE3pvXwaTmWgFDsxkCGqQz
F5sJR3kiyYrg+DWUv4PICi9ySCP53IuyXoZiZSLl+4vu+ijf6liOab9v59bnrvii0HkPy6QwqLur
nfmy9gLrP+sGajd9CDSloU8bT3K2JD26KvoizAGvV4iKkr4W+HmTwgOnq5MRXn8s6PUwV2qbJq28
JvzNgAsZCkJ/np0vH/nOKMKXFJ/eTjbGiki8Rq1Y5Yz7C7DZKbueMPonwoDYguhXili1P5Wj2h5T
HhXZcR7DZSHS4BKJ0mwWNYtlnrN0Kzn0NUYL1vslYqVMiuTnOVgH2NYK4UB/2RdXCCBXVP/Sggmh
5S+T/jpCsghvTJHHbhhQs2lrgOEPCgsPoyaQkZ9Wh2kJZcQgRQiVdP8vA3TksT2julBd2lVppQfA
lFnSxC+hENTCJwYPbTVgyISV5mylKu0O02cA7zCnAWIVoBF+kyvHI7txVD+wF7krOvoCZiri7JG9
bQqGEdmWI84KXYQ0LbNE1j2sx2ycvkQd5KCH1bsVRGVFbxHWvbHOotkj0Q7E7ojBgAcZgmGcNadE
ppMPdeqgPmDIU6JRIdT68SpxK4vQhNAABRT0boBaEi7k9+CkdXLNi1GROB52UhErkkHgixHiwcoD
5RqX3o71LEBeAyRkHTC5n5Sl7dIEDYYV6BnwQhXrhXiSqHxwHQ/zujhP6VB427RJTFcEEFXm8KFj
tAOVM6peqfzGkrKtUhmtKOUqY3apuqX+utZVVQ4KJQ6tR5grWq+kLwI22IjNRZ1YsH/lC9NllzTJ
g1Gxmpc+GV89ofTXiBMzeVNdAbVCmA8Huz35Fmny+Q5FyvEOTeVuHVMxt9ROyr5nHBqyxjekimld
Ti9Erm3Y/AsSVKMP6RxZuJZbytkTlt+lTX3gdc16sXpDu7MwgPc42bu/0ZX8VgSfLxjGHuU3HLcC
dwLJrYXso8tfqDT8Gx3JzkXKht1B0T/RsQv1Goegv6TIMweuUwiHgLNuJDWhlX+0h9B75rpD16dp
XcKmyGzrggLn7NCQg1MzvRGWMhMVGnyr+7qqjs3QZtUZxW/jOKx8KSARChgFHXZvkTE3K3yLSS5U
CprjS3nY0JZrCwL/WodO/j9Qfn5//oDPi5nUHsI0rDNN3hSX3IlvYSTAh0rEdsH/P0T2rbsRf6dq
iL7Uy/v16t0gykfXX7gjzlgASeP8di15/lcH3NnY0MIx24z8aPmKOfQ+WQigYml6r6LXDcoHTCZj
mF1UJFMO4f2Vt6EK0u4AtSS/tD5ylgBciXk+zO0vBooKqZadEK1oyhtQGWzrGIFT2NVZNgc41xHU
rcuftDCakTpJKGnuQptmzxGT7TJQ8KBwFHN43c+w+cDjeNGsURd+VzDBNLxwbkqOcKaBfEe/n7fZ
HR4wggKn35XkMkEkJwjjDGn/Q1s+4P4FK5HYG4ShERgPZgKsvGjjpvSYvDKf9OnnSfUzwhZICnus
aHH+0jUiEJpVhNWdkCpSOTiwvWEh4WkseqMPbKnYY1R4D1V9q9MGuQZMVME2g52rR1tt+qsvV7L6
7g8CpbDpGqB80CslulrjS2tR38jKhetlgyElenCwVQdlTj5lUBTWQoqUrKfJlsqAzd42Y7giQk+C
QsPNNiP7CL0VsPx/FfAOjyKmzaNh6xklxKoTfin+5HgP7iLDwaCGWVb3EwZ1J0aSHRU10eoVSwLe
fdyRxO6/G1/0IjKgMgjNyDOQwekRlG373tieD65idnjbAwbjF+1GOc0Kj+YTOpunvAYf8t+N+S+G
NGuvQOmxhBnIP3cC9ZXVjBblUCtNgjWfMDiw3MHGDDfvSR4iTnmy9O/gSEeCnHwMHAiRG47nghRt
IUQxCy9YMycFELgF9hcAwqPM9xDBHNS4WfgRhB7JnStPhDweCpCs1XK74xvtSAPi1Sdf7hRBlyFH
N15vf+jNzhNVg7pdmfl994U+WEG7+Ysg1rp1kfwZUKKoM/+2swBmWdQIRMdTCs3VyoqRNmUfoh9f
a/JwrG98dxJBBoOqbf890yVfMb3ZVPA+a6BRUtJvQcNSYlDXcbErX7lT61Ai5vKxB3AmcWMZiYbh
PeRxnhr+K428rOpx+Uexmn2prc+RLL2i6hS5g2jE23UQj3bneaZzL3Wg2E2JXIg05xTswmPtw2Ii
rahHbh0pKk3zHWeMcbMeqYhuD6k/WLb/DsRTi6HyS6lYUZQI9qFIwxUVJLYvsnOd5Q3z6J24aMqu
URcBXDFkUMUEHBIOF+jtRRLHCDSU4AVMveDim7qt967D9GGJOHezlu2ZBRkOEIe0FjPJSvDYKfb1
O5gkcTtoTXM320OUi3Lv7W1SgjNFYAJc5HJyawafoF1Uu61zGlvLdfPxb+e8aAnJe95xralAtGFG
VLdH9dsLVSIyBNvccvxFhvREHwSS26701M+XGhOlW/u3JivZiolpH2hKgMpgQUUYB89LWiFzqfdm
PHUP7cmgU2cmZJCUX5TuugQR3/bDfPfRF2hG6464J2ONSt3u9pI4jSKecVCbjNnpmEfSYeAkBdtX
5bDTk2UHYRmTkYEG7teNqzDt+70ThCZW5y0KOGIHyPKbUk16tfgyODYg528VgOwnfKSrnwPuQ0Va
vQqSwsNaMHcXdVy3zW+bOwbf2X8kEUiEFmhIE/V8PpfxtciMzbUi8bca4urfHyL3g2ypdIUT9t+O
XLWfcYThsNvG60TnfQOtbTrp4qkKrQqEG+M1Jn87T0W6RIyDml538AmiuX6b8fajROZaH9ay+lz1
bl5sY/ofhlEBlhMpxtx3HT/jCFRn79mn623oZcqljIjIpHdntyITfELhB58CtngcHWsajDucAGDY
NHKbhBFia5jghtXAPV4rIQgVDc85uJzReJK3CAzLzMUT9sp8BJlJ8mRm4dNNtupp+7png8KzuqLg
MWQLIWpb1xFIGqPpj2lOPaPdvKs9UZstCZy7lKDdpRT+CIhSykqS+JWMBp8kvi3foHKihyrYv0Pt
75pEJ5Qp9qGpul9/ktRDltN0WDb3VAcbcTJ3dGc/tFwEIJocGCyovss4ziXVcQ+eS4fku9dXtlGI
uLTuGwoMtjEiSxLTPgo+r5fzt0Qvc+3vSrtUUjHCt3NXNSxWo1nGylTI4/97GxujCJzg5IYmQu/V
8BPFg0IsVdTunq9x7CE/BaW1KexJwJyYGD9gYRhT5+GS72UO1+c41ws7O7EP+YUHNzHgnBDFWbDA
IJx+wHD88hIMtBFqC0G0teQTnlzHnxQKx9ni9JgDGn5D6KT+Mw4EqjgDzmpUphXDY1/8KA3t2ZN7
xAZ5qVltUpl73vWziCUHuFyPodwvQdtDv0PxrsZrtBQEoQAEDBVcQ+RkhPlT9OFK+y1ZBI3ahoXE
t6UlQrhEW5/UDz1649wh9sHPoP3KcluRhktXkfq3yZAfsJgWYkpg/u2p6Sc7J5Cd8VmxERUWgG35
6cPuFPOAiOmyD565hjp+jmZf19sUYvO51GSyl/WEhcLJKKIhCAZxwpIfrYB2GdFsyCsuxXHDHr+3
syDjqV9h+WB1Km+gAzaKDnqcMsDxkAoMvVG8P0wwsLlWL9LVMdZklmRzXzGnJ4eElNV6foEm+qeo
arFv+ORgmYZSQjt7Zlch2YXijEXIdLjShSRMRTIjaJZEFLGJERpB8vGuogfCc/gyx/mMffi+nLGU
PYEcY9kkbrbFGX25gYjI0wMLqdiImR9QLayACPbzw0r82qCxyKjqBprdNuoHcitMGXPTf7F8IFDW
iPyCYg3cs+VtwGTsXJYA8sk/cZKgfD6TCh+7ZxLUAYMJ+QEIGp3yyhvxeV9J+WMW0bzGa3ZNPyG+
UfgacPkzpk7B1yWimFncYOHOwPsCvBtxxu/DDKeIrSMIW+h65O1mxaHaIVuQMl8X/xxDCYiYJp24
TC/UBmtiDpcV1rzzUVkALxqjfMGJLpR3yKCLSk32y4Y1krzBhnKKaK+YNCrNSOqRkxzmX2NQvv5F
+AdO8abCdJeMOqRQkb8+OHRXVg4K2Z/PffcyQf/IT6dmmo1ZLNF4KQmylHVMEsfIZ8djTfzeR1NZ
wIJE//DXr1fKmyrxE8iTQYzFqt7VtJrveLc4EMgiRI5/7bs56eCJDC8RP5tbfk+ZHGFmHVWRbiQt
B590is5ylz22kF1h87tSj1ScnFqN2j2PqoZhN6ITDy7k+il6+RqGMRTCtd6kWCBzDsYko3ixUAoC
2/5lQAAuj0bW1XjvMHWuKqzdZAXS4cZK1Qia7oVMKXjlhyT0g0CEK6wcmeyA1H60O/nuQx9lzbgx
eoVLdJh+W84Q5skmQyOD9l6loBS208qoZKZZ9FKX9gBC101Dh/01BFKdIZUi8IbSc0APMa3q8W4r
Rc/k4JV3dIZ+9rg6gDrl0ocXAs2SlA2QGP8KolsYTyN79/K58g1/aOZe34T2s3+WcKJOrOXH/2m/
znJqLhxFV6Z06jNIb8r+/UY6CLBfS4F6g4jdwQS+xpP5dyfYKSapy6W0R43MfFVl6IKZY1lwUelL
7ziccOuuGg9IZynv9D5WczNZWQtZQmvc1bxMG4D8xsyB0Se8SKrJx2JKnr2k75gsJilP/zkxKVyT
XyCHpKAyuyiudG8EW9wITwoKT49Rghok4GWBMzhZQpekiECENnpqwIjYl4xIc7sYfrAVoHa1R0gc
Wr2J9nV01/ELj47KhfzFjYL1IoN91+RVE0kL1bb8hWTJCldgO9W3JK8uSa7141MWaOKCXpqHNBHv
lWKT+NJ3O0NaO6yuOQweAKmatuRQgHh0nJTROZIAJe/Ffos+M9ZPLwKngwfRMwnsUWEzLFJ9XNfP
ZYolwHaJPj18viW769EmW7BnmVBgEeOi+agkrd+pdI0XJ9m/x0pRLtloVp8SEvh+ixVwsurkxgSA
gRFlJypq9qc/67izMbWNeG6tLQiBDOdxygT1M6NxdKD5E7x++GYqYX4eq7dCpA/PCJ6KtL17oDSh
Dv631BEeEhdDvCkKTCo+giZcruaqT+ZxKypkP8b+Eaur2otHrXjYWkSam8OwY+P0WuQxsIK52ExE
/YWmo3v7ywQnaBvvk3vVaYeXJtSaVKU+5PUNknBDfQqhIJe8Yb3T0s5rNEOCQCB+x1qtGPKsLhM7
0WLBqF+n4I+Eo4acry6T54AZLVODNhStt+NlIz7LRMzKjKb2927lcoUjOxtdDyewpeVgwn+ASt/4
9ysZifL6Td8+0sJZzDgPMpyjFf0jMvWGh93smngy8yD4/SBpDOz5A3du4nPZfOeEx2MQjv3nyEl7
tUVVTTDjxDef+eIF6fVjN/U3a9alIYXhxC+sFFPz6ITqb1utEmRd8eov/O2oWJ53cxO/NuDGR3t+
ovUQeohheAGbFO+b5x4oei+N3+MaQKjSlmTpElGzKReyVGg4g/exvGgMbvyt0CTEGWcVRPuR1UXZ
WOFsVtxkv387GQApvbPVS8h1OXNF95YZEZHm2gAlJtnlhEuyt4j0MCC4QuyGulUfmFFJrlAdMSun
f4AvJuCkYY3cz8jSpqN/c6B05vOtFHSVaRuN6J75VrpLWjbv1qSpKBp39s36m/XSSaSAhXOeRUJa
hKYkPBFIzAonp7UXlNtQFnj7ChjeRDXRckC6jLuy9Y0/kPzWRcAi9y1TnigKzkIMqsXPynP2myeg
WUGaDBL8i7igA4wRAVvVZp8nM2pHsP2oZd0opQZYsVtj91D3pMUMn0Qhx9weftuqDjEVmkiGmfpe
ZhbwtjUJoVTGUADUZR1G0v75dIsnrhBl7XdofASROA4tzqvY4+be043fTqc1swlSno9cgRlm9Gl5
eqz+f3h3RcEvKZSzXjVK13ohTxXnI0UA4x5awxjwPdDigTttGMBzLEU5VNuU47/EmHXP7UJqVdoE
jLQ/NDNB2sK8qqvtXbwdnOBUhEGm/CnKVVbHg2SeH/TOTelEbcKLRt09PhSQtOGkGExcJJYnf3dA
mRLoGuAS2XjHfolialoTamrJqxooWKAYAcRFZCGKT+J/eUFu68BjncWt2DNM0zFCkRtpd3s8vk5U
EAhGV9/AukfarPgP/sLPgmDw3PxcCOdNh+aQPyTUTq81gjfc3oLm9Wxs2UAguh2P9YCrTRjHBk8P
dP2iU3QUw7pMeKkgTvTUNZ+yU7urHWCpqRnEE7vfEwBbNn2NHZFcSaznM6ftMLlNkJMoA39GKhcm
cd3x9ZBFiLKM2k+sB756RJvwDEossJhhj7s24HuE+QmgpkK6qfAaNNOr+vX6plQK546dNpqFA2q6
YMI5ECb5myHqu/trGya2WwnAhU43bBgXTL/6XcmgEe26cCj+Au4+9K+dAkMWleqEioq6x5peZuAg
MRQcw9CS6bJH+Qm72hS9+C3jJ5e5WuyNhbGt7zapfFRKyAERl50nAWnI/yqnln22pcmhNJA72Br3
PXPJy064Ffe0lygnsyG9AolTHyhovBCias3CQhwWapO/2rO8VX9SfBUNTz54eR6dTD9ytploX5tt
+TQO330MMNOFFd0JQ1LO9N6cHKGKJ0i9jMP8sQPtukwGEWm2HOX5LGcrqlob4hs3fJwg2ijPLFfY
zllujcISaWA26GUs3sW0oN4FBCaDW+gqh4FpSapQX6sQiaLpHZDQRn36WNErLERFCNj15m5HKZv8
ZAH6CuQdOdZzX1ooo4gx33pHw8mG1F0JFIWT0suW2NJXXGJ9x3EWq7gKfwZKC8SCH3VbUNW3jtPV
XUtgE3fWZShpXffy+yRa/VQujg6tP4ajVq+xztpUgVRiUI3KdtO6jiWc5ZQY7nsS44qzKRgS4fIM
y1F9CRyYMtnf65lclBAH/Ry95+6Bzl//x3q9qZMnb++85Kjo/uhBJsEb1MhShZt1tZhPzIavEa1y
v9B3pimmyowdZIg3gTf2viwC0YAZf7thqWMV4ta/N0oZitTWzlZEp+oYp1YLMidsyYY+WhnVBw9I
1NQYvlFCVaZ+8nLQwbi8AHgzPtS3Uoy29a1VJEEewcyAc+eTWiDVEOiglBKCPbqh3dECwYShY1zb
aNELMHwmikVQk4bhu3D7FT4TJwDNdtZ2htOLVqvmjlMje3zYttfGPe4kCaw85lxF8CwwlmscYwWn
GoQvlUtGo9KC6ho2AIoP+c5FXbEbUb0rM4JQW7Y1S3d4hmgk49lZgPVNvTYWX4ufk/h/TSpj5Y0l
d1Q6+FJQYCMYBVNZpzp2iYX3CWHr0hrYp6jkPx8LNC/OaKaMXaZDrovScoLOO+CMI/U0rQSzlEmH
PzPixBFvfEvYd0ehOjYHHbe54pR2VL33hJzsMkXenn/4JZfUCYAp/78KNie0wHFZcLavJLUc8rkl
/FZZHWX/SfxiCdSJgZ0nTpp9RG0w5+d1y9gc9wT94iTWvKvt0Zr9XHHw2A22cKhYzemzlPZMBghf
+YgTo9ySwNkDI75Sp/M7cdvv0sc6P4m8TZxOOwIHreSpJbXZ0rcjzfnGYaeFHYhFXHIp1zYtYkBN
JOcEHH6qSMM/DbzBERe3twG/buj44yfGHud4cPCLk13GAm5qOOk+5sx9SGXrqYwrgSwU0wjsJLlf
bxzD/vYu3o5onTDBIs/p0MbZreujF/Z18DyBIizw5JtSDv8kuY/3t+DC/mO1cor3Wb/CNZF0z57O
nxoeOlRZsd+Etvalzv3hrpVuLThDHR7CWThPK8FPqmiMGr98FOXkQVqy/3H2YtvCp2uuFUDsBrhq
SIOKF6PVGv7eokwzrqJgUU4x/HxqcgwHcqJzja5RELnTKiZdFwywQuxTEReawQax+6PSgCH6JJXO
PCcp+Gs9BGhA+GYud54KNQ41X/kVT8Nx1jkLlF60FaezT70egYRJdeEefGvNNUY6ejFUCqCiOTJz
V2wbVLNV5yPp4ANjb+LwVUa1AnfC11+PCS+SUecb54ht0aUcQJe0zda0rn/5pAAozLiDpYUEfm26
5b6wZCIliVf673ZDxHTxgR4ZkpcKBn+lVrgegnkIviVVYS4MYsLuFhcIe++KYGTyLmPZE1hKtdOD
gBYBcuaizQtVDo6wDiePcxXHzJJMvYzI0g8NzsnT9QLRlDrE4vT2mcNr+9SwQkuz/OfOfe15jNXC
orxz/aIf+AZ6qyP9ulsa51nIkJqc9khVvKj+slz81/GNuk2BSUvinFV6KkrueTFU1XEhRmVMwS99
pgyrdaGL6vZzOVFd70/Of2I1/+tiO6oYN9yG1zyiwudxdFgEJWRmcaziPB+9IV26Yy780uHvXPZU
EIXCEMD+1MmjD5M6HoSh3TDKtrj/b+ZfScw1epm9nuEhy3gno6as2QOEw8JHBzZ63OCyK8CJAp2D
PhxJ/foPK5YrbIimGh/giO0R3XuDfzPZybRh1tewjcmlzwU+v/VsGDfSINVKZKMC4q83fTpwaoj0
Ea0j29giVi4mimnpSdBwIeCwZjnq7z7BOp/Us7D+Z1njj9w0drrXiR6oftNjpYapE+HId9Iq9UyV
qfOsmc1b7GZteDMPzFXtQVF3VtFMeZuyTPuiJlrXXPhn807Jb58AbV5Rd6qzmjgpfZhKtonIOhic
8+3QEWafToVFnpSKv++jPh5DhpT4LFWS120zH1NDarVjCwN0NWcIGxBTe6mupr/lX871KsBbrgsc
pIU7Og0sfddKaSLApUn6O9yx14SHXX5VH0mL66m0kXV/qyKJiE2095nQAUNoacN5w9gSOfgFLj0u
7ngKpzUh+NjTtAXQeejQuXtZ1slpYIGeZtQzEFdbj2Q8Uo1SjYTFrpcXixXhRTmG3Wdfi0fegdDi
kTg6tsKW3TeSLkKPz1f1T0nUG5el3e2APvxbCxy84mgEXZRvAG7lKoHV5t8MuT5KTrgJHG7huME6
40EzHsHjMcMqgHpyB0+Jpm3Wmv6zwaoVn1tuEMvfGkkKq+kvlPt9bUh3FRhYL8WVYFxUl6HZzafk
fnEvlklDuO0C6nuvDewXTV72DyHG0wugceaNjN5LztckWjBDX/RyzBjgfcYuLfczBaZcA1nFoTYZ
njh8yx5rqMi8CR/iVx6gCylcVJrJQs8Z/Fo6GlJySzkhINyNx6gtSB9g4fXv77X7/24YvLqyi7Jp
VBKaqkDML5MMo6Fxzl4Q2ZtgLiQhxZtaV11AjpPZ4LID0hZOBt/Z9bnuV0pxewxIHITyV+wvi7CG
sXekYBVN5x8MLVq+cXnA0X/1FCpeS+TAUyiP3n4Hq4L+zKZQ7598fROPBkRNo74p2UUOVk4+Ui5b
yUghLh99vEY5GJFOvCG1wJ3ZjHO0nUzqOJOkilDDCQeHXK34kuBdZ/2AuG6tbahu+S9LOxFIqCRw
0CwZIyhqgwyfindUy0N34F0nJdnZDtd311fMBDq3plKNLoltagmfC2K8DXb2ovMu8IQt8kRIPfv5
GlQBPYbLv2cjY8dEIUXlMjkml7psc1Pl9fmsORBcX7XjQJSfzHiMChzsmMvUE3rOyh5gAFH3YBit
ddMd8Fi12qtQ66KzBnspiU0uB+AJuX1WG30L5BLMC4gBMXrtXJDCAbxdUeHhXyztrbYU+I8B0gqj
DZgdPvMoNnQJM6aEIPcXhg7HUUYFZ20Ha3BRDgNohI028ZCSz4KTupDpvtdgGWFLISEHwJsbMx1W
ZnCiOMsJMjQAoxOQ0QnygiRJ6NZofSWz60I1zAXiAx9l4238u4C0vq+aFfTCUOpGzGR+q3Arp9NM
ckpjF2IgqazYrK5AGeiuUdHnYXRTMLTgTBVEjLhPd9SSU1S8n2ca0VMT7ChmtMEzrrgjbGyQ7GZQ
fGy6hRHI1FNm5XBYndsqYX3YG4+83E8IY7YbypXJHZ1rq0KsXjxLqQo2vdyQFd7mPCXbMVIWPkjW
ouEsc9q165vyQ6RAFNHCPH0bQ/Y5/mEbrIJUya9jv+zMHN0fMAiXanXxDyLf0lNT8SXa7cjkwepy
/zwp1zO7pGI4ClC+0ZZJx+8Qowv/M2vDiFDI9CHSbOMBg+5qN31+Ux/XfQ0YZktvaHwOC4zKjkvv
iVVpng3PeHbd3Q5uMus4vx6K1/HAu1kWHEXyu994dADwAPlrAxSbX0JhjnXsAcqasM7riiGoKIvV
fKUT/laZ0nl+UTnqkTY7AuzbNkadL9hkuaVCd0VgyOBcf3tgDIoCs4HoMDbtzIK/Q833o4Xq29qg
O6Cx1odU4J5Jg3sY4k6ySAQ0dpddCMBqpPyOfTnpvIzxpO/+urgUUBhA4CpoWO3QuYPXC5qJbGa6
TGIMtSLJYqhkZ91UqULkVSgfxfRAFFRrNKqlHy7Tr0I8JEaajjEw2wqq7O+ma3zyxfQfiBdawZ8Q
I9JHhx8PU8qraLhvvVcTP9bGJlZOBCsZ/h7zf3WnGgGcfTBH0u0Z/tK1GOQJLAtl3Q0103GqrC+T
ckwxt+pkIHM46SYg5jYJU+SP2XtJAhzIDFXFDruRLvz6iYcxOFbGxX/yQ+2qV1gf9wP3LOXjSm4g
JKrzemImQWaQshf8/5XOGQUVAKofxZ/89EFjIFGZIIIYo4idQ400/oif4yQvdsROGYZ26Rq8Byqd
U4nCsoiiJiNmWn+NjDwjP9jrw2EqbvpKquTisbYt1vMxp5ogadusDFpdHhL1xlCMwM7NFUjSxcw8
3zGPTzx1n2Rl3ZehvdXNmdovOLBsdBCQ3l0Rp+KoH2donKOTMTsXuJCBUypm4RsrogHn3VVI/Tde
W0XWzT/6mBh3RFk55a36l+fhHxGmz4eDhKb43TnI1cpPLXr+CSrSDRfMPynXNBPjFaT4QaSbwIEB
rrl7uan3YpvsgdgoGux+LeDeaVJkuLQFWOoDQrBarZO4U3KpiBg9suKwwQu2TL33Aq+fQYfTm+PQ
k8KI8zGl2SVO2hMNWkbgpZdmp4PETwUwbnW0YrHXHDGrLi68zmPkfO2kfjczNXwjQlOnD8n3G/mL
0d4WuIAnebRbBLxpXHG1HN3dpnOEBeRhHAJPvC2f+1bIWB+GBaOilvhEpJ6hsbXJnWpYxIOSGLbh
9bnTBhq6ynm5hqnYHuDtCZk7n5xoUNC8LBrttmAX6mYFoCIf8XQt7dbi9kfhXyny041nc1S244Nb
Az2vGG84wv3Puopkof6v8cWYV6JL7erv+DLq07W3AC2/wRfn/1nkztmwCIEyH6kQNPGxSpqTuAMC
qfkcNPAlXMHVxFbfwCx7IbL+
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt is
  port (
    gtxe2_i : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_gt : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_cpllreset_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt is
  signal gt0_cpllpd_i : STD_LOGIC;
  signal gt0_cpllreset_i_0 : STD_LOGIC;
begin
cpll_railing0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_cpll_railing
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gtrefclk_bufg => gtrefclk_bufg
    );
gt0_GTWIZARD_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      SR(0) => SR(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i_0 => gtxe2_i,
      gtxe2_i_1 => gtxe2_i_0,
      gtxe2_i_2 => gtxe2_i_1,
      gtxe2_i_3 => gtxe2_i_2,
      gtxe2_i_4(1 downto 0) => gtxe2_i_3(1 downto 0),
      gtxe2_i_5(1 downto 0) => gtxe2_i_4(1 downto 0),
      gtxe2_i_6(1 downto 0) => gtxe2_i_5(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM is
  port (
    data_in : out STD_LOGIC;
    gt0_rxuserrdy_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal gt0_gtrxreset_t : STD_LOGIC;
  signal \^gt0_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_i_6_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_i_6_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_6_n_0 : STD_LOGIC;
  signal time_out_2ms_i_7_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_i_6_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair77";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \reset_time_out_i_3__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of reset_time_out_i_6 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of time_out_1us_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \time_out_2ms_i_5__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of time_out_2ms_i_6 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of time_out_2ms_i_7 : label is "soft_lutpair79";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of time_tlock_max_i_5 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of time_tlock_max_i_6 : label is "soft_lutpair86";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1__0\ : label is 11;
begin
  data_in <= \^data_in\;
  gt0_rxuserrdy_i <= \^gt0_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555FFFF7555"
    )
        port map (
      I0 => rx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_tlock_max,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005551555"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2727FF2727272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => init_wait_done_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000151"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_0,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      I4 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I5 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFFFAEFFFFFF"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => time_out_2ms_reg_n_0,
      I2 => reset_time_out_reg_n_0,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0000000000000"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => rx_state(0),
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_2,
      D => \rx_state__0\(0),
      Q => rx_state(0),
      R => \out\(0)
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_2,
      D => \rx_state__0\(1),
      Q => rx_state(1),
      R => \out\(0)
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_2,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => \out\(0)
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_2,
      D => \rx_state__0\(3),
      Q => rx_state(3),
      R => \out\(0)
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^gt0_rxuserrdy_i\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_i\,
      R => \out\(0)
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => \out\(0)
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => gt0_gtrxreset_t,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => gt0_gtrxreset_t,
      R => \out\(0)
    );
gtxe2_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gtrxreset_t,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => SR(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__2\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      O => \p_0_in__2\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__2\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__2\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__2\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      O => \p_0_in__2\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(4),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__2\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => \out\(0),
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__3\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      O => \p_0_in__3\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      O => \p_0_in__3\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__3\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__3\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__3\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      O => \p_0_in__3\(6)
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__3\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(0),
      I5 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => rx_state(1),
      O => \reset_time_out_i_2__0_n_0\
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      O => check_tlock_max
    );
reset_time_out_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_0,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      O => reset_time_out_i_4_n_0
    );
reset_time_out_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F303F38"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => rx_state(2),
      I2 => rx_state(3),
      I3 => rx_state(0),
      I4 => rx_state(1),
      O => reset_time_out_i_6_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out_reg_n_0,
      S => \out\(0)
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => \out\(0)
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => \^data_in\,
      R => \out\(0)
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_24
     port map (
      data_out => rxresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_25
     port map (
      \FSM_sequential_rx_state_reg[0]\ => time_out_2ms_reg_n_0,
      Q(3 downto 0) => rx_state(3 downto 0),
      check_tlock_max => check_tlock_max,
      data_out => data_valid_sync,
      data_sync_reg1_0 => data_sync_reg1_1,
      independent_clock_bufg => independent_clock_bufg,
      reset_time_out_reg => sync_cplllock_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_1 => reset_time_out_i_4_n_0,
      reset_time_out_reg_2 => reset_time_out_i_6_n_0,
      reset_time_out_reg_3 => reset_time_out_reg_n_0,
      time_out_2ms_reg => sync_cplllock_n_1
    );
sync_data_valid: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_26
     port map (
      D(2) => \rx_state__0\(3),
      D(1 downto 0) => \rx_state__0\(1 downto 0),
      E(0) => sync_data_valid_n_2,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[3]_i_4_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \wait_time_cnt[0]_i_2__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => sync_cplllock_n_1,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[3]_i_6_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[0]_4\ => \FSM_sequential_rx_state[1]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[2]\ => sync_data_valid_n_0,
      \FSM_sequential_rx_state_reg[3]\ => \FSM_sequential_rx_state[3]_i_8_n_0\,
      \FSM_sequential_rx_state_reg[3]_0\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_in => \^data_in\,
      data_out => data_valid_sync,
      data_sync_reg1_0 => data_out,
      independent_clock_bufg => independent_clock_bufg,
      rx_fsm_reset_done_int_reg => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg_0 => time_out_100us_reg_n_0,
      rx_fsm_reset_done_int_reg_1 => time_out_1us_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_27
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      data_sync_reg1_0 => data_sync_reg1_0,
      independent_clock_bufg => independent_clock_bufg
    );
sync_run_phase_alignment_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_28
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      rxuserclk2 => rxuserclk2
    );
sync_rx_fsm_reset_done_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_29
     port map (
      data_in => \^data_in\,
      data_out => rx_fsm_reset_done_int_s2,
      rxuserclk2 => rxuserclk2
    );
sync_time_out_wait_bypass: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_30
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => time_out_100us_i_2_n_0,
      I1 => time_out_100us_i_3_n_0,
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(18),
      I5 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_tlock_max_i_5_n_0,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(14),
      I4 => time_out_counter_reg(5),
      I5 => time_tlock_max_i_6_n_0,
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010001"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(16),
      I5 => time_out_counter_reg(17),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => time_out_1us_i_2_n_0,
      I1 => time_out_1us_i_3_n_0,
      I2 => time_out_1us_i_4_n_0,
      I3 => time_out_1us_i_5_n_0,
      I4 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_2ms_i_6_n_0,
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(5),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(7),
      I5 => time_out_1us_i_6_n_0,
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2FFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(8),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(14),
      O => time_out_1us_i_6_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_2ms,
      I1 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \time_out_2ms_i_3__0_n_0\,
      I1 => time_out_1us_i_4_n_0,
      I2 => \time_out_2ms_i_4__0_n_0\,
      I3 => \time_out_2ms_i_5__0_n_0\,
      I4 => time_out_2ms_i_6_n_0,
      I5 => time_out_2ms_i_7_n_0,
      O => time_out_2ms
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0DFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(17),
      O => \time_out_2ms_i_3__0_n_0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(16),
      O => \time_out_2ms_i_4__0_n_0\
    );
\time_out_2ms_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(9),
      O => \time_out_2ms_i_5__0_n_0\
    );
time_out_2ms_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_6_n_0
    );
time_out_2ms_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(4),
      O => time_out_2ms_i_7_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(2),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(6),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(8),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => time_tlock_max_i_2_n_0,
      I1 => time_out_counter_reg(14),
      I2 => time_tlock_max_i_3_n_0,
      I3 => time_out_counter_reg(15),
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \time_tlock_max_i_4__0_n_0\,
      I1 => time_tlock_max_i_5_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_tlock_max_i_6_n_0,
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(12),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      O => time_tlock_max_i_3_n_0
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(6),
      O => \time_tlock_max_i_4__0_n_0\
    );
time_tlock_max_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(3),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => time_tlock_max_i_6_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_out_wait_bypass_i_2__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__0_n_0\
    );
\wait_time_cnt[0]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      I1 => wait_time_cnt_reg(8),
      I2 => wait_time_cnt_reg(2),
      I3 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__0_n_0\
    );
\wait_time_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__0_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__0_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__0_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM is
  port (
    mmcm_reset : out STD_LOGIC;
    gt0_cpllreset_i : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_txuserrdy_i : out STD_LOGIC;
    gt0_gttxreset_gt : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    data_sync_reg1_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM is
  signal CPLL_RESET0 : STD_LOGIC;
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal \^gt0_cpllreset_i\ : STD_LOGIC;
  signal gt0_gttxreset_t : STD_LOGIC;
  signal \^gt0_txuserrdy_i\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal \^mmcm_reset\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal refclk_stable_count : STD_LOGIC;
  signal \refclk_stable_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_7_n_0\ : STD_LOGIC;
  signal refclk_stable_count_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \refclk_stable_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal refclk_stable_i_1_n_0 : STD_LOGIC;
  signal refclk_stable_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_6__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_cnt0 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_7\ : label is "soft_lutpair92";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of MMCM_RESET_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of gttxreset_i_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair101";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of time_out_2ms_i_3 : label is "soft_lutpair98";
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair98";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1\ : label is 11;
begin
  data_in <= \^data_in\;
  gt0_cpllreset_i <= \^gt0_cpllreset_i\;
  gt0_txuserrdy_i <= \^gt0_txuserrdy_i\;
  mmcm_reset <= \^mmcm_reset\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => CPLL_RESET0,
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \^gt0_cpllreset_i\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => refclk_stable_reg_n_0,
      I1 => pll_reset_asserted_reg_n_0,
      I2 => gt0_cpllrefclklost_i,
      O => CPLL_RESET0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt0_cpllreset_i\,
      R => \out\(0)
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DD0D0D0D"
    )
        port map (
      I0 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I3 => time_out_2ms_reg_n_0,
      I4 => tx_state(1),
      I5 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      O => \tx_state__0\(0)
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_3_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070F00"
    )
        port map (
      I0 => \FSM_sequential_tx_state[1]_i_2_n_0\,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => tx_state(0),
      O => \tx_state__0\(1)
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => reset_time_out,
      O => \FSM_sequential_tx_state[1]_i_2_n_0\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505100055555555"
    )
        port map (
      I0 => tx_state(3),
      I1 => time_out_2ms_reg_n_0,
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => reset_time_out,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      O => \tx_state__0\(3)
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000000080"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => time_out_500us_reg_n_0,
      I5 => reset_time_out,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => tx_state(2),
      I2 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(0),
      Q => tx_state(0),
      R => \out\(0)
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(1),
      Q => tx_state(1),
      R => \out\(0)
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => \out\(0)
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(3),
      Q => tx_state(3),
      R => \out\(0)
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => \^mmcm_reset\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset\,
      R => \out\(0)
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^gt0_txuserrdy_i\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_i\,
      R => \out\(0)
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => gt0_gttxreset_t,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => gt0_gttxreset_t,
      R => \out\(0)
    );
gtxe2_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gttxreset_t,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => gt0_gttxreset_gt
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__0\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4_n_0\,
      O => \p_0_in__0\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(2),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__0\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(5),
      I3 => init_wait_count_reg(0),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \init_wait_count[0]_i_1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(7),
      Q => init_wait_count_reg(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(2),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => \out\(0),
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__1\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      O => \p_0_in__1\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      O => \p_0_in__1\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__1\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__1\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__1\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      O => \p_0_in__1\(6)
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__1\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_reclocked_i_2_n_0,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(0),
      I5 => mmcm_lock_count_reg(3),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003300F704F744"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I2 => refclk_stable_reg_n_0,
      I3 => pll_reset_asserted_reg_n_0,
      I4 => gt0_cpllrefclklost_i,
      I5 => tx_state(1),
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => \out\(0)
    );
\refclk_stable_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_3_n_0\,
      I1 => refclk_stable_count_reg(4),
      I2 => refclk_stable_count_reg(8),
      I3 => refclk_stable_count_reg(5),
      I4 => refclk_stable_count_reg(17),
      I5 => \refclk_stable_count[0]_i_4_n_0\,
      O => refclk_stable_count
    );
\refclk_stable_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_stable_count_reg(2),
      I1 => refclk_stable_count_reg(15),
      I2 => refclk_stable_count_reg(0),
      I3 => refclk_stable_count_reg(11),
      I4 => \refclk_stable_count[0]_i_6_n_0\,
      I5 => \refclk_stable_count[0]_i_7_n_0\,
      O => \refclk_stable_count[0]_i_3_n_0\
    );
\refclk_stable_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => refclk_stable_count_reg(6),
      I1 => refclk_stable_count_reg(1),
      I2 => refclk_stable_count_reg(10),
      I3 => refclk_stable_count_reg(18),
      O => \refclk_stable_count[0]_i_4_n_0\
    );
\refclk_stable_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => refclk_stable_count_reg(13),
      I1 => refclk_stable_count_reg(19),
      I2 => refclk_stable_count_reg(12),
      I3 => refclk_stable_count_reg(14),
      O => \refclk_stable_count[0]_i_6_n_0\
    );
\refclk_stable_count[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => refclk_stable_count_reg(16),
      I1 => refclk_stable_count_reg(7),
      I2 => refclk_stable_count_reg(9),
      I3 => refclk_stable_count_reg(3),
      O => \refclk_stable_count[0]_i_7_n_0\
    );
\refclk_stable_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_7\,
      Q => refclk_stable_count_reg(0),
      R => '0'
    );
\refclk_stable_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(2) => \refclk_stable_count_reg[0]_i_2_n_1\,
      CO(1) => \refclk_stable_count_reg[0]_i_2_n_2\,
      CO(0) => \refclk_stable_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \refclk_stable_count_reg[0]_i_2_n_4\,
      O(2) => \refclk_stable_count_reg[0]_i_2_n_5\,
      O(1) => \refclk_stable_count_reg[0]_i_2_n_6\,
      O(0) => \refclk_stable_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => refclk_stable_count_reg(3 downto 1),
      S(0) => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_5\,
      Q => refclk_stable_count_reg(10),
      R => '0'
    );
\refclk_stable_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_4\,
      Q => refclk_stable_count_reg(11),
      R => '0'
    );
\refclk_stable_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_7\,
      Q => refclk_stable_count_reg(12),
      R => '0'
    );
\refclk_stable_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[12]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[12]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[12]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[12]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[12]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(15 downto 12)
    );
\refclk_stable_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_6\,
      Q => refclk_stable_count_reg(13),
      R => '0'
    );
\refclk_stable_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_5\,
      Q => refclk_stable_count_reg(14),
      R => '0'
    );
\refclk_stable_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_4\,
      Q => refclk_stable_count_reg(15),
      R => '0'
    );
\refclk_stable_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_7\,
      Q => refclk_stable_count_reg(16),
      R => '0'
    );
\refclk_stable_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(3) => \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \refclk_stable_count_reg[16]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[16]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[16]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[16]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[16]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(19 downto 16)
    );
\refclk_stable_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_6\,
      Q => refclk_stable_count_reg(17),
      R => '0'
    );
\refclk_stable_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_5\,
      Q => refclk_stable_count_reg(18),
      R => '0'
    );
\refclk_stable_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_4\,
      Q => refclk_stable_count_reg(19),
      R => '0'
    );
\refclk_stable_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_6\,
      Q => refclk_stable_count_reg(1),
      R => '0'
    );
\refclk_stable_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_5\,
      Q => refclk_stable_count_reg(2),
      R => '0'
    );
\refclk_stable_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_4\,
      Q => refclk_stable_count_reg(3),
      R => '0'
    );
\refclk_stable_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_7\,
      Q => refclk_stable_count_reg(4),
      R => '0'
    );
\refclk_stable_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(3) => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[4]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[4]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[4]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[4]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[4]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(7 downto 4)
    );
\refclk_stable_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_6\,
      Q => refclk_stable_count_reg(5),
      R => '0'
    );
\refclk_stable_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_5\,
      Q => refclk_stable_count_reg(6),
      R => '0'
    );
\refclk_stable_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_4\,
      Q => refclk_stable_count_reg(7),
      R => '0'
    );
\refclk_stable_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_7\,
      Q => refclk_stable_count_reg(8),
      R => '0'
    );
\refclk_stable_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[8]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[8]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[8]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[8]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[8]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(11 downto 8)
    );
\refclk_stable_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_6\,
      Q => refclk_stable_count_reg(9),
      R => '0'
    );
refclk_stable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_4_n_0\,
      I1 => refclk_stable_count_reg(17),
      I2 => refclk_stable_count_reg(5),
      I3 => refclk_stable_count_reg(8),
      I4 => refclk_stable_count_reg(4),
      I5 => \refclk_stable_count[0]_i_3_n_0\,
      O => refclk_stable_i_1_n_0
    );
refclk_stable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => refclk_stable_i_1_n_0,
      Q => refclk_stable_reg_n_0,
      R => '0'
    );
reset_time_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F44"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => tx_state(2),
      I2 => txresetdone_s3,
      I3 => tx_state(1),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out,
      R => \out\(0)
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => \out\(0)
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_18
     port map (
      data_out => txresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_19
     port map (
      E(0) => sync_cplllock_n_1,
      \FSM_sequential_tx_state[3]_i_3_0\ => refclk_stable_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_1\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_2\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_3\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_2\ => \FSM_sequential_tx_state[3]_i_7_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      data_sync_reg1_0 => data_sync_reg1_1,
      independent_clock_bufg => independent_clock_bufg,
      reset_time_out => reset_time_out,
      reset_time_out_reg => reset_time_out_i_3_n_0,
      sel => sel,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_20
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      data_sync_reg1_0 => data_sync_reg1_0,
      independent_clock_bufg => independent_clock_bufg
    );
sync_run_phase_alignment_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_21
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      data_sync_reg1_0 => data_sync_reg6
    );
sync_time_out_wait_bypass: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_22
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_23
     port map (
      data_in => \^data_in\,
      data_out => tx_fsm_reset_done_int_s2,
      data_sync_reg6_0 => data_sync_reg6
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms,
      I2 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => time_out_2ms_i_3_n_0,
      I1 => time_out_2ms_i_4_n_0,
      I2 => time_out_2ms_i_5_n_0,
      I3 => \time_out_2ms_i_6__0_n_0\,
      I4 => time_out_500us_i_3_n_0,
      O => time_out_2ms
    );
time_out_2ms_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_5_n_0
    );
\time_out_2ms_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(17),
      O => \time_out_2ms_i_6__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => \time_tlock_max_i_2__0_n_0\,
      I4 => time_out_500us_i_3_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(15),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(14),
      O => time_out_500us_i_3_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => time_out_wait_bypass_i_2_n_0,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => time_out_wait_bypass_i_5_n_0,
      I3 => time_out_wait_bypass_i_6_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(8),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(10),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__0_n_0\,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => time_tlock_max_i_4_n_0,
      I4 => \time_tlock_max_i_5__0_n_0\,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(3),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(18),
      O => \time_tlock_max_i_3__0_n_0\
    );
time_tlock_max_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(7),
      O => time_tlock_max_i_4_n_0
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(13),
      O => \time_tlock_max_i_5__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^data_in\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^data_in\,
      R => \out\(0)
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_i_2_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1030"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(2),
      O => wait_time_cnt0
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4_n_0\,
      I1 => \wait_time_cnt[0]_i_5_n_0\,
      I2 => \wait_time_cnt[0]_i_6_n_0\,
      I3 => \wait_time_cnt[0]_i_7_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(14),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(13),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(6),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => wait_time_cnt0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_clk_gen is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_out : in STD_LOGIC;
    speed_is_10_100_fall_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_clk_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_clk_gen is
  signal clk12_5 : STD_LOGIC;
  signal clk12_5_reg : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div1_n_3 : STD_LOGIC;
  signal clk_en_12_5_fall : STD_LOGIC;
  signal clk_en_12_5_fall0 : STD_LOGIC;
  signal clk_en_12_5_rise : STD_LOGIC;
  signal clk_en_12_5_rise0 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal clk_en_1_25_fall0 : STD_LOGIC;
  signal reset_fall : STD_LOGIC;
  signal sgmii_clk_en_i_1_n_0 : STD_LOGIC;
  signal sgmii_clk_r0_out : STD_LOGIC;
  signal speed_is_100_fall : STD_LOGIC;
  signal speed_is_10_100_fall : STD_LOGIC;
begin
clk12_5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk12_5,
      Q => clk12_5_reg,
      R => reset_out
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr
     port map (
      CLK => CLK,
      clk12_5 => clk12_5,
      clk12_5_reg => clk12_5_reg,
      clk1_25 => clk1_25,
      clk_en_12_5_fall0 => clk_en_12_5_fall0,
      clk_en_12_5_rise0 => clk_en_12_5_rise0,
      reset_fall => reset_fall,
      reset_out => reset_out,
      speed_is_100_fall => speed_is_100_fall,
      speed_is_10_100_fall => speed_is_10_100_fall,
      speed_is_10_100_fall_reg => clk_div1_n_3
    );
clk_div2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34
     port map (
      CLK => CLK,
      clk12_5 => clk12_5,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_en_12_5_rise => clk_en_12_5_rise,
      clk_en_1_25_fall0 => clk_en_1_25_fall0,
      data_out => data_out,
      reset_out => reset_out,
      sgmii_clk_r0_out => sgmii_clk_r0_out,
      sgmii_clk_r_reg => speed_is_10_100_fall_reg_0
    );
clk_en_12_5_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk_en_12_5_fall0,
      Q => clk_en_12_5_fall,
      R => reset_out
    );
clk_en_12_5_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk_en_12_5_rise0,
      Q => clk_en_12_5_rise,
      R => reset_out
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk_en_1_25_fall0,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
reset_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_out,
      Q => reset_fall,
      R => '0'
    );
sgmii_clk_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_en_12_5_fall,
      I3 => speed_is_10_100_fall_reg_0,
      O => sgmii_clk_en_i_1_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sgmii_clk_en_i_1_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
sgmii_clk_f_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => clk_div1_n_3,
      Q => sgmii_clk_f,
      R => '0'
    );
sgmii_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sgmii_clk_r0_out,
      Q => sgmii_clk_r,
      R => reset_out
    );
speed_is_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_out,
      Q => speed_is_100_fall,
      R => '0'
    );
speed_is_10_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => speed_is_10_100_fall_reg_0,
      Q => speed_is_10_100_fall,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer is
  port (
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    initialize_ram_complete : out STD_LOGIC;
    initialize_ram_complete_pulse : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mgt_rx_reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer is
  signal d16p2_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg2 : STD_LOGIC;
  signal d21p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d2p2_wr_reg : STD_LOGIC;
  signal d2p2_wr_reg2 : STD_LOGIC;
  signal d2p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal dpo : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal even : STD_LOGIC;
  signal even_i_1_n_0 : STD_LOGIC;
  signal initialize_counter0 : STD_LOGIC;
  signal initialize_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_ram : STD_LOGIC;
  signal initialize_ram0 : STD_LOGIC;
  signal \^initialize_ram_complete\ : STD_LOGIC;
  signal initialize_ram_complete_i_2_n_0 : STD_LOGIC;
  signal \^initialize_ram_complete_pulse\ : STD_LOGIC;
  signal initialize_ram_complete_pulse0 : STD_LOGIC;
  signal \initialize_ram_complete_reg__0\ : STD_LOGIC;
  signal initialize_ram_complete_sync : STD_LOGIC;
  signal initialize_ram_complete_sync_reg1 : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg0 : STD_LOGIC;
  signal initialize_ram_i_1_n_0 : STD_LOGIC;
  signal insert_idle : STD_LOGIC;
  signal insert_idle_i_1_n_0 : STD_LOGIC;
  signal \insert_idle_reg__0\ : STD_LOGIC;
  signal k28p5_wr_reg : STD_LOGIC;
  signal k28p5_wr_reg2 : STD_LOGIC;
  signal k28p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in23_in : STD_LOGIC;
  signal p_2_in16_in : STD_LOGIC;
  signal p_2_in24_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in26_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in19_in : STD_LOGIC;
  signal p_4_in28_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal rd_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_addr_gray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_addr_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[4]_i_1_n_0\ : STD_LOGIC;
  signal rd_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal rd_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \rd_data_reg_n_0_[28]\ : STD_LOGIC;
  signal rd_enable : STD_LOGIC;
  signal rd_enable_i_10_n_0 : STD_LOGIC;
  signal rd_enable_i_11_n_0 : STD_LOGIC;
  signal rd_enable_i_12_n_0 : STD_LOGIC;
  signal rd_enable_i_1_n_0 : STD_LOGIC;
  signal rd_enable_i_2_n_0 : STD_LOGIC;
  signal rd_enable_i_4_n_0 : STD_LOGIC;
  signal rd_enable_i_5_n_0 : STD_LOGIC;
  signal rd_enable_i_6_n_0 : STD_LOGIC;
  signal rd_enable_i_7_n_0 : STD_LOGIC;
  signal rd_enable_i_8_n_0 : STD_LOGIC;
  signal rd_enable_i_9_n_0 : STD_LOGIC;
  signal rd_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_occupancy01_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal rd_occupancy0_carry_n_0 : STD_LOGIC;
  signal rd_occupancy0_carry_n_1 : STD_LOGIC;
  signal rd_occupancy0_carry_n_2 : STD_LOGIC;
  signal rd_occupancy0_carry_n_3 : STD_LOGIC;
  signal rd_wr_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_wr_addr_gray_0 : STD_LOGIC;
  signal rd_wr_addr_gray_1 : STD_LOGIC;
  signal rd_wr_addr_gray_2 : STD_LOGIC;
  signal rd_wr_addr_gray_3 : STD_LOGIC;
  signal rd_wr_addr_gray_4 : STD_LOGIC;
  signal rd_wr_addr_gray_5 : STD_LOGIC;
  signal \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal remove_idle : STD_LOGIC;
  signal remove_idle_i_1_n_0 : STD_LOGIC;
  signal remove_idle_i_2_n_0 : STD_LOGIC;
  signal remove_idle_i_3_n_0 : STD_LOGIC;
  signal remove_idle_i_4_n_0 : STD_LOGIC;
  signal remove_idle_i_5_n_0 : STD_LOGIC;
  signal remove_idle_i_6_n_0 : STD_LOGIC;
  signal remove_idle_reg1 : STD_LOGIC;
  signal remove_idle_reg2 : STD_LOGIC;
  signal reset_modified : STD_LOGIC;
  signal reset_modified_i_1_n_0 : STD_LOGIC;
  signal rxbuferr0 : STD_LOGIC;
  signal rxbuferr_i_1_n_0 : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxchariscomma_usr_i_1_n_0 : STD_LOGIC;
  signal rxcharisk_usr_i_1_n_0 : STD_LOGIC;
  signal \^rxclkcorcnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxclkcorcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxclkcorcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdisperr_usr_i_1_n_0 : STD_LOGIC;
  signal rxnotintable_usr_i_1_n_0 : STD_LOGIC;
  signal start : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal wr_addr_gray : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr_plus1[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \wr_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_enable : STD_LOGIC;
  signal wr_enable_i_1_n_0 : STD_LOGIC;
  signal wr_enable_i_2_n_0 : STD_LOGIC;
  signal wr_enable_i_3_n_0 : STD_LOGIC;
  signal wr_enable_i_4_n_0 : STD_LOGIC;
  signal wr_enable_i_5_n_0 : STD_LOGIC;
  signal wr_enable_i_6_n_0 : STD_LOGIC;
  signal wr_enable_i_7_n_0 : STD_LOGIC;
  signal wr_enable_i_8_n_0 : STD_LOGIC;
  signal wr_enable_i_9_n_0 : STD_LOGIC;
  signal wr_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_occupancy00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal wr_occupancy0_carry_n_0 : STD_LOGIC;
  signal wr_occupancy0_carry_n_1 : STD_LOGIC;
  signal wr_occupancy0_carry_n_2 : STD_LOGIC;
  signal wr_occupancy0_carry_n_3 : STD_LOGIC;
  signal wr_rd_addr_gray_0 : STD_LOGIC;
  signal wr_rd_addr_gray_1 : STD_LOGIC;
  signal wr_rd_addr_gray_2 : STD_LOGIC;
  signal wr_rd_addr_gray_3 : STD_LOGIC;
  signal wr_rd_addr_gray_4 : STD_LOGIC;
  signal wr_rd_addr_gray_5 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d21p5_wr_reg_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \initialize_counter[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \initialize_counter[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \initialize_counter[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \initialize_counter[4]_i_2\ : label is "soft_lutpair111";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_2 : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_2 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_12_14 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_14 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_15_17 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_17 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_17 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_18_20 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_18_20 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of ram_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_18_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_21_23 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_21_23 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of ram_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_21_23 : label is 63;
  attribute ram_offset of ram_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of ram_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_24_26 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_24_26 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of ram_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_24_26 : label is 63;
  attribute ram_offset of ram_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of ram_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_27_29 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_27_29 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of ram_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_27_29 : label is 63;
  attribute ram_offset of ram_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of ram_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_3_5 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_5 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_6_8 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_8 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_9_11 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_11 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of \rd_addr_gray[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rd_addr_gray[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rd_addr_gray[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rd_addr_gray[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rd_addr_gray[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rd_addr_plus2[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rd_addr_plus2[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rd_addr_plus2[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of rd_enable_i_10 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of rd_enable_i_11 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rd_enable_i_12 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rd_enable_i_7 : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of rd_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_occupancy0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of remove_idle_i_3 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of remove_idle_i_5 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of remove_idle_i_6 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of rxchariscomma_usr_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of rxcharisk_usr_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rxdata_usr[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rxdata_usr[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rxdata_usr[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rxdata_usr[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rxdata_usr[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rxdata_usr[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rxdata_usr[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rxdata_usr[7]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of rxdisperr_usr_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of rxnotintable_usr_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wr_addr[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wr_addr_gray[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \wr_addr_gray[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \wr_addr_gray[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \wr_addr_plus1[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wr_addr_plus2[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \wr_addr_plus2[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wr_addr_plus2[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wr_addr_plus2[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \wr_addr_plus2[5]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of wr_enable_i_2 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of wr_enable_i_8 : label is "soft_lutpair114";
  attribute ADDER_THRESHOLD of wr_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wr_occupancy0_carry__0\ : label is 35;
begin
  initialize_ram_complete <= \^initialize_ram_complete\;
  initialize_ram_complete_pulse <= \^initialize_ram_complete_pulse\;
  rxbufstatus(0) <= \^rxbufstatus\(0);
  rxclkcorcnt(1 downto 0) <= \^rxclkcorcnt\(1 downto 0);
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wr_rd_addr_gray_1,
      I1 => wr_rd_addr_gray_3,
      I2 => wr_rd_addr_gray_5,
      I3 => wr_rd_addr_gray_4,
      I4 => wr_rd_addr_gray_2,
      O => p_6_in
    );
d16p2_wr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \wr_data_reg_n_0_[3]\,
      I1 => \wr_data_reg_n_0_[2]\,
      I2 => \wr_data_reg_n_0_[7]\,
      I3 => \wr_data_reg_n_0_[1]\,
      I4 => \wr_data_reg_n_0_[4]\,
      I5 => d2p2_wr_reg_i_2_n_0,
      O => p_13_in
    );
d16p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_13_in,
      Q => d16p2_wr_reg,
      R => reset_out
    );
d21p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d21p5_wr_reg,
      Q => d21p5_wr_reg2,
      R => reset_out
    );
d21p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in,
      I1 => \wr_data_reg_n_0_[7]\,
      I2 => \wr_data_reg_n_0_[3]\,
      I3 => d21p5_wr_reg_i_2_n_0,
      O => p_9_in
    );
d21p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \wr_data_reg_n_0_[4]\,
      I1 => \wr_data_reg_n_0_[1]\,
      I2 => \wr_data_reg_n_0_[2]\,
      I3 => \wr_data_reg_n_0_[0]\,
      I4 => \wr_data_reg_n_0_[6]\,
      I5 => \wr_data_reg_n_0_[5]\,
      O => d21p5_wr_reg_i_2_n_0
    );
d21p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_9_in,
      Q => d21p5_wr_reg,
      R => reset_out
    );
d2p2_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d2p2_wr_reg,
      Q => d2p2_wr_reg2,
      R => reset_out
    );
d2p2_wr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \wr_data_reg_n_0_[3]\,
      I1 => \wr_data_reg_n_0_[2]\,
      I2 => \wr_data_reg_n_0_[7]\,
      I3 => \wr_data_reg_n_0_[4]\,
      I4 => \wr_data_reg_n_0_[1]\,
      I5 => d2p2_wr_reg_i_2_n_0,
      O => p_7_in
    );
d2p2_wr_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \wr_data_reg_n_0_[6]\,
      I1 => \wr_data_reg_n_0_[0]\,
      I2 => \wr_data_reg_n_0_[5]\,
      I3 => p_0_in,
      O => d2p2_wr_reg_i_2_n_0
    );
d2p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_7_in,
      Q => d2p2_wr_reg,
      R => reset_out
    );
even_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => even,
      O => even_i_1_n_0
    );
even_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => even_i_1_n_0,
      Q => even,
      S => reset_modified
    );
\initialize_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => initialize_counter_reg(0),
      O => \p_0_in__4\(0)
    );
\initialize_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      O => \p_0_in__4\(1)
    );
\initialize_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      O => \p_0_in__4\(2)
    );
\initialize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => initialize_counter_reg(3),
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(2),
      O => \p_0_in__4\(3)
    );
\initialize_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initialize_ram,
      I1 => initialize_counter_reg(2),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(1),
      I4 => initialize_counter_reg(3),
      I5 => initialize_counter_reg(4),
      O => initialize_counter0
    );
\initialize_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(4),
      O => \p_0_in__4\(4)
    );
\initialize_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(0),
      Q => initialize_counter_reg(0),
      R => initialize_ram0
    );
\initialize_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(1),
      Q => initialize_counter_reg(1),
      R => initialize_ram0
    );
\initialize_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(2),
      Q => initialize_counter_reg(2),
      R => initialize_ram0
    );
\initialize_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(3),
      Q => initialize_counter_reg(3),
      R => initialize_ram0
    );
\initialize_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(4),
      Q => initialize_counter_reg(4),
      R => initialize_ram0
    );
initialize_ram_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => start,
      I1 => reset_out,
      O => initialize_ram0
    );
initialize_ram_complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(4),
      I5 => \^initialize_ram_complete\,
      O => initialize_ram_complete_i_2_n_0
    );
initialize_ram_complete_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => \initialize_ram_complete_reg__0\,
      O => initialize_ram_complete_pulse0
    );
initialize_ram_complete_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_pulse0,
      Q => \^initialize_ram_complete_pulse\,
      R => initialize_ram0
    );
initialize_ram_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_i_2_n_0,
      Q => \^initialize_ram_complete\,
      R => initialize_ram0
    );
initialize_ram_complete_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \^initialize_ram_complete\,
      Q => \initialize_ram_complete_reg__0\,
      R => initialize_ram0
    );
initialize_ram_complete_sync_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => initialize_ram_complete_sync,
      Q => initialize_ram_complete_sync_reg1,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => initialize_ram_complete_sync_ris_edg0,
      Q => initialize_ram_complete_sync_ris_edg,
      R => '0'
    );
initialize_ram_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => initialize_ram,
      O => initialize_ram_i_1_n_0
    );
initialize_ram_reg: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_i_1_n_0,
      Q => initialize_ram,
      S => initialize_ram0
    );
insert_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400400040004000"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => insert_idle_i_1_n_0
    );
insert_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => insert_idle_i_1_n_0,
      Q => insert_idle,
      R => '0'
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => insert_idle,
      Q => \insert_idle_reg__0\,
      R => reset_modified
    );
k28p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => k28p5_wr_reg,
      Q => k28p5_wr_reg2,
      R => reset_out
    );
k28p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => k28p5_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[16]\,
      I2 => \wr_data_reg_n_0_[17]\,
      I3 => \wr_data_reg_n_0_[20]\,
      O => p_14_in
    );
k28p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wr_data_reg_n_0_[18]\,
      I1 => \wr_data_reg_n_0_[22]\,
      I2 => \wr_data_reg_n_0_[21]\,
      I3 => \wr_data_reg_n_0_[23]\,
      I4 => \wr_data_reg_n_0_[19]\,
      I5 => \wr_data_reg_n_0_[27]\,
      O => k28p5_wr_reg_i_2_n_0
    );
k28p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_14_in,
      Q => k28p5_wr_reg,
      R => reset_out
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(0),
      DIB => wr_data_reg(1),
      DIC => wr_data_reg(2),
      DID => '0',
      DOA => dpo(0),
      DOB => dpo(1),
      DOC => dpo(2),
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(12),
      DIB => wr_data_reg(13),
      DIC => '0',
      DID => '0',
      DOA => dpo(12),
      DOB => dpo(13),
      DOC => NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(16),
      DIC => wr_data_reg(17),
      DID => '0',
      DOA => NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED,
      DOB => dpo(16),
      DOC => dpo(17),
      DOD => NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(18),
      DIB => wr_data_reg(19),
      DIC => wr_data_reg(20),
      DID => '0',
      DOA => dpo(18),
      DOB => dpo(19),
      DOC => dpo(20),
      DOD => NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(21),
      DIB => wr_data_reg(22),
      DIC => wr_data_reg(23),
      DID => '0',
      DOA => dpo(21),
      DOB => dpo(22),
      DOC => dpo(23),
      DOD => NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(25),
      DIC => wr_data_reg(26),
      DID => '0',
      DOA => NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED,
      DOB => dpo(25),
      DOC => dpo(26),
      DOD => NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(27),
      DIB => wr_data_reg(28),
      DIC => '0',
      DID => '0',
      DOA => dpo(27),
      DOB => dpo(28),
      DOC => NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(3),
      DIB => wr_data_reg(4),
      DIC => wr_data_reg(5),
      DID => '0',
      DOA => dpo(3),
      DOB => dpo(4),
      DOC => dpo(5),
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(6),
      DIB => wr_data_reg(7),
      DIC => '0',
      DID => '0',
      DOA => dpo(6),
      DOB => dpo(7),
      DOC => NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(9),
      DIB => wr_data_reg(10),
      DIC => wr_data_reg(11),
      DID => '0',
      DOA => dpo(9),
      DOB => dpo(10),
      DOC => dpo(11),
      DOD => NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
\rd_addr_gray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \rd_addr_gray[0]_i_1_n_0\
    );
\rd_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in16_in,
      O => \rd_addr_gray[1]_i_1_n_0\
    );
\rd_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in16_in,
      I1 => p_3_in,
      O => \rd_addr_gray[2]_i_1_n_0\
    );
\rd_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in19_in,
      O => \rd_addr_gray[3]_i_1_n_0\
    );
\rd_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in19_in,
      I1 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \rd_addr_gray[4]_i_1_n_0\
    );
\rd_addr_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => rd_addr_gray(0),
      R => reset_modified
    );
\rd_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[1]_i_1_n_0\,
      Q => rd_addr_gray(1),
      R => reset_modified
    );
\rd_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[2]_i_1_n_0\,
      Q => rd_addr_gray(2),
      R => reset_modified
    );
\rd_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[3]_i_1_n_0\,
      Q => rd_addr_gray(3),
      R => reset_modified
    );
\rd_addr_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[4]_i_1_n_0\,
      Q => rd_addr_gray(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[0]\,
      Q => rd_addr_plus1(0),
      S => reset_modified
    );
\rd_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_1_in,
      Q => rd_addr_plus1(1),
      R => reset_modified
    );
\rd_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_2_in16_in,
      Q => rd_addr_plus1(2),
      R => reset_modified
    );
\rd_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_3_in,
      Q => rd_addr_plus1(3),
      R => reset_modified
    );
\rd_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_4_in19_in,
      Q => rd_addr_plus1(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_plus1(5),
      R => reset_modified
    );
\rd_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\rd_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_2_in16_in,
      O => \p_0_in__5\(2)
    );
\rd_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in16_in,
      I3 => p_3_in,
      O => \p_0_in__5\(3)
    );
\rd_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in16_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in19_in,
      O => \p_0_in__5\(4)
    );
\rd_addr_plus2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_4_in19_in,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => \rd_addr_plus2_reg_n_0_[0]\,
      I4 => p_2_in16_in,
      I5 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \p_0_in__5\(5)
    );
\rd_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(0),
      Q => \rd_addr_plus2_reg_n_0_[0]\,
      R => reset_modified
    );
\rd_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => p_1_in,
      S => reset_modified
    );
\rd_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(2),
      Q => p_2_in16_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(3),
      Q => p_3_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(4),
      Q => p_4_in19_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(5),
      Q => \rd_addr_plus2_reg_n_0_[5]\,
      R => reset_modified
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(0),
      Q => rd_addr(0),
      R => reset_modified
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(1),
      Q => rd_addr(1),
      R => reset_modified
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(2),
      Q => rd_addr(2),
      R => reset_modified
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(3),
      Q => rd_addr(3),
      R => reset_modified
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(4),
      Q => rd_addr(4),
      R => reset_modified
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(5),
      Q => rd_addr(5),
      R => reset_modified
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(0),
      Q => rd_data(0),
      R => reset_modified
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(10),
      Q => rd_data(10),
      R => reset_modified
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(11),
      Q => rd_data(11),
      R => reset_modified
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(12),
      Q => rd_data(12),
      R => reset_modified
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(13),
      Q => rd_data(13),
      R => reset_modified
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(16),
      Q => rd_data(16),
      R => reset_modified
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(17),
      Q => rd_data(17),
      R => reset_modified
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(18),
      Q => rd_data(18),
      R => reset_modified
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(19),
      Q => rd_data(19),
      R => reset_modified
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(1),
      Q => rd_data(1),
      R => reset_modified
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(20),
      Q => rd_data(20),
      R => reset_modified
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(21),
      Q => rd_data(21),
      R => reset_modified
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(22),
      Q => rd_data(22),
      R => reset_modified
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(23),
      Q => rd_data(23),
      R => reset_modified
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(25),
      Q => rd_data(25),
      R => reset_modified
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(26),
      Q => rd_data(26),
      R => reset_modified
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(27),
      Q => rd_data(27),
      R => reset_modified
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(28),
      Q => \rd_data_reg_n_0_[28]\,
      R => reset_modified
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(2),
      Q => rd_data(2),
      R => reset_modified
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(3),
      Q => rd_data(3),
      R => reset_modified
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(4),
      Q => rd_data(4),
      R => reset_modified
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(5),
      Q => rd_data(5),
      R => reset_modified
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(6),
      Q => rd_data(6),
      R => reset_modified
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(7),
      Q => rd_data(7),
      R => reset_modified
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(9),
      Q => rd_data(9),
      R => reset_modified
    );
\rd_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(0),
      Q => rd_data_reg(0),
      R => reset_modified
    );
\rd_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(10),
      Q => rd_data_reg(10),
      R => reset_modified
    );
\rd_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(11),
      Q => rd_data_reg(11),
      R => reset_modified
    );
\rd_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(12),
      Q => rd_data_reg(12),
      R => reset_modified
    );
\rd_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(13),
      Q => rd_data_reg(13),
      R => reset_modified
    );
\rd_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(16),
      Q => rd_data_reg(16),
      R => reset_modified
    );
\rd_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(17),
      Q => rd_data_reg(17),
      R => reset_modified
    );
\rd_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(18),
      Q => rd_data_reg(18),
      R => reset_modified
    );
\rd_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(19),
      Q => rd_data_reg(19),
      R => reset_modified
    );
\rd_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(1),
      Q => rd_data_reg(1),
      R => reset_modified
    );
\rd_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(20),
      Q => rd_data_reg(20),
      R => reset_modified
    );
\rd_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(21),
      Q => rd_data_reg(21),
      R => reset_modified
    );
\rd_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(22),
      Q => rd_data_reg(22),
      R => reset_modified
    );
\rd_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(23),
      Q => rd_data_reg(23),
      R => reset_modified
    );
\rd_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(25),
      Q => rd_data_reg(25),
      R => reset_modified
    );
\rd_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(26),
      Q => rd_data_reg(26),
      R => reset_modified
    );
\rd_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(27),
      Q => rd_data_reg(27),
      R => reset_modified
    );
\rd_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_data_reg_n_0_[28]\,
      Q => rd_data_reg(28),
      R => reset_modified
    );
\rd_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(2),
      Q => rd_data_reg(2),
      R => reset_modified
    );
\rd_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(3),
      Q => rd_data_reg(3),
      R => reset_modified
    );
\rd_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(4),
      Q => rd_data_reg(4),
      R => reset_modified
    );
\rd_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(5),
      Q => rd_data_reg(5),
      R => reset_modified
    );
\rd_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(6),
      Q => rd_data_reg(6),
      R => reset_modified
    );
\rd_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(7),
      Q => rd_data_reg(7),
      R => reset_modified
    );
\rd_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(9),
      Q => rd_data_reg(9),
      R => reset_modified
    );
rd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044044404440444"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => rd_enable_i_1_n_0
    );
rd_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      O => rd_enable_i_10_n_0
    );
rd_enable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_data(6),
      I1 => rd_data(7),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_11_n_0
    );
rd_enable_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rd_data(7),
      I1 => rd_data(6),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_12_n_0
    );
rd_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rd_data(1),
      I1 => rd_data(0),
      I2 => rd_data(3),
      I3 => rd_data(2),
      I4 => rd_enable_i_6_n_0,
      I5 => rd_enable_i_7_n_0,
      O => rd_enable_i_2_n_0
    );
rd_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rd_enable_i_8_n_0,
      I1 => rd_data(16),
      I2 => rd_data(18),
      I3 => rd_data(17),
      O => p_4_in
    );
rd_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => rd_occupancy(4),
      I1 => rd_occupancy(5),
      I2 => rd_data(3),
      I3 => rd_data(11),
      I4 => rd_enable_i_9_n_0,
      I5 => rd_enable_i_10_n_0,
      O => rd_enable_i_4_n_0
    );
rd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08300800"
    )
        port map (
      I0 => rd_enable_i_11_n_0,
      I1 => rd_data(2),
      I2 => rd_data(1),
      I3 => rd_data(0),
      I4 => rd_enable_i_12_n_0,
      O => rd_enable_i_5_n_0
    );
rd_enable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rd_data(4),
      I1 => rd_data(5),
      I2 => rd_data(6),
      I3 => rd_data(7),
      I4 => rd_occupancy(5),
      I5 => rd_data(11),
      O => rd_enable_i_6_n_0
    );
rd_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      I2 => rd_occupancy(0),
      I3 => rd_occupancy(1),
      I4 => rd_occupancy(4),
      O => rd_enable_i_7_n_0
    );
rd_enable_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => rd_data(19),
      I1 => rd_data(20),
      I2 => rd_data(21),
      I3 => rd_data(22),
      I4 => rd_data(27),
      I5 => rd_data(23),
      O => rd_enable_i_8_n_0
    );
rd_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      O => rd_enable_i_9_n_0
    );
rd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_enable_i_1_n_0,
      Q => rd_enable,
      R => '0'
    );
rd_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_occupancy0_carry_n_0,
      CO(2) => rd_occupancy0_carry_n_1,
      CO(1) => rd_occupancy0_carry_n_2,
      CO(0) => rd_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => rd_wr_addr(3 downto 0),
      O(3 downto 0) => rd_occupancy01_out(3 downto 0),
      S(3) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      S(2) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      S(1) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\
    );
\rd_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rd_wr_addr(4),
      O(3 downto 2) => \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rd_occupancy01_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\
    );
\rd_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_wr_addr_gray_4,
      I1 => rd_wr_addr_gray_5,
      O => rd_wr_addr(4)
    );
rd_occupancy0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rd_wr_addr_gray_3,
      I1 => rd_wr_addr_gray_5,
      I2 => rd_wr_addr_gray_4,
      O => rd_wr_addr(3)
    );
rd_occupancy0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rd_wr_addr_gray_2,
      I1 => rd_wr_addr_gray_4,
      I2 => rd_wr_addr_gray_5,
      I3 => rd_wr_addr_gray_3,
      O => rd_wr_addr(2)
    );
rd_occupancy0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => rd_wr_addr_gray_1,
      I1 => rd_wr_addr_gray_3,
      I2 => rd_wr_addr_gray_5,
      I3 => rd_wr_addr_gray_4,
      I4 => rd_wr_addr_gray_2,
      O => rd_wr_addr(1)
    );
rd_occupancy0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => rd_wr_addr_gray_0,
      I1 => rd_wr_addr_gray_2,
      I2 => rd_wr_addr_gray_4,
      I3 => rd_wr_addr_gray_5,
      I4 => rd_wr_addr_gray_3,
      I5 => rd_wr_addr_gray_1,
      O => rd_wr_addr(0)
    );
\rd_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(0),
      Q => rd_occupancy(0),
      R => reset_modified
    );
\rd_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(1),
      Q => rd_occupancy(1),
      R => reset_modified
    );
\rd_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(2),
      Q => rd_occupancy(2),
      R => reset_modified
    );
\rd_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(3),
      Q => rd_occupancy(3),
      R => reset_modified
    );
\rd_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(4),
      Q => rd_occupancy(4),
      R => reset_modified
    );
\rd_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(5),
      Q => rd_occupancy(5),
      S => reset_modified
    );
\reclock_rd_addrgray[0].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_5
     port map (
      Q(0) => rd_addr_gray(0),
      data_out => wr_rd_addr_gray_0,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[1].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_6
     port map (
      Q(0) => wr_addr(0),
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_0,
      data_sync_reg1_0(0) => rd_addr_gray(1),
      data_sync_reg6_0 => wr_rd_addr_gray_1,
      p_6_in => p_6_in,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[2].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_7
     port map (
      Q(0) => wr_addr(1),
      S(0) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_2,
      data_sync_reg1_0(0) => rd_addr_gray(2),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_4,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_1\ => wr_rd_addr_gray_3,
      \wr_occupancy_reg[3]_2\ => wr_rd_addr_gray_1
    );
\reclock_rd_addrgray[3].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_8
     port map (
      Q(0) => wr_addr(2),
      S(0) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_3,
      data_sync_reg1_0(0) => rd_addr_gray(3),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_4,
      \wr_occupancy_reg[3]_1\ => wr_rd_addr_gray_2
    );
\reclock_rd_addrgray[4].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_9
     port map (
      Q(0) => wr_addr(3),
      S(0) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_4,
      data_sync_reg1_0(0) => rd_addr_gray(4),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_3
    );
\reclock_rd_addrgray[5].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_10
     port map (
      ADDRD(1 downto 0) => wr_addr(5 downto 4),
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\,
      data_in => rd_addr_plus1(5),
      data_out => wr_rd_addr_gray_5,
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => wr_rd_addr_gray_4
    );
\reclock_wr_addrgray[0].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_11
     port map (
      CLK => CLK,
      Q(0) => wr_addr_gray(0),
      data_out => rd_wr_addr_gray_0
    );
\reclock_wr_addrgray[1].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_12
     port map (
      CLK => CLK,
      DI(0) => rd_wr_addr(1),
      Q(0) => rd_addr(0),
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_0,
      data_sync_reg1_0(0) => wr_addr_gray(1),
      data_sync_reg6_0 => rd_wr_addr_gray_1
    );
\reclock_wr_addrgray[2].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_13
     port map (
      CLK => CLK,
      Q(0) => rd_addr(1),
      S(0) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_2,
      data_sync_reg1_0(0) => wr_addr_gray(2),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_4,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_1\ => rd_wr_addr_gray_3,
      \rd_occupancy_reg[3]_2\ => rd_wr_addr_gray_1
    );
\reclock_wr_addrgray[3].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_14
     port map (
      CLK => CLK,
      Q(0) => rd_addr(2),
      S(0) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_3,
      data_sync_reg1_0(0) => wr_addr_gray(3),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_4,
      \rd_occupancy_reg[3]_1\ => rd_wr_addr_gray_2
    );
\reclock_wr_addrgray[4].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_15
     port map (
      CLK => CLK,
      Q(0) => rd_addr(3),
      S(0) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_4,
      data_sync_reg1_0(0) => wr_addr_gray(4),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_3
    );
\reclock_wr_addrgray[5].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_16
     port map (
      CLK => CLK,
      Q(1 downto 0) => rd_addr(5 downto 4),
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\,
      data_out => rd_wr_addr_gray_5,
      data_sync_reg1_0(0) => wr_addr_gray(5),
      \rd_occupancy_reg[5]\ => rd_wr_addr_gray_4
    );
remove_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00F40000"
    )
        port map (
      I0 => wr_enable_i_5_n_0,
      I1 => wr_enable_i_4_n_0,
      I2 => remove_idle_i_2_n_0,
      I3 => remove_idle_i_3_n_0,
      I4 => \^initialize_ram_complete\,
      I5 => remove_idle,
      O => remove_idle_i_1_n_0
    );
remove_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => remove_idle_i_4_n_0,
      I1 => remove_idle_i_5_n_0,
      I2 => k28p5_wr_reg,
      I3 => d16p2_wr_reg,
      I4 => wr_occupancy(5),
      I5 => remove_idle_i_6_n_0,
      O => remove_idle_i_2_n_0
    );
remove_idle_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \wr_data_reg_n_0_[20]\,
      I1 => \wr_data_reg_n_0_[17]\,
      I2 => \wr_data_reg_n_0_[16]\,
      I3 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_3_n_0
    );
remove_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => p_0_in,
      I1 => \wr_data_reg_n_0_[5]\,
      I2 => \wr_data_reg_n_0_[0]\,
      I3 => \wr_data_reg_n_0_[6]\,
      I4 => \wr_data_reg_n_0_[4]\,
      I5 => \wr_data_reg_n_0_[1]\,
      O => remove_idle_i_4_n_0
    );
remove_idle_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wr_data_reg_n_0_[7]\,
      I1 => \wr_data_reg_n_0_[2]\,
      I2 => \wr_data_reg_n_0_[3]\,
      O => remove_idle_i_5_n_0
    );
remove_idle_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wr_occupancy(1),
      I1 => wr_occupancy(2),
      I2 => wr_occupancy(4),
      I3 => wr_occupancy(3),
      O => remove_idle_i_6_n_0
    );
remove_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_i_1_n_0,
      Q => remove_idle,
      R => reset_out
    );
remove_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => remove_idle_reg1,
      R => reset_out
    );
remove_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_reg1,
      Q => remove_idle_reg2,
      R => reset_out
    );
reset_modified_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => mgt_rx_reset,
      I1 => initialize_ram_complete_sync_ris_edg,
      I2 => reset_modified,
      O => reset_modified_i_1_n_0
    );
reset_modified_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_modified_i_1_n_0,
      Q => reset_modified,
      R => '0'
    );
rxbuferr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxbuferr0,
      I1 => \^rxbufstatus\(0),
      O => rxbuferr_i_1_n_0
    );
rxbuferr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000007"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      I2 => rd_occupancy(5),
      I3 => rd_occupancy(4),
      I4 => rd_occupancy(3),
      I5 => rd_occupancy(2),
      O => rxbuferr0
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxbuferr_i_1_n_0,
      Q => \^rxbufstatus\(0),
      R => reset_modified
    );
rxchariscomma_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(28),
      I1 => even,
      I2 => rd_data_reg(12),
      O => rxchariscomma_usr_i_1_n_0
    );
rxchariscomma_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxchariscomma_usr_i_1_n_0,
      Q => rxchariscomma(0),
      R => reset_modified
    );
rxcharisk_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(27),
      I1 => even,
      I2 => rd_data_reg(11),
      O => rxcharisk_usr_i_1_n_0
    );
rxcharisk_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxcharisk_usr_i_1_n_0,
      Q => rxcharisk(0),
      R => reset_modified
    );
\rxclkcorcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \insert_idle_reg__0\,
      I1 => rd_data_reg(13),
      I2 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[0]_i_1_n_0\
    );
\rxclkcorcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => reset_modified,
      I1 => \insert_idle_reg__0\,
      I2 => rd_data_reg(13),
      I3 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[2]_i_1_n_0\
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxclkcorcnt[0]_i_1_n_0\,
      Q => \^rxclkcorcnt\(0),
      R => reset_modified
    );
\rxclkcorcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxclkcorcnt[2]_i_1_n_0\,
      Q => \^rxclkcorcnt\(1),
      R => '0'
    );
\rxdata_usr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(16),
      I1 => even,
      I2 => rd_data_reg(0),
      O => \rxdata_usr[0]_i_1_n_0\
    );
\rxdata_usr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(17),
      I1 => even,
      I2 => rd_data_reg(1),
      O => \rxdata_usr[1]_i_1_n_0\
    );
\rxdata_usr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(18),
      I1 => even,
      I2 => rd_data_reg(2),
      O => \rxdata_usr[2]_i_1_n_0\
    );
\rxdata_usr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(19),
      I1 => even,
      I2 => rd_data_reg(3),
      O => \rxdata_usr[3]_i_1_n_0\
    );
\rxdata_usr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(20),
      I1 => even,
      I2 => rd_data_reg(4),
      O => \rxdata_usr[4]_i_1_n_0\
    );
\rxdata_usr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(21),
      I1 => even,
      I2 => rd_data_reg(5),
      O => \rxdata_usr[5]_i_1_n_0\
    );
\rxdata_usr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(22),
      I1 => even,
      I2 => rd_data_reg(6),
      O => \rxdata_usr[6]_i_1_n_0\
    );
\rxdata_usr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(23),
      I1 => even,
      I2 => rd_data_reg(7),
      O => \rxdata_usr[7]_i_1_n_0\
    );
\rxdata_usr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[0]_i_1_n_0\,
      Q => Q(0),
      R => reset_modified
    );
\rxdata_usr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[1]_i_1_n_0\,
      Q => Q(1),
      R => reset_modified
    );
\rxdata_usr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[2]_i_1_n_0\,
      Q => Q(2),
      R => reset_modified
    );
\rxdata_usr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[3]_i_1_n_0\,
      Q => Q(3),
      R => reset_modified
    );
\rxdata_usr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[4]_i_1_n_0\,
      Q => Q(4),
      R => reset_modified
    );
\rxdata_usr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[5]_i_1_n_0\,
      Q => Q(5),
      R => reset_modified
    );
\rxdata_usr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[6]_i_1_n_0\,
      Q => Q(6),
      R => reset_modified
    );
\rxdata_usr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[7]_i_1_n_0\,
      Q => Q(7),
      R => reset_modified
    );
rxdisperr_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(26),
      I1 => even,
      I2 => rd_data_reg(10),
      O => rxdisperr_usr_i_1_n_0
    );
rxdisperr_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdisperr_usr_i_1_n_0,
      Q => rxdisperr(0),
      R => reset_modified
    );
rxnotintable_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(25),
      I1 => even,
      I2 => rd_data_reg(9),
      O => rxnotintable_usr_i_1_n_0
    );
rxnotintable_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxnotintable_usr_i_1_n_0,
      Q => rxnotintable(0),
      R => reset_modified
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      Q => start,
      R => '0'
    );
sync_initialize_ram_comp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_17
     port map (
      CLK => CLK,
      data_in => \^initialize_ram_complete\,
      data_out => initialize_ram_complete_sync,
      initialize_ram_complete_sync_reg1 => initialize_ram_complete_sync_reg1,
      initialize_ram_complete_sync_ris_edg0 => initialize_ram_complete_sync_ris_edg0
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => wr_addr_plus1(5),
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr(5),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in23_in,
      I1 => p_2_in24_in,
      O => p_5_out(1)
    );
\wr_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in24_in,
      I1 => p_3_in26_in,
      O => p_5_out(2)
    );
\wr_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in26_in,
      I1 => p_4_in28_in,
      O => p_5_out(3)
    );
\wr_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in28_in,
      I1 => \wr_addr_plus2_reg_n_0_[5]\,
      O => p_5_out(4)
    );
\wr_addr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[1]_i_1_n_0\,
      Q => wr_addr_gray(0),
      S => reset_out
    );
\wr_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(1),
      Q => wr_addr_gray(1),
      R => reset_out
    );
\wr_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(2),
      Q => wr_addr_gray(2),
      R => reset_out
    );
\wr_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(3),
      Q => wr_addr_gray(3),
      R => reset_out
    );
\wr_addr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(4),
      Q => wr_addr_gray(4),
      S => reset_out
    );
\wr_addr_gray_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2_reg_n_0_[5]\,
      Q => wr_addr_gray(5),
      S => reset_out
    );
\wr_addr_plus1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[5]\,
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr_plus1(5),
      O => \wr_addr_plus1[5]_i_1_n_0\
    );
\wr_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2_reg_n_0_[0]\,
      Q => wr_addr_plus1(0),
      S => SR(0)
    );
\wr_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_1_in23_in,
      Q => wr_addr_plus1(1),
      R => SR(0)
    );
\wr_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_2_in24_in,
      Q => wr_addr_plus1(2),
      R => SR(0)
    );
\wr_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_3_in26_in,
      Q => wr_addr_plus1(3),
      R => SR(0)
    );
\wr_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_4_in28_in,
      Q => wr_addr_plus1(4),
      R => SR(0)
    );
\wr_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus1[5]_i_1_n_0\,
      Q => wr_addr_plus1(5),
      R => reset_out
    );
\wr_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      O => \wr_addr_plus2[0]_i_1_n_0\
    );
\wr_addr_plus2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in23_in,
      O => \wr_addr_plus2[1]_i_1_n_0\
    );
\wr_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in23_in,
      I2 => p_2_in24_in,
      O => \wr_addr_plus2[2]_i_1_n_0\
    );
\wr_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in23_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in24_in,
      I3 => p_3_in26_in,
      O => \wr_addr_plus2[3]_i_1_n_0\
    );
\wr_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in24_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in23_in,
      I3 => p_3_in26_in,
      I4 => p_4_in28_in,
      O => \wr_addr_plus2[4]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF80"
    )
        port map (
      I0 => p_4_in28_in,
      I1 => \wr_addr_plus2[5]_i_2_n_0\,
      I2 => wr_enable,
      I3 => \^initialize_ram_complete_pulse\,
      I4 => \wr_addr_plus2_reg_n_0_[5]\,
      O => \wr_addr_plus2[5]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_3_in26_in,
      I1 => p_1_in23_in,
      I2 => \wr_addr_plus2_reg_n_0_[0]\,
      I3 => p_2_in24_in,
      O => \wr_addr_plus2[5]_i_2_n_0\
    );
\wr_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[0]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[0]\,
      R => SR(0)
    );
\wr_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[1]_i_1_n_0\,
      Q => p_1_in23_in,
      S => SR(0)
    );
\wr_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[2]_i_1_n_0\,
      Q => p_2_in24_in,
      R => SR(0)
    );
\wr_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[3]_i_1_n_0\,
      Q => p_3_in26_in,
      R => SR(0)
    );
\wr_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[4]_i_1_n_0\,
      Q => p_4_in28_in,
      R => SR(0)
    );
\wr_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[5]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[5]\,
      R => reset_out
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(0),
      Q => wr_addr(0),
      R => SR(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(1),
      Q => wr_addr(1),
      R => SR(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(2),
      Q => wr_addr(2),
      R => SR(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(3),
      Q => wr_addr(3),
      R => SR(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(4),
      Q => wr_addr(4),
      R => SR(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr[5]_i_1_n_0\,
      Q => wr_addr(5),
      R => reset_out
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(0),
      Q => \wr_data_reg_n_0_[0]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(9),
      Q => \wr_data_reg_n_0_[10]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(10),
      Q => p_0_in,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(11),
      Q => \wr_data_reg_n_0_[12]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(12),
      Q => \wr_data_reg_n_0_[16]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(13),
      Q => \wr_data_reg_n_0_[17]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(14),
      Q => \wr_data_reg_n_0_[18]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(15),
      Q => \wr_data_reg_n_0_[19]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(1),
      Q => \wr_data_reg_n_0_[1]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(16),
      Q => \wr_data_reg_n_0_[20]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(17),
      Q => \wr_data_reg_n_0_[21]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(18),
      Q => \wr_data_reg_n_0_[22]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(19),
      Q => \wr_data_reg_n_0_[23]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(20),
      Q => \wr_data_reg_n_0_[25]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(21),
      Q => \wr_data_reg_n_0_[26]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(22),
      Q => \wr_data_reg_n_0_[27]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(23),
      Q => \wr_data_reg_n_0_[28]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(2),
      Q => \wr_data_reg_n_0_[2]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(3),
      Q => \wr_data_reg_n_0_[3]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(4),
      Q => \wr_data_reg_n_0_[4]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(5),
      Q => \wr_data_reg_n_0_[5]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(6),
      Q => \wr_data_reg_n_0_[6]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(7),
      Q => \wr_data_reg_n_0_[7]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(8),
      Q => \wr_data_reg_n_0_[9]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[0]\,
      Q => wr_data_reg(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[10]\,
      Q => wr_data_reg(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_0_in,
      Q => wr_data_reg(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[12]\,
      Q => wr_data_reg(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => wr_data_reg(13),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[16]\,
      Q => wr_data_reg(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[17]\,
      Q => wr_data_reg(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[18]\,
      Q => wr_data_reg(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[19]\,
      Q => wr_data_reg(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[1]\,
      Q => wr_data_reg(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[20]\,
      Q => wr_data_reg(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[21]\,
      Q => wr_data_reg(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[22]\,
      Q => wr_data_reg(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[23]\,
      Q => wr_data_reg(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[25]\,
      Q => wr_data_reg(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[26]\,
      Q => wr_data_reg(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[27]\,
      Q => wr_data_reg(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[28]\,
      Q => wr_data_reg(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[2]\,
      Q => wr_data_reg(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[3]\,
      Q => wr_data_reg(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[4]\,
      Q => wr_data_reg(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[5]\,
      Q => wr_data_reg(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[6]\,
      Q => wr_data_reg(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[7]\,
      Q => wr_data_reg(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[9]\,
      Q => wr_data_reg(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
wr_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFDDDDFDFF"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => wr_enable_i_2_n_0,
      I2 => wr_enable_i_3_n_0,
      I3 => p_13_in,
      I4 => wr_enable_i_4_n_0,
      I5 => wr_enable_i_5_n_0,
      O => wr_enable_i_1_n_0
    );
wr_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => remove_idle,
      I1 => k28p5_wr_reg_i_2_n_0,
      I2 => \wr_data_reg_n_0_[16]\,
      I3 => \wr_data_reg_n_0_[17]\,
      I4 => \wr_data_reg_n_0_[20]\,
      O => wr_enable_i_2_n_0
    );
wr_enable_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_occupancy(3),
      I1 => wr_occupancy(4),
      I2 => wr_enable_i_6_n_0,
      I3 => wr_occupancy(5),
      I4 => d16p2_wr_reg,
      I5 => k28p5_wr_reg,
      O => wr_enable_i_3_n_0
    );
wr_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000011000F0011"
    )
        port map (
      I0 => wr_enable_i_7_n_0,
      I1 => \wr_data_reg_n_0_[2]\,
      I2 => d21p5_wr_reg_i_2_n_0,
      I3 => \wr_data_reg_n_0_[3]\,
      I4 => \wr_data_reg_n_0_[7]\,
      I5 => p_0_in,
      O => wr_enable_i_4_n_0
    );
wr_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => wr_enable_i_8_n_0,
      I1 => wr_enable_i_9_n_0,
      I2 => wr_occupancy(5),
      I3 => wr_occupancy(4),
      I4 => k28p5_wr_reg2,
      O => wr_enable_i_5_n_0
    );
wr_enable_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_occupancy(2),
      I1 => wr_occupancy(1),
      O => wr_enable_i_6_n_0
    );
wr_enable_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => p_0_in,
      I1 => \wr_data_reg_n_0_[5]\,
      I2 => \wr_data_reg_n_0_[0]\,
      I3 => \wr_data_reg_n_0_[6]\,
      I4 => \wr_data_reg_n_0_[1]\,
      I5 => \wr_data_reg_n_0_[4]\,
      O => wr_enable_i_7_n_0
    );
wr_enable_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wr_occupancy(1),
      I1 => wr_occupancy(2),
      I2 => wr_occupancy(3),
      I3 => wr_occupancy(0),
      O => wr_enable_i_8_n_0
    );
wr_enable_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => d21p5_wr_reg2,
      I1 => d2p2_wr_reg2,
      I2 => remove_idle_reg1,
      I3 => remove_idle_reg2,
      O => wr_enable_i_9_n_0
    );
wr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_enable_i_1_n_0,
      Q => wr_enable,
      R => reset_out
    );
wr_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wr_occupancy0_carry_n_0,
      CO(2) => wr_occupancy0_carry_n_1,
      CO(1) => wr_occupancy0_carry_n_2,
      CO(0) => wr_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => wr_addr(3 downto 0),
      O(3 downto 0) => wr_occupancy00_out(3 downto 0),
      S(3) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      S(2) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      S(1) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\
    );
\wr_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wr_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \wr_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_addr(4),
      O(3 downto 2) => \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => wr_occupancy00_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\
    );
\wr_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(0),
      Q => wr_occupancy(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(1),
      Q => wr_occupancy(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(2),
      Q => wr_occupancy(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(3),
      Q => wr_occupancy(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(4),
      Q => wr_occupancy(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(5),
      Q => wr_occupancy(5),
      S => \wr_data_reg_reg[0]_0\(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kYrcO/E+Jhm4R/4R3+CukKYR9M2FIvcsEHYDIEQ941LV/qe3nw66ouV0tjU2K77WxMp0KzE3bUaN
EkHZUhS54Zbapq0AAlHGThTWWu9TToic0Fogfo0uxbTRj/YKvsYbGHXn+38UtVT4gl+Z+q34s2Mx
S+RksJLLbqa/UjuB2IA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
k7VYfhbczr+tglBVnP2dNpzQUg4faERuh35S6DlbOXKmaLBzNWJuLZKd3/iHJso+4/ki/NZUVDCo
PIbVzwxMtfGyW1fMXDvveUi46OnejPwVxk5t1kIbtSbcZCd++dNgqg5UzMEgptRWzheZuzX0GigU
yFrxhwF/EKgqip1pp6C9cstz8ElT8YbfLOW5ZqJRuK3p8wRTUD9tZ+3ZT4AUQNnb5LwhJYd18bKy
gCZ5WG9Mj+aMW9valUSRFjEY4oFOYnca2u9dC1uGlv48Br0t9pUhfrmTbufRCalBxAR594dFK/W+
13kLKPWgZzIiZRLopKxSb3kx8JrEbJXF16BnhQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TxEtvLMShWARGvALMwAihIuShrdtPpwirMDR7BzuLz8WzVhoqvJSM5/nLMHFGqovxD5hXGIA2TAw
UB0YVlq6K3gG1/oM4RpzHTN3yz8Lt5YW3A+UfuxJr1V9UVkS6LmvF75rPoruMKpllkRnQaQkrdOH
79erJYgSSdvNFj79HX4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Jd4QdSkhWhpPJfQcqGINGTBbyQi4fwpgiNWDB3Wd2IjKeric0AmdHU7UViuSzCLh03DSaNG2q/XP
qatCMMw9/14uzhpUJU/1zUWxXlbRxdCkB/LSsYsRRmVRjaX8PHa9/COyOOXOwziBKCZ4EH/zCO32
LML+m8CiAQ/Hl3o7OkbgzReeGFKo2yT0AlTR1mlGeI1ujqvvwRe1Fai0g+TwEJcmsDU1/5bkvxQ8
aV49pZh6N2SUhTCJ+wLBZlcMIljfD3Bu8Sp/4tL/+j+yW2zEEf4Sl33jw0Cb08EifW3RF8BmuSm6
hUeX9HuDvEf347dVCR8t8qRzeC+0nGD4/fB1NQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
nE6k/lSQEQ4OmPB4XqBcP/LpC07K/JJ0IvLqk0FbQzQZjzqT5yDvPsiRjELAcBvPJRahwOqlfyes
JDXxH4G+XSbtKQtE02yLheyEjNesZ0dv/v3vL+wA09O8khSrVyP5ijRndW00Cf5Bf2IpNiaJRcds
F1ushZZu9jXeBItrh4znBf9fOoXggbdnBLyNjuw7bRfvTeY2Xhe1Z7RpJLgPWMz3yKmlUVxO5Zyf
mjNu1+82dGuZ9x/eImCHDzcLcpca/TdMV0iJAkZHrvuhhu0GfQ7zgBbvuyb+I/r0q0vuL52PeEET
HDmGQS2oxiFTbcwiGY3t/ioXPJYkEEqNFUIzSA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EYYoCPbR+OMFlmBfBNcQ1RKQKD88wkYgxA5pkdacb5EuwAeven6zC8gsLrmbmaf1Y+GE+exjL/E8
csfwUz3cQq4551Y/pgVQB6wc+K/5qus2SV7wqxTpqsWY/Yu+bULiGuBSdS51qWlfxDNujKEBhRPN
GKWkQK8KP7xMHh1W8rO4WL7cLP0qnZ7xSovnz379iAYpAJOGf/f5GjM87wrRCh+60BUmNbENwN6h
Un/7huetrD2tvDcD67Ox5Dkto+nybbrNNH3ry0zh96Cq8sxNBI7cJ/iRp5kCBgqxCxELTa7hlTHW
RWkLjA2W/Y2HjatDbYo5U0A7bO8ORiG66IX0Kg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
q9bGXHBOyTLb3eTSnDNZfQbfjyoc3yN7NB+1C2N+mReGSJxWRtlWWn5HWbhvjoAJehclGC7OtjK2
ZSTJ0A3pHY3St3rul3liQXKD5kCQ9+vFLUhyKlQc08mhaOXPkXVrLBkSbJoneeg+zcwJuKQzPvv8
Se016G+DYsP9PPIjvWbgYSkDDPBmrvDI1+5mRe5HwZFGFGhAQNqFMnPAskAW1MwhObzaIpkQKTZT
7A6i2BjYT3UzWyOCYK2zgjiB9ZFwChUw4Bwh+H8Xf2j3ysF46VVr3Y/hfiRxPSHR8Jb8iMEkCJjf
nRAfkr8Y2ZxDL10aUR1VFpL5aHsLiRKnNRdZXw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
nsakC0nZIZNi1X6ujQodgmUw2UIdYzuFQ4iAZwA9YfvRrxXUL7ynKQCgPpNVzwJk5S+CJlgNjRvH
avhNsBU4C+cBB3dvqouQ4tOLrtjvGCn/tgPDevuIaG5LBxGdZZ/MOgVEltPHWIYycz6nfuA5/Axp
6IIz71mUhQT3OW6kWYR5cK3zVKmHXkQGZxfNAWG/Pw5DHuc9xxTQpswaIv4ECw8olrxqfoRkzz/n
gmc1riU255Qanc8CpzTXkB0TXLYD8b3W4k0EIAYhAlKk5HVAVS9D3DfcWg27dKxRMm5dVH7ddpvn
9W7az/Gv4/jAcQ/A2wvn+5RGmVdmY2XJTvnb42j3M+6+R6PXkHvxDCRRgj7df9TYddZWyOeT0KQd
DnIaIlkFA345xytHveeTmDy6qVwsD6GrlsYJS9tCsR6FloMwjoQcZKSxBqfWh+rvQ8/8NxsGVy4v
3tFI5PwOhr5e4Nw4hm2q3u3mpmtv9+BzXIuf1HXxWr2eSaeu22WHlCsg

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuUgcS5b6yfqTuzjufwmIVC5kWm6y/3mx22Aii+Dgdcnv/uLoI9/njjHdhb7hUlsD3Xs1keDNIwN
3pNTWeUxyZTJzKR7udvlJMLBMym3o/ECBMv+uN4BToB/hl2qqhLvFAO/r5AFOlliZqDwiGcbQvyz
YxE2I3qA+lBeP2iX2/4t2ns07deHzxcGsGDpvkWpwNcM3RmD3m5puzv13u/mWj0iTjzSuDu+lCO3
EIjElwRdbJl/F7N/czlKYgmKd6feg7/nbSKTQgrJk+bEOJwzrhlLGQvovZgtfM2nxWwlvulcT7sS
n2ZxTDzZIZJeakYPGSP3PRWLzaOntLk4/JYNoQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HAfLWwf5IE4nVH0RKu6Ckfcag4YISAB7GxmA74RLd0WtgVtvSg/hiI6xjdDBajL3WlsS8r0EeRuE
7k3XV6Iw18PLWYY7xEqYXN+4UCUMJuuhFnCKbupuHsoPe92DFCS1iQmSCu4KA4if6La2soKs0Eai
lizBuddfJbplTj7Z459Jc2VAD/slvgcakh9coxr57R1xf3xL+SqtbztnNWXTWebaVsMi9o1R8+q2
Bw6o2bthJTK5AjuaNFC1mXchmICuCVK92/JyceC3nXwexvYK1qRmiOyoTPwPOS9/j/gup9+/1Be6
vYxlYOcskfzyxWLNti298ohd6UCc2uC5C4Rl3w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DzCZLHkutR8dxKMJJC1uS/LdG9PoCtj5GsOR4GKxJSZTHbAW3Lwb4zUisDiKbo8nzvAc+Pc3aKIh
FZY+iEihN/UyNBp/ZVBx4xfw4KiNs0WcNidwHxnj/AmT0YahVcv3MBdpFE4TvDgOFqEqCr2KvrS5
K14RY6HsADqifYcgChtDVh4X+2Nen/oSD8dZS1qLOsyQr7ETEhogVmc4Gi3TE4/HYjm8lV5GRuJM
x1+0GPRONu+RFuc2B6sidWODYyJus0b7HVqnBAA8gMcV6twjAADrnyIqZwnPoiUCKAMzsDKVKhW3
GrlmNwP5uDSVq/4QrLJ59GIzFy3EXCfFTYr7nA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 69952)
`protect data_block
sTQh5/rlCBHc5bMdzE3evS3OqWbvoXUVnFJcyDK5NV8v0A+XQdXeVZix/iCQfykMkferfG3BMoTW
JEsuVp3Ew4RA5oZXnApglSMn1pUAVgQrmYxkGxdwXCU8RSXkAbCGA+Vc3LFnzSXzZhvRg0V4zWbA
jhYzM9ehbLMuPph/C6gfluv8yPQKZRXS/F3J9RD9c6bKU7oTEFkB0nF1P1RVgo0GNigjTT0fbWK6
A9RNxhI8UwcNi0lfRWDAYFUsnVKZXea4iGzf58gZ5H6tK/f3VM+3tB0nd0ikJb294wcLM9+Jx7jM
zuAsKMKNfAHllJrEzfkLNSUNJ7UOYseIWmCUjNCOl2e0I/2dkXEQRqJWQbfhRi+6lrySeCwd/smf
qJicKEPuf0vxxIu+7M3YwDpjSv7AtzFxl0MZoKyMzMcUFzc+aEvZEoMUWr3Von/uYKveNH58AQ3R
iA2ka1G1+hkfZk+/5uE1P6jxLawCUImF/hpY0qFjzwS/4fOX7XFjZ1KKjhXwdfZmSrHhM4fVgKUd
Iknr39Zsj88sSy943912CQiFJ/zSNoGI76iYSUjoKpwbAn0YpJTMVR1yPOU+Guxw0VW/BviAjBp3
A83fzx7drufgXkbWWX0O073dGtiz0l0nP+cVcpiSgDW4GaRiWQVYU+Z41jxWr+DtGpXO/qG6lgDk
ssDO7XyKw5QT1WrDdy+rw2RacjNsUfXZLUGWYAjIGhiZqc7ncf+aP0gh/gDoqSZ5G/Q4E+Xd2FUu
nLX9UFgtB3IMqnVFqlVnim59azNgw74BjiDSPdYOfcVCNhMaC4Czpw4zhph9FkwzKI2g+uWGq07B
KKeyyUwRHaV/b9fLr4Rz3R+CGs5+4AUxi4FWSm8qy6mwsqYkaA7S33u5WnOilQHtS4tpFWQzAGcU
Lx96WOKZH0MiyJIVWHnAANKwVKb0nFMdzSZROs09gIgErk6rKSZ0LaBaPJ3xURaNTR1rJlVpkusZ
mtEdmgORIIKxmBIiVpWVog/x2aag+NMjcX6HmvThQwxrHDZeNonI3+8ZkSpDujSzTChGuVTtPoJ0
3R6IHHxeft0PgrYuZEuNXm6U7gMxMx+Xr/Jr+tWq0Z1BP5AFQoGqNDoPg0ZlndoKyBaVkE8+wbxB
uEhMCz7NwyDELmkj3ghztqdl9miWuwnHqg88T1UcFYRXhKGcN06rm5IZX+gYOSjaosw6cBJifuc5
9VJRM+yJ0IBO17oz/cr5xZW5uJKde0Ml3AgaUL0lJ22QP35/JpVa+0c68TtibeZNFIJ6Gs9ztVSA
xyAJaiXnQGIAL+LPtAPTIU8yKMOGnPO4PIhH004MXYTLzimLd9gwXZ4wPDeou9JBhRJXk+/ZXzkc
ePcqwTbF74epfnQUYHidkVkAYfo0qC72exYf+n5r0kqmairO3dLECleh6ahepx+ly/XmskOXbIu5
yXtw5VJqMq8yVqK+t5b3JZocmmEuSXh0I7O+RUBIuxu844x7d6m5UkxP5wFgG2SiLZX5LFx5OJMI
N7Hlkua5xhHRProNlKp2eeUvz3Xs+Ml0xfx8y5PvLoSDKd0fImA7G7zZXSlIxo9WhB7xs8OP10sG
mPwKqIsjGDuwOmmQeUC4IS0sNt/CEFFajrmnyg/+9IgelFq5tieMJ08+MX/FJWB0iEzW8juGIMm1
hiqYQeI23nqz0OS2k5Xd/GSjTn3tYjGOLDMJEwogLbO+fuibYybj7izxBbNfs5y0vye5S31IZwKv
+L03X+LvsmmgwXpS/viJPLydW7Gk4OCRghEgK0xBY+fEqjIT5Yd+ZMXA18U5U0pWsQ9tx4tLG40e
gbXoCSrbXNjBPZr7dZ0sOWxQud2898mycvnXDiiJiey+wtf6flN27MaRLcCxybcONxR+S3hYBeWA
bULQoJExTDSJd5hFHa4PYZAVSIALJ1NtRdF64kHC5qJyCJY8L+QeaISx7XwC8Glu/QIJfIFQqI9c
G7tsJO5SurUa9CRAz52MuN9uP0k9eCftkcMlBp6WN/NvcwWMeZn32JEv35gtY6pXMpRKts+tri/s
d4WRJHcsFZYwp+jWSj3rybWO/3mH9sJyBcgM+eXxDMXq87BDVATAtGjx2VWMVV5HdGnhkIqf4VtE
yXNdw9/ZAveeX88R9Ye0pH1gHIqidzemlwDPDgLf/6tIbpjL/32eS/T+qPfR4+LcFmCecxvxAI6T
VgTeSQDdCUlg1+A8xCMcF8EI/qX4BLIdriI/mv5Lt1HqzhIf41AHwUFPcEl0NXmYPt5Z5bia3mAI
Ek2+J0ygjVrJwC3RGrYkYFKpPp1FYdIpMOvHA+q1NF5MeC+3rGxNuh4/vhcqilBl1vgC+L/oYDAI
r31CoOLEVnKlaIJHnk+tqc7OW+alNcZMs+o9uJkXBxWycvGbiQb6RfzYsz62qzDhT1q5B6mcGz/q
teQRCpMAx/q2BG32vl3DbdI2dCgpsT/jAH8TE0wYDCLDeN2Xy27vOd1OcDfBfVmSEoSNdqFz8ZWH
M73HVdaqhOd4JAc3+nESrlSavf3NRuAR65JbV7nBqg07f42gzbiR9L1D01ndF5HiVsiH6p5COgiz
W2j8mH4K9MPurSscBcAFN/m9WPYmYV8G7qz0oYrOa3gsph+LbbQDWPfP9ifg2v8g14TAcnpx5KXF
UbsYtiDJe1nyAs5ecGAKkWYm1HSM/CUHIHD6avKH2NQHzLcc+KcRk0512I1nxUmK25AxZGIoBGfq
WYeULdRJs+2lJ+9qDZT/O4x7b8erWYvKXrJREF4uZj0l90RCplUZdFYBLJaQLtsuNqIvs8hvgo3s
iTSjqqO+eOc0wgRlFuSxzLp0bvKEM5+JwiMRh9bspFxTLGd4yEMDzZAk7h8d2hJ1GZgWItOCebdn
k6qUBuXVegsbvhxDQyKdoiDzj/9H00cKYYQEAoOBgGEN5lUB25zIheMJdI1shvD9wOje5QZejB4B
3Uq++hLpCyb3shgPi5AA7URiZtmuZnM0ElhrU35Nblq/+jtRdGRJIc7RvBmBXw17Ou9+B2F+389K
qJuMKywJF2tEus7eCzVo4cx0Qmgnb0oSa+JnZhcviiW97705SMaLhypYFMwvdeK8DgSR+azT1Ylq
Oo6kj+1/eQ5vTWsA+Dz1JVsc4XM7EXF2foUwdCtzo3TmV9Va+OmLaimfYIq1ATBIn4+FbU2GoxyZ
wSKQtrB68RcaCjVuKwesKT9aj+n5cWapFwhKxYBB6VlHE9dNtE8mrXW3rcjIV1G8peIaFekgvbOw
z8DUJ+fIOMCZV99ObqnyodzQoSch1pdk1qaIA7ImxdTppGUbKg2+paD7wXgRGfP/5g5k6vFHHrxH
PtLCP5S8Drd1p8XeHqq0QzGwRPWTzSukIEEd30ZOlOh+IZvtE2xiu+rlMx0xniEhaVrKb/mQGaPl
yBzZs9KHPXigQPyHBhkrblwdcZsg8F8ugEF7dx0HraV1VLDtlCYazahBg3JRd8nnxMnsmlIozei+
vsWDK2Y/de/yemMMJb7tY8QEmxzzGBxkpG9WxXdV2kXHvG6/puPvlzejMAYBl7g+HNLKg/XHTC9u
zWDgJFA+7Iq5PD3+tmzep/thvgtnP2X7n4sfirBkufcQLmCR9OVnJsEYeYlhpw0qsdNrdc+cLjS1
Y9g0EeUWbz9nirA24fG2vrV+6pf/D7h6fEBOyBInUo+aTVuovJc/YRh3TrexqzleN952g5FQ/e+f
gRGYQSfFZY9FlxNTVG5phTaBo/ki+PXMIEvKyRTTyZQUz9l9WxOihpmv2SVNt6HO/jG/DuMKj7+e
e3GwlBAT6ZnMORhpA04CMuzJIhJ2dqtfpQQae1sJGHZ53HoSHh5ghkTTFkQzjkKGHIppod6+dMxC
ptvaoJdViDURvQdyHKTZh8RaQKTMDl4I76mISk05/1ay8UQZ4pHZEEYy+P73uyRfJ0pcnuoGbu+F
1IUmDNLWgCW3EBRyaQ6tFJ0lZe9wuVtrZlw2KBcO1JAolN3IWT11lME9f1LlravphsyijAsNfKB9
C24jtuIVEaVAG8ol7g0ZT04xidUKAP323rTBiyh8/0RwdFulXBanrnDA7yUY4GJXIwKNxvMKmXs0
z4A14Ne+rLEOooEO+I68IUEVyioGo0jJTc5ew4xBo38uUsmKssSLWUui05sq/DFqbryJ46TYzLBv
9pJDDgfh/CMFm7xJX6/tQI62wIzV5mTZaIDHawnz3kws8Gev138NnibkmXKBMxTl9CVu9WviIA50
esjwJ6JqT+vUqLb+7UvAShuqi8Z4G35ZBBDcrqO+HXqxGGTdyo8na7u4j0lqwVd7VdWMAT0QlrZJ
lpR2lvRDIuhVMvhm3bS0UuLIjtzCeDz7c0/lE4adT8YqRSRPYVL75aykkZUVuc2DRSidFcXdPC5O
LNdR4aqBa173dDZwalHN8PcArqd3JjwWyUNQ1F925RuSwBohLp3WK1U4ShT/O/XOmtQWs8YCMh5I
7rx9ATRDMynsy6zEeUCupDnIGibHp0PdoN/QEb8gX6V59xMCNU9Q2L1/s6yvVQ05AHKt809fFq2b
A4R5XRQhh/fpx4oktSDT5tE/fWrxTTNWeq5kG5Vy3dIDPs5tTi6n2QXaU5A4DJcZ2cYNzJm4GrTP
Owu8cEANIFFdNttgsnD4CSnuJBT6ox1DJSbcVonOLp1gFOIPKuRQkgfpU8PE35AQhUHCYM42i40c
RlNURjDsRFpDJmafgdqKWzs2y/7SHEiCvD8AZqSs9tDKs+XVHaGYvTWcwPuTpo1fqSOlTpdPTK/m
SNdHNE7u6hsJXmT83ZtFzFWEQitjeAKOq8g6MrPJiu14tG+YILcdKtK7rs1MheZ+yP7ThBsfTa+7
gv7ZaLIQWTUxXBU+rcs4mALs78BfoLxi80awCSr9N8gp1fGPeHWe+Rg90WwFSpF0lny3aWP7b6dI
hceLw/Qn6cHnj9N9DN6Ov1UIxvRbaLstTsX9BiDb2dzXydVxw0J8j6Pb4OLGbFl7LxjulTCLIEiQ
OfqpGQd+i+bM3rDSsenqpzcQiJgGKMaLuFjQl1FzkWfdIZdyEHkiV7QTvwIZKtMUsx4o8oYekWVA
RszcAyk3Qe5ePYWyRjEyCoIKbjS1cQvOaxDxuhzRXVCRFkZDxUcKU56n32HIB8VVaofnIsKYwdS7
w5VtNOumNswFeVWQYX16O5zVo3UkAuo0m0nDNPrL226x8Ka/G0cf98+5u0c9+O3ypMWnies7UP03
x5BMgmbuzuV35qPVup+n98BwVdb4CKK6taB+DR1Z6JApdgMLFoYIFO50abEqomnQDuRaV8MQYwkM
h3zLca+oJyvN87xTu/1q3ZSO3dfl5ewv1Ga7VKQher8dTosWCSC09ij9mwl3rrpVlzlsiLnMXnN+
ql3Y/nJiJp4gg6KGs/nAJT3c7A1ZF6+r2eyXclK06tOlehKj+3xceynbueNpz22MBCRIe8pO344C
OWjcDDR7sAMBXvUTSLpp6k3o5Et6aWDOvTmYosf39+kBbAC9Ak9RMj4qJhVSpMqk1WtvBxtEWFQG
8CMwJ/gCcNuTTfQfRPfv5RRBSSgweZJMftjmvDSwWcC/RY9wU+6f64BLMnXOsR/y05BiQ/V5zDeA
7dgdTnZ9BaU11lw0A4TIYA3ashgv4IaPet+ngv4N1vOPuDoAKZjO52i2Vuldf8MmCQE2iWOUtiCb
5MeJqHsMNUE9Nf7e271ie/tU6ZCwUTAHMRZqXuGr9rvwP3MiCz0ic26FgXivbTq8NkPfrm9Lsi5p
MTWxxpbg0GJvcoQvAkyut1FaTT/EzpPM9FeZe8tHLmWKFz1ZPCUZOQCimOCES4C1XY4fYdpi5ec9
ocgsbk8BylkWdaRHOB2LfUvHbFOzSP8NqxVYjiE8OhDykEg+IbQ6MjCCNWEyMCbAynV5+kZpQ7BO
dhcXRstBXwoSsnYl3QuVDeonoaP1kF92y6SykAxoWWVJvuP7vwXi3MkQoHuOgbOJHW8KCw4mGdTU
abd5sXJqmLldyrZEW1xtttHaRCA961Jr0gjXjNygMYUhEPulMpkku35gWyWP63DnAwxbI1aZzMx9
jT35VPgZh6r40l1yqh93Y3S7skNGJI4bgN1up0bSSO7OM8oOeUCP08KqdWVGn74VHjWSWY0QfBXv
Kn9+ODM1J7D9sUUMVZCo/FvHCOdfB++bcQAuZkBp7fpxGFkcsGN9Bl/pmemzEo8Qb1ehWC6vgsJr
kGAkt7kJUTH0v+T/NVWtoyN6f9yCwGjtuRlQQQZ/x0Bk1y9nnuB9CKeexeqzo5YFfJ9NPunSyQa4
gQ3c27nWLFDgHd/COFF+i0pLTTbhL7RitZQmwbowbmOuKxVKCyIzu/QGoNzQdw30ORyyaZN1VjjG
swnSZawg76v8AAvL6uXXWdlPapRPssKlCwqyegtgm7MlvkFaAUPPFBEQt4W/Kxh21gYpcU382Qp2
Wd0Ddi8McaxTNdunOHlsy3ysrm3hFMRccQd/vYWaWdWAwPnymcemNjUvjmMXAp78cwoHyd20/oZG
rqfIpL+SScUlJvIOy/JfhrRXt8DlLczKz33I+6x+/ekCjP/5j6bMsqiIfRO5bvDVn4zvb7MUooeB
I7I/ld7msslzu9YnzC+PSLeMjoNrxPnYm6MpdTbFLmwupMs74FJwEw7527lJd1EagiejkBin1RKB
Kyfg1g3TnlBoC43k3lgc6iztwvCH+JLSZlKzRk4AJQiGYB5Avk3E3DJtFSFEE8YIZuIyyoRacmke
E0G0eGiuc/LFSgV2t3HI1qLoaJ6OAQJN7gDVEB0CaAd/rNJeXvWhGay8AIxVnJUF7al9M3E+R8uE
clWpG3/Io4sg1Cs10Bsild3zgCPuPS+QV8EHrMebbeoq69a1PGlGWvzeUvWrYNYv//ccVhoH+QzG
GRwqNg3kZtSs0qtXJoSymFJgDaDHR051c9+F4Fs/LI0PZQZx3pefLCGcLSNEYOEqOepSC4suSJUC
5l+bOHwbpRrjIBpakbUQON1QJr9WANvfKZPOD7JQyZoQ6N4OUl+qIulY4MyL1ot4fGgcJfSsuxjH
IYzWqfA+4nqDgaeQ1FJ+uHJO/oteeArmASCl/ConFgu6gyO7aR7KBWFw+xIVB2/cOpdGZzrNiNM8
fU2/q6PByw/AVdeqUK+/ZHSwcLPIgXWmEDNXj8/kMhJS/1+GsgxAkxiSEv2UuPJ8xJO77M5slYE0
DfcRnFzoLYp+WL5eDQKXSbbwtzzkm7O1rCXqETwBZM6vs2bXTke8UENGoGgsxMMAVdNjRkmvpSyi
U7LMkytGqznrsrm1SYZEdXpVVREo4GQaDwz9kQ7RAHFejRYZ5VCRI/iOoZnm9OJjc3QhhTfBFmY3
HQHRJra2gJITx2X5YFOOq3igjsolx4MLllG0XJyn3xItX7LFX3WFglxvR1v8nxsPEL5V/SB99c3C
4SOli/f6ZubH/0rimg+JgtKtsAw3aKjlxdQoR4EgAtMypJxa7Nqhg12c5LtXj7/evZlRa+UUNhNL
0/LG4PJGu9vVi1MRwi6/lMdLUFCioDw2THUF8Xfaj6SnsIAdejk2sAjEJtWdrBYuONZfBFuSJw1a
QTgi+bBRrzIIiBSRylB1JirbHKQLDMNwfk95U5GotGHCd2ARdduFUwEzoPNgKQxk1cB7P6Fp+wDt
V5LRCJvQ4De8/5Ulgqr5KLavdT5cbapO74HuMKmT2bU3/+8I+Mb3Il+SaoP42tMZxP46xle+0TYm
dR4h+u8WCSGGw/XJN+hiThGV55uxFWxHbKxvn/DO0q21LJlWsLiEdHRGahh2LYZUKhnEZKCFCpeN
sX+yKKwZ/6u50e5JEsxpKBNHDWYcKtDQ2GxrztBDE0ot/tC73Y3dyn9XN3WviUJPz/UIJPnJQeCs
6d+H3+BzXYzlT/sHs8sCfAaEMIWj2J0p2Zt7Y2nkCP9E92NOrcjiJtpWV2vAetHq+/BrN/agxYry
489SYaD/emDyLQQQtse3vj2r5l2tBQe/1m3wXqZhTrNHebzRq57xNm7W9xahjtzpo/qyaW02196I
cme5ZrrOXLd1uX1VI9ANpeuxf8X9M3lhTWzyBpO0nmVSABdBl9V/io9jzdyeqD3fX5EAAqQ0iB8C
87Z9RzVT60iklLXf2a2o9eT2XvObi4uocHRl6RUSc6Xpau/Q9+9hIShfC/WUgq9oQgSK8n3eWxgG
MomvV/QGLYb9OwuN8XAGQESUY+g1G/uP2enOhSGa5F5ywFBZaeC+8H+KDb043nIJcvah2as7U2ZN
RzwiR70bOyHn/1oXwomnBqYWlUk4Gie8bSASQy7ZelnmTe5Uj3m0jwlsGcRU9FLoaVTDfwSov9jA
G61BVTvx+CVsbdRGaM6YO2W3H5Tr2tA/b0PfWCaiHHozTrSvEBNskByA1GQxl0SC/0cvaJSSbUZT
rS2GwBlQrOWUvBREHawq46Yu/2H3VPsIdJy8QUGvfQ/CisQ0sSpax4wA4piXE2Sy3ifaSCABUAhQ
Nz9D8UUiljUSQG8M2pW2KdAnoNliBxK2Y4T3VXHg/CRBFDiVq1SfBBLvWuDDMSLdGTxIM+QJUaba
nMJNDvKFOIpdE/B4pv7yOM0GDrB4ZkquVQcYoHsVdLHbJ0O+gRgbwmW7Mlk8shsPhT/5gf4CyvFl
h6J45IPDLGKQyU3Yf4uDdHfa3wmSRPs9zmqYqh9kp7CVJyLcZv+WPxSZf4l2aYSvwjhwkLEMwhlQ
BC8+yvoeZQwjq4MgkicqYB3Kzk3a0yzye744nArvenSOzKi2tTdc2SUrvhNsfYQ3AyWyDxrJ3FLQ
W3vLYOkWp7n2vf9v8QSIEvyO+v1e8M5AfqdzmQElJGeDh569fU5ccKez/KStpVS8vkOwo5gizuKh
tnhuVFBrl02jWyCW0TQbSqsb/e9IgjgpP6S0bCKi08adhMysgFgrepH6jcKknqOPdR68iXjZVOIC
SG7IjhMU1Yjeem4zkV2lWBT5p1+bnm+ma51kLJ1PKTF00NdM/zeXE+hUCjXdgiNCU4jQdh10NNwe
4zDW8F/adUHjSdwDwC3/fo7NgriJFwhzzqm8gZw/WCQomA+UxiGvWbEkEFNYpP6nD9/ufuBI2tSg
+imihT5V/uV8S1DC+8Pwu3LiTob2yElMUGUpL989JiR+2D4hObCfPCOSC2k3l1ifQfZaARfqvJ5x
uC/d0Qhoy+rPpax/qDgy0xRU119eY48CjlQu4YyT9u7uBi7UTqYWdrpWrU9Rmhkd85BCpqbGPHvv
VQxa41Jl6LVHVb3h3pB1I9Ww1BhAuvAApGKGXozpRg/pt6mCDG7Ahu24w/gSrbqnrqETUEeAic0i
MqLlRrdNW5VC9pxy74iW7stCzJBfGh8PIEVbfRWJtlBaY79w8TVfDMeBnDpIVjrmt1TZlagd8Ds4
w9P+uFXLkbrc6JktAX6mf7g+D3F3uPT33AIOo3rBb/Vrk881AF49rWUZb8g+QvSYJ+5Xndkxgjs1
tys0SGzlaWu5T0iG6yziYVHo2mTfQ/OALGkObkhBl9OOPKRAGqzN+yWEXybhWWWZQImKwfudpaht
bDcZkKn6bA6VRPqgblp8OqSBWHN0DqbUVd520ApPxtuXUJzP5zO9RVABN32zyJbyr/TTsqDYHay9
i6nzBINjGf7W3bQGeTNNUtc9RjnY3jIPAn5XqWbNKQ7Dvecd7a09G1iswHIzIzxFRHDxw0udqS3M
nZSX8DLCDgFhJM0Bgbky1943B6wSLi+etQHArqtVHHaslqciOnj8PPr56Cb/n/l8M+h1mKmoDoIG
6Htbokz+e/Pf91eRzp0Uulzxj8uD/LI8/6N1bd0P7P7cRTXFWvA6C5EqaLaZOMDrCUV2WsPHEKAF
gn9QLo9Zh9GsiUNrfWWJkzgkkp/lF83k8MPOEZmZ8BkPyr9IzG2HzCv+zygA6yM+tPopvZFUiwf9
ytDurlzoE8N+lvrxlBabXurpJTSUvBZzzYD90H/TfwArV5lHwANahcv6ENwF9tJGmRthEWW/ja/H
f+YvlvcNpJWZCWM8uPENC4TVu2tIWSmodvp6CTNWJpXz7jTV+dFs8hbU447Iy8fK94F0WdZOQ6hi
9vklClp88sRR9L/VHfgUkZgdXFlMPRu13DELR0RGjD2tnQxfsVXiZb8Uc2C+xoYWoWqR1pKkeq1y
X184RkVIl7Gxlh5wKkSX6DcmzilYZInDdg3Mib8rFFZ6O8ieO6y+rjBDs91oYFwuK1P7SU1486W3
GbkPf9JB82JqMTetF4WjVcoIQMwJu9eTzhb2eoDJ1r17MaxlhVZ3fUAvuE2eNFT5Fk5eQzJQhSjT
7GPWltgsQN9OEPGYf5TAybWfZjc9NccfLkOB2wPoqrUcJmzZvmI+GkkLsF5nDUXYCcIDzW6YVy86
ftOamcTq2WGm5CFUQsPnPxqsvH/hSGxttBHv3+02zlLfNgEnsp3sy5SmH+LZAcL8T0z0bmnyvQWS
Tz+QpQwx0qlJ8yzO2WoKY+eTAx6cqzCQjdxGenIkgA8U2plL/IcXSvR11/bZdu4MheX94huCIVnA
g4SIiNnURid58VfirSUsWE66Grer9LWCPe7MpZm9zfACq4ivLv5vKPIXGJXyY7bT2Bh03FGJULJY
CM7Af3p0egRpKR0DHGGdUQxX5kK/Hp3K/7oDQ9PLbM+AJhfkRTuoPSnZttbNV8kKF/P6gnEiXLq0
f2leQPbTaujnmJdNFmGixjqKLOW9SnyaPrh4ekQSD0QUpLp7+dq7YGrQb1xQc2Cr/epAhI/P5X2A
BGqPN48rRRd/iuSg3P289UB+3MvVNqFzQ80jLPyPd+PPB4YVmrK8YzuioZunyyk9NlMEusCs2cH2
fm83T18wW7dluFkJmLi1g6uXEt+WjKBZjY19IWqi6v+eCJr2CpZQ4GayPFVqZwfXlMre+XO6lP+G
pbILd82hVuDgCM2/qmIRdh4nIhBj6fWpss9PYMbjcKyHKsFLQymm3cXcAG1c02nQa9h7XDvbda+l
oEnUTfqIW7WBQ3dFIV5ELQP+k7XGgmnRpZs3wOfNwTMW1a/hhzSShgDh6PbzhjaPczhBcOiobNgK
xBO5u9EJK0xH0IS85Dw4xjKtAf7js9vIZEFXeyUfcgPZCUCx3grRkpgQT8cNUmMUFkdCGqzWgCDJ
LrhaiXkDbWe0RwhrEHAzazhAZ8K0ne3X7ONHhNSqDxhlvmOIawJSeWDIC9kILpztJKqqgo4GnTGk
e1M5e6FxMERLwBUmv719+N0I/zRZm8UsJ+4q/dN6L/ZOLfCEjWVS6j+lZj9XkDua3uaSmFID3ccq
dxMlLmLib9+ztmKxo3gAyx7ZJVtaeyYu+UW4P7LaGy7HyvUGqvjSvqzU1VpjTTvURgkvu8ZimDlQ
d8jgOlg/Y67CP0qdHUqOka2fbfe4PxyZqQf6xI3XLHibIum+WwdswqnmYswm1YPFeXvx3qnwQLlL
oQxegaVeZJlkOQj5sv3KGPzdwNNCQnJSn2rkwMYS2joGgx263NhEe5yzaNfzZwwAv1PoyjlnLTMQ
Dlkf33KNgjNzGECdyZqgBqnK0Gi0Ap+Ko4gX1JXzk/AIkG86TMZALKLEOYLyveeQ/fXgLlX7jm7u
dU+k8B4iKXWcqJS98UKahlYIKnF2v8uiBXKHKuaTw1m3QVAPs2at8zrR8xvPoHv5dXSKZtvvD8XX
Oo6fLPXrvqUErmMQovtUT5p/E0OC5XtRMN+nFgKKJQFjsJ8wNkCCSnIGgq+eTTcBWL5PwK+zaysF
YwtUunX1+OrrG7kgHLseP92s8FqktGpynme+4kIuxsQoginNub1xPQCF+KB/MJwOpOabjG787Gj4
ffas2y2DDTKMtV4ycKseDPY/xOE85idwtbcjQVV1Mrrp+h02zGd8QtecGuSoem+qHKRaOwVtlWXX
uy9SaFQp7ZABglGZysANV2ZC/a2aJQ5PLZKkIHJB2UhGb1UM1n20me/J9WAdA+F9DEhylF1SuZJd
9G/cXzYmMz1nAjGhmSDdZ5XSxeJ95mq4PSGW0wXXWEnIMOptZgK8AFKEiGzkceU1T037kVAvHpWm
auso67mfAtqc+gHXTp61wSNCL/GKUC9DzE3qAmtIsOiTQKlF9cgObBqKNW9nyyO2IHyzQWPIMMCh
LbGJdnZk1vm88L4rEzo0p7VajRFk+7Gwk38yz8jgu72PsMQ64yo2VuyxlIeUBvSW94UZtcxnL4y/
aGCACz36kFBVk2MHi1GaIawA8UfBQRDSEK0sN6xUUeGwyrTdkfocNi7ka1FAFWyMW+2JshqHp8pj
5A+lekcxEo7L4IAjkDNUBum18Y0p2xAcJceo2poPgpJc7yyrnAc/L5fry4LLKkVURlcK6/uChCmJ
Lpz2NCJrE0My0jmDcMDg+r2Kv20127hTo/Or2kja9TZaEcphZsQeMcALGGXpCykuikX/JxYNeefi
r2YAf6RhhcOnC1v+bi2K+939sYxwDHDrjhzT6rAXpYgaOMi1oqwvOU5MPA1QiiLowDYPLqgB5Tcu
1FBP52F7QP3EQSWlXbsU8xwJ+j/t6bcVk1smllYU7SP9lry/kRP8IoMRuPgBM1CbvlOJdbXs2YpE
Fgw9bPYUSjOWgeISgx6FmYg9LhFYcqICBS11SkkT+M0by+58Ovd0hED9Qvp71BR9KDwus0ptQaHM
9dVsNLJF0k1RSfiJbt/npH4nVNoYjjLxw95doVhW10OWG13jMXGJGvAI3dq5o18BJCGtWuxcwU8s
3VEKIH0LKKzTqWL7ApmbxTs8Q+1IPdrO0n0jAldcRHupNI+GIWC3VsMZKBpwtUe/NAS/woHpP/Mx
dfZyzVrmmTJiRP8qfiCI1znMlwfqOlfCNxRCT5cUaYVKqiTHRHRATkBoUxEv29hwTDstaZHUpQSA
k17I9iv7sQgqYxSxeVGQy2WnLszDryywfNPSKv+SDfTslFb+RPuK70NA1quCMsXmoZ/I1PNY1Enq
p8kZP0Mt0guW5H8FcOoS4IyEJMky/VdsRDgs5XH9Wilz3QV2GC1gRe89m9RzJ6Sy3c8CN+qjsgjJ
ZbC4/KcNB3IB+aMWHmUoSuQUT8D6ztFjAkQt1JmcXS216JyxT+MjlIr3LdbrnDm/3y0T4SODhzWD
+xMHbZWq2RhL9tqdoUuMJMub3Z8uRYa77Qzv2GYnsORv2Qcx3c0vHTgjHDYaAZEVP0BHBW68gWSr
hyoYKT8MTbJDtrBqZ3gNf8Ib1STfsRekU9qHd4E2sA45B7Ouyb/REydmL6HTxxFM1+3P8rxcS63a
ruBd0ReQjNxtsI6vmdARZ22BsYgQj2V4prdd1FzhFQ34U+Wm73RQDPQFZ4fbAenEkb77UnCrJxIs
neRQWiiu+90eEkCRlbn7iUW6nzEMm7ZLEgkf3qJxbiokkqwKmHbn4OoEEkuMGC9TxM+J4aD0pW+u
A2jDPlry1wSONMR4pcavcR9zMvGcWfIRRqPl+nmL7kEJYlB72R9k1lQ9442C5QOPneIkubeubgyF
RTT0cF035qkrGsr7H0j6nC1i/1QD2RTJGWSdTwO+Nfbm/n9TDQb66t5OUaZ6zYFUhXnqgY8q2/my
GPPi2g7jmrlCi5xkRGzCW+gtNRl3LDCym6eePzCqz9rv972tld5pJK0kfwsy4xWrLFrBqKWu4aXu
H7/nKN/YOQxxPKqGON9KD1hBjSZULwkgCFycpryvILS5xmDKlZ2MyOmUtpPabb3JG4+aVbUS6HTk
OF6ixK2qmmv4vYfAh9st7vsmzo1Yk+ODNOWYymb+AIL0fiPJs8QWMc38LqJKQPXwR5AFIEp/Sc3l
iTzG6QgfgXjYqT8KIt7s/gfptz6kgyYl31NZxttsW38SreawgWHTZYfm5jsRQjq5KFqswQ56s58e
fUf9NYPGZ+DlsM5hV2YiQRX/bbivtA9psf8r5p5negrN7Hupq7jQMAjHtcSN4RIBFiGZV+zjI8Mt
ymHEQt61n8YV0Vex+e/tHTvzgEWywiFKapqY3AIC6+Pv+vSb6LfJmh+Z3Q8CVKar5SxE5H6zHVqR
Oqv8XJ/998k0hYvvhf6HuZj9RWZsPBaXa8G9tSk4iERI5TQOcauW5OCmeCmJo+48dfryJyTRGAee
gUNoscOEUpesdHTSDqiPC65wkwR8MX/sTtJ0eB/fC4U19QHo07Ugaz7AQcMAR/jHzNLE9AwLb/nY
/L8kPhEA9JasMNG4meo2treiIamovALNN2+9ctaMapMG61hHLdjX+4AjWezrhvyHbIsp2UCSybxR
OF9ZTDbg3qxa+gJ82eT07GN9UsHIlCyyQEQV+AOoKipalVJtudE93KgM+tVwlB2uwGHVljzjjvy8
zZylbb99byAPPARVrfXI2OsRMSDx+HaQbMz9ZZQcCODsC5zN8AQtrlh6u2xoA39u5m/YovBUGwbZ
xVchBTWZoe/cUtwg+rznmPZpdlNTYBiyflLkhvvk+xzwEnt3PXV7lb2rkKgvk+EJ6LwyvlBw+49+
reWjwJ+6gEM8cP5H6/NKmU6uGcFMeGUHFMEHEtaBKHxNCXcbXajj3W8m9RgKdJt6YrA8S7H7lFyB
wM0eBYFabl/vMKJNfY0v+Dm6waQWn1PItLyN86Du+A/kSr7l9m0rBpS5o7TnuyhigpKwRmCGxy0l
fDUvpUzjEiRzdKNMZ76MgewYt8TaLX2XQkAtkWsejME9iK/T2DabJYWhjXCIF09xApnZ2v99nb13
ohPepWMQBSVIuQvT53RmRTHAYb9ZYQaymQf34ap0PqA+1wCZ+wOqk00CKRgWhIYhwT5BsnXglrvL
msNN8ela8rno8d8gRqjrDnGWdrjvrj/pOBwi6fLRDpEQhenAoyMBiJBS8oiZoINv4m7hGL719KYf
nYUVlLGb6VBLdAcZvQ4fVLnDOnJkQfjWuYDdySOeDuBgV7MEhOGfkB80sgQ6hKmXREMAnAJmn6SR
DFzRnUnakx4QKLQTkmkQlf9dq7es7un37pzhdedCbAtMJd1nX7bmVTb3N4OL7TSWXP9KyxU5tOkn
b5ynAgQ5075jLy2YVD6KZv9bWfXWwexoW2g/nPp+cLMclvDp+ejFrktq5nPMfYanOCpXDkgkjs2h
uVYavVQ2eYYhTEpjrIsHERwCLq1VrB8HM7bC3fBm9AwJ8C0eCIwfYMNzNPgQP4eJyIyB0Z7RuT8I
02IeB3gAdYZ5Fwo5/M9HArzrdrh6ij/MNnUapJEtz0FkEGOb5C2JyUuhT8N2rR+oT2oQi/K+IWfc
i40bghEKZ2mc3+d8mNbQxcJMux3DvLUGoEhUTyGgeqdl1k0Uo3dmcwpWwkaYUhh+3mmC2eSNwPiW
aOp5/16TB3Ci8qu1M+Qm1S/GLCTo8J415PC3qyTeiD8V0BCRXi4f0+FGopWVTDXSD5JWrYmkiR+p
rKliViH++M2AdkoFHICoMqa9BoO88u6xNKN+0Tuz86AXTuuHCkWWmZorOnQcOtsSjto0u46jM8UN
zIxf8lFCcb8Qa5JdC6zbOvjk3CUmAYhBRTPJE9YAFrfehPxozvIUyTJbGcWDoBfZayyM97FoamO9
dBtXDtTb1s5xM4vju6IuNRlqMumjDJlr8skGJXxuiOHS+ezZ9LCQ2x4eYv4mihUYni63W7AUYLpN
DPW5FdOkw946UfE6mKD9KpUQWUz8aV3S5Tmmq2AvFV/5lN7i/7LVosJelk8iUg7zylmDfqGjsiE3
PA1vy3837r/CWAffcY+9n3YDgr5TnRq5ZTrezVhBvLWZ0QL4OH86z+ZURvoiQRF4s1DDY55fin5R
ATJt+72+24fQdXQ0iaSmPS3+OxVbU+p6Rj9TdQesUKO1Lw+/clKt4AMlzpUEJnxkVA2D7oTWqerD
8v+jeQPkcdyIEDBSj5EQrjCDodk4FTfGNLBcuFgfWMtgg5rzln3jb6BUA+ap/ZBzJ00d7TGqE1Qh
2XTk7DYVem/k9WzxvQjlARuD5NQTgFnH/xPRMGmVl3t+QjyGvZRfxn+OFDs44/LLw3T9N4/3J6M4
ajrJ2iWX4zjBh/ju5MlbPTPJic26Bc41JjAMBlytxku3nYEKMIFuWO4XlbqSXhJXYIynMuPJuOXc
1/ti/+g2RzaZpXEHpmn/Z+l06H6eX1OcaPsZsJlVnZ1bTzSlS1l7mEORqamDg00gnhsxSozgNDtC
YgezS7t8GPliE2q/MzKW+bECIsw95qr+rjhTRPCVqI7EXLALKglW+bMUAWlwj+7MQFux25F2GDny
+YgJrsjuFt7VWvAnBoNEmUNV94slqjOJLOT4lOUDXWFIeWDMUfMC72lkZsDbFlQU4nOHSk2a+ZLp
7xkCdkUCLBii65b0zJauZYoq45aB5v0re+iWwH6S3cuv9wbLTfd3hAkY22iIVSjMhFIfCsXMnBw+
hbIKA1jGXi0jlt4A8Kf3lS057pNBUuswOo+B7THYfX+RsVDC4DZrdGLvEo3hMoH5KjdXXEoNP7Br
Q0Fi5gFdbC4u1HRv4sVkwqEn0fFlh1FKLGmHtBNslGNGGdLGVxxQdI4KndvVo6icNJs5tZTId6OE
3Dx6iUH+fwZ9s35WT8FXKD0eLJyHNoEKWGkz0qOWtwflPZUIokMRAv3BT0iV0JtbMbNuwQXoiVZL
f7QTcZgmIwXe4Y1nKVSd8l2HHDCFafcSasAe7aRl7dx33iN4V9777n7tmZZOhOo9rJQuufhEz5vF
V6YTntEk28nv1Jii0OLBpGc4vgBxf3oMng+JGaZ7DCVF7XWIvZPtzYbPWNrpslePzDS0dsMUN1HL
yyy00zWGveHaBATucK8r1nMUfer3Ewmt2FC0zCqVSMuRjKwPr+RIZAkRcu5APUXTI5o+6kK5OWx1
/V9vm2y9HmbEoK9cV8XjTzDblXj0jnJkd+K1p69eyRywVRrMKCyta5yQJjHrZgknafHj2es00Yno
8aAhvo9w/aO70RvYWHwEoj/nThuZTOvqK0u5jFCRJgN2+6DYtOmCdMzpqh55LNwl+98x2/NLFpLX
ys95+kZoHE26FBBJJlvaHa7F3i2WgTFqw7LJqiPuIgFAOMO3dQo9WbUd6/Apw7MYrk+qs072c9Hf
QOYAAoUlk5dKm7E6eFt+vIdl2EngusvIootaOgPF7C2aA44hJUsWvWVJ9n1yA8kz8zKMgBZtRPfw
M4JGmrtefN+y8UnzVJcyW45767KrkmWczkM7axel/H/Y7Vz20Wc2uVHCbNo3SqaIsR6rYhwULi68
JPKJofE9nJSFJTITbhXo1yXKLejjQ7C0nD2dQZk6DA9tlqBy1q39m+K6k2NaizHSnNjaKYyT3ISF
Ne3FfEh7GYcwdKWHmDiajO3+DQFmUMC6lNGxWyKqezPNGG/vmNSnH+0TTHT5telumeh+0lppDz5Y
WagVim0i1ZKzovrL3P5U+QT1ptu4uC155DY8sn0kYlrK97N2FCCql5HtozyskOtDtXknxN5kB3Uu
4vwij8Jw+gBQTRnV/daywlNYw6mp59w2MXE9YBkxEZUhVMvCvYfCpv+qpRJ/81Kl9gx33sc+1Rw3
wBNq05ZMAeeR3GI4XDFLAj1QX6SjvhNRO1FWRndOK1aQNpVU48GUsEEGIIAyYOzA+VOFS8tDuuG4
6miuWBBAn3JEDkjNNpdoNA7uCFZbdvvzNjGXX2wbMHIZj9aP7BZj+FOveqskz5XJ4armXrn76XVD
kQ8HzR6hTmeVomJcdgc3xGJQCdyGqETXdH/8WustqBstkt5LwARW3lfCTIBoqhvOiLItrd1xIHm5
zRG2+q0gJzFTydML/NlHfhnfgOOnv2ERDqhMb+hB95VaOpM5wUh+znYVAoLAZnfMboHJDJu3Uvr4
oIQBxmpWXoT2Zza1l/3Kg1aAyZkYLbAi5iPmx2+qG6ZTpIhrj1bGJMFDKcPX6K3peQp2/ztdjv5/
sahu+KGMzkpiQW9doyl6v+8CNPsby5XChGHKA9EiVTvXLxKkEqEJQ2kLjcE/n0FRt0OvpK1FKZtB
tINZBPwoggbCVyKgjUkiziUaPkVJ8EI4NRsGD+6B5L3vraqN8bpZYLE8B2j3f7a4XhFogLoTCz1M
lIHXJnplXLpKGqCB2w7yreFzoxfZuh+pqwA7SrhCMr2EOon5u97rqIGy96tengf3bnGQv38wgCqs
29TD92w8Ns6j7fGD44O2/CF29+l6zQpGHSiYgSJfuQ4LjAX8ZLxZiGulNhyK/c2puwPlBRlJ74b/
LroLXTzkNRtoA2hRmxje4p5EzT4MRgIpfTzy29FQlxL06S6BOS/QI2WGbrt0wauRSn3J3j3TCH6W
Ud9wo2WFKrdgizTSgUkSSwkdANbUVau/AtTXybRc1bQp+JClBvrjBCWMnbO88iFINYh6v/u/hXvT
3VHr+A928YBkTdxOUGCkFgF4p49jz14MqBEGjrqkDttk5DR6dE2vXgiqiMjxNX4ia24XpJBsZxZg
CRAU+q0kWUv2gytTU/QYkcfUB1a6nQ/9KnRRupeqYNWAdIHm/8qhVWIqaSfBe7BLmXOQFKxWPsI5
ORhVqqZpppv6oTV7+7j02Zvj/ScAE9c8wLwUhq/orlr8/zXFrPtymouFE6KLV1gcFPNmz4TKIdWJ
xkCVTtQ6HDpImHJrTzNKOQ+6szc7ToeYQa7HMoTjGZApNdWbYt8mgD7h6OlCLuKdKQLeHRLFlHa3
ti4093xm/4Yfoq+SVqLeNfIpLjDIYmxiQeBcd6ITYzgyIxdNX9Lzx8Ciopwv9NOs64Ycr9wjKW6A
vMW/yxGTL2E9IWEbmL4Nb3AZJUIrmRMHgplxv229yAOwu8JVtwaPGY8nibSidP4sJZVeknOrx+IT
HnsPufXnUWe0dLzyvgmxGg/KtvJ+LRtr76e5OWmFqy+rQYAootuVvVSl8Dr1doW3sFm9wDjv7Kbl
Ac8H9rsfVLFPWL0v9TJ58WH5nsCtjNymqAgO30+04L8l66uaxpNPhqwgdp1Ih6yS7EpiedQzoGYE
r7fHVw4zfTJyBdGUwgVx/CSMWvl7/8DjFpXWgzY2LmKR+rqWKC1Y6MOxoYyNkiu3nTxr4FKussqk
lmOR2JzRg7aU8mjyMLpF0V6OByma2QyVWraMIN/9bbFd5Ryx/cwjqV1nr6lmOHnPIliA1j1A3bPm
fojEuvyXiIQi+Sv41AMkSTdJhcM7kSDDuHkHT2DfMx5GYapdKYYRg4gSbcfcY8dY26sy4ebcPlsd
StbNUb2rtC+tNRYvtZ85TeaUpsno2R40O7JjKMSTCh4I0dIuuZjdHnjO+G1vLtiy70jAEhHyRAax
1cpRk9gs5uob2FKaoWwkEvizneLTlqjzMC7OvZKdn5D8KbyBFlKV+sCU/8dl8rfSUvujZ9bvo7DI
Ug3Agu3608F7RhmA+1eioFyGWayAwnNy1Yy7nWMPwIzKQ11BeEscdmUfl0o5y7HwrsTP26xT+B03
fhJ9deAWoKg1GoCvCkx3oM3xFp99oR114bnSLobz6Gu2I2LNy5RbVEdb0XMxlL/hzTGIsIaugb4N
efK7ScWmKtCpgPdc8Rcqp1481ke9NLAy56IFlkW+a9Qeg+I9pXSbXmu6D71mTJ4QrpQc+lXDkixd
DMyuCoLBh9zRgTLGdhsweE7hbqG1f/TZkpvvKjzjKsb5qYD4sMUG4+31aqzFTBgCx1I2/0QSneFq
UtthMlUhZ8ApQFMrizF3AeWn6ffHUtghGOA/osEUuhLfWfcmA2FQ+5DlN4b0KbxgFrHjWfIGTs69
sGjnhcNDfGFe5hG3b+W5L3uUa2tgWkiB9ZsdT5mw6nUKGGs5vI60vPE+nyjOROnj8yWnVf6y2ftu
k5bpGJtZxw8TLGHYTlho7dnr1IT05m6q0tVrC/x2xIgYLooTc/RbZWhQO5O2lSf1UNlU65mK3nlx
o2yzHXQI2esYANOgGw5TtaOAFz3/7rtMGfNm00iV/xAkm6eRHCoRtLnpkXiFJ25REiiA2u2MP0jo
CNvng70PLjvHlOvERFkNgZmg2x89GuObG982hT+2Y1mcYiOkf3iknKLdMQ4UKrgu88PSB1KTbzbO
GtlIdBjI5ygjwfoBujEiuLL6zmqrbqk0DJ3STmvIg9X2P07+y5pKchcpbTV2ufv5BrbUO/lnkjqw
4ixATmgN6wuKWKtIyTiHbmUKMy+/sacsQVJAySiII5oNLoilifDjaceneS51B0FXDNse9U7GglZH
D2rxgLGvhAF1I1fM7l/TCA/SOBiyvIgUXgCd7rJxDrj73V4eZ47yH+wtJ3z5a3NVDooQ47sjL7Do
vQWLT+U9rro4gH3kTiVPc08OVPS7PtbItZdnE/kVOqhkOi0Iq92VZ74M9+aeteJKJfJJWcwcLfd3
DX8apyL3wzngN5faJEPtQ1RvWoP23uyZ3ZyPoURRHDDBKfdHFy9Kft229jV5+hzJaLpiMCMUoUlu
THHHfLxHHxwscN9NWEN1kwxl4XzbI6y+JxRfarb9ppjYpER6Cve3EfmQIn54pTYMMHA6njY8//po
arL4vERGZvfsGwxjBfyUrieTD0aUx/ju7rsZCFwHssEhQOvtu8HDwSVVKoHj1rMyrZSWMb5fHxyM
hVqOtjeeQ83xY395twn2EQaq9YRyssjBpuGuabPI9J6o0izCcVEfaNZcbijJXrdfGyGS4y9OxaFJ
sDUcM1MDjzHmEdd1+sSwcTjEkFWMN1Qh+XjYg+e/RKUDlvNFOBYnkeZkzO8JiRS4xgoHfI9816Vc
taCYBt7/sK6Mmlx9L0KPZD/wmSbKBvinjRgvSqKJ7vN0LMrVlLdYH9KDzQIEsBbkSI9cpMvJbAD+
IjYG+sfQRMAXnWNCLCHyGeHoIBcaeFLrvPrQonBdeUwbghGvFJ8mvbZUB01PmsxViyZP8cUkZhY4
uSKiLikYzsoqyfZIB+kn1VrMv8tfzoIpMWTD+E4nbB8T99Q/lKnJZlmog7zW4ltLwLyFkCWzSDni
fa3C0dK3Eg1EpEOQQJlOFJzmZMuzG/AftW2Ko/YUXi9QKMhR4a1DGYfJc6jQWzAdX2Tp6VW2QX2G
LNuejvQnIcoXUHAxoNKOstTWb9O/Pkg/XP7O5WN++GBny0QsVSyaiNjHinsSCw9LL6hkhodS2r9E
M0nHYFS5FbBiRPF0xD5JgHzmUUd8oPI568DQoD1W/lyZtIgMfsavAyDqPdh1Mbao8Z7qubX52/ye
uXOUbkG2BBcmfs9bmYxHeN7hDFAY8OZOB+EmziRAHpowpFizYIsK/UBGbLvICsQyeRUNVdIytCb0
gYUpzvB5kPaYgZqJ3dLSiBclLIPasVnpr24IbkD4tTy+vvMiYKNprDkf3Za4tdboowSoz4tRvbU4
RpeheVuh2PpPAFW2ljwMAY20uEdS6oxzsvMvuxMuh5TrqWqDqhhGfQNM91hGEPdB4p26228E6+DW
ZVPf95n8gxKOuYCfP2oqdKFYZXMe4J1oqd+09h3LLlh1Vbm7aztkjk3Aa7ClrkYmATXV33CgWeo3
k30lWj2/7lVN8XeuSb7j4Xm3lJ6aYqb0H89AOzILjXmObdnVC58kAAeIAIRxZoEAnLA5rtEH78Kv
cMTeCBYP9fMn03ak9ogpZfcNWheFnpdYb1XBbuHRuqUupCXud+4eNSGY+Aa8RcXD2ysGKaA7wu+1
opcfn802qZ4pTOfDAbFKqLDmzjnPkTH2aewomy+LBQV1XwacV1pKNZ1uVbII7uow8+dmgbPGUIkz
3/ZM9shReiJVXwJ9NCtZ98wgFjQuJEySVBIWu2/fdGTxwxlsRhY+lpSN538Es699QQlDuqP9f52S
73ZcoyUXLCWnzN2Uww4IcAd757tgeGxyooHPkLZHim887gMFiZjH6/xLq8ChBC7XGLU6M1frVkUf
zLbMJD/OTSb/tLTjek/yYdFjkplVywNMrkLms0HytWkcx+Hx8t2vlf1pODWlPL0n6BYnb/qbEHoA
ra7ULuab11sOkabiiBrZh7G0eTJjqm+ugFHaiPMs/XNOXXrgUzTfBr8t1vuCi+T2Wkjxe4i+LXl3
LxFRBumXJ1U8AHNHf40y+YoA1XqZLYSK132KmKQSlYEgwp/ipUgwgg7NfEmQl/n79ey/RoQ3wFqK
KaaUOCA3WvcVcflgIb6y0g8I+QZyNstqezYkDbWukCMIrQDtl8r59z/WMT/i55CbyhZbsZWmiSu3
LErG6E/1d27lG1s+KXcC6an+4n9JYTSkX45IP1pc1J4ufMsd3m5Hwx3tL7Xac6ZB5DZja1WkMNOY
jS6zqLeOTSVl0+KlsMicA6gDs3vPlDPL/lwXqH6/QCAL2q7N3crMeosRm7cDdCtxqlQNpyqX/7Ln
C32sEsjkahlSV3YYdCCe05roc+oedsdMgBrW4yHM1xKz9aUxgDAMxUnEucA8mzPHMRdq6Hg6lPPb
xDou7UvwSJqverkcUhit2t30Y8gOLZCeLHBN/Ko8SzbMFqJHO81HU2HBZm+LRBz4XihFQJE9LVRK
XiLzy38IoflV42XHr+VJlS2cU7KPKaRHp28cUdatvY88u62y8iVqVS1r/vVxiZ1nWAfH52IjCx7I
NqGNs5fkFaRs5Xwihpat86jbniWv78gk2/+8iX/zkUG+i8pWan3Wh+/m83dqW+uHxcXBHfi7DJzD
Fa02LyZQidLn5b7NYm4NgxMQFtNfH9GccUWUxoPH0qdI3Yy55PfFO+qokKmGci2yJSV3BKmuwjdv
0KQo9x0tD6ydA1w5a6hWLyKVJuqnDaXKX0HpX9hkIWZN5930rlN5iDEnjStGBpJAygGpBw3j2ebU
bKwEc5CAv71tSRwHFONdvolg9XEE+1v1kw0JktevjMvQcDxjH54hYOHUcKXK1zvg6hstLkJeJHvP
c+6FJIxx2Z0PubuAV3FYoR4CroRRYNuhVJ+ItqlOWVas4vRGumGTIXb8plfBFaX+nVpgTb5gMFTZ
xxy3QcozkWUqIJasLFXo5JwppowZjt9pEB6ai8zPom+PVG6UnRkdVdtjaQJiN+tGXi1wlOh5ti7U
PWgegq/Fblz9Zh4TAtaWiYwGSudlTzzajwKaIvcXbKseUP/RX6zwVCKL2tU9QLPiPGbiJqplam5x
OcyNAmuQEj6SosIsgQgXpn+hRAyWJ8dU2Fm1CLkERlYWcxf6Q2W1j3LCraLpuLDqGvQgH9XenMhi
VhBOwRza816fPpJgNYPpOCreigq/sz0gNEnH9XaNPTYc6jdMcZEvlf8B8AZYiBsokJ52PrlODdUE
wiD/1JstK90xtEYFSSd7maqcrU8O5g2+sRk/mIwSG/yabzub+Uy+9hsJvQn/qU023MdLF7g9U/I9
yAfSltXi1vbZ/G/ETzc8z/Em/T5ISguxhsd7K67W86o6dWqUJ2+VmW8ty4YE4PMNb0YFxp/MsoQl
J0mU4+QotwFeUUvsjR5oYq6147KBdzIH909pZAzfIF750D1KAnISu4uAFagPWI5091o/CvplSlgr
t5bOlWfuWYwikGi3hsqBVv86idMrpDMXGPxjDANDnDqywRp7WKLnPrrnHVLmzMDKri8MtrtaI5Kg
6ljuzJFvPVLZb5rYtJia9X9Dwlj+Sd1zQnW3Hgnv1Gc4Z54kz1lJB7ykhgBzxLgDnDEmFbIyW6wf
FETL889nxr64ZuPuE8kr2cLiteFOc/yuVw7CncMZPo34jvtgmOe7XdpREEXNpY17pLBV/MpI/PGI
Allpx47MYIgsBrYOtm/OwwL04x4IGmoLAXQdjkwHRdmLytLbxY4ErtQ/7+kiF+qvV4SXew96Pf4L
1CPDjXaRAq8SdsD4orK/apu2HeumeUJhTlfzuScqp3xJOlqhHkdBbeZ7nASZwmUFIrmvzHaWyf/R
9C31j+lum2LdMaNDnStQZ/DJRX+Vj9N/hgDk54AERxC9g4VHLRonHJR3Ldw4pBxJoLojABQBHZCW
h4yG4FnJJ7OLO7BavfGYp4uspKQz6k3XqXZdtDLxPXMfQBsMyYwhkmcErEWU2qhy88Yre3XSZI5s
BFgLeBhcg39OorEdksUnMZXNR+1/WJKa+Hkd77ZqUI4JXjWcYMPF0g7kp5XoOUGEqxqempv9OuuA
+51ZBTfUUwOuPXgLGguZLdGj0b8ODrLa/+8TKLBx64wKYiEZmpdCyrTfhCjLgjuInmhV2yuZAQUd
S25gB9ERMq5CYi/+F6j6BoPURNtm1VHwIF4XNqPx26lgIoVlctnA9K9jPAcp+T0yk6+mO6BeAcs4
IVlXWdOd3H/O7HmG6i+OLUm5BuBwTqORJondIKpagz4eb8e6pVnRV/hCws+ZtYPYjY6kTQ3wDdmh
t49EgVDMcTPR1l/Yi8ioNmHa0dKJIfPQyUJfhGUPbqiRdIgkcowDnCdfXUPr5qHYWx+4Muew480E
KLjtmvqM/al3UT2PBlsCnkdFDOSMG37+PAhCZLW7d50ebcX8e3gOApVCK8Uyr6Ss+dgn2B3YxY9y
FjKyJUX3taWNQBN7qlUKCam1idLuJcEf3xgrlScQB53qSgX93SZ/dgeWN93+QuAMre76wd1C9/Cs
YDeIEIYHTLzLv8zLBXKc2XtSFeELeVOHQV89rjQes+9Abq6VkCYjJzr4/uiLWOqO1+gjlBr+/mOI
wEqmCzkrq05YpxVkExRai0mua9gebmfduEB0ICUr0gqHZdHnSGDGyWEygEO8+MNuk6V6aQ6pmbtw
srugc4lLaxGr3LmAhH5we+zWGWHu1TPIEu/W89bUI//6GN0JPuPlBueo8QNo475UfrFjhgUJCMie
u6hwBYRNOHYTHBVGzmyYPY5sV1kMYyKF/Qb2ZtRZ3+bYjJ1YJONxwgbq0yegBkJRgEjRVyLoOdz7
RZXhYpiiANCOM/cwV/MVgZbKsiiwRnfcKl/mlY8moDWjqkDv5ceF2MK975O2LBvF8Q7XU/ksEl4p
WusbTIuQhmaMDMYKdfvU5PD0jofUzSod1/k2t8eKeJ5b7WVzOvRsLhK8TF3rhnR7tw4uZ51qDFXa
h0ubgnEA7q4vYjrxt2KaSpzOydg4QZtnjCzo7ghyT0o62SF5vERmm8tFZuccbor8dMPdWj10kwjW
QAOprIMvveG/zPMxf9UVwdTu0z4Hd5TAI+cMR0d5GnwW8vlOSCENeed+uguDQl1zbBfQwMA4+Cak
kwic+qsGzQ4IGP2qfWqGOJpNo1biqrtvbkdOythK6V05y+0L4eMjnK4V4uDfbgUHDxDYudxJKAGS
e5DOBu4w/8OWzu4TBrnUetBL8aYN9HiNAN3GY/ymNrcIyVRrE7ZQUNOtbV3oSpBVd3CfkSyQYQ6E
ProZPfR7onu36+g0ovYNufVFrDAlqzn0Su4jUm8UYZOY9CYGL0fLzwYiErgvHaKmBUIg/qwy5yw4
Bc0jewJCNpT0xMu2TVnd29OxNdYIM4+Vd0uUK18+58yZzRIRhdyt3/2jRYY/WxfPfcCrhKVJrVuL
B6l7wb4J2OwVMqeVpESztFKSzxrKLHYPr5BsckW2esc6MvCrF4VAbaAkyLi9Dr5nNFUsPbYsDSeB
6DYUC9QKQqYO6OCnkucResGiLaUGuC8wCw1s4FEErFOJqMN3ugiDyZEk1216uAE5lqie885g20II
GKZRxbG3NEjBCAz1FmJY7m1ZV+Rlg0BTRLnxlxSFueGpfyoLe3022gBnYUM6l5w1BgRwIA0IbWdP
XLd5xnH0LAfhZ2wWZL7ubKY82fSpALcInEl3n0lwDzw6p22hd8sW/GQPWcs5RW3Vk673Kdjii79b
1dzYSpev3pnamv8Fd6t9l8V1lHYPguGwB9+4skmA5jhoLtwdLEkPD3yUl9hqYq2IsnBVDf0mVxgw
5rhiXy0RYx720eH8pSPyqsNiW84nhGFtHVam+P3rm4j1QxhiNVC6Mh/3yOHH+DJgufx9Jux0rdB/
K/7Pr48omMNGITDQKl9BOH0GmFetYHfhIyfhIevPhIS5MDOJ/wE7wlIFIT3ZD0PsK1YTe+qIs1ND
ryVvOB02D6piSU53/mufn/YTtCV7nixad4BlnbNwDM3SJcanwIOe0K6huffqwk59Wv/KwQT5JlSm
YNb7StgBeBEHUS2Uo6qWOytfjs1I+BEjW4bbFrz+NbAFgt9TJNJxeyJzAP/M6QSB7em9DdZR4UmF
4Bm8GCEuri25qDeb//YXcRAIDd5NqKIkDIRSLATryKQ4dwkAhwdutGbxLuFZhqUEdfUxV/34DWQP
pazMnmLzVCNweMDbTUSERA1dGpw2q5tINkM0MjhLFhJaBjl07GJuIamxaEK8peqkTP2Eba6LeJMp
TOKIhyFFAQwW9gIhkzQWU78b+8KWowEhvjrFjNTzWzchiW/LXxvov2CkhNTpJNNZwm42uUzj7og5
j3VHm2xKIfHjF369vQAUGtZ9dG7Xa5zKj21di56OJT4yanmmvf4iH32URPzuAMgBB/kSesMTgQUB
QUDVysPeXYJ/JRlMywLepqWQKdLI5N7uSEdmDzLbce0BSTqShMcQc7e7ejDbX3XMTcUe7Y64zfXc
OE+kACegPI+it7wIQQNL681Z145bv5AOsOEG+c8ghiHHi7FlKGusqdbp58jVcBOPEOeDbPslMd6k
pavDi/MV9srqZdna8n1KROfw75JKlDxUvDyYaxbaOUjrY6HexXbRobI2uaWYCt2olCed3970x7gT
jBCFx5rFZf5GbZkFnhw5aRe9l6FvK43vzHpax4bvhR0Hg9n0aVjlAfGyJh6Cnz1lps5EycJ7RcXR
pVTUvmQ+DBozbwIJUHOzsU2FOb14sPvU43rAPSyeg5k3Fjj6DUi3EHwp+dkQSlyKjbG7Yoge5c9r
Uh2DVY5r+iQuMx92qCWcfWyYFis3QDq5JRVdyC2thwCu0KxiB++8XoH9tvW2aHlyapRGjPPIdyGI
TEzuI7bDXe6ByRwFXfgPfVaY0h2NpI4aneQKGe9jG1H5Hva3WZj1Xwf5HPLeGrExCchO3nhMxYko
aQseZ3AIxRUxj7cpJzJsYxp5ZaIIbs9oyoG4+YHw30lD3W19Qkd8Q3StRV2TEv2YqJD8SFMvx03u
ckOL2WTGiUhZ50h+vlAwvJ0LYFWHpywEi9/op1Z0z/G32bWLW30i8ml1KE6r9Vxb3S2awTruFuyx
JxtK1cCrBTOKW8Hqa0o9dP0BUtAML51/ta4LgmvOBFGuhuwqJd5vdyAX7y6HLw0EDnC5NnlTiR/2
Qt5mAs0ASTCOq5JYXz+WXKlJ3Pddv1UoPQdjTuX36Cew2rB0wzTm4+t7ftR2WEZ943I1Pd2mBXDh
jTjbYwZdKXwS7J5W1LQ3QkMLDqsAAKj0DwWAC28uSDhdE59w9PJ/89Inm3/VrFOr1+z0+e6Gfy5y
jJfHqZdYVVLJxRLBaTQbJeWW3DsN66RnXYP10+GL+EGteyOJbkcb8zvlV8BO543SLlsEG3E4N3Zl
FfAUTnBOzZbkQW+hyxKxoC2s2pgIYOF1ec9gIJ2+aJx9bbjtDyzp+wiV8L18tKNjBbdESG6oXGHz
PkM8oURidpIEw7b3D5Y3pqRHuqDYl1NRZBulhzGPkfj97ozTocR4Ki+IYmE0zGxw0Zb8yA1iLIiB
aHkLl5IoHDQeDipYbiiGL9BPaXTNGUZHG5FnM2APPLurdMWww8Du07VtOnSDrcnLukiekW1jHz1O
YBZylCo4Y8jTqAPPfFF15H8iixL/bgrODtSTjXrPUBrV12ukqK88sjsemhWVvaRq/pXDRV0ScOJ2
Oljsq9K5iY96c7KgTtfkSk7X0WNMHHyU+gW3xv0n5SvuN7Ew6IP5Aw79kNPHlMP3/VczJ67BJ+BJ
m4Dj5c9uHPwAgDBYponvkrW+7lcJ4FMJeCcJdU8DN1uwsMUbA+j3Tj70ea4HApyaDXDUMJsn6rpF
C1xbsZUREaUgIF/u/zlBoW5SrKiND8PcCC8lMZJ72AenXaJys1NSyuihleMg3NoRjoGcwT750dLz
WaEngiT6DZUJVejMDZB6I4aS9AR4HwSljFDf5zimn3IF2mJsQtTndAhQt3peKRQm2VlLeupDajww
tJhedOul6ZRApR+tlr/C9XuF95+v5jhA97H6QqzwJrk6u5T/uZQrtrDjbk33KQYtvtqAjpngkuJ/
iw+JO47jyv4MjNjrncWrYptsNneAIdbluXcs0A+wPj7uv4naYfS95b3K5B+RCxAa5wjwTcozGOMl
sZOHOjG4eELrn3XxR4K2lOratt/6z5e5x2WIEw/cndPv4HzjfLoPcc10XraCQao8YbpzLf9v3tT1
X9fSueC/rhopHKZteXBDVdM1eZwNzvqUhtTlXFflSbUFcY/Ump362PlHwGM3rGKQVhtHDwbJ7dgB
gdKQDtS9F0HTjKZac4hhxrlKqQiuQgDzAZ2TbJEFh2MoIUXfwU2LXN+x2tIoB2XNOjekQ5KPsXlX
fRoYjivAMLluIsldHVg0UGAVuJEkSlEaYIlFIDbtlsR/8PtD0XjlLX1gzZIEJiAADEfguR/I1u7Z
E5u3FsKLUEV2Ughmq5IWiIHR+Z8PKWKD5Yg2kKpEE+QPLDUBwhxZzboAOS2Yak52IgheHgoIh9lE
GyI3hjfF9NUwtRmxL+4Gq/BN2DVQUl7FC2sIM/1kxqWaYIB2Idbt8zYavBm/bSfR2NbF2QUNuxlq
cwITZEWQb5inNr/Ev5AXBMeRIFDmiRfJdqlHm/D+iHiA4mVtksTz576DDB47o1hPhv552KnGkihn
P/PYDJ8K/mj7gjtelorkkBrCFvtKzPAhZVcVok4Tyry7yqQvgyS4g1NyTQGe2qXVvTeHh0BN64Tl
c2ACrEVxPW+1jWhAKWii0aAwgT3O8Xu8JPUB7Pf1VkgJfJCD+g5TeV2Hr9atO/xavihwpar2Pw8N
Ihd0uatIjCw4GjFBgTG4OADtIm45d9ar2SXUrATT/B+Rkswxp971PHOE/N/AcHXJzNoOmN4o7qOY
E8n+WPuJG3686EGg7X5N0F9jomCdNhmcJQbCfxDcifc+N2RwlwunmO2n4YX6W3H16FO3tgaC2nUl
gpDJHjitgQArjUKYTlcE0N42pLMh2DyuJG3Gn08R8WOfhNO3YlxL57WBBze4wFevYjheJ6xgFIfz
EbCqjabVwS7O1Sk0eOeQW2Kp+mPEiY/Kxosq+7+Xemz7ziT8HB3twcwRUlchxNdwBT5KfQzhgz5q
NMiVWUWRV4Oth2IJuXFvR3Yy8jJcQ20Vcw0S7fBo8ln3N3t3FWu6JNzOsHDbTkCUJdIXR8dCWtHR
1amxSxntxDgsbYosjMmYhOLwXoLDhCs9m/TAfj90DLKYNW4m7fxx3c27On6l20UDh7Jq/1z3QI4p
xX9H2mRZ5p1kIT9oEOO5H65ti3ziTrmgU/pUgFlTifWqiEY4iwUBrGkbYD/vI1OonZpsKipVPXUW
HI3Fu9995XVtXKiR0ZKN38V1GDqqyFFqajSqVEu4x5uYg38HnvIJSpsIAolWYqdE+eCuIqegBZ0L
qFByy6xV1atlsZK83K5YjPc4eLQDpYMplp5rVkTJ05erdwWUDLGnGeiSsfcj4aBfGGyMjenHRKqp
IiWplBC22LKzy3eof2TngjFyturP8ojdrugQsshlD9aOgNUILSETglGCLw+jhY1F3FeKfJILe3De
FmwIMtV04h24/OIuEaHFX8M5n0Utn6QKPYeW2VAcWm+wB9riYtnhGCBuIfl1BgcCOhEfrgTCi9i+
X7qo6sKGmOCkrt0BnCH1RobwQoR8qvNNrtXADp05KNpsJgBcISdH2rNT9p3fdu6Ul4k5irE/ot8k
lOlMWAqICj1ib7iyAhOaFnZoVuQlc5K6YZqXpucaAW0NKW/4X44weig2Dm28DBPeVP1EpUFkKr1N
PB0hvYHAXMMnfDFJnax5gREhDSgHFITuogJJr41ZtSwjwZo0/XqQsRfOF7s2LYloervNemgVEX5v
1HrtzZRvbhJ88wOBMZ0iXKO1bA721o8ARp9MGtC4wWVfsKUP3f9cQnwWHNB2OJMuwBSOcknwL1aN
9XvkBZMi5xt9czLT9wmFtg+gSwGaIH8P6BOYt5HWM6LGvr+M7pH1DyC4inxFrRRZQMD5IAest/rb
NA5QMQTBBGVyq6fSerfYqrs0LkSmHIXHUzIUp5XPOv/wNxWlkJxQJMrCygWMtHA8dIbyIqAwf6h2
2mM8ZE+iLxsocLP6dtNMbwcVc3gnl9Mv+iWOtX90U0Vyc9dlOCKHrgluoqnMDa2GdSE6FDK25Hqd
Hw33ARsSZna+taHDpiEDeQZMxoqD78BiQKKVT8Mp7aM+lEv1KnQWPTD31gIdsiCX8W+g0H4rabEP
9HaBEVizQGP8UCVxl0kOLBIlxY6n+OI3gLOfzLA20gYNkCDn816MMSz5E1z9wohuRjmbrk5V1zS7
cYjjRXq5JOsyA0tqj66vfBBD6HjTGlhZjNROh0aY7aPxOhhQkDcjoL/MAnXxn5ONi3i3lw3XvfpD
JBaMsYFUCZjN4QkvERhtaJU1Fog/tWzz+cnKiTkgDkSunS6MNiqShsfalFuh02ySG01RKwtMD/Gp
tL32TO0sis99wdNERE+37RI+1H1iuAT0PgU0HmHEMst/uGaDB5h5SsNDw84/3s/Yjgm+BpAkatdW
KjAv+4aRPA7ndErl/SDLE0pu5p90HNvDQbJXIhqZTEJaklC/r/ECM7YvcFUzP4kmPQlSSdORK8UG
nGqRazFAvjzMbw/x7TDC0a+j+s9B8fp/tFMham+4FRgipZ6DiTFRu1oL2iOfdNfPFWkOG5y9DAYW
C0/baIc5KRDAA4cy69Kp432+CXLfVw/y8RX9UXHKduWki2wYzBRKwv3eJNRx0Mif1C33DMXcyW3F
i+lDorPgUX/CRJd3vJVkhcZZbq++AZIu7KF5aifYNaDnQXue7cCuUPDP8sEedGtNf7YZRH98FW9O
bbljZm6/7j7o456hzT6VDlrkUp6+QD4OCAq9GyVyxm5MWBxQ/a9rGxBJCgXIccdgv5AQ3Ot+bDmk
t4H17JEne+ETRtqZYqo/O2U2gdnLGm6K+aDGz7A3TXF4K6LfOP2Fscf9AEo2FCIuOwliDtZjBWPQ
+tt16dt75NFyjxEYHQX7NR8apOImNPXsuxU/oYKrt0HHrGqtA1w2hb7/5qB3T95eJrYCTy77A0ev
s4n04/vAROCK3qlgTM7GWrCLucGTWj8S5y2H4v52lcocAN5Xd5Rp2wnPXqqdjsQdQ5Ordja/dQ2L
N3TlaODj/+hck49E+fQWeyUjHxPw6HaYYVMaW1yL4N9+T1xiWIQQxbp6HbLs817CuydTxhdm5jaI
Vguj7rT2nHUfk8DEofk3XRpQ3wqDA//3kTZd9+HD+GX+WFi8ACZMku67zb2fCJvd2EvJvlMdYdLR
ekvjuSWUnrdokP9jJqv6yj7+hLXgcykOtafnCaOe4j5oCcqAJvDgcbFe7YjbPT/gGCDktL+AMvhN
sy/LOJ5xuG9G92RddQprR2dW9Oo3F1tTG1ZHJTCuhfKhMQ2xe254iLVoz74CN+VlfiCnkLlGJAhJ
zQR1fzeD9/WKQuhSnA/648Jcvd/keJJEgpCUVRoSI90XpzczSFk3xJbbjXz5iTXgQmQ4X6Lu93zp
OchzhOMXRqD3JVFktp1KAX5KU+IUFEMAne4XES1ZBRx6pjt2ntmLTMhYAGKSX4iqVFFkmhfRotBu
bD7cUM1GHfxB95/WN6PBnJn4ffRh0U0aUKUxf4iy+QUoDtbq2RxWMJnZXs7yl1awrTMyTY7lhtbv
kyOb+jDkcb3SFcffgYUSsFkvXqTT7ULS0QOPQkWumNuwmER97d3PmoqIU0Y8zufNSNxGArzP3axt
HuRBU/2SjHDY+icsm5j4VdNoRV10HR5AlPq9wTDyCsSnCnA5s4vXlwwrAD6tV/HHaIl1xRzUGMB3
QDlNYOgWtNyb5bPlJqLew4tUCsFg/2QC6kyTCRpF+5NKpFkuPGUwS4CrF17AByWI/wG//vBooVPH
UfNPVgDgwZnYlbrYWgiBc3xonuqg+oEKNuhY9Q9ztACPLWQ+4GjRrxdfMzgGfZs3vYh2HPL+HsTC
Zn6oq1ZkxipUVSWg0yl2TK4/EyEc+O7Yhy+JhcIIwBbMIKvjBxWbvOkh8hHxvQvURO7UQpIcuEsI
ers3Pn8dO/HnWMePWBOSTOs6H+X0MLS9BywYuRmjpgKH/y/MN8zik5Xz0q0a7o4MVgYJM1XWLsGc
sQlWdB3C50TguES87hs9IoiaU9FS7ufVgqwFp+qVzl10TLdkoGsg3AEaM3ah12cgFnCUAm0EFwlX
8j9z+T0oypvatviJzA3dcCw/voouW9O8L8vibVl2/SUBRNrqbTT19S6CNUZx8KTDU7WRPg2nfN7R
eRPbZAXtK7v+EnWaOoxatWt6sG9OyvNCCeH/IHvf+F+l64hZ+2oQjNPEt1nwYPc7oAzgkI4ky/k9
1WqqP/PEJ54tw1ZFs4jcqDzatzsFemvrVlCivyTRiFCgPKS9if6xviQERAcA7hi4+dQO7eD3+68K
hulHPHay92z6lEpBD/KmkwZc+xZXoe63GA7fJATZGnjDDgQgX4/n+J3diJSix+5bkO1FGk/Ahf8f
yRYdZ4FXsM8eYxNDV2szxDGKcQ97TPn73Nkh5SGbtOZ3TOkH/Zv5ahzxH9zKHzUo4cunDOGqKuyK
dzHvIFBwPYO4qHR0Da2D92dCW2KXnBCHw1SqNtWSBwsHcBq0bXF8kRzEPYcOXlE+gFt3tMXQm2wi
ZGMPeXn9yR9PLp0ufBxRPtr1hOZWN2dpaga9E7qmHHEIcdwHz4PFt0AC5tPCSwY5kvW5Z9OUxI9f
Q3E+G2tGOIOQkmHB82SyMh5ICGlM40GOYm03h7LC5JCOMhivW1IS74ioO/keXkvK6f+oXsY01woE
9aMcadeuyugBuOocxUvElWrW3oKAgHUYyZhkqpwWIkHfahtPVP7Z2ZJtCY/KSMdcVscc2+XKqzik
isg9LAnXBBLSXWQn/829Q1/RJBHLXNRDt7bFj9dpUC5hYsPaTUtsl4BW8cyOPn6BXZU3dUMymIIT
FrQbUeNavfte1ufqCQi84d9VmHBZMPmQz18awpMpIsaG8bHZVFLG5S2AOqcmMWwkPUMFNx2SoWp2
V4IjwbJ+rxWTcKIyORzW5sCCw4Q5GYJLE8sg+hEm7iladsBdwIewR2HNIymW8XRFP6Y45By4ho6r
erFMb+p5zRnOffoNkx/nbYm4JENrzHhMceFhK2wN7U53AAGXfaU9DEln5UP1ksglBaIOYfgQzrmt
/ow8pjW1+MS0IBXhxJEiZ45qCTWuJv82004+ia2cCDHHyYxsweS7yU3MjKWMe7vG/ghK23PdjxPS
HcIYjs0DB1iii34o0WlwikAfl8E9EtCf8hueL28y5u30waXtnf6X8cvFMw7pTuyPmAIJL4szt5+Z
TBwJ3p0etTq79uY39RfnRzEIv6GylsDVDAGr5BR3r4FI+Akp1yv8kWrYl/SosatMbvNZn2C6RBTC
7F/jism/aaxR+Ey8u0RIOc+OZKCo9+MaIJ3eueUdmZSEkvhior9BlQ60gwJM8Kj5XAlIilSol2OG
7rIjNRiPmeQ2Umz/AyaqPcZaYVrwYgaWcPnh5empL0yhtd0hybEWaZ3q2LvwZ5UM74N79vvLTNxb
EnZvHjW7M60corSpvlG46WP8MyOOKoZ4udP0LEkPfHYrJXbeUxHLBFAemrp5nTpEI76o1UFU+2b/
lY6/+YaabAoZfvaXDmQlHW0DwvoEGxRskBl7W3wuVr77yiOEJLsjxQ1XL5BRfhN3IrT7Xf6iDvLb
QWzGCFnJmlb1D5ih3y9Zq7bq18qsTWSYbU3roBzOSffEvCI/swaZqYz4yXgtLIAwmizO7+nZfBOs
JTBsdbRbObl0gSMXzMiIPsjr9SrHxkY0dgnEB9r7xlNkaYVW4iSzpbX5LCwR42SLtdk8n2auEsfr
gY43oWzi3+ILXqzV5yTveWDnqmCI+UCYRi/l7rsqs6h66ywODmCn7BreNeBGOuCi60j46Xw2BDg4
n0GCsrIi5K9ILSi7GlcZu7GdKPQKRnLBhFa7RpRF2bhixmuHCHuRdkfpxyvqCCcbHWE6WqmgTfWe
Evy5/eJ5evwEt7LErtrsp/7Lu11n93+kBwqJGkfjtpxR/TWRounwjs1/TCbJ1yVgQ2lSS5na9uri
DXHE3GtDSbpdSpcclhWaXG/baVO3nBcHgsHj/8K3ffSiXPkTy06uI68aoxjXPNLuJVzJcfbPOz1C
yBRnONt0fbZeS21b3Oz0i2Zv2E3XUnG4G7GeMWAflBD2slUAm96O7RARVUKhpAvFafEqt0tSJ2Nm
3acBKeIdDgWnk5UDPtlF1OWA5go/bJq3SwS+GZMIbxqndnYjddgyipQCkdlT0cTgZLG/OI6E+iIE
DvKnCyLhYo3a6sr2D0wRQjnwL5llM+JxsmRC4B0CjU/Pbs7uobfEprN4DsOi6DLOay7w2ynl77Bz
Q5fF+sfNL2E3tRc7R6JxQfEuo4SB2CsaFoWctrd+7mEw06hnRVdj35EDZQLFa6jan1Tzy/7Es0UO
V/2T3i4A4H8iXdFBT8eeghGj5lTrl1qDqu6edS1d0+ndMcLSM6zr7q5zaxOeSu9tKByQHDN8TcUx
NB5R3rwBtnzEvBCmDa6983mhsFDGqvRTvI5jbIe18KHlZtUtccDHrT6OOx+P67LTSY1vTA+DSQa4
DWhBVygBaQPz+U3XJIdVh9oFbzrDfBpi3KSFdKNFXao0TBfMLGqn/WflTWTO47ijHaouoS+1dxKF
FE/pkBdcDgxD3b/4xKIyfK6V7SuXcemS0lnAYopRxqmyaB7vv0XRNNWUX/wlhBImcVeQd3rY9Itl
l/RqYwWTSkLXqP6YQEjzuGb5yu/ttRFBo3D58VCWYa5HyHVNaoVINp7az0tm8DzJNUWH36m8fAWD
h7amfETGEKhAtolEpHFYdE3kG9ndKuJ6lQXSSl+zzHAo+Gky7LUE2ThbjHGd8BfxjUhNwWAfQvky
lYRxA83RG9HwQHawmidDHdtp3aTbXCEh4R154UYYTlB3VInn1aup0EI2R3Y9yWPnCvPnkPqBxV8D
wRe4Gjs8/Jw/ZOIGJr7P6d/08s5LlKqYJoy4gQ4zf2I27AVEtpWYtB8X2p6V2RoHVFsAsXLx7TTo
ikbXBttDtc1jAXk2SRA3P1EG8LPCYg21/unQiZ7isK5enu4pC3MLOnvowP5CR5Y9x6Gp/KDw4YRC
ZTLzKrkInofFiL/uRmIBqPL3ZoWK7pj9xzNXj84x2SfIn6l9caw0r9vAP/ebVxyfDOIbKqH5EuNr
FV/og6S8Bgj+77MFOKysM9QMO5rukMWuynPFUKeUVrzwQJ/oumNo6prHbV5pwKDuyEjOSNtg9HTn
YHPRP7nGPyKRF7WXNAtC9IF3BkumNTNCuDLQ8uskBDNUB63uDs3WEg/Ths0WDknlF/AIJEI1qeB+
fjmIbIvvKsiT1z0gSCTz613MBWuvJm+uIa+Gdkgfa4SwSwLgl5i4H+2AUx+kj4nUmUAdjehXUIrL
05kQmlaShkBtPoH2jfiseCpV0fK15GBxulkbrMydVHnJMcC5Rq1gu5F8TTfpjRdcLe0oqjOBRwkm
O3K8T7k12S8uqNIFnMi8onzDG8byeJjkZUyUmFjFdDa3sg79Yksdw40jDaQyRK1akn+JJsDn3ZpM
TNWhHL0iB/KBDoVnBLcL4YtjVk1Uuz+4BQLSV9eiuUzXcT3/RHXifZs1iCGX/4ThsoFWs5uQZ+XH
frXxe9tS646JHzc+6zYVH5sBaUhmaCMyA9/Ax+sfVD5HXuMiM0BWEBlw1lRDJeIzC5Qryz7Roa1A
DTkdNqS/yX+jlEFDzOz0N5Ag6NT+vGIcAcd3SG+30jAmD9kZ81WGvejvL7Oqln5TunPAmp/1XB2W
Yz2Al7aKKlJjuW8kYdM691HY6365YX6ZSTLMtYzwMtsYMbMKG4uA5xlZVNj7A/sik8qDu5sHb1WR
hlFvzBpAuOJTisQVN2gd6evp4Iak2c+zIizSj15oyImAfjqGGIxYfcOFqjg0NbC9TgDRJder6uO0
ZcjZL1XccRV6cQYIKPp6uuBrohJ0j7TZJ1AiBGIn2Q4fkOiRrsm2KaXku6mz18TGNB2eOYzWlD7G
NxKUBuvKzV3WTvjZJhSbjsAcRKas+2BGGVW8gQeAdb9j8vdvTRfuAGfW1mInRYGamGBd9utGjjuL
rOa8VK1PHvassoV0z7zdS3mBm28HwHo9yIaWauoyuudCYaLGL5eUI1q8yHiY8GB5PXBQo6HQccVV
2OkNMC7+RhBMAViQ3sNit/hUVHvPqSQXU4ygXR2VJw6f3LlFpkcM4+9hhEf92B+MCUcnF/wrmr5T
5GCEZyXIvytuauiUEW5+I2h+44GI9YkrTThOHZQQbTM/Rxx1PH+f2PwjAq/ritcoSTIEDRQhgKEb
od0/anB2+s4bEm4i0dbYjP8RDyUf2SHXvJjv42+qw84/kqvK+nnKocimrSEtTTKzqVN2/Crd3fmC
P5k+fuAFN1mj417DOspt4e71G+GAzxGYO6yGd8VtmmzdqO6b4xOZufyI5DxQlkcdFYMX4Q0B7LuP
BmwQvo9jVGWKgqVzlWJcR7MbU4vv6k2lVzd9ZgT1R24rMNyDMfPXTyky5GXiBq37bJP6UXsXjpPe
nGXWE9QStG9VjbpWr3yujAK1Yh2gQ7TkbT7kZ+DJPXh+DstZs/WVVuSp9StAHjZ7929EfGigr0Yu
EO3pngWXeM3OtTtXNBCZ7wYtXVkbs0rYulXb3mgiSDTSK/N7BMP9Lu19CVi1z5ivbejibIyrkzdy
YVS9bEuqbj5EbniC7OR0oSk0QZsFfNyv2rfxmZPMy6JTOKWGxR9Niso3bSDrCTA1+Umsw0Yq0LkJ
HOsI8o7MxvYtM3aC8YZ3NRERLLey5DwMuyEC+kZTwIwfdo0PJ8cmYV4FaJP9vTKoGv2wVD/6PL2I
iu7AeIEnYmWdCaRKLVheqsD0Nx1/1fZr286vGThPF6ETouElsZAmWCapsD/IzMIXgh8EfOBY/K5M
b0jzI1abidwpWB1/pfxUHZbHcnq6tZ5l0Vaub4Q2hpphebHqPQYXBlTb8FenirEhrQgx69VNE/XQ
ruuTqlqsM2TF24Dcjv3Tjn2HJSsdZeEZMPILpuKKKwg16nUq6pzuOgoGkO+eNj78mvEnCl6cSBbX
gZw6AuZvqOPkPqFYrDaKwt3eg49o0r+Cg9FV+d4zo5uSrVI5dy1wn7Vy30iLEYyCk5v9w1m4ph4J
RkwcDNQ3kATwT8NnWfQk3UKjklKCgofc/PfdjDpq0fyOj6W0110dY9FxU4/WHWDoHCZchLbzz91X
ihVMRGJ1DsSPzUsaGuohMVwD+uszqREk4MZTa2q1QYZb/TuATEnChGywkDv6PVviwtO711u0fQzm
ckvUtSO4dLujGlB2n06dHBOE5O125QHjh9ofvqA4hpE9NJ3KgFgR3a9+LN85aZmSILI3lgaVYqr4
AWke7oLKbrZZTvKDiV0sKAMSkhBa80iRFXihHQH/auUvvDQyebxGDf+J7L3etz7gol3KRcTSGN9s
1C5dUR8Y0BJT8Tr5B7z2Uwss2Yn1EMllhRwTmJ9qHl2SquFJ232+GoFLyDMcqxUzWDDp8rE6IgMz
brW2hdzXJd68MLnwbCoWwhHXR8F4Db1yUYSNK0Xvd0zvlaWNm4TZJz6hPzXV4j+3L+xTHPclZkcW
4OyWWnv3HwoPDwug8n1YufKMqZD9gQfHtTzilNuWirNP+bb3jT41aHSiMTjIIam4ojlDdIoYNnFI
xWJh9Ve7AwptpUCpjg6Lf2LsBhPSTrNAfwL15UwvjwDE5dslLQb8msNXV2FnSqYfIbQmKEXtFXxU
NG5z4VbQYZKlo1udWu+fbkNE8CLVFfp/t4YUFMrPZXJZy6DpXF5a7ehkP6iNQPYcnVFR45+4w4NA
LpYELum1ND8r8pxE3qzSqf8LvYbV9BIGOJS7mog3xK3sp86eP43l2m+ZejUlqiRj9OFTyUBx9SyS
dKTqd5dSk379ptn7T8B39inESu9LELcVF39jxdZlAFK5wowAeURAAbW0ZJgcXgL5jO6GhFANP7Jp
jPwMREK0z/GauB+YavE+tMmJiflchCoaZ2/lQy39CsQzxFbFL6gm+GwE4ihMprkBeB01MwEGdORX
FyjtQ7NkHo3aTMwREzJbIpdpX1eReqtebfbTJYPISqx6VbFdnBzXhzgczCI9DCVfEBowD4YUhc8T
uuEvmlVC5QBvphLDXYJ2jreFFubKeHL+jBF55Ha5zrkJ9xg1LKZxitQtkNf8xASjm1LND+rz6Myb
AwrLfw5wBm/rG9xJP0vwoIZ4bDDAoT/UztZtHEB1PKskZ/JoPi9d7aA25x4frR/5gutKP1cHAt9M
cpaRyZacFCXA7HBqRlfhwuXsIpCWpkS70kxH9g36AOg9RRIsCxrJRezUKRQVQGfAEWg9K/GEjU0i
IT8+pEC3DMSX/2PUAeOaD+Sz0blppZstDrVpNX4DEGobqLrVn/7RyTMmAirxTwccJTyhpibeTMIN
KdE7uCTohw01DO5R68NBylaBuWIzgkDIMN9wbzHBm0Ir9lotCVgPI2Sj/NNmueBx1UH486oNOdBI
2rw9uZbod8nv4OzAcDu1mAA/+FsRsjI/QkKK5TLuOLSxUVZjSH1DeHD6cGUBl0Vd8W8nt7iwZBNJ
RAO0K7SBXukDuhLk6+XFTmxQAGQodq4CD0isAk8Rl/OnuOLJRMSzh98AQRYvxxU1mTlS//rlGjRX
vp3ArLXszQFIjjCkmDdyztwHe5V0MqAUA6qnjGVXbpqICG5WY10GPelzPqFK0psCiez7AWkggYm/
AnXykXIVEVcxGcgiggtTXg5DuEsiwZM/uEvFQS6Z2Rg6bF6S3m9CKNdCVXuEQrblm42O2ahqmi7C
j7JsTcpJ+SO7C4KC8iFdGtVGD9NNVdKwnHjeuWQOUbTshP5v3BOpqyMV/G1n7Nd0g0oZUE0Qy3uY
lL+PKAzoBQoXDlgLCFM6iofLyIBv3vBWY0oK38+3beRhnijjJB4/UcJrmQmHRdpNWav0xGvQoHi7
xDr9kaHyrVuvT52DaaMs3IW4P1HLdrrWcBmCvM4Kx7SQ4e91PpeEpozSyaQCgtrCwfgPDO7v3HTx
strtFTz/NKRGzD2NxtMjy2Slx70Y4zJIpk3+Mx3coUYGLnn5pV0HZLOpNkVYsCSkPO9Hm83UDs2y
En135+8HZ6O5/fhfil+XOdezZl8L7E5PMySzurOVolJJfGBhJsLOnEWOHb279kiQ0v+/aLfHNggd
pJ5BwZhniAy8XRIyKrRiCRNXuo+5t8+nrRZ9J29FXC0SvVCTtDEzF3muEFaPbS3MgoqvsNg8Ke/z
cbTqQE/Rh4pM0S2qil+i47B4YVGvVGU/pjwb25O5bzfqIHyQknYJ632xmagR7bKHoGtcsGymTNBF
uMxYmDjo7VPqIR71adqVbtoVfKA164qY0SAL7Z/CgT+fifgzuqk+VMMttylqbqhBWhpD+LzlbcWJ
s3hCbdxm0+wUp0aOP49vZAudlHYTriHgSmAo1uBlhuGJTzgPr79FSDGui6rqNUKrlmr66IKS2f+r
wJJtPVpQQoJqy9GHsQGO0ZeX4hAOSgu+0PlBp/0NeyfyfpAKt5hH9RAl5IntMxvjzPeA/j/xTU3K
+RT8var/jPMj9XNK41cbdbAjBwOIy5bGDH/OO4fB9sVn0Fefk/jsePNS7P06ooGOEMSogYy8AG/0
1AOgnYl+KnaUGLjZ6ASgzIXS3Ss53VBrclBxk6gEx/RSYzaWrZcp3JEyMdDhrnsZPdP8bo23HFvZ
Rmlyc4wqgpCnvO3YRc3qze8yWtqlSqcp1UctmqsB7q3CTUtuQB7x6+nMtKoJp2XDbMCcQr3lT7EL
PbCAp7oVh2VielJ79OzSqBVXGTDrzk7vuixuRTBJ+1CKAFjb1HucuwxtpD3VOLNQSiMPtL8aHRBJ
Rffw/dk6cZ09vDUb4wG/3OdGq0nEQqVkTHMQGTQqrcG3wHUV1imjZSqUb2nG9Oy6BliScRHyx8vD
m6JYD92de6Ukveqa/vFYStgl2h+rLZTPTutDkD6meJlVE1RrrSCcrFeuQ/RlO4G+SCvPTN4gxcOc
P0N0k3BLXGqLqgZ2OG5d4O40ZMLX2qTb+31TmizBfiitdpKpZcKicr8GglwACD5Hck/LqO6CILtF
V8PerVA2nHH8h+khOG4sAoZzSj5ZtPYfluk8dBCAT7tp1wZfpdSJX1bhRZudtnaxKsPSrtLvFlkW
TnMBDE0uBOvQcT2GVlbsTWm52nmRr0ZFtGNWvBHgmnSDT/OoS/2M22eel/KOSebQphshMXR6XWH2
PamrEFgZnCbhiP0n+RjSkPtU6ZATnke6hRTmDtPoYNgCaltjDXL6ME3Kc7sF6pZLsZSTH8wmYAcB
+tEeJbByPdTmYo/qVAMgQbv2DpYWoxsW+p1yVXeJzaPkvePXgHVyGLL4novNEuGKBRqqusNFY1Ec
FM0wqLkMd/R5wyZZV9wSKgKFVlpNDEbwVxmtknWuYc7LZmM9xwkl1LTqxoSzWuAD7afyUbDuB/0o
m+LCYNM6Y4d9lOk5Lb9QMiUv/K8Bdqof9L7gpc1AuaVDwqXTmUV9eQpl72P6XzHZA8kQL3f+c0CU
ovnH/4cCUhBRlL0gud+xzc37IQgsrLZU70K1bgIjWv3+pnPTB5NHSrKgFIvDAhIlwWr65eVwurnN
83P1/z2wU4bKcuGR5gY2/+cJDWzAmacfiQyZCJoaAyEu2rZ7vW3dXyCEZ2+jbxYxkxOpTB4wiwjZ
oaQ8Jgt7RVE6BDDwLrFdac6sgFbpvTKKoiMrQipnfe0ZE4ykY9ljppLHHpJuRd0WQlg4ksmPKHlZ
niRZfYk7Smkc1i7rjecAGd5ceFutiIEFbMEtyswJWlCdCr8OiGexb8avn/iP9tLeultPNPuFzsLo
lO6YFp/sMCVDcjw4fRiIDr0IRHfhGzhSpZ+YMWNgdLFg76YyrF/c/RzYf6Ll6bcVhGsTqaOTufwz
6COqs01BO3t65vv44JUYFTueSl2t94ioMNBdx+576WvGaqKjjbs9x0nW3EOZmK1vtEmV911/v34N
b0WzJ4ss6FsNN1+yvZRnmy8KJtPaWYa92s40MiRD1em4CT4pYk0ZXAqgBSVAiKIbQ418iRSgGqTR
jvz1d72B4wmjwk8gagbW29cT2AIEsQ2TZVkTxUQDEh1GMJ21qfg+N1DINCZaXIjgdT6JL5Ym3TrS
OTlsqVgTIsfAiIafnPU0cq1EDQ6S5bt2k/r9eMWBGyhRZ+KchLB7ilYqgqGUt3Ny+pYBGrSlrmqa
ZCpAghD2hpiyRjasZfgzcI87eNSzYIlFGkeyWEmDR3V+vGEsYsgeicFFgpv5TYev7wnA4AhPMoQI
cXmv3F8bjhpoq2p2dJGL/Yne5PKH94u6kgy33KlZur0zmG7l0VFzvsW6VWL6SFDFVQ2t+lRL+u2D
cvX/gVCX8H4Sl2XTka6QHKGAi6JQZdOx+xz/Fc9fea1ph4Q4Rxkx9/HlovtMGWJiS1ktOsui5UHz
dkwFTUMoOZrZHZxliTwzm3aySeKdaCweIFlmIqQhJWckIFw3IlBisv10W+b9Vq4S/JK11mmxvdr8
ltbNxMbk78WPv2yMk0yLPM15NhYAv1xMcB7wJHj5IWzVx+SL+vvtV48ksTapsGioCkpo3xLetudc
TcWgoWbNcsJE+MQGtVDdlRD7B8p0XIoZ/0ZGH8aJHNVmr+O+buYXVvCUL6ZPTb0Q1I5spU0ZyRHh
Y1OJ8cSUVZ255WZbuxt02L2t0AxqjkaeDdjx+SuSu+6PGZElg4QBU8yLL6QQD7Ma9LQC0W63BYDZ
NQRZ6PDSA2BQWcGtJqoJEepFgM3VIfoLxPJJxfECXpFCvQzo3ubhdqhcaXhaeJW+CiTEYdiawU/r
AaX+vouz1RzWxwIeomQdRySiqVa2dNcd21wmkYZOCnOWI/KdVeJ3KeAwShTUdIyC/k/zxS/hywlH
6wT3JCp3OYi00wM3wN4tXLDJWW5bMnbYflK2WnczD8FZCdHroOnstUKhYh91gBgZ5pDb7v2/rFTQ
Tw0xzuv6TxZMa6tqvLQb7SGGmysSz9MC268XvH/+LNduynl/dYSSTUvRQAzPdZIMitDUI22VllMP
mkBX6pMvH8LapjP8Rk3bEt/louNo15Z5HxRiDrhfCv31HOBDmPDxfQzWZw0poICmkuXlSJh/7Gyu
LOpzdVnm7T5RAEh7AzVXKQZ1UtbfkYzT5frw9jdqVR4FM4nWhlqhirLBL8bppcE0ue4pqxfbAQZf
UNL4ZRmigYhL43oEjR5bPqMfnOTyVVQYOmCLRVyDgGcaJPz6a1cYbhMhoAUZwjhhGq3P5eibLH4V
/5y/95LYI/69CgBFj8Ql4ML0myJoXEF2rdHbM+jmNamDsfckDok47lEYEBIsNd4UEDAxpREDj/P7
w1GK83RixJq3wR+bGbplBK9UGBlEDOb/GUtlf36B277UVigC+rb7Xhqeq1EO2mxKhDvMlMrx8XAg
LFdXoYzDJPiT3xU3Wt8lv7NG8Hs1MKzhr64GpXoBbfPf7NrTNAhvFXqO0xWNWa8i0B90Y9JnDkdT
I3/sFZ8K8M+/QOce/+/2GgwDds4HVFmYdOp5adAe6iWCxrKc7/CLHu9bb/e2Dw45dIkt2Z3f3o1v
JSTjxdwFFxfwA39lr+aU17N0bdrOwOAHzFIqO5NaRFbwxQ2bB35YvJTS/LbtGtQnblC4eEjzNHf/
yrNjCXFZsRMmoOzMh0ikqE/5Snf6l2fbKMX1CSnczj/ZtPbEgemo8YoxTjtJ3cxJrGPpzum5gt0f
byZkEN4LTZGnkagDOwiUDpOfn9iA0zd2pDfpb7/DWc9DscjOJQPEUcr/mgMKHU6ErXSLhmChitGy
ayvu4Ee/7pbOxOLWxlAIUMLlbHA0mj04+KFiRF9EMHXOwU75Q+fcUdsuMWTZEnh8SXuwC0ZK7HqO
QNiInon37mHWG9nbFKBlDptpP3sTN37jUPfZI7XXwv/Ww4jvfCJjDB+KpbEXsyBUkfRLvlENlEcK
jTlfHBMxLUOq0P59gLGf3cK8dE2U993mnu/biT7r9wOxfJphjOhMlBsPi7lTU/YjOhpr8JhJ51Td
3ZhIvYci7d89jWZuxteh9kNgjqR8CoheVd7ElLHv+PUeJKaQbQIuYqZc+yD7lDAH1kOyMVNFxxUm
6pgDnDh1QJMHA+os/d30Lc6b1NyMaG9643CZW8jPbxF1C7UkYUWQ8V9+tXft0JYddBCn2z2aVJhQ
3ZWJxpMzU2CBD/+b6sBKfjnVmcZmRhq/WyrV8MifjjM0nm+jOn2fFOFAzsvojXVz3h11n2wiPSS4
aa/P16aEa8/l4mnAK1PzjQ4VlUB8lYeBLKe2i48Rw1sZCbeWZkqa7fGrTaP+bqyqhTwamEfUma/m
GoPxgDdq5UKO7pcHPeeNYhmw92LSDgLjfg5e5tZpIi6ZOos+svO0V6N/ODtLccqV3Inl+xDKn45k
WTOBpZ1/PR+kskzMy+pGytrSlPbj7mimHvCDiIjT/Nhwua8GlaA5xr86XBQi3od9MqC9A00BTTRF
YAfVowcXnEC2Q5HjUGeI67fhgMDbbC2kIyaunIKw/dccjjpXb8ixJ8TARVEUGKYakHB++Ac9pAfI
V7of8uYKCt8NyAGxuAOAwY9jr5ANeHup4saud+xWfsHI/AHwxxFk+5sA0ZVM0BG4hNHcPW+RnKA9
5HgFMKwLHWsZwaseE5JhElXUL9mY3HsX2i8b4iiMkO9+GWY0kpGDzMg3PtD8FxOjgbCvp46HBetD
9IYk33WtX/fbe6pqbBfgl55/peN54UzAyfHS1KByQ9gxTho6zAScoyoWhMX+5//Dlzrlhw+F36Zd
0kHymRHlVPKJi2cTP2mzZvkZ/gVKvukqKdfDVDVoSDfQCNUzZFiWfodY/8uPuY80+i6IUKCOlxk8
LDTMQ0QW9RNH9mIZ+Fi5SxF1UsGBfQH7peLLJA7m0Qq40O3TYkWJsh5Wu3kWnPkzfaeUrS+hzEVz
Qadq6dfSWZpFB3vDuVHsqk26Yee3F5wID+lOD/hftiWHVVykBuedG192gQl9EkkVoKDrm2+Tm8VL
dw+eio2GFsqVFgAOl4rsDhTfYsgyNsMOHlRVwWA0R/lepJ5VxhpnuIGGXAInFQeQu2Spw4dRdkXK
uFOwONPpiTc/2CLnWGyoAHSSCaeoUBKhz4vaVNLcpZjYPBKUkqZA6z3ehRYH6l+xbbLBXrUsXcap
kIdVO+3XpRHiHa6LJQU92kxOxjSRyO7e0YCiCHpQwBSzqD/Mu+hjLSpy6/jqcEgFCcpg/bCy8q+E
yI6CmAzhiSfG1956BWCilZcO7UgMtqLHp78YHFZFZOuNXIrLadmxqZ9zzp2F2pIdZDy9qoOoWUXW
A9BSJDqvllNHUIeTGAjHpsbempOjmhZDWnWCh28hetOy0ve3iR78SAI62zCBzmXtir5oVng5TL1O
PWDXlXZIKT2RtHVInURYvGAUlI7s6amYFPmuu6hk/GuNpiEx4vR/6ZEs1GtDgHCdg/n52qafvJwh
Nk/Be2NKCvVt5cCSq19MOwZXIMk5RwYWl8jpRCwc6mgHl35ABb1O7HG3BMsHpzNJCSohbuY90vVO
ZNsw07MWcKnd+YQvuYSdMpxxOCyioNda6w1Ttd2P1REbuRDJrq/mdETYAojSzlQyptQYGnXAUO+Z
DGj63oCriaCOIWnSg5kB3bfk+P2EpaxwSU9FfmJh0GJL5JaDQL3c2+kueZWTov+uyRRzNyP0RRyh
nQbg2OAL4iP0gqylhC/96aICIOAAR8tYeWCWaNEZ5Or+j1B5uJoD4n3ioaQvznT0I/xOBgZOCrxM
cJiWspZPZxw1TQf7c0n8OX2WmaFEoyOE2ae3Jen3n0LMV0YPIChFxYHE4ZUxvazsQu/9EQcZKcAG
jqCfNUI7LgyN4K3fadYIkZ1Mh7uGQmRez8EuCcj5zyno/ytAmP+gR76/n2ILDy66eRsv3C2Kqs+R
/1XgqWxgtO4I/qfvkNo3lyt8QE1j1EwH2vvAOOSzBzsaHOBj9ZlsDxTaBly7/8B2sH066ZShyBXp
jJIsytOF4hqZ6YYtcJnLbvgcZbYuQq6vx1SNy16Qewm4SzNqWlVUCbjGnlgC0vDrICAw1STG+vCM
DVwi7WusckcBYV+MVhl5lD7m7kfi9EIg35k3PWgijn4sJ0JhYXpzslnCFtZGCag0c8w25D5vDw8K
9GiK54gx+2fK73b0OiOGCRasOJVhjLS1mGo9X0fUzhBIKKwN9AZpIk5joJp2hQ1dDZmEqvr31ed0
1rdHYlEwx7lM+3MscWCK7vSf+CO+Lcvqdk10j59oYVBOWrEy5jCCwy59tmopwA2fr60x12b0n7mN
8AHEIF2gdC5zkyCsgGjmbrqFymNoltUVgUtBzwfIc1U28kQRe1Wt1pPGxS3IVoFu3abAxyg24uZG
Onf8S14Hn+tpBqt/lj1Flw4+Wn9rhK4ZJbNr9cqWl9IuBcL5lID8N3v/pJ/WNlgPvPM0Js1NWxck
539/1gB/b3IL62Oq0XijktHfjX6H0Pp99OM+oKIzIcGFraOkzfg1HX79XHMK2IOKPPgDJcigzC/U
qUP3VgavkbF0njPDdNVne0brZ6+bLTtiBKGsYNTSbWN04phqdgE0gGtWnpzQyCrEOjzjgAPP6M1Z
HsDhMDS9JZHdMuJ/qiyruHtbnraZfQvUUurxykRKzwh8aEsHCIVbRlQYXyhxj+smxS4wPgPv34OY
pJ5M0+Vyb+on0H5L3JxXC2ZgUVl5lA84JLFflcR2k8nAK2mMzbMDdbdQ3ArWZ2m3oaz/x8bdfGFh
CQfoMDbLIzKwoRIjn5XbFtPFuARcW+mP/DbtbPltcEur+GWsIrgGaOLQvGnHlkrknkMAVSV16hJL
Hnvr7ITQ7198Kvpb8UXTMCaj68/bB48UmFX99cnINbFzdOF4doRJmILlWFdsWOvuQmgV5FN/pPq2
dPNRPDsXU+MOyY6o79VcCLSLawSTahY0H64UdgVLdLkYLG8OOKjqhhHWfU8+i8UhpRM7FvuRgEYm
CTJToBpGBD9Ihw10Hw+u/IEwygQZd+FN3MO13gLEPxHE3gdbldAY754R7b1paPGoriPa+eJpFZ/Q
vj37KdK/UybRRrtfSL8iWkVh5vjk7eI5l/j+7MEbn19bfdvoEJ1Os7aqabAWn2lZODHA6fiZ7k6u
etJfOagqGNX2eWNhtml090I6r3IZbFmchvb9ozCqJvXEx9It9VTNhhkYZE2Z3dMF3Tw6NsrYbAC+
CMN1BwyCgDRlKVzoDfxPo9dZAOSMbF2pFj2pd3Jrg/qB+KtaCLqpre1d5NZzXlew8NLIIgik3Jbu
4o8EJyK2PfJUBFMoP5qxztKiiSO7vftxJmCE/lpVgvKf7lX+EXryDvk7XtBI4XVwp+aiWgCJqx8K
y5U34sBWa3/LId143Rq3XRH1ZZE0rj5HCJEwjgRg/K7Dr1EXDy/xQw+m9UoRhUxQckoizhTn3dMo
JZ2c0OtErvaVRePYWPIx1Q2jf5qUH5WzFFy7NpAPY1zRGhofNq8sFvTqop9eiNKjLM224MU4urEH
rTckVHL+eEoohYwaz0pqYUq439CvWfw5E1G6GxTu4R3aOvegsvvWr/R6DCP/umEQhtNcZ1Oo5B0q
SXg5TLG7Ms2IxzbO357E+ypQ4g0Odt+GqyJn0eTeJo/14E6/wldbtK17TBZQFGHoPP1DLUoq/P3s
CoPOJcKF0ckI2tshB88ZRQxaXAPYJwC/5DuzC+CODzh91xalCmgm2mmvw+eeQWcBmGnO7l66zmIO
9XhF5rf1HWVnSN1yxf0SmuU+juvj7Gdj7ObH5s8oiXEcun2GEC30lOJLNut5bCAal1t3Rd7x3OhS
qK8ul0VzTnsbNSmPgVXXuSAbvTyQZbzCCzxORzEI6pBkjnx385tyCE3ok+6GLdCC131GZL3HaSFU
BFPW8M+jGnEN6DmHXRHdWVN/TFaJ7QcgASm3AWcNfHVkXN31Yw9RApul1p91MbAfJtVzdvAcw8hD
Ul5CTHmbfY5T7a3b9GKYkdz/rZy2jZQmbluiA2vKvMaGwUcrK5HTOlKOr/XIEJnuhQObdD0XNs0b
F0InmoOKXQuw1mfXJRF2YUp4X5cMFCu3X+QfE3xzHvQgVqbAuBeQd4KzXO6nVBGxUAJUKHBkmu6M
DbUYEzBZ8+bcThIkbdYiDtsIdul4iHmQ1tSdGwzrmbK995vsTwlZGqFqNKtHYLF0FaklSVbhtGNz
yBPyfF7Yc3n4Ot1JUha8yz/Vi8SdfaTzCNEgu9oDbrsQCvLsjRpsO/V3OdOzcBS0OYPxtMnedBaz
3K8vfYyn0xhBG2ukFNlYh4rM1CduZt1w1zsaAtVehhWoi0okI8MKu3/tn7LYsV8c8Q1JTAb8bBJ9
vpjcXwkAcOvgOJfWk5jZXz1reXoo+MP41v4Wezhy8o+EEc+B/AcREkXO5auuZLdwBKBW6uBi/YXy
JE9djAAmVFQh85CwxAqCgUrtuQJkJZpNbvtVg5qakLP8TkWypTa3lnaBO9Ot9Ct2R0Iv14lyt4jr
+Ny+2ijRILHqEV6L+2a35Kaobpo3TaMAEoD6/pjrYAelI5koZWfcfczyb3rO4vpP457tXF5pjtHb
MLS+Dp88xTyEx8TKtP0vTHVYTcldeZ03js8wVeiyy+YngyHRyFc+H1HVq29Lz27Hwg1fVmt3q+yI
dTsOvkpDFeYEahNzG6LmkSVHBaLBMQ6XlC3gzR9pEd6DdbMQeXTnMKirvA4/V2AgMcVI2JYpr+af
0+fiAT3S95MyVut4QULRcI8qHjSdDi9gxkQ6Q4cPwVjLBvWRvigW2+HCCmSgk21lmfnXgSO0Tnhm
JcO0sG5goO25F//N79AKhw9N9PMfTgZoLt5fIO/MCqg7pClMxVQ6xC3Ctytqhf4qGCXS7BktI709
xdsFTn0jYV/HoSqNQjtT/21KTtqVPPv1i63OpbCjOlNjgl6VcPWKDnRa0K+A/0OKRx2XYinv2DYg
Sfacwr9zGX0pBMzWmod1F/r2Rex+sW22AxMYkz0AtMIeRfOKdJeD4MAgcW7N/69e+gGXBFHruyIC
CX/9He5ehllgz2Zw0L4oFft83Q8E8sa5usNtt/mJGBZDShB9vNgPuT5Rts359KsmDaMj22NE792I
4MsWX13+pDQ6PVG/LZkPKzDsMOTWOuw3mF0BMlYpXsISOWd0S85AijKZ2K0h6ZO6oZdb1uDah4iV
jrrP4pOwv9HNU+BSFp0NbZJBjgwXHPVjZO9K37y0VutFPBr+aSZvahYJ5zWCkGfk/GzBDhF5otTS
qRHRro5eKabC1NMcz7zNMqfjkNu5LTCbC/FYHgd9ZquF+tF/ptPUm81ga92ZRM5a0AQQWlirxb09
TpV8LzI50+tRB57lAdhNy38RdfJxkUr0Qk1eGr0EkjUeBqbkpb1V/PbPb23BYvubUutLTqUhkdfo
1+XQiNqh6VdIAh2ndrgAC+1dv/QeVnxJPU55ycyG21jA8q1+jIa+9LY879uqOqxTVGgNdqLBbJXo
5WlS9vwfNF8CHWPCcwXkl5Oa4acEscZN1ZHPaE2RPwg0aOvETQCNTmpe+bBgzTScYZf1y49jO7Ln
QPMbkgAAkh2XXfEeLY3wCmzzJNhN90EMWCCVxvE5WUE1L65h5j+iBnqD3GWh44IAMhHLPj2YdnwB
ezWoXWsGPaXko+gbr1dDNgCuSI98lfYKKLGKwr0cO/poX4expgsNjYVxa0yRtgC/7SwpJPICBxDW
Pe0dkcNVrVrqz7OgD+HB4JE1xOHZdqxVay5WtltjqHjWapjg3YtC0hETAUlbR/E8RsDdn/jxh1+3
4HRurQkWaY5OzFLCRiFPJrWRo/SpJRlSp09CvVNiCySiWsvlN4aZKlTyzq/dGBNYK3120yfE+yGJ
WoJhZubRRDanQHgo2i1CgMJ7fZTCP/RqB+1SSAApwZFz66rHSIxpx0gAyxupwsTsGoQO7XmL+gBh
hps4Wqwam1hJpY6lFUhv42kC8iYc8kM4AVdX80T3/Gef/WJhcf9nFuYRee2IQddzZhxqLJHqOzIf
CKtqe02cF94tBmJg67R8yME8FyEuzgLhrw70Yko5c3y6lkoXbzjo2j0msqQkrua9imFTYJx70GqF
Psu/nwkktFi3tQtWedtxDNjHCiWTCIgxMn4rGM9g5y3Fx/YfTe4RanDJMpXAVfArOdb3DUUueWW1
OfZbRxAtNcLZU0MK30wilHnfRyCd+7hYSXHas1DvndEAD6hIrM/zAaAIKg3lv4S1g0xDOXvTNhDn
UDqPU8LG/+7fvTY3yS4IbDfEuojDndgXFFtUpUK/2Rf/S3veZJM+8ff4JUWyLlM0MOXR9ZWf3eGK
EuHzyzWRbTGM38pvYgl0wCOMMi7zGHB1b3dxWimJqwIcvezw05EIgpZ80hRW+83TA/0W0XpNXKJb
CmCvvJk/ZNU2K4KMDspW6kOmpPPebTHIGKrdyotPfv1d9LjHeF5I6s/9zhzM/6vBpeCrt/3ilr1x
T4kPF6svKxEqlT0TcZz9kSk1L6lAQiVuC+SYfXQreMcKddTatIC9TWepBUES/ilPX6djftONpC02
H30+n4Xii9pCJpxb1c5dspCwBjZNibuGKvhV1jyswW2929gKTW2MWliUgUdk9q2X9VuGKE4z2ZeP
n+3bRh1BZvNbHXKmueTkyB84RcnfbbAomi5WpTek4gpKZlAlyUeCGp3ASMRUi5kNoFSziZq0upm3
0fWGs0iVFDd5nuIVfBM9Lc3S8ka342QKfFkCXau35bDeNCUXDN8/BCwaeTFE+7vBr+dybszl7tcG
ovHsGYyzTYxXhf7Uxrk/v3ePn4MKy7ViCN5ToCl7XCbcnzUYEu/D0CWWvnbYC37elzjHbxsfOgfV
NI4eUIX72hAl8EhAUjFsH9fQp98RXvnHvV0TCJzyurSeIqj30DwNtKGtMWce/Lo3eu0Bfj/BtvoA
5bsv9+pvsNd2vqrRwV2U4XCAOY+OkLhpBbFDyDjZCkeL3SLdDO2HflYwZykoyzhx2sUSH7W50wV/
H498vizn1ZcTr0clW5KzREIbKSc9x5PvVXMjkGecNHWQ7HX8tuq3bE1RzYn2cIA62LP1iSi6NDd9
TSadPkrInombezY1L675hTK5bEy6w64RStYy51DnRc5c8Z9TjzoLE09sX3Kdb3M3ntwyw5rdk4k8
uGWA72h4GjfNP/zCdn6xSIlNKPFsPMubNBxlW6oC9K3yF/3ekV+haaqJ+mIZWmlAmBXiB+OmmMhe
MUbUZ6tuoAUwdAtzP/trHCs+VATdQZyelMnFG85MgF/PXPFc4kezoDZcuCa6+jTtHcnPkmJ+GPoD
dQRDsBewPi/Qb8d4mQcq/KRYHjdt4XOfHxeJjzejxumoWO/wVBeLS9wo5Zml/HHS4LaDIhkydvnz
3YB+8+wTQB6uN+VYBk6J3Vep/fseUFy1yPy+596mAbRPdIi0eZOzOy8mntV9D4/3ver/SGEcAQss
gGwHh5hW9IiHDJsUCIeztCF53AL0xzQMWKIdQycnGUMWI+MYXm37Zm5I2kNCzRMMsoP72t/JngZr
p4FsWXQdBu6PaZpdgKbZwf87fQBui7aSb8TaPXjNJRlWYYCEG8tSGaGWopOYHBdlQSEpbLE/cyDZ
MZRIZfd0E+tr6sXORfWkl91heEYnQBkjb37XnmC96clvGVfY6EnVTL8U3XfHohZ6jS52nX2vHVpT
ZgyVk/2TfnwURKHMMtrz8L38KWoIJQU1D9ow7wx9gQ+BNEVLd3i/kuAbGpX+WZ/o0VBErghauzf9
krx06XXuU6HhJFXrnlMiFbvx957ho1D7AyzxfV8WtqiIc4GqzLMkpWbWY3ZR2Ys0H8f9wb6XExu6
I855GZrw7BK7ohPutPNjsiq1kqSWsM/rut0AKMChcAojrVkYLB7/ApOvuhhQa+d+SvkBhe+yqqV6
CmWkFQKumu+fMiPTiC4yD4APqHx1kA78b3MXigOiQzbPE2/n3dCQcHlveQ/d0eNa7NDXdRRDSzzZ
xgBO1NbsxT0O+lsugYWJXA8J//d42DPeFKHGsi0B4E0eXGLeEx4V9Aspv//+MV3iOMOVPTqZZQTV
DOl1GHF1V3El4FEKyNmUn9hAI3b2F/45Wr/HBK8ysaH/9+a2km3Op1dEyVmgRUpg1IaYxdPaMsqJ
gLXt4ojBTp1uA80we02Eco8f+EjP9ov/7N7i3we7FXqLDD2bha/UDif1rrq57rJH5IHSC1lBwbkj
f12iz82YuXsTyHOJt5anoS7OjaX9YondXWBG5fgsMfqug8NShkWB0gKBID9TWM99KJz1nHINt0eR
VTpSR9S/pRQMlMt42BrKfzdbSYs71tbICPj7311/0Na56/bgO7lhcpq0Gssgsm4RIXVVoot6Iqa+
WczvXA/SgfbPH0AKSR2dbaN9/hqTFvkAn0mLeNupo9HnJzdB427OBfICwuU+ldfB1XPBAqn/KcqD
B16eYYnptwD39/94XCV+Jf+2tAwW39rZMWD62FJeGAKgVlR2bLBkZeAzEIJk8DOQa7TqMwYmnA3x
LYVu/g+RUFMKFrFhxQdqxFCq9S4C+t3z47vsObTigNaDHnKcuccfkgnGSOJXeD8btaqW+ZfqG/ec
Gukofa1+yHsvqlpLn/2f3pK+BhfNs8lmAn+YHeQJDBgCO+l5Vhs84vyDKIxQahjnv0zrlW9aixrf
ju36EQCaxOyIeS1+KA6d75Bh5tQjg6sfCrCoLUFtYEsiLZNjSbK4SAlppSblMjqhZb99AHc0J+zh
MwAE0PqK1iwsBvUd0H3C1HkG7LMnuJVhj8/r5O7OboexGiog0N3GIqSTXAMDNdWdhw/e9SaishS0
F/nIjjjt4mcG3ue61lXTzpZr0t2HRKCkkxuwV3wpYOJWIwbd+pM/RJc4KmLwouiDEYW2buWAFrMy
cPob97QzgxRnmfE3jtF5/XPECpTwcn1z+tZM9Cqy+3eYuEyMYaBbGgfMqHVBCmpFI62+/wx9hNMq
3/14k8bfoJ/GyfR7AqTIajnE/nmEeLB2SQpps3uLEfAewM9P9Bi7jVv++CV7sVlrzhwb+Igly3PL
XIfrwa9B+7XRikN+aZb7CWGNLSukxDAKiZxCApND+9H3ytx/zE7zQnxtdhAse6xo4Pxr2hete0wp
bfyTBMOvJoU8hFytfV7pynskwPFHw4Ofb8lMcfLxdFTBfCqTF3xXuf7o9LBsStgg1dmkTrCszjDN
pqDK/uTD9F57VHGemKNtX5twYZ1rrlifOq+j8FaIG5J1by4rDDHqeGQqvdnMLyUWM73H/+tJ98ru
mXYDXtZH1zTW0SKfU1N8qQ/D1SchBHFsP5Y6yCc55BPao/w56p8z2PLxLJoG8WR9lqukHpWL8CMB
OCckMTiS+MQ4KDFpjpbZF440tzf/rGNJsY0FPNkvLMJTg0pGbrIP/JpyBKzKeKAXMbkZeNqmbExJ
7PRpPWzQiBP4+hhG2rrYtMLgACNcbSaRTBoJGDf+hN8kc4fOAJOIY3ug+m7S0DD4jkGgrPKCH0tL
T8FSOGMKgh5uVcUR4uhTwwXpRnaJ/4bLhOs/R767mHcTLni4pkxXMm7GNFapAHI5G3Bevy5QKjD4
jdS+D/lm+ab4g9pGM2yzMvqqMDG7tbQvHQL+R83kn4nRxjcnUVAwr9f0FEghSXKzRJB7wVx/pIiW
x++xzJQ+5zVFMPf+DURRrWY2BMIPLwfFMaVYIr5Qp1W21ZkK6Gv0IYHj+SRW1GamXA+YHNYA90aI
4SitrpE38w+33i7rCwQGk20iAAc32ukbYUfm6aYFizXBMBgYl+RRa+ECnyI46Ak94MDCik+32MPR
HZJvHgXTiwZ0/p+JMwexepqxObb4nDDnZnnO3vFA/o6s8QSeP+sWIQDxo3CCypSuows5phby3b6G
sTZ2WN1WQPFFOCudlU6QlhEnbFKbqmGs5Q2CIfrGg6oPpVYRvdTdc6ZVgqZeeuReJ8XjnFKaeKhH
6hUU6f+PEU5W0s2MQlj8fTrQRJyPK8ibgDPrkqUeiM3DnNb6ungP9/i/e+VzBm1E4o4vSZsOLfmT
Tq9u2BONZHPBz28wKcXTTH2b3jf5KrXt6o+ls+tdq8mkz6LNYHRr7Qh4prRLVvCb9zant+Pdjmsc
5usvkBW8QRUdpZGf75LM0WIirQERO9OxyFisG8ikaJoy304keac3jmd0/qxdoKeVzFC6ceBzl2+9
mZXE29WIIwnOl5N5cB6Ixk3AXOvFfWCEjKMGYM5B+m4Kw+an913lgihaEzy/7uUr9z5PNSqzBvWF
hvq51x++Dgpnk1JoNCHFLPQBX7J7eDoHH54emi//d535MEFxw4GkIYsrSsfZ51WpUVZL4jJg3Arg
3q/9vB9V3Uv7HOBOEJVpEXW3sqVKm1BF6IJa3+C/PFf7o20ix3hooBFHwAquePWwkAonP/HcMA2u
cAZINviJI8Kh5HvLZsm511GO6W/qyTBCsodgBGCDCzCnDsMq1CYDvhrUIBqmsvXhOd3r4fEZumu6
+Q0qpDLXZogzoZzBysdJ58b0FAU958Hqqm+20Mj/QYzEodBzrYzKamml23QB5jqWRTGpsbUfej+T
c3EK4UxfD255t2XdQO+Bv3k+uQezulICG6tfOMQpwOQ1ISqNchw8x2T99RF60K/gu1HygZIWDwkj
SnozHnlgooQFThzgdeq8jMDSlJGwRzLUw1yYwFj57O0W+22s3Ytb1tr4j4cUqtadiDMrQqhML03l
U8J1yQ7Lnj49FH/J9fXU9U0BTYYAJXlU+29uQUvvCJNokC8m8zGfBH52VPYwhBYzJA4GdmpDsMMJ
HtrvocLmXTkLPuCucVkFkDFOX4BPpPeav8mh+MBhwnruyTUNPoWt6bPnwBOqGOV/7dX8Xbkv3bgY
aKv/obnxVTdpA2SnoFDPKoHuGWZpOQhl5jU29muO3JZheUmAP+FTUSkCz5omOPbRcTC6pnGf5rI+
hO1CEq5YNES3IcUuJ+bvnItPEn1PUoDqo+eEkpxc0Eyn6NkW+aO1EqWy5hbbdYEDIauk/9EIjBDj
NCCJWoLKohxwg/+fRmUyFLoIdU1gHzEneaFytf7g0GpY1qRfk8B78piyHogJdvosstLgn28uOi9H
pTZKYj48IReOx4qy0rs5owQQyGNbSCD23g9HStbLmVx6+FlfAPw0MRRpHjM+c/su9+NfrLBVcj63
Ga4O/hcAUCW43KM2r+VNoKeFx3cAvuqVfQvkj5oJCD+GGG2F6BL4kr/s2k1S/Bk2JUO7e00q7OqV
3aSBofogErxtgMiGLUPRkUzCWDvn3q6XfVbwnJkPyzeC3NcHLqv4emPfKO8xgEy8Q1Vqbr09FBMt
sypttIil1/jCQhglxWzNjK7iW5174NVYXZZvYkGSDsOseXbb8daG1jH+gGG3FlJKZ+sioXc2nr7c
NVNuQHIPCzaHUMWm58ClMEcFP0/AbmIOWc9SmTs6kH+4YsXVXkD+QIDB7cCTpOVRO/3RXAbgLohR
xxdZB3316jrkewcW+Olk0VCWsLUKnCRnQSqkei0dr04LcbLl6BRay6yEc6b8+sV9/PQnwtG3DMUw
Aa9hjsdFWbM/n9ARjaE/taYTn2IauRa88BTgmV0z3qmIKvevJuHh/FmitcJ8YIfVv1EYhGrweLXI
qj1VTieuCAkmTCgwush9+ATS8sJbFWiEdc6wR/+pN2hvWcCM2beWthZwswWkPyd0sNt1Tkoh4VHg
JQd5VGRg8dO0HjaBX3XgY5CVdowCYnwi7oP913YwYs0RIP7plX2cHFDamVpBw22+PwnVuds1EC+g
TiZ8OC2HnZYLRfOfsioaOUhV5PlqqMJxuphxdhuTv1brsGKByO/tbejakDL1b0KEkM82blpLUGIy
2v3NpQEfGqgBAghW+HuXp6pJ+t5ArjPnXM9LaP+JX4TVEb5b6NdzeYSEIlmlBmsd1NVSXxqbezkn
5Js83Rq/8tYkCYEz1xXINOeKON74yXypSywIUMET/rFsYCVp3+BYqidqYRvBQyi5X3oaFDIy6r7z
7UTo8xqqeizVNL2uSMoqEO+G4OG7O/if+4q7Azq7q00mU3E1XO47WHpTOwF4sNZwIzsuBZNeNJz1
8JTVjj6Ix+km4GPcNHFxrDRyszB82U9kQcPztkba3dZMu03dPXFKD4bYJzv+lKPjJNoYRjTFH+vN
KtFVykU4+5bJOXtE2KDhubLog3zSBu+fh6F5aq1W/2pxYNuN9U5KMGs5Q1W8Ol9zM0CLcUnPz104
jcSgaVUpxHOCnUAJXrzL32eTfzPfiFM9k0sXNpNmNA2v22QIrUEk4y3zPqt4s7invl+mjvEYjzFT
AZCayPC+cEVLapeMgrQ24ZlaS5ezs3pOJUqOcl8hoq5El0up2miBkmFWUYmVyGyhUQQeHjJWxCwc
meqQSmVhX9nCh6IMtvyzLrcaY9Io+aJI29R8hQiADkheNCNxRlcfYd6qLvmD9Gy6ZMSMp8gSJCsw
k6IunARr9iY7mQOGIS8UzSHRSRCMvZyIYDVhA73x/3bBiB7c+iIWvbCWrW0FDtmgZEsVaQCE+TOO
il3zagmLYgcAwM5AQwJRJkTOHuM7/jDDhP7J7TqdsVToUBkak3gr4wzsypL4c+9fJJbjZINu5ZEE
JNTodre5aESsHsNG+xgnIJtBhmBdNTt0RNy9p3IDgK+3NLfWgbZluMYp2GIkiZqUfwwzJK2P4orI
Zd7+nhiG5frOJrdPRpk6Yrx2Kay0QwBttRhOIUa4NqFVhIjc+i1ada/+0X0lu68458F+GaUDFjoB
5ySg9reJhfrbA6Ef+xiW3v9txwaXNGW2DFDc2ziQAsUBW49q6kP7XZQhRzkVVuH1b6UWbzyRBnYZ
4FzEQZh4rAx7Mbu2cQEK1eSXJtpASeF552rdfGP7RE1wnTqpEPswZ0rWzz76f5aTkohjV7GepBQm
Nrjp7uqtIYJv7lxf6Xga4UM3cbzHLy0vWD2DirffehXpieL4ceHAJ9QYILZaKGlX4OdB4ZITo2IR
gsKVDsVyXePPwP0MleiY1wyr/+Bw+9GLqhOquChQeiam2nfS/CY8VRuS2hJHZ6154Vn1GrVOd9Hm
cpylrWb/OIq29jaCMGUvEU+3CBnLML6zv0gubTyg6VkvWoh4XV6Ase/YuxOXHAIZlz1Q8Fnuwgme
CPtWzkmjG4nJ6A3iBQQLoSC0eKGhZJmquEKcWMoTQkZCyRqzK8UIERb4NNLtyQOQU2rOYV/Qef1z
FjQrTLnTpdI4sRlaRHy0DkEZZaVPGUvIiT142BGtHD1pXRpCikmXERPn0TuAPTBi3YvA6sGZbE2B
8LoopHJBUS6WdwsSkr+1/oESPcW6gd7JPrSgsqMU3MEjUmXiE0f4OXBkaSwmqawrO+KAhsci6Xzi
TMYQLJEo7E1BUtKb+W0xeACI89NVh1KraZ+9vu3m4aee3GpXZTS14YLWjbW/XTplA7YRH5o/MWB1
AeTEVcpKv9hiQ0TDtZJtFRe2Xw6OqER6+Yiu5H8+zJgcbSmp+wU2i4mzMFS1JKTxRWwOm7GCnZ7P
5YYPnu6UEAJCb9C7WUPxoPXTB8KW1mHKuMj3rMYUUiA8BehWVigzmtLi1hXnVTowiUxWFDBXPEER
HpuB+iHtJV91IPqgTjfpcuh00TmWpbHGJILVJuCQV1oJA1TgXVRQZU8CVxYXcgFnDhPM7TAFIaH+
uwb37/esc5o0V2DX0oV1k7zow1OKnHVsLT2vRSzIgiqhTUt6lF1yOdLCm3JXem3wuJ9G31sOE17A
lGS3Ul/W7ltZFLijyJo309KQL9M/27ulg2jLJo+b3YRqI2JwhxzFuA6QtD6H3qDpcGNWU/n7Ws9x
TAP9v5qPWUgNN55xOv4o/xJnlhwHlgUdtyDmOJKIdNHf8jLv5GIFVfbQ8ELNhM14Pc6KMYziM/Fl
4YANW5qkfseMr7C59iOUlw54+ME/XQCR6bKZtoESxzXzVsmX7w2nuujdnRDleaQ8/aauPHsALFk+
RSZFJuxi7dBabT3PSuLZfOBYjtjb4viq6ifzCnfI92vbpeGzoA/JC+lpoGx2UNNo8m6OcJ1lDOsU
+TqDKmw9uuga+/XOeOPNnl2iVaVKNRjgrKZuDgh0/lXh6UgBvjBbCp+JTPsBIRBk7AuYH1ON59Qf
vf7jqLexG+3VyvGuHKSY5Ti7yIM9SgIXNNNHxRxl65t14gWO6cOQIorYlq+9/VD4CoOMEnFm7OK6
2zAB8i8PgrLeqr/IMke7Iacq8utFwByrtj2R6dw4rkmb8aPFtLzL3qzMLxpRUsMdiq9Orq7bSzct
Y4DeFXSIhY5xmG8aLTWbuYuAKwLyQ36F15AQSrr7aPrdHptZ7nsoEHE0C98ZontfSyFGZBfvB9RP
cxVqAE7MLvjgzB9PulVmrk90BDtREIujb95lX44hY5ZfuSZqom6e0VBHAtk+JwP2SooJoefg/5TZ
kt2agco7Fcnsq/TK02H5ecM55zo5IfciSbaGZyMRlUP3ER6jXRC4tUekIE5Rnnos2TDCTuJFwHqm
vrpUknO+hDv4PQsFNHILmEaGTWWuWP/yoyK7d5ftlDc+ilUoJ46EV7BIH3jde3Pru77ehUgbksi9
aba77tLR++ocYWyvwiWi+RWx+glEiEbO17SsSU4yAFH6vN/i5bMe+RvVI5km9T5KRo/bHB8Kyit7
mtJ/DTZxuABjGcuVHQSaSfPVJ5LTsrgbcI+Yp2MK8zNpoHL0AH0vVVmQ42wICdQYg8uLe/cZNsph
z0ZFGVL31d6mSxEgaLbxxXp70SsywFJtqYbLLojuW6YWoL2IhdK3Ab+40yNA6fMSw8PmqFWpMtdD
X9ZBaySzq5tI8LeRVz+ouQqLxW4KrFIekJK/MH245oj3NSg98VovaJ29i8oRDfEiu3/6I/ITV0q7
u1X5Wk65HQZ2go7P7LB28eSeGlSzsDkHEAuV9H4FVifX0lChqJrkDu8vRIZawSgEcgMBddf1fUrf
PTrhBAPQhKxYY5nJWXy3pi3dlNPiJ3bNnm7qMoJxx3RMpy27p4HX7fzB3nmcnc1q9C2E/Gf36Sv/
LHScQW0RdbytIZCTWp6+/O+wj+A5YLnA0RDwVj0+g8EQ7kukreOdqdUaqZkHM9eci00BSt9vg4S4
O8WDmB8/SQWgCRa8DO7hct/spgheKNF2M/9jL5buN/izkzeDj/ShKJzbBGF3/JT5aJGCm1Qb5Hg7
3nUFWSM7zzQhhyTwvn+CePCiT32ykjl3v/IREi50aleUgnnnSjc7rJU5wfRqDOvRF/xLG4cKmM9R
gQlhVPB0slGwIe26v8kDE6oQKum0O46rAMftjqtjYl0gE9JjtbgLRHrOTEvxyojtmrukcnO5fCSU
leuL6RJEcuc6nyX+kPD1EoxFmyT23kDdJr/FceXNcdmnIDVm3Ojgw7Vm7QFIzzhzHaXTJR03PXEX
6xR9V7sMrub8W9wPFK49eIupD/tcsHl/ktNCD6cxbGarr1yywAK37Exm7i7OeB9sZigBv1oLb8Gd
Ub5HpMWyWgpqPc+llConFHTaRRIUmlQzoiQp2VwCyCR6K/q2yEKq9aVl9Hr/J5NFgQHY6ZWVlyFq
4dYCUuwMtndUTi4OLDmACchtVGOS+hhoUjsPSrA+C4KoWcnGxJY6RV9Wk0cdZZVha/vK4M3SZVHn
FkY9oW7PSOxXdHn60Joih5XrNQBtDOmLWuo32VYGIsl++IvSPhhvNB911Cx6Q8TOmVSmsF2Tfm2y
TYMb94Wew7gtML/gIQr2pPk+x5EOyTeg5vqkvk1TuHeBOBUns/RSM5C1gT2aU0oE3r4hz6KUByXK
N5rgme09WBJWoHSVGWzol++ynMTIp1zHHRBbfxnNtKoe4buMYSFLbwKbbI19BVOsfqA5H80fBzZ/
MECD5/7+BiJ9QhLLQx5OL3VAn16Cp8KEqQUqq6uSwSDSiVpeCu3iMsy6Xwb4HqiVGtrw4UtwWZr3
wnRtTO1dqOhC2nMsdWVoRTEBcyCkliRpIIvhUMRgsbX4S1hAlbjyg4rZ/+Y63nGt1lWUC2MkdsAb
GOFdVGqsijsZ06sDJWuhds5ItD6lBdu16vUPufM/TvYuHHdC97oV5O+gt+lVjofw2unZQ8VouwcB
W8mc1W/1TtbeTL+4HbreccgvML97/YTFLNyyUsKxrlKkpIQQ3jjxX7nURpzsbnEdt2Yth6VCQNA5
DfWn7zO7BNQtbQA7TUPvb7RiP6GD87FfyPX+zQ+HFJLtZG1Wqk4DW3BpijxbOmbQuL7rd06kMfrO
QPvmIAMNmCOCXwwiJ4zjzvG13SSItkbMwXt/02xxMwqYm5/VdGXa4IFtPXieS1mZvB4Jk/VZasSf
E4iXRNdh8/O8JjMuSjJZSKamSpCU6AVp+ohajstP6+DQRpEa2nKwWsw72lm29h4cL/r7JY4RwC23
DzEsvOvUiuBdOhbs5q3vzlGEJor5rsNoRQciQcpP2Ph+eLye5knsS/k7BEOpJ1Uw8vo7+AlpJs//
xdxUrMTDQb8gUvvEb3FOWN4DShSscnvIGl6Jr9jcTuq78xKeOTG40upRzHrnc5E4+Cuj46WQvmDT
qDRFEtju4f6Ev7I0rrNJ8lX8qzXNykt9X05P++DDa8PXBEBGawFYEJSUXBOtQgEw9U4Y5pVYRoLz
AY8l7pWn+C2TU+83gOnp8Fx1nvYaz24Rms8X73zBhK7zylvRRDeq9itpz5BhaatH+u5BCGrMk+3h
LsRZNE27RRJJcCjdE+KDTpy2gdRgABFhe5ME5VpMKCKlAdH75gWPFBHnzPYp/6yXeQp+wTh66I+6
H4E2ZpAb+dzLvhcDi1wmrD+pC5nbDnoTF0ZfYe9XSY4xr74sY52S8dzWQTYoRZjwn2tCQSiSnlwA
NxZSzUNJR4Xw1XpE28aNjh5dpcLUu6A5bX3drwlGgvP/akr1RKRO0jxrlVD4hH/BpEt7/cwri2Hv
sQ4W41dPY739UW0dM5Uw4GpZ4ichF7lXUxUluEJfFIMaP2RgtAaqtCW04CbtToOXT9OGO9mCy000
O0id+wrrUQLaztF4cnP4Ht+QZkuILXKagBGplH4fvxNufIWwKMc3y7u8fgAZVTo5hB4T+sk9r8rY
G4eid/hxfOIORHH/IIAI8VmOxKgJA9drSiAIkdOPmvh2nE6pxPCQn8XV3qGErqmOxKqHLMTg+301
IiEd/+hb3RcL8Ji+pceNJ8sYVWERiiCo0Se7RTANSjUkH4pSBms/dgCO3yA3t49W1OpQ7ZPVy8Fp
+tG4UoqaoCL90FkagpTcXQEg851l3FDMFKPEntdYjCOcQOw5zzjLN2TZyBKgNibU0CsgTaZ6aknw
zfGJRhxC2i+fzDbxWUtOeFTzG0ZlOC4tKEikuOMEoPFYxidtd+PWJ2ev4DNv7ETDzf4Fo85E/bN6
gTKgsjW34+3ngiiqCRsiBK1DLq/P+Di8Bdm3T6U/ZBfp68waTL9xDbwisRXZQPWNUqH8nh+K2n0X
+N/dWqbYcIQGpndRmb4IPaFdHJPJC1GwBc0rQkHwji2e23N3mG+U/uRt3Flvp/lRnSfC7UhN6tHm
SQFzzWWaXaunInNu1RWQCH1iQg9iLYkYV6rrO0bHvC2RyAmhhX+6QVs33V+19R9zQrrqybDZH4n0
7vBekXSkWgrNDKWenWv6qDzGu3rJLKuQHrZvB53deIlgey90lK2nOy+xDSp1CPqFffCBprmx5JPZ
vFR4n40e8Is/JJ+VCSC/41Mw4pc2VYfp/HEPYESrNGZfQ4Cq4j34Erjtsp6HWF55jb+adcFS90Rz
b65YrlDitKUUQOiOc+H+znug5kaGGlAUnDl1d38nyV53jH7VB8f+kdNE0jpF55I0igoE9WwppojK
TMoQa423nKFYH9DMT6rqJk4LG+TRcCjURquik5BXzmR8/8j/Q/nhgc8u+yKRHpBr1d+okh2e0UBN
jnHjgilQE8x8KXX+Lt6u6dFjkal6iKkWZ5bE/U68GLrc92a4TJDw9oCjE3NiqLxIBvcmDt9iO6kt
hFN16XwFbFWza0CS8qUgG2xQTBhZrwSeI5FQCRT5NhbLN0TPU6YL4cCODBUbfWX/o+cATNhLqMuM
2B+PKD7pLIgKNiOVPlFB0qh+TJQ/XPKw94s58zyosxkHGtCtdgOzHkxApCqDV9sbrUg9d6NmUw/B
qC2zXY+9m2oh4wfSjkvumQv0MV+TRBE+Gj9VEchdzFCiq6wNvpCAU52tTozOp3HQxVq9wSq/A89R
bEexi0wcBsIj/RauYTDWI35DvIPWTxIRJLE2zaJdJBT0tBtm43pZi8rXYTT0fg60l4b6/1aaqhCF
LiC4XugEbrOc1ECMNBUgNezAoaIlqGIRPst1vHgw5Emc75Dh3h27BrAhiYmNVmI8NLrgzlwP9BGz
C3nOhVcDseHQH6KbCGjTI9j5vKKiZMNQly+dNyNRz3wFmOcO3bVfFA9FG8+bDHbZC9QACF6+H2UC
xPEYzD+Rn+3kEJbS+P4Mt9M4mDQA+6dHVk3Rc0KcZRpdgDbO83CtFDu6pE6K4Hd8vpiEjsWUUS59
fO68q9x/MTF/8NBpHffXaVEgIA7owUgiFJFMWH7m7NJhNML6y3wLgqVLZtsp432n0JctDZ/kTteU
AHQ/7yUpTc5xb7xmicZujp1t+f1PbvpHzQH1g/0WO/HEj+OGP3VFPP/K/lH4BdW6uMQ7cIUHNuEh
CsrmRcmA/RxrRA/No34tgjwZhPfivR3ysVsgLq/NSSzQ/5mllxXNavwKRwETpwECd0dOy/0WJ5wT
k41OEnz9HVSaXygQNhN7DDwe1+bMq6c5ofxjoxhVOpVJB3bTd7oz9VNWYItdLxdXfEbLG3to5uKa
22PLr71hAK3H4AXMZdunwi84WswOEWlOIMI350nxGEHWf3lZ9eLbG3/0j/yFGhnxL4cT1KnDG94R
UD7YHsicethcaMItH4QN6Yv47BpPYVJj40qljvn92c3APT5c+t1wRHVKjIwId4zIFS/XB2seZPfn
xw0K/xJhJXlxuXnzQog29fzLuFaKMsRzOw26cl1tesYNkaUnJNJ2y9rfBsdUVYZCDRWIiyZf4WKA
Jk74QdhidiXwpwIM/smZuhBmGEZv/nMZ4uWKy4v4nJ/ZArRWtjyohvXPY10O0vfgqAiO7wrmT0Jp
vWTnCiFhkVokJeaHlzV+XPwqdNAlWWlHosmz1MdyYXrcBS9mGYZpL67dn1Znmzta0/G+VXzSM+vU
mnDTY4rH8afsA96RbCbTHo5Za07kqXKxGdHxzCZbbqHOpP0tCIN1urhA5MTia/LccrgBfJ/DW6PA
5eSqOQ+zgvqvceYWrn+syiAw+H9q4D7uDhWEMGbUz29T9YrJHXnna1A2I/tlSat4SWzsA72uSaVf
n9vlIAsFFM09eAqDNTQ0gXftfY4jgenYrhRXWWXe/DNxoHLhHdh84Sw2h4wJq5BxKfo8arO5vzkB
2+gha8QrVgsyGECmdhAhV9B/dxvZ8YPyrdqrOZgzr/qWy88TRmcHOrI7xJeA8v243waH9qai0Nom
GHWGL348bsVv4XcmsOl6L1KssaQgjTx+AU4BpgqXVuCQO9gkfrm07rqMvO9XafwS40u8fh2hxSxT
qOqcZJLyWwp/m04mLSg3bsZ4NLyWCSDRDlD+LyrQrww0+QpchcB/z8beVHpPRwIB8JxQT7AfAAoK
bUa2FfHFQr+YfUuBTIjapkH6nklOwphPPKW21A3qGWREQY0uTknCbu1IgdBbN7kDHEMVTNIyEQ+n
rI5IarjWCLwkAGCBFFJ5txz82YoRrAF2pYelg7AThhmAdFeCYqPvSX0nswuPFL8kZ2PgRBrO7gQa
YJU16EWD/tNiiP/FxeGuxYCvnsUgESOOshUYb4nQGGeqFD/vFRT+pp/fLn5+/6O2W5Qdk1ZeFG15
5tqL5xSMmNqNkkf2SE9p4wcLWKYX3s+HT2mDUunGrlsgIkH+p0MYM34IzvvPdD7TCSvkNEdX1QWH
h3Q3rlX5vUyGEVUbrQcYQar9kuN90PKrnz5NpeiH042Wpz3ALIYEePYmJ0EJytAIEOc64QC2YoMJ
/yPuvPFJ3hNsmDZaWp0x+Luc6rs88bwlYIyZ3qv9F6Jpk7RkHr0oZ6H4A5g5RpOkiC6nyykJkquY
uHpTXiRLYhvjMJITOTasg8zm0rS4yhj2qTzp4P7l8LR/Mtid0XbM1d/j3fNExHCTlFBEzjPnfMzx
ycjK9BqCymDFJRhqmoAiRk1G+zkJdulzDxZAOmi48BgksbVqDP8Q5UZ8sPUm4JYDFIwQoagEpMaS
w7uRcpmDriQId7BhYGX4nObx7BgQb6N+vf4uWFQpz6kkBLDieglxN7I4qk+nIIPopEpD15gNHySz
oQr81atG1jilRa7yU4RoTayd+1gYN71eUFIb8OGvbALY+LkviibjzLAO/FQdDiaKVNyOzrjBMumt
ENVB2aw1FM/T4aI1DH/RKk/Mjpoenkf1+gTUoZktA0WeydEJHJ1a56im9eWjJisXZlV9K/m3nSql
FmbXCxbxpzibZv66uEEuZBiPJ2yD7aXC2lvWtZTZxG0yCHlG0duC2xsmZe6rKV2OUFSeXfh2kgQl
U2jOSkzltV3X3S5e9bf9yHLjdvG0GsEUbhvtH1p575/MGcEVIxyWdxwzN7vcsZttz609sxnTyqCU
+mkDECJZCtJu7H61d5pnsVv3Bm5YMnZVjRPCyOK+AEuBzxuBEy7PUGWs07Ic0v8F3xx9QEYIlYGg
VnXPUoy2WIRySX3l2DLw55sNo8y3CrmU4s9OMZqIBtfryey02DwS09qFrG3y7Gthhzg363AcKfkn
Y4CWiW4bSfQvQ1oZpxbaigIQ6WoV/9Z87gGcKMzV+b9TkaB8a9kViI+Rg4AhRaW5O00MHBeyMOKq
NWZZyjAhrbBmUcrj9Gr+7fl2RZo+Wy1gDi/pZjar+CBlfGG8Rtnp+8/nq6lDXm14IdevrBYuTir6
HurzJTFp23IGvv3lLLvHqkgWoy7jZpSUp0wDc7Ly0HZYEp4nMSy//KtasP9Mn+R9OyusHPDss+vW
mj9zqiD7SXuP02f7ESLwZcF95J5ccV68rUYAgngVQm9Z39t1zBu/Tn6n88GqadbWCG8YnzxqlV7Y
zAOfJ7gLiDowmIUnfp4ltUIgXeY3nj3QvDdtj2MUePUgxzgKTs9/aBW/Ld4UUPHg2BxZPSB/mpXb
+m4Jd4/aD2jESq3nf7NB6Es/gLkNPR2Jn3cT2L55xgnAM7AMeT7FkyFLaavPeTDE1n0VQpnrjnwS
dLwr+V3LZLqBLez0MYfvWdyvIUTsSRnnKhQYxN+kXmyZs+45UbUmrDBIEx8lWE/J7vZ5vwe8K740
brhIH2g9rbF2nOkJA6muhZHa6vH+VDobZaDbjZm3nZk1lFZxHfI6rN2yV1ja/ouqq/P53vmCX09Y
loKG0PQ0kjWyEbgoKdE0R8rL5uqvM7hfWGnIdwTojOQHV7PH0Z5urvlcs43qKselO534NOf9C3zj
/7zpvnDwaFYNvvzxD/nq4q+GMhNl/D0XsPGbJnPz/6JQ65wQ1Cuxb7bfZGDxeMSyeesssLo+fBxc
GwiCI6tCoYiuF2X6edM0fnHJzajHvlrDC/XO2NBhH4mQs/tpP1qcvMcaUzrKpRo7cSfhZoQ3y3/l
JePZP7lvaCtIuHBICHz97fSlBjga3BaagUqUtd1glww4O5tdKbrP0hi5K0CMgs39BNFRl2h028zj
qVcPCOzz9QggxOvJU9rfzkN4jaB9HQBcqOAJwOMFsYRgtY7QQfEshA5AeXn5vMM+oUqNk2sYDhda
rxreDecS0DkfnfaA1Wz2DYlnroWV5wlWcQAZRKfqWpyBDCjpiSKQHmqTvW/IadQbCwWZqT1JEihy
MV6tKVbc/B8Hg1Jf+M7ESfMxSLzCmNFP1rwKW5MckFTNMz7Zo87//aKT9N3lOu3ANscXZPbXc6Us
ZScOQZQUCOih4AYiIh7pfv8fGTXUQTUNQhJ35OaAt+5jScRo2y0+xxL3DHzTLccbxOekSzDve/rm
F2Lsu3mj2gXrNIOPElLkyrrxbeJJXDG3UvKyDJhT1gx6IB8osPqZIKiut89GfghvR+Xmj674l5VV
uWAsB5lqvt1O0m7iF59WKC+Sk0wdSec1+Wc2qVJWKplEZNIK3me7TwjH3KlcQyGIL2g4zq5z5jYW
gtNVDH+D4/yirRI8dy/RB9BIwMm2eKswCQlumaqgeJRwuU8GnWrl+uDQVK/Tdfn5X8gnsr2Np4M2
65J5BR7QqYcYIsmcRc5+UKTdKPduOhqf0vGkkLNoDaw4UgVTx6u+EuKes7BQ5TZWeuE4VeVXLyXl
JKFpoNfjjC+0tK/rKi16PRLutD78KaVyV4a556+18ukl4leEJDusxTFe2hsag+LR5svjrEu6cW0I
urIadK4Gugzu81DdRPIXUEJMVelGoQBPz5tkYJT6/Vc47TUb8bAmP2E8VAEwHhwLGZur0j5XmO1X
Ln8D1fa2jDbgdvfg+tnsejYrjpebgSrKszG6LAdDWb9VsZu+POCOXEopiUWA+pOFV5Ovckcda2sc
kcwwX6WZDqSTxArHCMlbF/PFhIucmCwcEHG/3nZ89WUa11SkMOGGfXVczJeOPylhxDG2qBA31tpx
Cdlz0FoEZn7xeHz5wXO19AldXKSgvRoIiZBCs4eidkE3Gqc89GeW1qGZ8plKWI6kBB78TXUnkqzI
Kj/2U6DaTgYnQGM6ESTqL4flEUnV1wx8k0DJ0VgJg5ndiVDcB1ZZ6EieW+GBaYoUHwk4zV89YiRp
IPFG1TQi/u5C46qTQ2oaeMxYWj1WWjyWlCZMTj4D6QzwfVV2eMNo5KqaEABKj5El0NoYzofBzTUe
EbJrxKcde76dqbT98CTeF0aL+kiQeyYE2+H5Pc2XgtwNaIm3HfvzeLfmjyTjXoZGu8lQ7Ol/794h
qbOfMGwf0HUtD64K5PbWl8TQtDfYb9zmTCMp5mxYAd728HrbtJ354Y+RcunNR+hMagiwEkLSNH06
1dLi4STmFtnPaLPb1u/k+d4FKoGaiya1s6Ep0BpZYzEfETUsXoQJiSuRldq1vQNbuuR+rZ9SDqbp
ztVy4ubHmO835/dQ6se/YAB3KBSpRHcAi8+jUy/TcbHmOxSbb38at7ak46qZtNRcyLnYqyxMNbJy
F+dX5ZFcKsOxdaGY8zSYAYUSFlvEfxR9JUlL0AFdlT4ba9CrKfNMAGSsbv75ribiNb/m4PYTuAZ9
Y1u/AtwrttkrjATPBbp3aaYDo+LvA6mK9F7Mpdnk/3oTaWeODwJIRiHssuJoFGL2CjJZs1DSssHb
4ItA4SkGZfoN2DPh9DbUW92MT04tSICd/WNQ88yGALLpGkjaQfQ9BJxyMc8HO7XHPv0LOn/FmlS/
H6ogRBCOL0L9b3qqE1luOXqcciQOR3tSuJe9ynDnyi2ziRWuXy1l4mY84pvd8OII73ayxBCpZ4l9
hINRVK+ShDUR3WczyK7GCoXMg2g95mgQpthhtXEnECtcI6Su6jlYB+33VEs95GnZ9nCYTi2HdwTv
65y6CEn4t5Q6asResPB6tepEp9Ei2WfpebhgfunbJkiqFIw+PqwxjTw1HUqnXwPteRoCUriz+F/1
viGwj0mdp+LgUTyLm9Z+LgEzjpovtYJjZRkusoUmYYS9bfZbY/8KHAN8omiqB8LLAWTnsUEWymye
fdF+iTTuf0jf1Xykt21uu3RoeQRuRLaVUqiSQae6lqP4ml0DYeNyxT/G835N33hLd0UxaGSNvMYv
baqYVrmtwlnBK1exW2rn5DnA9hlsDDFgb11U3KSir75UhHPeoYvGaiMd3ngvL9BhJxBmLdYJXuvp
C+SRoJE6ylesXc/IY8VVUzBjS0lmqrudEE7arggX/gT2j5KDqxuhwLjRHB+dcidgHfwIbpiT1U5W
vBV4C4RHbtGJ4T29Ynioq7VJRwKb5rom5XrLHzpAGjCKH45Yh6ZZ7STNncl1JNJKwwg9Au4TjA9A
UUjrunOM3zmlbunOZbZjs/9LyX10ZoHPBDYIMC36HwdsVrxAwogNcUVhvN+CFi0d37jvLavsE8qy
Jk4jCgGy7srXjS3NhdkyrREV3+Qha6TyN3Xorgjr/7JbaJaz5De6IuMtpyCnVdY6p6xCOL/u9OCe
mCc7RsLr1n65zqrEnIIQscagr0pJSO1mCAEUbHyPhd1ljqGK5/YMa8kJKIf93eWSeSOuQ2VQ/Op8
idFrl+hlEJ4CeZsPM7xzWcDcV5sr0J9p/4+LJ509k7+yONXs9q8CyVbOVuCzUlaw2XwiIj7v6rm5
CbyAtNh/TLym0CUf3tV+RPRyXGQP+M0HsMa53ujekPY4TSWdaIEZERx+jjGtoeZ1/YoR1ePNbS+9
kN3CCePIR3k9ViZDMouXjlJDTyuQunPWa0SCetgCmciydnDHQQy4piRclhRjE0JnqUHXAB0yraPn
ntoGyV/6P7/5MNXU3w9IRewHVG++ej1M/f32BgtmjhblF8BFA6oDhhvwlkbRbkofrB861l/anXZi
GxkJZDUorhMd63ydWnmKFrYfD8BVqJJN7PQxZ8ViqJSsOZ00XKNK70fsgRmeIbjtJtY97nUkF/SQ
TRal4cfxACQTrkuE+WC3MJGplIrrbu9geLscErWQCjgt+C2RsMyMDAW9mlg944wCrdejiaij4ZKX
bKP7aFuBpfHVK5RaV8szfabaut28tRbVyD0VYPyG8g/vv1PXqJmcgbjF6PJ31at8B5PFtK3mVf6O
oVuSM3ecAO86UsisbHnW7UJz2DonAO53XOjEebrmgdVwi8fyRfT7miVnQpklhsDODd0h4eCmFxvq
qQybnIrPVOGBdeaSseTg03eRPTS4YGTQUqPxjSJgPZtsJ9ZmEIMx/NHQpayLPs1ZBNp2e0rfzgVD
itiErzB/S6Y6z5UZsup2pJUqlkkvoQwwkJ1xasSprehV9xzpEzheYOVpCGSjScyCJtu/hmN1l+/0
5AFjsZYLxsjLEMlOY8VpAofmsZ6/IJOPLw5AhIAKcmTm2EJDva/D5liuhLkfWKaOqTFiFsUO7jhx
mx6ygki59JFd4ggjf8oc+lCCx9PAW9/Ghi8jzbiMKkob4AgbuxmeUFqB7J/GNQpJ7DmEFzuaX19U
ntg25tBMNMZW9UkDnoHrePBoiXGVtuX5nG3LLFZDp1XAY+iqZbF1o+qtWZPh/xFY6PJCVdu0XY/a
jHn5NnBsP0LV8SHYdmHpDMyvX6gTxzpj3LRluVL0j3Qdi7WNGLcCcp23wioLDEjAZFobf5tcBc6L
wOkBlwEsk4dhfpP+z+3tPSOM+Q9Wdt/8pO8QT/hFXHj+kWgKu8yNmSlVpcBTIqXk13/ZtHQVfjrI
rI5mTUz6nb7R5mNbNCKa26Z8S+veGZyMxErvOMj4PLUflBNbnENx0n1VNbnbmfjaJQ3rz975+KGB
TUHGii8257+M6KsDahqvJMBTGYpgndjhvUa657AWiIFOBrsQXymkiWgHs19Ho4P4NMfjgrEW6BzF
lQu0m365NnRey1QDcfXI5YQdqoI9HqdXoT5nNwwnXctGJOLpFg2j5OL+r+dA+96RdSPEKKajKo5t
KVMI2YAp1kZYuXKarZy/eEzPOR+4SbCH+le6458PCn7L+y5ji1ZfT/LEMvzIfKYaTc4wxWuXKJIh
R5Wz91hzbz3JgCAhxpg+t9rlCBhVTFi5AyslWRNovqpqdtFy7m2r3+mhemfkRL+DYGuZXPyfnamk
BCs1CIiaKCYC1yWMEJfMEzI1fJR+KdHyRcdHwcmySrLBtDargC9ycSCAD6BYCPQN3/HjwmNrYxxF
EICgk4NyN6oJyvKAqxTEZu24UrdhuA4+BDGCQ+oPtVZ6Hb0lziw+Zej8K16DhE03vq482xltW8SH
twZ9sKJdD+1P3cLR1Og3R/wbh2FHw0V54l5IslRM/RgQU4ceD0/SwJ09BXy+WavOTN8rzbfFYM8G
kt2wRiHXt0RlcgZ/o/XeXhNxD2E+OoOJkRMm7SpCbv0ahm7cybIMBjy/TLVTNhXMcdkMFxvgTHVA
mHhg6Izx9lBGV/se3bt+OY5BujdPcNrUlo3LGS16rKxvBmTsFiYvsJ1dSSwUJ9a7YwMTEUr4LOHT
L8q3Tbqq7W1eebPmg6k++5PMlVEEIUXgkYA+/zOc0vrywVYAfouDqdrBk6uh2376VnP3r/baE8hQ
S/++A2yOaT4q+GPpwJb+DbKfLWOs4zZyhsFKHuYTRm6vNWwDhX6zyFctPf9SXsZFfPZmKBMCuEsB
+Ej77gAGv498eGOHurRbdedtuCEdxH6ehzOZ95LBnIiOxSM5N4qxUZqSXjII74DQ93c/p8ob6S7Z
ODrUbGg/vu7nrjivCloGkN73gfhR2fuSeBYUGsZKZSBYHuImDTC1YXatutfdaIunekIaGu8Z71ka
Oc+NWR236K4kjj1kGXkbLJtkhbg+lCBQMcBVOUN3uIpIvt54s3BRi47MmAndDr0uKJOwkAM0i0TH
dopq0gfTZy/yIgXNn/n6LSukOjMrydTSyJlCoRdu45bKf5IGrqUS1O5j6Wdn7RYO2ths5xoLOENj
eunBc8a3RUuSq0hukvTpw98NIycUE3UxKkKdBTpgg2d/XwZIgpGPBnNDMmM7fMWISVbHa3qkzNSq
Puz1RtUOVso0D4/4bVVg7BkJr/pNNo40Sf9mRFSiJIaCxdlKW6HrH8HpGPLo7Gs8gNEltgFSDWVS
P+fpD/h0IDHZqBU2aa73eDyyvAcMZgejP+kxg15OWf5+LK7JuIuOa3vdPPXBCX0ucPaDVYwLuUiW
qe3YP+vE+55SpffusdDVb3nzYmWXGdtPh8g/plcmkzCV+k3V3+4dJGC31tqBVDxg8i+iDk9bJk2F
bcXfjNUiCbazJMSS/C6GEbmHE5RBo8lfKt0I6QNScOfLZhwMvzcWTlX9dzwQInbT1Zz2XbVlfonz
i0bihbswMda+c+48MwSk505QHeYhiFhnTqxK8DyIqGu1BQsWkF0UI1thu/nHVX9j26pWDg8rxEJG
rm37D837t/VvIC0ZQ09jISxvMfSRmbezL/1H0w8S8Auf58P/PC1Smbrmpob2mcZQBYUnbyx3HKdN
78LuVKhVvUQD/SUutO06k9/qcSSw8/g1oNXEgm56EYCpp5YRdV3VfYnmuoi0uViSkkncif9Ek/Af
KuxiAm4Lxyhbq1+zXizl2MG/hnvPuzW1D6QedgQToJj6MrCZkirSJaBCIW/n4YmsliWOehFsTCUR
/YMQVn0veaNN35FsPhPSaW6wFZ/yJLN3cACl55M6de4sDGjjGlOahnq+DVUS7tDZ35VxPnWNoS/a
P01d9J7cHCfv08nnZz48BFwNqn834qqK/XlvY5sdmzkJ+WwZXcwDpSsvu3DKD1SZxjV+RskXraXC
Lb3+BLrH73KhJFT0bPNf5L33U4kA5fDvdT1WkpoidOUbBDUeG9q7sybZUoMoAk52HGtjFMGJh3oR
Su3EnVVqWaNZluQ6CZSaLiecQF1mirRljuZ7TD9ZVB690wuW3LpKFJqw2UsUDfNFVuBZPU2wtFHQ
sZIw1zFT0Am9U5GOtTKt/eJ0V89tJ2M8CZ8bTg/01LZNL+9lHH3zTBTfkjFt+pHteEe9WtC44CFm
ZgkYfOateMmNBQUxaBrXl8e2ygNncfWOKynap0xOr1q2jGcc8LLJ1T8UJcNasgPh5TLxt4MTCICl
FTICM5p9aWDWjokF9RDW/qc5FfevE3T5FoLvJlmCXiEUazBt8l94Yhl0qF2P33LZdc6TSy/ndPab
lHoN/5LaRr1RDhjbwJOPC+MbHAeaS2xtPNOj49inYf57nW5vG6amewrDrKJFTxXGvBqR9WU3i7Zx
ZIVb+pQnHzLocVVzuQEZqQ6G8c60EgQU9WgI/8D3zmN1qi8Ai9npWzgGHiE7ZZX5O3cgpMQBJ1di
AtFO7EuFOGH3IkoADTSmPVm2QfB8dNruBi7/RzXALDGmmb4gJQrW3bRsZ3t4KE2g9VNiGBLCIECl
40KpXbwOmphNy+C03yxLjtVEfvBTe+MlKqtHU5RZEUGpdYGCVaqbi/cvFaX1PDK6vvMfxkF8QU8c
O0jggmy3g02XnoEPleZX3V/93OaeiUdtb9YTtVQCAci1m8vh/Ge+jOjxx0UWYoZxbs+DzDUbhsoX
yhLgxHGX/QMVsQCvlIVUKy2O3qO0olIgEtgoCSObi3WUTBXTXFjFuIDcqIYIC7iANE8WS2XVjZiN
+6BQ3j1weIEB430NS8IwkGEwYxi0ezh7dR3Qozd95Y0CnvothCpwrKu3ItnrlVDqMr6sfnVpap70
iSFEoWowBY2COAWnRsEMCl3MGidaSnEm/8Uqx59+XNnlmyhz9aLV1mBR2g4cCLC12YvrYnFkOxPJ
LjQCwornZ5+aGpSTE0gTwGzPz+mEbueIp28Vv+mh61g0bEwXlZ5GAF9cLfuUfgX4gOoFNrDqmFUq
8l+zt0UyOBSlRYhQtuOiexPiryoj3wGLP0n5nkdKLB43f92X84ma3xopOUOT84+42/Su0eZ2TiEe
qrRG2G+5MtxPqi5p77EzhP6ZJhoHklhBACDj0ddplp6oG9mhkMfxCbdCw7q6tYVitXHLb0N9uWRW
UEHNJBc94Ra+BQPJRhqv636ILyn50mTDgXbP6RA88QVbAhZMcRvmPa8YCZtbiZNQPq7Ferwu1AFE
hFG2NXnCzERlw4KxWS3RH5k3JCj/FzjR95waobuGHm4DjaJo7rZvktFbAEIp6wekDo5CgPbyV77x
syZp8UNSSU8nDJ8kR7A8A0As7xlQ9Urf+nDV0iAtMa5BEp9k2lMW+is4ZHUJHC4YUnV5Hc4uvDEC
iJI7dM78m3Yh17hpeYdgpo5E6ylj+72KhSae+KO6SfcpSH6FzlQ2v/kwMRkurT5pfpF2h9uPELDU
/OZRoqXgwOcbsv4bZxuHo7Q7CFOeK8ih6lUMurAFsHAb9n+thMiUB33jls3CptamXe5nsak29Mit
R6P7X1cOK/3BILVG0FmAvEKqkq6egWE+wbFhoYTpjSdSwWS2edQrSpMbAEWMUsyeYM94eNsbZoft
5aOML7QwFRClyjtjRlRNyQchxN7JFEdNb4DP0Cjl99eMXVH2lG+RTzKgoD9py4Lbjc5ZmDJHpYF1
9lm+AI2XfrnxlOrosyPx3OpFTbSjAqwRPYY+jkpjFTS2TLB4C5bClXoE13wJpX1C9HwF3kA1Ei8T
xVD1hmQWVGy2dK7YRa4RFN4kRhGvNjgG3FlFoIuC+vaCzCPbiY+zfhrtnu0nd4EtQ/DXjZAYvxXR
Kc1kVsTjicoWqf2VPS1U7sghV/Mx6IQoPR6TvtvFQRIB9D1JHL51Z64dnqF3C1fHZ96+MbH5aq/q
MNAAeHNfR294SpIAdlvOj+Y8wdWM6wjx7ZFu2Ogr/RuYMQ+eDHS66JtmWMiKZiU1oHnW1mJoc7vh
BZWwn1872uxi9t5EnZ0x5EI9pcqxCGX2EQKTMcZfL4HlI9c/LyIw4OFg2wvM3U3hzHU1GedcVqZt
2tw/0bGJmWVj/Fc7W7VsCxjYjJrTMTjmIOYchDqfhLttF9612preVguB7nrC44ycLAmQM+Tiouk6
PyLsmc6ZLsvEFcZgnwylN0uL7OB69WbXaa1f06XJ0r5iQqRRFKmQYzY4deS8w6ygfhMY9dKFP3b1
4XODYEm8vn5agWP1It2h8EtEbaaSPnNqImBA7Z41f1IisnUN8pD7cvvK8Liyx3SZalTuux9/trDq
pFGg2K1+bjleq/8/kIdozIqxSyQI9TEvfdwkJ/YK/bBhX9QP468+ZKr8gz3LVKdZfmie3/Qjdggu
oD+WmaRj5o8jKV5WoTPpenqFwzphhHV0wKNtBx550cyCU02Y61HyEVeRsJyL/MxJmR8xNgYSBdOm
uzV4dTqRdijeJu/YgLIeOvHFQFLKj7mQeriOAeQNPH83XgsKXwFYP67sm0XM74L0wiUr0oBUCayD
p5vvwPY/0pt3atEbMHEApg11fsQYjGB1bYNSdADhHNfBl9MWHsBm9XQX+djciUF+aFYgH0pS2lxK
ko7e4uxu++11bZ+wvUSMV2g5EH25X7hkZGxjqRXrJipkSlHsyNg37KIWu0GR6XSDi/6gDU/+gGPd
NSNnbAdjf3h7GhYmx/srZwv9Y4ypM8mW2P3ZaEBohUzHtmgZgXNEO8327Ib3cn4TLW4F6/UAfw9K
aXF3NjwHoHo2//8kKiTGSpmFDrSTnY2VG2K/Rqm98vzGVFdrudNrj7nPmTSl17y4vbA3NjSImRpd
C2tKGwtbT8ufnk3p6xDtKLkMdDDCHuDfNamIjgjQrrxRaztmVwiszRaQxWt2KnwqVJn++trcw2Zo
3Yzb8fy0hGh/Y3XI+HAoccwhPi0qaEm+42TbjZk42W7rUFHATbt23dtMzApb96OmMNDZw9FFztM2
Bc8SlP8fOQHZq7B570ArLbvfd3NQN6bfhzyMCIb6RdQWmRtDp5TIQAeq8UA/ujOQZ7J9RhR+DBOc
g71hjGJVv/ahZbJVmdH14Vn8yFer4g0NXnSlLnojQ9vN5fGVdWu5h7Vo5odrGGQcNV995gvlOH0y
5LDKemqmqM2RoOWleMc5ANYx0Uoosjaj6kwSzDw/sNbj3cpMB/F2FgviKtITVYF8iH0N8sSXY09s
EU4jCQIQZ4a3/+O8brhdeHbwZq0CVZsPbYdfE9SL7GZpzu+ttnUNqGiUfYeVfeRKs34JcQ+NHYC5
tyEpieI1Do+TPpQdf+9a6j69oWGCmveQH4xyTZQeKjAw9iQ6iqwIV7lYHawcx+W74BmpO+JJ0rQX
1xAEhiKJQs62gxZXzg4J2SaNF5Z4XWdYM1YmPp0KAceEqEf/shobNm3KKzNSViMGlUH+7Mt0VNLw
rpmhK5Lt47HDniwlbWIElLoMmc1Dqc6DzrF1QOqv321Rk4k838ZA6uDbTgjKxb12ccoMki6U80k4
RbQscVo0uXezJ8SqmxHahTFw7kVToD5LXSNcTIZVlSYrr5yqwfpdQAMqfLbcK/Ml3xFiY1G7IdPX
yKSEtqG2CiKvj88PMQqXEbJK+cR3uqBkSGGMDVAp3YnGno55YmEiqovCLzKbeL8jxokO6HZ5XM7q
+XTCQioyxnQZoUWIGwolbGtKRY9NxnQRnuIVns7YRrXllkN/NAG3NEhQAaomJUxjB/PDeicJ/fBw
49JHxcmKYTkWmnH54gukj2bYR4wej2kZ7hjYCCqojRNz/FdNTYCgg9ASe0te6S1O+fkoUqg8qgi6
VK81G2jOdnLuwmfhZr/XbElhYUhmrReJJsDySGqzFvi+AZTQqQOgdZhTMkVikbXDlQbCld7t3x6D
+H2zXs2TsQytSM1EhvDyma0I/sB6he1aLfcEfFButRSnCXUjDE7pJ1/6y+hEIfuaeXSrmXvxAgDT
/veBbi0BIRvuQqhh7fTP36pls5fXnRKEG5j1FnIqHdgcZ1bd/EoPL+bjbKZHAJxBlGUuPziLm23Z
1q81Kye/3GA6xNFfUinvXFtUeyY9bdOVq7xJpJOBijR7GOmO+9WKuMHGRlFPOYqSRuCgSgLpzXxP
Zia7a68bU+QR6KoZ+FL/eg44RgYzQQXDhZpuu2dB96kuJs9DfE/Iz2TEHV73IfqpgkvJntVHrOi5
+aCBTxFXn/KMUEl5I1XohZgddu2XaOhmIl+/8nqRqf7oBSPrsugOkgvHI3BZcZNm2VJmCX6LBam4
YOuIu2NsuhoJKPNqrq6OOcfTsh3sRDxAyCnLQbwsJ78dorHTaefKifG/KrlZMBlNzhul3Hf4gTOH
Qlbc3hFcwe7qYocEny8hIjEKOOB1Y1TDK3KHsC+h2sfinKRbJxeJpMBqE5yH1wzXfRfbLZBgkMK5
NHR69aIaxG64z/UnH9uGVrzK2sT079hhX7tAhlSnVvAKFNLcxIUxrfdI827n+ZVqqFi5KCXaIpFC
gE0N2cXIJ+ZjzCYzrbuhYZIB0UUE2AL+VxWHremdD95p8GB7ic4+JEkzrwAzbNWOWid+X/tWbKHG
gb+BpRqI0m+UZOEc3EKflcl12V9i6+Od7E8ovoUMvlXdB1eMcYkvgkmB5ns+ACbXMVKo5TvlqAkh
hI7ohbkexn0prqBKLMJbMPKLTGBi1otlmkvlA5vOiWlovnkqEJE2rMytAVNX2NVHUqsXmE3f4r7J
KjX3gzRdaxG4rbKbuzSRbncMzvlchrJ3sJTK3w+WCrphutUcfWqPaVmY8dwt7ctmz8XN2jbWNin1
F4H8Wq3+Bm/rdg2SucBxg/rCLGjg1s2yI+eSlyynhDigpo/rI0319Uux82ywwnXqokWsNc644Je0
J4KUwfa7kXl2UXianS383bXHcH9430pW+6o5lD5jK7Y2XbKJkU+R9GykEKI0lm1H8nhpGVN11g1B
asnbxs8AdRm+7yk2Gmiwofg4jGyrC2dwMvlQ0S5w1SiilSE5B51RjWYYiKk1hKLsClVMUXSZ914/
b+Ez0JyCx0o91sczMm2Pj3CmIShHO5MsfGci1xwFHCUoWAieS/PYGJrxedf2oBQIgEjwNuO79Bhn
JvFtnysb2VLzIQr98CCOk5gJ/73KnJo25UsIFAY3x0FE4iqWWMVQYvXjG7nZvNiSu0xplKpNLTsS
DyXASkSzuHcleARNsxjPF/Gg2HRCJ9LThgPUeE5h796UoyXsu5pySu7Si3vsaBY12+dKD6GML/Lj
R54OrplecvBUIl/75yNr8i/VMIveRkC2ImEMOxIAsB73GJUwk2fc5ZAJkSI3uY3PmZ1bjNyVTdr0
1XlhpBXYYOhFA230DHU6oPKIWj3vskTqisaqzbVOZmhTsWOu3tqx14rMSCJYy2ibClWdV3xjIcL/
7V4CYJfoZ1YGia5DeKyDiJt6gk2WUf/4pA+q2NG4TW7p3Sh/ZDk6IxlqNfbDbEb4jtODdUqralht
MPIhGEC+lqbTGQJ7JzS1eboUjxypHb8MvF+3iCJxNGQKkEe5N/vEiwltOzn4AH3EMCSOGPN0tTgH
YiQkjO7hnvXMr/jMg2boI3fIWKVfZOqz1iGrG70+5twMwq6b7nP1fywlKbIAAHgQlk1P/xKpfcc4
wvAaiL7SCzI9niK4+NTYo3ZJ+F2n08SFdPyT06ANNeJjCkOlFOoFm8cIQLd6eQbIPjRebS5D6J1d
YFOPz9qVylN72mEzaCJrz/r7D4/aT8Lc4Fei4gFEso+43pbfLg0rKECwav89nCGEN2kADHq3NoUh
2sz8D38qgFjTq8J2HooNWtfK3BLrC2SFGpnUcv5caCZYsDb8dV9Ok0tQPpIQ+7uNNmHUxiB6ewXU
0RigQqUAca2AGNAAPAi+wuhb0uQooSaWUrtu35rRYkqwaFMNH4d9JYf+giLGY0lPo4k3XdsOZTlt
sG9pdIEUM2GfRxS07031vV4sK87b4MOv8tlrlXWG200Lqs6SoUZ/ndt6SccsusQsIqakqC/wZmRN
QfKiViKvN3Mz8aBwHbP38a8HaLlyrl8VEDnf4vyIlZCFmq5PHCQW+sn1N6gRhm4UfhR4weZNRWaP
2I0YYiUig2EB20TBlF48l2FtrYwMrLNIc+4VbZZODj0EwQUQh/1ZBnTOopRcPJkI+Zu8dSbBkpHZ
tDNxVoJ9ElRpsqriPBPzAM32jF+XoRS4EJ5bXC6vcj56LzIkDbCuFuUaKtg5TgSUH3ggvWl3JPMG
MSoh9CDbFHuT/xS+j8dt27VvUxMz9pDYkwIFATkWk5YIgsxicE/jUgRku2kvJdtfpQi9knKqVefq
uZWrOdvDIIkPNeVi+VZ3Sw92dWYgoJsWJ56N4VCytvyUIMd7Mt+NnnhQAkeFrPH8OA8/syIAXiQS
GReKaA5VHMNu6LiahcG9dTwyvdRgxm1jRaYcNXPsyEgTyAwXf6YLoAqIpkmZIH+gyR24XUKDQCT0
PPpMPS5cyWYPMhRpKy2znVqhThlF+UAo/JCYTHB2OU86Ivba+XWHwT/p7m4VJDD/EdF+LSeFKwUz
r3xthx6xouGrCBCJmHofPPjbQZ+kUsrU2QTUonivyOXww6XKdW5LPf/DJnDMS3p2dixgdsrPDrD4
sGDzueMfU/GX3q+5LfLcXWoi9p9F/YFnBp21xB38Kbwaw/fopP0Znt7IhU3bjRz23/ro4j9Rkrj0
cJ3dlTV6z2rlpYmHJsoBtqpQq4ozCccI2FRibgf8g3rtxgqzhMp5xU86lKoz5zLy4fpBu4bTu2gV
p43X5PhhduKUXzTD5IMrz/LhUewbySFl0orvTOsL7Is9WMCyh+a1WdPMdbSwY1wq5eUjYx/8mIA9
CPpqxLGYw64ec/HQCWcsGpzwAi5s6dmGezCLVOxnf+oGkX0R5PyT4WDrarRdvh2WoTOkSILJp/lg
RictW5K/XSzXCPbfOwAHBhYeRuX434y16HZK61cAyj1oVsb16BmijPVHw37U+KOX22azRNV/Azrx
aAUkp0Aw0FW3G8Z0AMlaWsa8TaeoF9iLwncpgMki+0DhyPV0s/+TsRABuXe6WsoRekXtreZH66l5
XiQdcAyXmOSQVnyHV66VrfHHFdqizhvprAAebjf7AU07NssoscPowPbkBaAPMvYJCl53hgevMG6t
ESp/1VvHMHc449ltudYfhom/P1Zzp5vlFUudSB7e7FoC8MNwL6FlsrQdCqmYZSAqRBRLJISGnFNG
k/CczF8RHihGfYA69vaE2gXeKhuHrsn6x9XCoIvX5GVCutp/ppEXrZwr/N3jmPDl65ar3aDKIlcd
/1VkNv1vajs5ccxawhGS+0ZPt9XGuMZmpi5KqqNLj6rdr0QRtlnNBzuK9A5eSUEaMcrdtwaoAGNJ
92qHK66FFMax0bYoii87oYc45yj5p6LGIV/YR2F2yL3ojsD6seO9u9CHoUWnHgs8zcGK69LgFRfa
Wz/qfuGafVEnM9uuL9+YCtj/+4hfLfdsQfulcGS0Tm9HdAY8EBbg9EQpzo7sGj75iWm3RydwjQRM
lvgy2In1Fi94K68dPCg5D8KMJt+9O4NCGP+KJ8QB7CQMeqOQ++vqhuIUeX7cWPoDuZwlLciMqOvi
Pli63YAV0pEKmjOgPjWus1vmLEYzVhLPZNOeMaKCLkRQrn0fO0GuDEVN2fySRsWaDn5FmDaqGib3
G6npAb4MbtbXXMqmMK0N57bbN7bt6r8RpFmoPkuCwYfuR1jYWf/sLJ9u4V69sJOeRVI4nbMMwhSN
d4Qg8CHzG6/Mn0tkzO0OvKKRzy+8cfVAbG6V/u6UbD+2KNikAURjmK/lIp38Y1PTE/XBBjXHuH8n
hLUV0rkV37qfASbbWn7r1SHNtWUEvWcewPrXgg6YWB0I8+1gpqPKFPw/tIH11N59cddmnEmlHwHW
ucQNLN0vdt0XoBU1Z83LLKUqgbATUh4BG6YiTT+/VBop7aIbgdGqjLVYQe1sAyM30ZU7ZLEaWKSW
tjjU36WgHAay4phg4nXVXyaVqrFP8cdFEYy56UKzSa2D3jHY+ElAbNAEUcwj4ohedJRFB/Pj2Zr2
x6zTxAe7y7wNVh8Jj//7GckDUD7byskHkh7WRevsFhDFXj0aorMSUrFYiyeXzsd2pE9TQZ8LgCBx
3toGrnPFZz3tWMyMbP/W1vdhx01Ak1aNLD9g4NkTcv1mOpLVaQC7jCoMoNb5uLzfOLEmh4ZNgq4q
2WDZuIBy/ANa2LvnrsXs5yXuqP2qhWJWC2NQhyjVVG06TlicFvNrlQokOFJ5AgeBKm6ymPnxMKDB
2p2bPVcu4j4oeW9WWt/8NtHlMOyrfVPAppboFJHOe560k1TFsMhUNEJYoTKmDOrbgjIG26wqqJ4b
8ZOo5J22R2b4ElednNm15V4ktDa+ah8szPT+XRBzMkRheq9gU8OJmW+6/AUuNcWtTfXpP9xzIUhM
ITQvLoSKudg3QijDN3sNgKJRZNK0TlMmArBJJpUErR9pj00KqNKCuzTajFXUN52AXu0aZVVi45/8
17c7YbC0DapQ+nCKVC9IKMvOsHxaBB+L8fd/OB1BmHRDeJRci0+43+avQnHuH71af7+xBFt0/75K
OpCF2zy2zp6RmOAyjl/IpmknDOSrDYVynTJ5iaS7itYnjPmxun6nxfCJyfquDg7E0djg0Gq07oCW
4Ze9QaiYeobPRrcHr4kINCk+WAR+0UzAC3o9pNfOR44VxEu7zo5f0w7bmL762kz9EqbSDq59a4Xr
yyrFGY3t1an8IAlyQ5YQ/ApNtl2gDuc3wBCKuoBEZv9MDZ7P3K4PgXrg+bGzdqNSCPikYNt/g3dI
Ru22RGKmu5c5Y3TzMaqufFY7wlCSae67ZPb154AXqMazq1DHjykWy61kf9UMZDnQ1fPzg+rGMf+C
Apuj967o3ZJ59raemiYvNFus1mCTVa0M9iMGxVHmJHehtujHwXEoqz8kvuOgC8IUE+oBl85eRkOc
eUD578s2iDbQJ6zqjquEYKq/ubMSSZRdYB297cWRp1T/TPoE0GEZqE7tdnnMdrYU2knL5fs581r2
BfuQ0NtlIlCdjmTzGj8E4yghLjaEuOATwpj0pmcSZyhU7zmIQaNZRFEgjlNGalOZbEptlt34BGGg
GP1ahhnVJnPd3zPPj+b9iJ+7+sKG83/6e3HarwCs1UMbRpSM0eA9JgzEFJ1n1kCLkHFNhsOQ0MlO
ujYfVup1l98ir9ipvAZVZdE2gVC2m8jkhL754j3MuqaH+0ktz4vg1cTQvffOhfWXqFaV6Dtfmin9
vMLRkE7Rs15qf0JeG5IGSNAkN+JR/Paxp6P1INvmwXeREzajIQBEeRCWSU9tePrMRuQy6nRYw1k7
HMWjOVpHmlzoE0jbLP31keeHEm1BrlnkO8Qhefgh+t0MEcWpHWhXFMTzotnZm1S5JW2kQodjkpAO
RFbqk9iIineXKtvmdqJPYHBiBdhXvXP2OuuZFh9G60yQKu3peUCg6Rwc8pUYDPGxzsfT0eaJHlzl
yBgm3AakumnXlL1zYd602Yg8Q028nfb80aDTP0oLWvi89isunx6JyRVwMfJXueEnVZOE3dbgx3lD
rldoROZ9dUSfCD20fl/hLh613a7uqcf/sFK35sI5SSKYeK/vy+M9XqoT//zBfpfrY8G5psENxJ2C
q16S8yPG+82w0kn5HSca95D2EFqTX/N6v0M35XOxp69nUl0A9U7EWa+NVXA8B98EoKAuTQHeKfj5
uXG2WH2QlieG6+7fFQGfh7Ag1Ps+d9ftCgMFNQmE/HoJSFEsjFYNML4MfUqHva+aNgp0cN+yPcal
nPVki/8NAUWKOOZB08DdYTpZXaK/tmWXF8XY3qP7gjZyHHf+9R91rAATvUYsm9znZxXDJRw4n9fY
CuicwNdPO8Sgd8JmPIh+IsNHRwjxCxIAs9ChAK+g9XAL4pmViQtOIpAaSkCGUYqt6/Ptz4VsleB1
7QjGNbdjGKMQxrnrOaE2uSYUnGS7+QYMil5quKIstRf/y2BIdR+LKfZQfbzQJZ2xYDXrLrIABIjo
Cncclj1J8IF9wvwhaCKYT7wIldyFNRuxYS10hGw74jtBRV7zFQY6B+IU3lHXQWsEcJxHz9LD1IQR
siQcNxmA1MWgtsVj84zZtwowJUNWbYe2D/ezag+2eb0WFQ+KMhktal4e869XDFj1XbkEykvuY+TP
4qMxiCbtQZ2MpsPQ/I53XJfz9wxGQrptGzQL/T7os7F6j8RVFHo8GGX/OlrFdwiLB5Ys33CjD9sr
cSMmC6ZpYuOANi3g1G0DZ7QPto97QHQMAZ2DDVruq7nQlmry35Rfp8ul6c9xKk34+R7BYe01Ogog
eBBPED4Kh0F55gNQwHthA4pRYMx5B7dwmee4USQhMhtfk8SPSO4IDBHS+lDHN38NJIUmuowJzbIn
uxOQjEqbugSTq/5h9kzfNuCzi9AAvX7amz90DNrlcy3OrB1Htre/rmdwcHeGOEb7UYnCajTEgHYf
pqW3OmIrCjc4VmJm9eEExdXQUsHTJ+hhLeUv/55nh06tXhR17MPj7NB8bhpK2JJA1pqYeHYdclLA
f/6K91GdI61b6ry+AyABK8F5UHTHepzco27I6KoljpYAAYtWEF478TMzof8FVfBq6swMgrrEvW9G
SShewWN4/RngYdNeZ8JXwphOIuSP5MRU5y864f5er83x+RLfJd19RCEhHfKM/+Zc1RUqVBgJNTpA
wCI17KBdD+YQ+D1UR4mdUwPsto4dwokjpP/AP9buM6U9hRZ98WP8L9w0udQF0XSClLHcu969Tpbi
VU8QoYlNBWMgZO+jdozRtick6x8hV+Ud4SlcsxCNhG0EhxbHkoc+jF0cEAVUCLIcLEOakmNNrdEw
cVxNZ9H8jrXoFHWzG2sFCPY/iToYWfzY08MK46tsdjpWHNxcFrkZ8/AAiR0UsDtpVkk/aNrDQWlK
fQ5MpvjSiwCBucGMXihvDk/q/hfPy4maLXTRgO/VvgD8qDI4Y6Lntc25OGhy6tmj33xQvgEuOX2y
RZdcIQ4EsERDBpSCUDXL6PXbS/CTpePpcPuLV0G9KHKN7D4EPEcAepA6SsxmMw1Stlm5blMpYiBQ
j8edp/v5rKAiL2wMYJs1gZeBvdV+QUvVIJC5rIQVWsVi4GHzO3QKX/8s5XAisbY+LSg0EgMlDnaC
ff06pWH9QtCaWZYf8Izv2CGcmmjSidqYXQfNwPtxlumFSg1DhQhe3c+YyJV4iq55iMBH3bPyDGZS
PaCIdv5WRpFLQ1TWtwtEXv1x0UrGakm5vwebF9sTG5bYoumpP8yLbPynTs8Ih+brO4eRgsAF9yEw
yLQEUf3l+50IAp2Ucq8S9tbMOeXb3foPVXUB+sigtmX5QfV9QP9Pv2y2lvJfEZR+LOQePFZ3aaON
xveAvKvcoSoMicr7aldXjnxBzOZydrRRKu7mk8RLdXZQN8O/D6YlepeozjU3Jbu+1rKnxW/Q3DQP
OhC8kMJr59ty3tMQPm2BbqftKKwhiUYJBpkBwA2ZKOQYaMVsvus4vG/W/SWqU87NYY4xP9zfZlrT
j+2MYiOZ2biWTvvOESJnL9D3528zzqbRbD/GouLIWMjXg0ZRV+vkqVgrn6R+oXv4H0zgnAJJ98nE
EZuh4Y9KVwtgLFI0QyvS+iAbVcjk6v4Uv3tE+pTByGGZodZAcOJmzr7e1dRRd0IhI3nhJYhdrmS1
l8b/ssvUTkqmB+CjhGydHEDMadafZ5lOcXJzu43iViYieR5Ydwjt6/oS/mX1JtSyVrjP2S/gTutC
z9M4fw5EF0oFVSz/k8tQEI27oXkSR9heVnYOKJOn2qDoJhlQQr4OehHVnpOFyHG0tTRT8nOql5Uy
Y7oD3LjslmwB2CCugVQijTR1Y/FHWfeFaXqyG2utP7vCEGgxlOSbZkIkM5uQVeKD9u5qPyeD0JIK
+VCQxR7KsX0snrVqiT/Wfl1G86oYBuMmlVIH8GSRIdE8GLpzJMZaVoqpgbXqWJ7Nb1R17b9ZEI+5
ISKNG7v1Ifb2uz4rK/B21zA1FRaF2Lswkdfgv6XwO+XNrFXenrT8hWSjiEaPJgyAPDDjClaDxg5S
3ifk1Ci0oO8nz7vFJMfBQ4yvmgOcgAqL/41D6+T4P++s1pzU1aPuNEUpjA/dDlPbjfCGVTHQqUgH
rTAjqstZm42Jy31Q7i8KQRstZf10qRn/6pLuIlC2F6AqAPbRobdjPtqygV+CwzdmfmWu6EVO39DH
5AyNpF+sQyrtELTFGgCqfxq2SBAgIah20ENRcyD19zVl0RbLHkTw4CIZS1oKk42zVbpMMAM5b/+P
FHo6V99reUtBwnBOERJIPSDKI67uM8QrQnShPQUQSQEq87cTfnheM9AimAKikBRUAdmES9RL8fsG
YT+WYYCHTDiciDGrrzMejB+p6FPErDHMsQtK+ytHI9suUpCxAbYTtNZPZgMy1ttfenSdr7xT7esj
QBWgjSpDXu+kuA8q+errdk/5FpyoqSSfkhEDYB7u5BwZL4E5dhCRR1bUklpcNBdi52k1vuSPMurk
2MKNtskSCwcqSbbD9NQC1z1llVOPofgRrquqZYiQamhfH4gnrvsi+MX2g2glwUZFpMMRqjqvC1lT
ftZJTPM1DRmRTYrcDta4LJISBLVoROzlB5YktMDnL5YaRhCafLbwxCImAPVaXPcIQ86Vmxoui5JF
Ou+KdCeRaphzgAz26kbDt7BYSS5lbYFDUIvETCpHaB6L0C2jE1Av+QLIlBlWRZ6zwhacBQBzq70+
1KR+k6xzY8y30mVQrnKh65N7NaLaNqpX59E33ZYK0PTDf7u26vZJ8GY5IwqWQAoe355vpeqwTWIk
Hq1Y0I7eSyhsz65mmVwPWxlZVX4T7zbLBHhCedpCe1nrJ3OwfY5SItPlOqnsiFFn0t7bBooYh+kH
vbHWvgYeuwsQuBvESpIq+ojd5LTQ+HjrQfKJVY06S12AmG+m8nxtRSi8jeKXMCMaRGXNz38fhX9d
LjVQ0gxTz4cj2wupaqr43cSLEUw710xr3oyE4JE9xcBLGgeSevspVOpKtwG36QJkf807DKhKgyZm
6vBV4G84A2J9I1En23Ik8dPhItlr6zZaiGpOQT6irpxP00oqO24bLmhDktMDXb9U16FKBW40scJt
abh0aFn2B3GOrN7sAnB85o5HlhRAUQ7NQtJcbnIGrjL6p8enYQ1SjiJyLJuiQdL658eboQRbL6nd
WN7F64k/Ozdq/TG3IbT7LMIAzDGb86tf2Ji5Wi/hsfhniX7Z2kZA2Kxra8MzHNlScguhPuLOuD0D
Ncm4EdeadybeaPQJdFqF1u/Z/EM4U63JbOufrtoHGRdnyqkxjWWbRjee14A2aXEE7VHQZDNwIdqC
DGNudEnUT/Is6X6X3NINPznQyr9mxXUsz+CSWtfZEqLrXppDFvvynniK176OaQkxTKJrL/LegNaW
o8Ul7lAkPGQf1ghypZP8aepnQD3kMssPqduNv0Q2Lg6VWvsLvw/mhlQsjdUUkZAg498d02EQ3A55
ZkKT7di75tuTWzi0Ox2xp+JW/a/BCapIUgiYB29q0a0sbFGMRZU1Zl5DJTdVPMRomFUddUMFk4GE
GE7LN/lAfOhCDnVqRHLkzLEeB2qUgj5YFIablx+b3r3B/Sj4uKFbv5blUDckgJwJ5/mhY/C1dxIm
ieIHUfZmACQVgU0XhdmrdWn2ITjzqUCG5SUm6BgWcQpK4vCLglYX+H14/AD2JoRpr7X/OZpskxFn
oawl+eK+nmFjjniE+eBQjFa/E9GCgWLn/qUQc4bDmpg4q40PtEL5BXdJquUbKj3FrsH++h5+GLRd
EONKBbGQjPeLY0XHLzzOEeiHyqJKvP+qdOYAI1jJFl1iK/jGmLheb4Raa2VOe3QHwXclknjH81zD
TCwPB51xEcU32sjRNDQAxpm3K3tTx6N8R0uT3Wlm+L62AHqEjkgKoh9MGrz5kFJI6vga8qyK2b+C
Ofs9+atWL5RbYjRJLogkwypr+pAB7wpjtIrxRMaDTqPEz1I3m0seHAAu9alZnYWNfiaiKNNVw2ey
oiO5dyPIbmz6BxEDke6rEGwPMMIaoGk9SopJfZLo7Ff2QzNAW0mSaxCBl8Dm6N6Kj04y2gTywYps
9n9DNS/XBnyqFD/kA1mabudwKd2Fc0rgq2C0TPClFGAlmnELWhNAP0azUf+8vkz0DcVMHklmzO3m
oW/nR60pIeq+L80yl7HwlYwjVpAqzbL1KjsJgM5DLnVB4YeSLl3SDn4rgZptJub1mk8jgUbqd5yf
R5Mjql27EwSDDSsIUmcsoNIBq/39END0lXW5ESnr3rrRy2Xpc2n2eAzGGrh0HxavVpOw/2nNxLoA
Wmf3BJd7OsfvwBD984Y52cf8jg38b7UC6uhInTx3FR4HoFLsk+PfblfkWB8Xr96MDE5w8oXllehJ
hIdb48VAgAtr4Q0vJlXFTxYXaBhhy9aDQPvNiguPEYVzpif2d8x5BgyPR2E2ZQYH/jNC+igTLt4c
7vLug8vErwKY4xG9SkbKTHNi92pU16OIPO1rb2fEZeSXAfA2bqRuWjaVfnGQ07Qs8IpaiXIOgkHr
7tRUxQRPuCDmJnWstZxry/RVmusTFtP+BmoKd9z15LJxnq1l8GLlHGgmx1wbIiwsIQ/XLV8RzD67
0vPqBZSOGyUQ2aEQdoj9jP9/bL2qk+OhSvIjou+h7jMEmI9RiLoqcN2sj9i2/vK17byeraYwok7D
xNs6UniLxdgUNiCZfoCxpdI7N6vc4owuK96pbcdCU4Oxk1fPOebfNuNRLvZ9cVAEp6OpJl0g8jG6
jY5vPgTZVryfaQ9sz4gbdIEQ/S+U7QW9qz6vXamBwpcW1VD+ovmf5DBs7opVo3OJozUcsxwHo7II
bXonjO5kQ0odODT/7o7H0/cfJt73bARhepn8/bE7hwsypbtsr0ZwQ9UgtZZOi7uNLiO6i91qElc+
iAsh/iuJvaV+Xp95F5CY0EzboezPyOICQE63/O4W2A+h4zIFLq7jg28pwDzIBWu2Dh2QSLoSWJBd
42BAZ2cfLRs9Qrp+rpbCesVurei/K9h/0Tlv19Q1vnCErwKN5aDQ8kKGbPaXhzzAl4+UEmp/jhOO
tuaMSWeulpMJ4awCWzA8aDUI+rhHnxp37iCpqMf5offlUIam5+LTItWetRxmNEbuO/0sbxSkx8CJ
Q7qYOQRCNzUkn1E92ptHW505voshJH5zWJ1jcFtTGJEcr6boTXqF+wzPdIDUgASvi5pTkLMrc7E6
DJlOHYXjbAtjz4Djowmm0LHPqrxSXmcf5pYpRgWBkKNg5fndUVrrk0NUgYBkmsElP8+z9LhHiR2q
HF476Wr/IUwU7pTbrK321U1MjphXt43HcbBchYsDGN2qV1ASdJVAz3+HkK+YIyN4e6QlLxhujnz5
wb+zxf0c0xCQcIUZEWf1k6JWcScEr4ytyl5zRn4eU9V1heyAM/f18dkxA/1nD824ctFs7e4ucsLq
QCqbVvRMorS1AmDKff+xCa3KiX4h12RqHrrUga/tqzzS3yvURD+CIq1V83cDZfBXyHhOc5nzs67z
2tpt2fQh39oEuiG1LQueDm4sALXvsMdVYBHA8o/b8ZOTob04jkcZUMsyObLF8wbSgmy2twUtLtQz
cVP3eK9Ed2z9pmvF1eWne0j/iPjwwIeGPQflZJG6u0XioQQsB8TDnLbySUMYR8HGICxqPAeOjpN9
0fN2vfmlqxcWznDc12GXD+1cKi0eF8dkQou7OlU6/nO1lGu4vnkd1mXdaSdDAqIH+9n7PWlpvC2f
8kuE781CG6D2p9Uk92t8nf/MDHkaHOyRvKz9JegzsqJuFr2L4MXdSmmn8dh3S2+hEDchU0QkFbLT
pwLVBufWtfUIqlefXtUTnD9t/jzfuBXsehudzonMNa7KeLCV8ng02yIA1myV1RnGH20w1xfohAh+
QIjOqfFXS6NKk5mf4xbgcWrjAKvXcKDxUJ4Oj5uZZIGmI8qXMyRREVk1cZ43/Q8hhe4TPkDFMkya
4z7+vr4tQ4gLzFQ9heg3jSF0H1vfdK46Bu8kEzFngnFqeSVxjSt7TZRucCCj8tZDLaLU0tnlMlmb
CCRZGX+9+tq6EyWGIJJycJiGhT0XrAL+LuICEJSX7QAn60kA7zhNOTsD5FqgPNX6GwI/LtGlZ57K
BN3kLbdDFfgqbC6xvTjs8XSwhNtBHhgwtZYYDnhsoFaVbeI033GqXOOyo8sJJj36oYwuRPzHb4hD
XqB+ls0Cdnby07nPH11xTCRH/6wYtlOnIqP/UyOgfwd0Gy4xcsd7G5dBgdMwzB18Lsni6E/bACbP
jLNYT2XuFzrWXvTaywV9TX+JXypGVPL6gxRg+g3Ew0h29FSNs8sqUSCATwH+aaYbCclInupODORw
Us/kjYWAd0+M52HZIks/BYPsNbBo7l4LoPaQvTohqvrLPlVYzpv3LHAkuiruovsuU4Wt2A73tXFG
Yqny4VJpkpKiKWF6mZvkW/Oy9zlLcvopee8SE8AfxlGoI+nbhPxdiaPhrtq1y3wFJzzugHyFWfpx
679vbVo/E39NLGpxreveI4migprcLVRm9hrpOZKaVPLpDrR7sYuNMzOVRipQqvMoi/xS59L+rh/K
3YYKTpk1qPTorFS+DT9UsWcMlWhVOZ8RrsbJ2t9WCUKoHfRYaL7FAwk4yfmRsNtCSyx3607Lh8s/
8yhCk762V2F9QE2arJdduWiAlO0GwHp2zow7BO+P+eK3Rmmp98DVv6IWrjtTAIDFHniwWqaRQcVX
t5hciwK+j6bqWu57VoIBEbtsDKCn+k00Euyyaa70u1odVKA/nVsitGNcxAl0ZokkHMcZeWQPslb2
M3LP+uqloh+lQPNYCqXNonNOyO3cknqsG28vmmyZKAwwqCNNnaF3yV/5zC4qDTaSJRF3WFpgcwKS
4MUkASA9YireDmZF+kRxJRAaEL6CONpIWKTQwQXvoaBrWsse6KIO33iEE265Hj1ecM9GwgaS6ZC5
nkrKMmrxylVNvyPt6K8w/XZ4t0DuYFmaw2IykLOp2MMRe3wb8sw4DgoEZEjWKl+xdUvXSu160pTI
piWa3yfLMcNsQTF4XX+r9v/QoL8WdaP7M8u0kr8FgVGEWqRIjniWa0AfPG6EBNnOLp90JVWC3ij1
AJq5fB68PmKQGyW2gACLx/tPeruKX0F6k5/O3kMiAR6AczsSGyHKhrD9lXkO5TARGpPi5SYnoWW3
ZJcP5YjvXpPfTWCpgKpxD9G8DIFMG4Yo8jgb00YeX/M70IVloYduKwVvLE9OaVk2KwIjKQGtLvA0
J4EJ4cWkwqLvpDtqF9YglaED+BSRRTbcydg/juYPkoczTYRwf2POflQV90uEAmzJkQov50IBz7c+
CnePYAYg2Ks4ysJqA+mJCOqoo28ilxc074XuHnCIX8G2714v+9NFAPJEP8Uf0sD1pfUS04s6woPi
6O15dQ0CJATYeLq5QuxvsGmB4UrqQ9quCOO/wjM2M5LgooScSz10JKkLG1uYGugQxad2KQJFEkLA
re24oIFwbIEE6/eEhN0WnxzfACFb6ehJEEAZuk0VoSkjAzWGTeuKnEU+Rk9Mym0pAqfqipdDoe++
88/yoMQwoblgbHqeMRRpRAzzr+cOCsDtIRQkY5Mlnoxqgdo/rfW/Wj5vQZWzr1+kVOxTk4gVEL6g
KhrrQZhZmgPE20qYr42pVku/Jj0Uc5LXAqOVkMpV0rgT/mzDTJ8H9R0bRywVCSbXcpJmPb7EvtpJ
9zKUVulOuk+gTjUUsY14oEtJhzsjb3NGaeJbzBj2hIT1GeuN5PNP5raV6d+QxEADaMo2V/nRppKC
+Rewsn5/CUc63APwBLWbu8JD1DOOc1TO7ksYDo0WKnJcifyPBVmZpD06udkNp45vRt7jmQxPiLiK
+/DRUAWbD4WyCEb7jn4+Mey2bm8Dd98sGghlNOkAp7RW2rt5WDSxuS8YoSQ0LzpoNOmyOIBe0Hyb
llEyYUtq2ewZvEyOCRTv40uMPn3yXPr9h0Bo7MHnVRVlLBUyf/tR/d5BCaJHwbAYk14iM+RAAh8m
KSKcVGi7qvRtDMVz3wXI8+0tnsGuwG16hUwBRcohMa9eYIAu/dGifcf3gG3NzrcqubQaBy8OtL1r
E50D+L0KgZNYKnCx2vUyObTkPaIaIq8QzIQr2NGsGe9V6pgdxKZTiYAQcvhbsR3FV2N1n9SSjuye
+07sOSFt4+QxNsGCKEw1Mx4OXaQ5Sh4gbMJxd3DuVUEwIWX9qBu9iXdHfxgW333oc9nDI8Hzgchx
EsRJJfZGxHkZ0oyOIFV7sabRJUO0FiohRAS1Iv0wSks3g/LiYLfGVotdw2z1X9OArjL3khTqUom2
SowVC1OB41LBsquitf29Ho/viKgq9LeMAhMErmSTgHg7kHOG4fLXRW4StKiMxq3VtqfFqUfK1XPJ
ZPvbn20t6n2s/DGtejAXngY2lIHZMihWxi6O8Mnh8IUEREThhYiX6SH6CMwbWy07na2EiTlML3wA
K1NK6MlBRmBJQjI2aSADqGSRNCl+ZD0BsAB563V8SAsR1thNzPWotpydKLcXnYD/Ev9UKrfZMfVq
RIpgiZ6VElGVVr4n1sqHfyd34SpkFJ+Pt3UDf9v9aDI54udi5bDUrOzxTkgNcHwYlLc7/kNJWutr
oraaU6i4ncYnyyXD45zhT8D8KbCB3ihwSEPQBI5i7ej/s+JKJBt9d2dlUbfdizyjSDITG8R4ovje
74WrYdugg0UkC5kx7a8fwLbiqbZIJdVdfMgqOg6pulAw4Y+TnyTEZaEyKtXAG9T4vldvlOM582bi
3CwLBe47+xVduBB7IMK/+sboLDNqAmLK1wRTL967PTQkaH1MoNUJsS6ZxrtZPLWcDOzQBR8smlvW
qqRgMP4EJgm/mK6fAcAQc18+wS/dLFfiHwWpgpYYmXQ1TYEovfuPjWKn0l7aSixjWj2db8opvUc9
t3IiRWAYtb//Z1rqf9MWymQ1KZMgqZJzLHvtv5y+qcn93fpW9qdMBFWFx/4BA4ODS+iRSPLHS3QT
X8qaHUBhk1BIUCPwbd2gIGrbuooc2/zp/9Fc1w+kh1VARM2OzuuAX86KIYTGcDBXxQvrQyIxFp9I
coAjFFvspkdC39APWR+IYhPtcMjm3sIsfaMgfbYUUMd8zJ7c9XeWyUWZmxsmtL8Xzp//tEO0VD4A
a9zy9PqL+27p0LcyO8nIhbG1QHXM0f6HiNvpmi84qh2Lu9238cEzjC2OnqpAPbLxckDchoywrxjZ
4VmisZ82F+7GtUFJE9S024tp9XTuGlKy1+QrRLqVo1C5k86+QbO8VsjFwnydph05icK+uXsYFYxN
WbnWJFcgyax6p19XF8OC9TKttNdWPZ58bzJCJ93XFKexXPUgAEz+zcpa9LpqKWRc5nmZaGLI5OJz
+8LEmuDaBMFTXHORmUMHib6PXaEeov5JTAmoS7J8Mfcfp1uK5qtkX0QSSI69fYgw0MBOCKeFbz37
fjgL/ReN1b9sQN43fpWkq9MAnZcfJ3VK/5B/0BfV6umwFAz+cK7LMr2RQnfr9KWsu8b0kGhaBaxt
SLbiBOkCexxqU5Ccw6x9WxKA4eUcQe0/CKejQ32EgkR8ROU30x3U3EVMgYtsRrvp0UeK8aEqOtHF
anomguCzt+taZ5eemElF/sWwA3NEU0rjY2oBQO8nVMSZP5wyrXNho1ziTPiSzOQpKecxUuWsHha7
BaQwFSVYN7xbBFVSGrbRZCj+jTXxQHN7ZOXkBSUAwhTD/c1+C/AGF6/Njc+dT9D04GmRB3oc0+tc
bJSgakam/tIfFm7KR/DfBROkmEhg1kb75SUmeIz+6a7VRuq7ZtrBOThbfoVFXhrzwiHq11Z4uvqN
mmJNrPqQ6uqLkOXhmR87ptTB1/h3+Xd48HVgdWBVRXg2XSPJ5i7S1e7CN4uy7WLpoYuTTyiI+8JV
Nxlyf/mGiGGUOgHds54tVp32jdS7XhCGbodLtA3Wn596N+gljRWeNyuiO0Qcl3P8eYRBqzgRCCeS
bXDr276Gy9Es1D2iPwfd+X9HRrnpNMCEHLOrkuo0CnQUgIZH91H3CEgMBWkqgh0XIFsJm6Kwwgpb
R0CoNBCZ5YyYNzzb9/is7wx44xntaS2lU5BPM++MwVi+NrK5tKgjMSC/ELOtMa3C95qDiKuWWz6d
kfKEB1j0AdATtCJVojukzOy5aZjEJR3suYLIru03Rc/8seoFb63e4Lnbu551D3nTW36Jmd9nKu2E
AE7nEGkD1mUZJ4Q3NCbrkDzPSe8Ll2WK0rYk4EGw1edx/4NYHDhNFq587UzBjHbvppucjKW9qi8/
IEnlqog3LhusyLdyA4wnECyBMM1cQUSFOiQY6G4LRAj4iEu6JP8FeHhd7eO1togD48eNPbb8LuQV
rViVJi+dMBOUsTuJ3cVbn9lLON36WWigix9NvKahQzsyFNVvixPXZCMd0rIRu587MrhAOx+hbWO1
ica8m9ZRQohvBltxbRImphQQa0y6E8OAWHJTtG/CKP3xRdbiKyceYfiymrHoO8vFObQa7HDfZ9TX
QdJZ9UeLCC5D2BulM/G+wcqmF56BADmt3oJPLNH09bOp/qm1FjUZeM18UQV6+QUbj1qmK1b5g3WA
eTpwaUQOJjEpo/1+jXpX7zlRSJxlOWheOsc5XFYqzfyuFqNAAeX8khIjeNp0U3SmvZd9ZHH/Hjli
TAMFCAeCcAbDT1Yneh6zFouyZCdXstXcNIz6JCheSqOORpYwl4OA2LY22JSzz5a6G3WrV+GwyxrP
IgLfMSO0ob4rm3SHI6xQuVYiXi8pCHSKnoLhzphDDhf9dubdnmZPpGwvNayP8luCVQi+HUwqT/1t
053gGp/sjXbxsc5NJcqyO7VPeR13xJEMJbBCtWshqAuxxjs6zQIlkoRpiK2Zai5QVoX0jfXg+f7z
bMPLpSx8DcMobPzkLD14Ok+IrU/cowySMnjWkwnqcpxQlft+rVJE/X5EkEQy6egCDrnU/7OpD6yQ
EbvdPAtv6KkAGqtyh3yS4gLHkb+FQl/BdQIgjZ5ZgVoRKsi7yT2fNOPQr8LZItQRhHClx42LC8sl
SxY2zl0QDW08+ow4gLOF0iPjX23LiG91n8cYUsT/59ZFgUit29tX+iv9OM45inL1m1MhVNeGXs7s
75F3tp2hzP4db8LsfWc2ZEafCSICFQEQLnwfzrTMHLikhuflrTDQuPbdsZGAuuycEt8ekmtEeHlz
46zsx1u2Gnmz/sqOn0Rr252BP7e1voQk81Kw0/LQKvATpGfG+igSePNh5MU1VvSm4yUXwzyEmtiC
OWaTmckLkFOlyDDJDpxPi70+rVWqEvCKTjg6p3RoJeeAreHcfDpPHVbragygBhOXMFfxzYGVyIGE
y/HICz5T7tNC0usw1+havXIpySBO2KyL19bufloFaY58UNc30K6f9nMUUt7gqGlrBjCKEhD56Qg7
tvnLMz1WM6LiqzwAs8eeeygK0rq9PQefGweg860DexakYaWMSgIYmzRejz2x8L+xAb0FNSM/WsWI
IQaKkwcxJiMmPWryg+/r9yQrsV8N+p6nDNtOzqnxtuT5PY+GNvzEKKdHodLoHlJHdlgIshiG7WPE
B/FxQMtol03sFoZTSK1QPLEesxHGHB/pG5yoeQGPzCqhw2nRmnuQAWfvg2qkcNrHhz44kqHpRs29
DGcHz6w2Hzdt2GT/tmcJ09kgIF9FfB/BD/rIVlD4SOnCjOZ/9GZs4pLXFvaNT0zD5fX5NpgdpAJ5
xP7pZtMpoc4BcOAKxhgnin9NTcYKGKPxmTOIOBcMCAxQKusLgI6/xs8o903c5RxZDLJmZLum47pR
xm+ygIyJxi6eaLSz7JiWVD7oHRDs34b61ZkQNa5vneJ4YwqtgYlgMK/KeZoHwg3kVkvRSE9K6u1b
uFq9OZ7A2BEuJBGLEeE0DGZghOcq7+iHYKMr1DOM3r1f4LcGQhvuO2RnmmPOJVlTH1/DQ2QjxMEF
GH+UcKWDlv7EkC2cAeAlo4tss6DC4I/BAx6FsBj5xPk9yxO2U8L22hV1xpFxBnCD61eC+zbn2Npp
iBlzKx9hXbqI53XAwYH2DkKf9gBlkjUGgMb+39OUwLzSpP3DSCp6ofTlpvl+tqUWUV023cTgpfCe
6XadsEBDPH4dLjKZ259Qk8PV4Bc/1YiWiI9/wu5La19/sTHwGXuk5X8YVaaCzHwBvEtEfrhbYbio
nRuUjWMtq3x/aoM/igrui0HmvQ912ir7P8DP6fTPw2Kh0ahJ1SfYtVBtVMxEccua3H0X8ViEezPY
Sf+7qkkCUM05PnAkGGuME86xSk3K6N0ds8yb3ZPjiRYQd3HqUsjZKGtIbiXRy9AidnWeyRjsD/AR
EK3stnVfoae7DUntztrc6Op6S7eiJRUdo794/FiQ303ZZ+IFti7sdpct0ZmLnLfMwshXDMBcjcgx
feDtmH+w7rT81Q5y/g==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i_3 : in STD_LOGIC;
    gtxe2_i_4 : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init is
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_cpllreset_i : STD_LOGIC;
  signal gt0_gtrxreset_gt : STD_LOGIC;
  signal gt0_gttxreset_gt : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt0_rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal gt0_txuserrdy_i : STD_LOGIC;
  signal gtwizard_i_n_0 : STD_LOGIC;
  signal gtwizard_i_n_5 : STD_LOGIC;
  signal gtwizard_i_n_7 : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of gt0_rx_cdrlock_counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair104";
begin
gt0_rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(2) => gt0_rx_cdrlock_counter0_carry_n_1,
      CO(1) => gt0_rx_cdrlock_counter0_carry_n_2,
      CO(0) => gt0_rx_cdrlock_counter0_carry_n_3,
      CYINIT => gt0_rx_cdrlock_counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => gt0_rx_cdrlock_counter(4 downto 1)
    );
\gt0_rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => gt0_rx_cdrlock_counter(8 downto 5)
    );
\gt0_rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => gt0_rx_cdrlock_counter(12 downto 9)
    );
\gt0_rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => gt0_rx_cdrlock_counter(16 downto 13)
    );
\gt0_rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => gt0_rx_cdrlock_counter(20 downto 17)
    );
\gt0_rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => gt0_rx_cdrlock_counter(24 downto 21)
    );
\gt0_rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => gt0_rx_cdrlock_counter(28 downto 25)
    );
\gt0_rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt0_rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => gt0_rx_cdrlock_counter(31 downto 29)
    );
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => gt0_rx_cdrlock_counter(0),
      O => gt0_rx_cdrlock_counter_0(0)
    );
\gt0_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(10)
    );
\gt0_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(11)
    );
\gt0_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(12),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(12)
    );
\gt0_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(13),
      O => gt0_rx_cdrlock_counter_0(13)
    );
\gt0_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(14),
      O => gt0_rx_cdrlock_counter_0(14)
    );
\gt0_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(15),
      O => gt0_rx_cdrlock_counter_0(15)
    );
\gt0_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(16),
      O => gt0_rx_cdrlock_counter_0(16)
    );
\gt0_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(17),
      O => gt0_rx_cdrlock_counter_0(17)
    );
\gt0_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(18),
      O => gt0_rx_cdrlock_counter_0(18)
    );
\gt0_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(19),
      O => gt0_rx_cdrlock_counter_0(19)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(1),
      O => gt0_rx_cdrlock_counter_0(1)
    );
\gt0_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(20),
      O => gt0_rx_cdrlock_counter_0(20)
    );
\gt0_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(21),
      O => gt0_rx_cdrlock_counter_0(21)
    );
\gt0_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(22),
      O => gt0_rx_cdrlock_counter_0(22)
    );
\gt0_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(23),
      O => gt0_rx_cdrlock_counter_0(23)
    );
\gt0_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(24),
      O => gt0_rx_cdrlock_counter_0(24)
    );
\gt0_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(25),
      O => gt0_rx_cdrlock_counter_0(25)
    );
\gt0_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(26),
      O => gt0_rx_cdrlock_counter_0(26)
    );
\gt0_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(27),
      O => gt0_rx_cdrlock_counter_0(27)
    );
\gt0_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(28),
      O => gt0_rx_cdrlock_counter_0(28)
    );
\gt0_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(29),
      O => gt0_rx_cdrlock_counter_0(29)
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(2),
      O => gt0_rx_cdrlock_counter_0(2)
    );
\gt0_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(30),
      O => gt0_rx_cdrlock_counter_0(30)
    );
\gt0_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(31),
      O => gt0_rx_cdrlock_counter_0(31)
    );
\gt0_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(13),
      I1 => gt0_rx_cdrlock_counter(12),
      I2 => gt0_rx_cdrlock_counter(10),
      I3 => gt0_rx_cdrlock_counter(11),
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(4),
      I1 => gt0_rx_cdrlock_counter(5),
      I2 => gt0_rx_cdrlock_counter(2),
      I3 => gt0_rx_cdrlock_counter(3),
      I4 => \gt0_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_7_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_8_n_0\,
      I2 => gt0_rx_cdrlock_counter(31),
      I3 => gt0_rx_cdrlock_counter(30),
      I4 => gt0_rx_cdrlock_counter(1),
      I5 => \gt0_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(15),
      I1 => gt0_rx_cdrlock_counter(14),
      I2 => gt0_rx_cdrlock_counter(17),
      I3 => gt0_rx_cdrlock_counter(16),
      O => \gt0_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(6),
      I1 => gt0_rx_cdrlock_counter(7),
      I2 => gt0_rx_cdrlock_counter(9),
      I3 => gt0_rx_cdrlock_counter(8),
      O => \gt0_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(23),
      I1 => gt0_rx_cdrlock_counter(22),
      I2 => gt0_rx_cdrlock_counter(25),
      I3 => gt0_rx_cdrlock_counter(24),
      O => \gt0_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(19),
      I1 => gt0_rx_cdrlock_counter(18),
      I2 => gt0_rx_cdrlock_counter(21),
      I3 => gt0_rx_cdrlock_counter(20),
      O => \gt0_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(27),
      I1 => gt0_rx_cdrlock_counter(26),
      I2 => gt0_rx_cdrlock_counter(29),
      I3 => gt0_rx_cdrlock_counter(28),
      O => \gt0_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(3),
      O => gt0_rx_cdrlock_counter_0(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(4),
      O => gt0_rx_cdrlock_counter_0(4)
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(5),
      O => gt0_rx_cdrlock_counter_0(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(7),
      O => gt0_rx_cdrlock_counter_0(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(8)
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(9),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(9)
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(0),
      Q => gt0_rx_cdrlock_counter(0),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(10),
      Q => gt0_rx_cdrlock_counter(10),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(11),
      Q => gt0_rx_cdrlock_counter(11),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(12),
      Q => gt0_rx_cdrlock_counter(12),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(13),
      Q => gt0_rx_cdrlock_counter(13),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(14),
      Q => gt0_rx_cdrlock_counter(14),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(15),
      Q => gt0_rx_cdrlock_counter(15),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(16),
      Q => gt0_rx_cdrlock_counter(16),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(17),
      Q => gt0_rx_cdrlock_counter(17),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(18),
      Q => gt0_rx_cdrlock_counter(18),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(19),
      Q => gt0_rx_cdrlock_counter(19),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(1),
      Q => gt0_rx_cdrlock_counter(1),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(20),
      Q => gt0_rx_cdrlock_counter(20),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(21),
      Q => gt0_rx_cdrlock_counter(21),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(22),
      Q => gt0_rx_cdrlock_counter(22),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(23),
      Q => gt0_rx_cdrlock_counter(23),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(24),
      Q => gt0_rx_cdrlock_counter(24),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(25),
      Q => gt0_rx_cdrlock_counter(25),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(26),
      Q => gt0_rx_cdrlock_counter(26),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(27),
      Q => gt0_rx_cdrlock_counter(27),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(28),
      Q => gt0_rx_cdrlock_counter(28),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(29),
      Q => gt0_rx_cdrlock_counter(29),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(2),
      Q => gt0_rx_cdrlock_counter(2),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(30),
      Q => gt0_rx_cdrlock_counter(30),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(31),
      Q => gt0_rx_cdrlock_counter(31),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(3),
      Q => gt0_rx_cdrlock_counter(3),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(4),
      Q => gt0_rx_cdrlock_counter(4),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(5),
      Q => gt0_rx_cdrlock_counter(5),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(6),
      Q => gt0_rx_cdrlock_counter(6),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(7),
      Q => gt0_rx_cdrlock_counter(7),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(8),
      Q => gt0_rx_cdrlock_counter(8),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(9),
      Q => gt0_rx_cdrlock_counter(9),
      R => gt0_gtrxreset_gt
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_gt
    );
gt0_rxresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM
     port map (
      SR(0) => gt0_gtrxreset_gt,
      data_in => rx_fsm_reset_done_int_reg,
      data_out => data_out,
      data_sync_reg1 => gtwizard_i_n_5,
      data_sync_reg1_0 => data_sync_reg1,
      data_sync_reg1_1 => gtwizard_i_n_0,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gtxe2_i => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      \out\(0) => \out\(0),
      reset_time_out_reg_0 => gt0_rx_cdrlocked_reg_n_0,
      rxuserclk2 => rxuserclk2
    );
gt0_txresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM
     port map (
      data_in => data_in,
      data_sync_reg1 => gtwizard_i_n_7,
      data_sync_reg1_0 => data_sync_reg1,
      data_sync_reg1_1 => gtwizard_i_n_0,
      data_sync_reg6 => gtxe2_i,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtxe2_i => gtxe2_i_4,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0)
    );
gtwizard_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      SR(0) => gt0_gtrxreset_gt,
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i => gtwizard_i_n_0,
      gtxe2_i_0 => gtwizard_i_n_5,
      gtxe2_i_1 => gtwizard_i_n_7,
      gtxe2_i_2 => gtxe2_i,
      gtxe2_i_3(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_4(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_5(1 downto 0) => gtxe2_i_2(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    gmii_tx_en_out_reg : in STD_LOGIC;
    gmii_tx_er_out_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt is
  signal \^sgmii_clk_en_reg\ : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
begin
  sgmii_clk_en_reg <= \^sgmii_clk_en_reg\;
clock_generation: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_clk_gen
     port map (
      CLK => CLK,
      data_out => speed_is_100_resync,
      reset_out => sync_reset,
      sgmii_clk_en_reg_0 => \^sgmii_clk_en_reg\,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_10_100_fall_reg_0 => speed_is_10_100_resync
    );
gen_sync_reset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31
     port map (
      CLK => CLK,
      SR(0) => SR(0),
      reset_out => sync_reset
    );
receiver: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt
     port map (
      CLK => CLK,
      D(7 downto 0) => D(7 downto 0),
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er => gmii_rx_er,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      gmii_rx_er_out_reg_1 => \^sgmii_clk_en_reg\,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      reset_out => sync_reset
    );
resync_speed_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_32
     port map (
      CLK => CLK,
      data_out => speed_is_100_resync,
      speed_is_100 => speed_is_100
    );
resync_speed_10_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_33
     port map (
      CLK => CLK,
      data_out => speed_is_10_100_resync,
      speed_is_10_100 => speed_is_10_100
    );
transmitter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt
     port map (
      CLK => CLK,
      E(0) => \^sgmii_clk_en_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_en_out_reg_0 => gmii_tx_en_out_reg,
      gmii_tx_er => gmii_tx_er,
      gmii_tx_er_out_reg_0 => gmii_tx_er_out_reg,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      reset_out => sync_reset
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kYrcO/E+Jhm4R/4R3+CukKYR9M2FIvcsEHYDIEQ941LV/qe3nw66ouV0tjU2K77WxMp0KzE3bUaN
EkHZUhS54Zbapq0AAlHGThTWWu9TToic0Fogfo0uxbTRj/YKvsYbGHXn+38UtVT4gl+Z+q34s2Mx
S+RksJLLbqa/UjuB2IA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
k7VYfhbczr+tglBVnP2dNpzQUg4faERuh35S6DlbOXKmaLBzNWJuLZKd3/iHJso+4/ki/NZUVDCo
PIbVzwxMtfGyW1fMXDvveUi46OnejPwVxk5t1kIbtSbcZCd++dNgqg5UzMEgptRWzheZuzX0GigU
yFrxhwF/EKgqip1pp6C9cstz8ElT8YbfLOW5ZqJRuK3p8wRTUD9tZ+3ZT4AUQNnb5LwhJYd18bKy
gCZ5WG9Mj+aMW9valUSRFjEY4oFOYnca2u9dC1uGlv48Br0t9pUhfrmTbufRCalBxAR594dFK/W+
13kLKPWgZzIiZRLopKxSb3kx8JrEbJXF16BnhQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TxEtvLMShWARGvALMwAihIuShrdtPpwirMDR7BzuLz8WzVhoqvJSM5/nLMHFGqovxD5hXGIA2TAw
UB0YVlq6K3gG1/oM4RpzHTN3yz8Lt5YW3A+UfuxJr1V9UVkS6LmvF75rPoruMKpllkRnQaQkrdOH
79erJYgSSdvNFj79HX4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Jd4QdSkhWhpPJfQcqGINGTBbyQi4fwpgiNWDB3Wd2IjKeric0AmdHU7UViuSzCLh03DSaNG2q/XP
qatCMMw9/14uzhpUJU/1zUWxXlbRxdCkB/LSsYsRRmVRjaX8PHa9/COyOOXOwziBKCZ4EH/zCO32
LML+m8CiAQ/Hl3o7OkbgzReeGFKo2yT0AlTR1mlGeI1ujqvvwRe1Fai0g+TwEJcmsDU1/5bkvxQ8
aV49pZh6N2SUhTCJ+wLBZlcMIljfD3Bu8Sp/4tL/+j+yW2zEEf4Sl33jw0Cb08EifW3RF8BmuSm6
hUeX9HuDvEf347dVCR8t8qRzeC+0nGD4/fB1NQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
nE6k/lSQEQ4OmPB4XqBcP/LpC07K/JJ0IvLqk0FbQzQZjzqT5yDvPsiRjELAcBvPJRahwOqlfyes
JDXxH4G+XSbtKQtE02yLheyEjNesZ0dv/v3vL+wA09O8khSrVyP5ijRndW00Cf5Bf2IpNiaJRcds
F1ushZZu9jXeBItrh4znBf9fOoXggbdnBLyNjuw7bRfvTeY2Xhe1Z7RpJLgPWMz3yKmlUVxO5Zyf
mjNu1+82dGuZ9x/eImCHDzcLcpca/TdMV0iJAkZHrvuhhu0GfQ7zgBbvuyb+I/r0q0vuL52PeEET
HDmGQS2oxiFTbcwiGY3t/ioXPJYkEEqNFUIzSA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EYYoCPbR+OMFlmBfBNcQ1RKQKD88wkYgxA5pkdacb5EuwAeven6zC8gsLrmbmaf1Y+GE+exjL/E8
csfwUz3cQq4551Y/pgVQB6wc+K/5qus2SV7wqxTpqsWY/Yu+bULiGuBSdS51qWlfxDNujKEBhRPN
GKWkQK8KP7xMHh1W8rO4WL7cLP0qnZ7xSovnz379iAYpAJOGf/f5GjM87wrRCh+60BUmNbENwN6h
Un/7huetrD2tvDcD67Ox5Dkto+nybbrNNH3ry0zh96Cq8sxNBI7cJ/iRp5kCBgqxCxELTa7hlTHW
RWkLjA2W/Y2HjatDbYo5U0A7bO8ORiG66IX0Kg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
q9bGXHBOyTLb3eTSnDNZfQbfjyoc3yN7NB+1C2N+mReGSJxWRtlWWn5HWbhvjoAJehclGC7OtjK2
ZSTJ0A3pHY3St3rul3liQXKD5kCQ9+vFLUhyKlQc08mhaOXPkXVrLBkSbJoneeg+zcwJuKQzPvv8
Se016G+DYsP9PPIjvWbgYSkDDPBmrvDI1+5mRe5HwZFGFGhAQNqFMnPAskAW1MwhObzaIpkQKTZT
7A6i2BjYT3UzWyOCYK2zgjiB9ZFwChUw4Bwh+H8Xf2j3ysF46VVr3Y/hfiRxPSHR8Jb8iMEkCJjf
nRAfkr8Y2ZxDL10aUR1VFpL5aHsLiRKnNRdZXw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
nsakC0nZIZNi1X6ujQodgmUw2UIdYzuFQ4iAZwA9YfvRrxXUL7ynKQCgPpNVzwJk5S+CJlgNjRvH
avhNsBU4C+cBB3dvqouQ4tOLrtjvGCn/tgPDevuIaG5LBxGdZZ/MOgVEltPHWIYycz6nfuA5/Axp
6IIz71mUhQT3OW6kWYR5cK3zVKmHXkQGZxfNAWG/Pw5DHuc9xxTQpswaIv4ECw8olrxqfoRkzz/n
gmc1riU255Qanc8CpzTXkB0TXLYD8b3W4k0EIAYhAlKk5HVAVS9D3DfcWg27dKxRMm5dVH7ddpvn
9W7az/Gv4/jAcQ/A2wvn+5RGmVdmY2XJTvnb42j3M+6+R6PXkHvxDCRRgj7df9TYddZWyOeT0KQd
DnIaIlkFA345xytHveeTmDy6qVwsD6GrlsYJS9tCsR6FloMwjoQcZKSxBqfWh+rvQ8/8NxsGVy4v
3tFI5PwOhr5e4Nw4hm2q3u3mpmtv9+BzXIuf1HXxWr2eSaeu22WHlCsg

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuUgcS5b6yfqTuzjufwmIVC5kWm6y/3mx22Aii+Dgdcnv/uLoI9/njjHdhb7hUlsD3Xs1keDNIwN
3pNTWeUxyZTJzKR7udvlJMLBMym3o/ECBMv+uN4BToB/hl2qqhLvFAO/r5AFOlliZqDwiGcbQvyz
YxE2I3qA+lBeP2iX2/4t2ns07deHzxcGsGDpvkWpwNcM3RmD3m5puzv13u/mWj0iTjzSuDu+lCO3
EIjElwRdbJl/F7N/czlKYgmKd6feg7/nbSKTQgrJk+bEOJwzrhlLGQvovZgtfM2nxWwlvulcT7sS
n2ZxTDzZIZJeakYPGSP3PRWLzaOntLk4/JYNoQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HAfLWwf5IE4nVH0RKu6Ckfcag4YISAB7GxmA74RLd0WtgVtvSg/hiI6xjdDBajL3WlsS8r0EeRuE
7k3XV6Iw18PLWYY7xEqYXN+4UCUMJuuhFnCKbupuHsoPe92DFCS1iQmSCu4KA4if6La2soKs0Eai
lizBuddfJbplTj7Z459Jc2VAD/slvgcakh9coxr57R1xf3xL+SqtbztnNWXTWebaVsMi9o1R8+q2
Bw6o2bthJTK5AjuaNFC1mXchmICuCVK92/JyceC3nXwexvYK1qRmiOyoTPwPOS9/j/gup9+/1Be6
vYxlYOcskfzyxWLNti298ohd6UCc2uC5C4Rl3w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DzCZLHkutR8dxKMJJC1uS/LdG9PoCtj5GsOR4GKxJSZTHbAW3Lwb4zUisDiKbo8nzvAc+Pc3aKIh
FZY+iEihN/UyNBp/ZVBx4xfw4KiNs0WcNidwHxnj/AmT0YahVcv3MBdpFE4TvDgOFqEqCr2KvrS5
K14RY6HsADqifYcgChtDVh4X+2Nen/oSD8dZS1qLOsyQr7ETEhogVmc4Gi3TE4/HYjm8lV5GRuJM
x1+0GPRONu+RFuc2B6sidWODYyJus0b7HVqnBAA8gMcV6twjAADrnyIqZwnPoiUCKAMzsDKVKhW3
GrlmNwP5uDSVq/4QrLJ59GIzFy3EXCfFTYr7nA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18064)
`protect data_block
sTQh5/rlCBHc5bMdzE3evS3OqWbvoXUVnFJcyDK5NV8v0A+XQdXeVZix/iCQfykMkferfG3BMoTW
JEsuVp3Ew4RA5oZXnApglSMn1pUAVgQrmYxkGxdwXCU8RSXkAbCGA+Vc3LFnzSXzZhvRg0V4zWbA
jhYzM9ehbLMuPph/C6gfluv8yPQKZRXS/F3J9RD9hFvco7CFjJ0JhLBih3aSF/4zNM1wDaJPmSDH
e0zbskpen1qsTg6W5Nvb3w0bdhw2/NIeLZ+YrkxsoviPBP+tOdy5vfBCe3rzrTLdYh7a73Ty8Fu/
tobDOmNGTcCYGoqDYsSLjb6eQqe9lXWLxdO3eklrhqh+UNGDqwDOh56M71kpM50h8HJ71cJE70oe
Iy40VrOJrLNTWb11fc3pbMFsm1GSlpfiJrS6fdowk2FE7pSFbNoNFnCW6SjoPGxLy/+bjbLA4sT3
16etfVfng3yOM6IE61rhjKq29RHAqwRJ+BRHiVsN2CN+OcH5Mlvj9zkwa5XTi3wYEFrPTEuco79Y
VauzfNRPB77DSX8YMNR/rzRoAMfAfpKDPNAKjzrSCvlzbSVrwxBeqmlVXtFi2NQ9MYG828oYl3lS
jp31uWIX1b3rTHi9dopLb+kIvOMoSiNhOAbpnbN6hNXVX7mXR13sVxSjSQaQMGoC6aYGs5WQCE49
1lqL4Iy1i1PTRR0cjlHd5jC44firVDM4ZdthaCH6NgWHveEQzTfAlLUvMWX0etWxleB+6n3rxJbV
a9gtg+WU3yvBHBYTzxDyVKVQhnjTgErfwchevZzCzIStTN5JO3iJbedPNU3Yu4dhkJSdLjh8Rv3r
au62mgA+3TIZ0H5xN7HDbAee1/B2UlFmkESxH3dzVadulf8KYNob6F58a5Tl70rqZ1KeR1gXA5IX
QIf2Od+pxvFPQkCNvRIjGOG217iiRxnOQe5J3AANJawLLyiggPSoJ+Plcs6/EcpwKYf2fV/u9vOK
eNOEaqG0bXeN3jHWPZVqi7Xo4rzUbc4iMVsj+jmCj3LlY7i4emektwmoVz0rect7KkXgEhYDTwJW
XkJR8TtZqo72Z7tQek91ztt3O7K5AMNlD80UoXdBkWvV8oDErB17ZFKBeAXMmp9Nx3NV54BefPFj
GDXg0PlO15viXZZ8phtG5uC6xFsELKK283GuNTnaViyPeNNfvktHI5cM+k8Rs73kNbL+v4inI3De
RcePbgsVsERy5YBAIP0EvDeDTz4/G9dZ47sanXjqVa4PL4mYBi+3L3FH5jd6L+LrOnBeJ/VqmITr
hpFm4q6fBC+3KlHGjb90D1lwRGS7LafmCVGhWj/+Z6ZTR7e1gK5nP2szHMLfc1exvQCtuXxVi9Cf
Capt4HqdAHZII58rH76FTa/6zHr6Jjb2JN6ZDCoPaCQYqZ/H4xB3ZeIp0ffsr+catM3eUsGmv8BB
mx2RT1v0z9rj5qh7pw9gyCRlwU33aEjcR69GI/ljGgwqKqH6LxvomDFRZMRYrUc0/pzCw+HKSL17
G2XmLrors9j6FSz7iJvWjAxneCRi1erzISdmwPQ8O7eXlKPwFEzA8oQVQglNLsHogAaqZnFi3yfo
9UgtjJzipROzIg6/SKDD3g3YsV3BEnpiuj1TQaxf57rLDnLl4am4Y4i8vMJAXuOVXpB73LrY26EH
wwSG7xTSAzQd+jbONKRYQ1g4d7u6H9Xo09MaijNewmh4dz/xyBUNb5GysO2JuKVDuAF2RnvmZ6lN
4+iKHLYhc8C/r++HYcD5PQkSbHE/+gFkC8gd4zeYiT6uxwZTMMqDwWaoLpsSFfjVurMbDBnzChcR
lprOP66fFAO2sE/lo5eRqZnt1wu1VR9399CEZWiAoPDToEov27mUCyd8UxHXIAojHW4xBiYSYfbW
0J8wWFU1SRm9B0MRL90fMxdK3KyucsPDORxsVBRs+qPqfdtENtXO3szPoN046Eb4Ho+BY9QFzu6h
C1ZqJMa+3Ac6awU+valhPjWQSbiun5jp8bGg8o9H4IChuFxe2kLrAlxywB97DkfmmWlfNkkQ+pka
bs6aOLOHlu8b74Zvkkc8nkmQ1uzUeITVgd9MZWC8FYSj6hFDl6X6jGPI40q6LfCcdCsytpn1r/Fp
MX+wyVNvMIHxFZ9F3UPwA58S1qJsvGS2Tkv+MgBUnbsGdigE3ldHBD28DY/q5mb4aP8zgqgYE7wZ
2fuAkjUi/uesBY52Jg/+827aJjRx3SLspBOj5ebbiJlawJ9j8iVHnYq1pJedcbXoaD0ehHMJpYdR
+pxufYS9iuDcFSQffz3aTG0PphLXn+VlqqIeRl6x7R56/VECGsARM4E72igNcu0A3JZQYFylTTr4
AOcmFBbZNVDzHLl/Y8eQM9iB6NwwOmyfXDg2ooJh6WbNgQfSsg2O8DuX1i3HeWo54DccdIFZMbGM
DnbabRuZDKrEAVMUTmmix+GVYElWVWZ2OQrLNagvaSiNeUVSrm/UUJorXe1MmW2ZPViXrZ3tvYeL
LJfwHkUjv5Wegg1tlElD0Eynpt9dWWgwJdI65qXPlr9TG6uz32W8sSYJ8RiuVKMmgjiGUJe7bs1s
SeqmMWIaE8DwMYyQcA0sAVPQwQ72xdCn5XKU/d2kJnWJY8JGLQss2T1uHGwPzG924a5CaTvOhgGR
YHlZ0nMhGT+C3XgT+AI1ahu/9U+nSfrfLvBh7AF7bRnWD25hdfMilxESw9UAV8sCgGvs6jPFkNBk
Utv/jDEbSHbiOPnYPjm2//Z26GfhDafXX4CBZwLHIcSKU5lRX3PK6iNwrFb6MLcYBehf5giaWFXm
LwwcdcxF8F/eRM5BY4Qcmw/yMPxrIBmgnEXFKu5Bs6Vjdwgt0xire7ecgLfRV9jSdPJhmkMPYkzo
nvCsU7+Iv9G8Bdr+WvHI8vR/zujW5Zfd20NSLzDDcek+tbO00OQAxB/zK6Q/OYSukW3SMHG5XVN9
EO5V6zjYjgIJxW/mvI28nk9E3cvmT9i+TLE2f20cL90KlazAB/uS/dnTsJDGUyPIjhFKu36adKS/
ipE2PQk07YJC2Ueg+lL3k4EBSFNJQeDWWi0W8R25Cd3yUUY7TeBwsdKGNC4aVtU6+akxtI/OnQCy
z1EqpHVhWCmMLZJLMJAFkXueu1hgwOA4fjpy9TF1WwfYpnrYa/XNBwy9KlFYaoLrgv+QlswCmgxd
pBPAlSrT/EyGbb4a6uByLhFw4xJIrIJDukXw2EsyVMhiChuIBxf1j6O3vdo+JTBSC2u0nwdX8dd+
mOb1jCQlbWa6nDSI1eVtqBttI+HeBaxxWfFCARYo+qvxTd6cQBqutWTqgsi1+QWoK7d8xyB2qr5L
hXI49btBRUeDf4c8D9CLVhTDirAUu6bTlCc2nxPnnOq+R4FtBWGT5BOlPWQwLqZfBnp/NfuSLehU
wW3+8GT1CaZhsADpYNzcBDEIRDvFyWKJKzB0rW6M70VSxvuXqIhDgFpQdJ7PHL9cRUtacjGeSgi2
zAFYSRGLqHh3kU4inGVJ07LtcLk9l33mJYH7mgpWzip7QpZ90Xak36Ya7CRc4ZgpYf0zJJE+MbAO
1KMuWNoHjS18Ng4ZT3NowTj8f9mm3/+T/cdYSC6NW1ytcCmP2auVlLoMbI+ecnJQBlYMOs2lQtVf
+pVi+/Wj01sa1luCihC99344zkFQRvPDwoGP0rGCtJqJqmfQhKNJKGCMjGfpaBlkPo1FSU8Q9TiR
OBr/VbVtNxBUV7UEGX6N6ti+r43cC47Ggtv5iC7lQ0g4qH6m/DE/L3VpWhKmdfqUG27une+V7pZW
0KcE2N1tM8Gt6boRm/M2DiUDwo2EHP+XiQKbr5H9Yi/5BEfcTcwD/Ufk8ZK2DxGIMjg30eDTLJ0C
8QHEEUM3kdTMhgql59pRFVHrrpby+J7NYHn+G9tm2/AP3Qo+ame/qac8EPYpe3xuNqutnwD5WoOt
6wbZMAPny0vFYqnJj/dku1YZb0akqtLkjqz4GxszARKVpSIdVxY/Agya+F7frWA6bOCT/Pa8BiWJ
NIPGmHRE1WK7aLVhcgoB93M0MGjfDhsxMy8Pk9BeJX0JVMJdWBJ4AC3xXogxTQudiPSmN14Iptip
ZxB9OeEcFyM1KWwJ65+onKUSPQ5QAgDU9XHZPrBxyXeO4WANAp65KQtIewQem5neun9dG7cAdozg
UNmMANBCIY7PIY915oPMGNKDUNdFJuW1gItZbc3n4TxaVVi3xFylV2bINA5WN1rYMoghh9k+cJ6P
HPNRWInfU99jRl7JOyxYG5CcUtNa4P0tLgCz321QNXfJF/f8bs6F7kcQh2B6ngVqbuMQrR6msZHI
l5c3PxTJ/BWqqeK8B1hs9gri6KktnLPpT4bmkkyRPAbZHXYgJoswSBayfZt1WU+5vpUtmkDXN/NS
Xfx2YiY/lCgT6QVeT6apWacv3wgwd7D5cpL9VjInGclbj8KopJkTId/DoAAI7ghHjKjv/n9SAoDz
oaKJQ0dcI0q02XccE4HTqnVvbImfdkavK3WpiNops7xbPPyuhcVCiHGB5nPUu721M6BKN455Azqh
iJ9k0xTCS/pj4zrUCSErDgT5/u46+ZBvK83NmMZ5IQ+Rv0RjshkAGwnKLS22KePim40B6IPx4S/5
wM2LcMf+jlIXQINrQfoRGIWQKekD6nMTRpjkG7P5k+FfoT5Noz5D98cMiKcHOOnWNxZvJVyni1Mz
HByPqOWPh3WC7/mbVvhZLbuucDIbIlMDbsU8xG8q4G5Y8nyCWQKWs9V/IZZ/sqU3Br7bLE3+5beE
uQV9r15NhYzwHO6vZH/OUhvRWQRgPycl7tJkW1E+7byIQTb0nI81Xz0ilJNlbnaTiVzsQIMS2SK/
mOoMQKnCSgEMHicAg0mAg/qpSEKU6PcxzDU8HDaPNdVANNtucYcjWvpo3zegfxVk0BwUiVqnJP7n
U4UJSQedf/kpNqNTQ0Uly0+MbVF+gIc0ShLUiYLzRSlk6fCUti2mz3iatEaUl88ArPYCupnsJx68
vz2m/jthlOvfrXiJyF69vwu5MTOREnPzwwVGf3K/ENXN8nEMg2cvkNW2O11AwzdjsXA396Jg8AUu
OPSrUkLhX1VdLWSYO+IIKXXyDxN040wtuVNBosebgPakkucqCB6u91qPOGBCTbCiHZo9Zxw//mbv
MeS1GDX6EioK8kL2nWsFaag8ouag8Yw2gXtCPBhouFksUwNERh7gOqfwa+SIiQFSVfY0cPmOwvU9
SjloMobJ53bq5IqNgGxREXUPYW0HxHEhe8jHXOxiQZj2GXk+AuYI9vbenVMKOry21kVUhKr8IrEs
cwoI4avqagVbUSzIT+LrqoFz4L3hZYuZtYMkR6iGS74RUq0X10wAKycFuEYW0uaHylyVAFUklusM
nbtfZponttYcC2oAeH3j4qWEzsdF1Urp5ITBhCEEdHRJDkUNe72Sl0Xh8NBrTK5EcMUYrfHXhnfB
hgvKik17maq3HWcFqrZnCM7QdhTzkdGonkCrB187nSIn+94fVxVdCTUlOP8PZHEYiZNbOu4lmkdg
px8d/ytGabBZVlMsdfS8PihsioRd35hrR5+ClQdrcB2IibONcz1M6Y7dkyJ3/JpAVuVfiXLSxeiV
gu+GYHMbZxgNbfe7TGTLPrmCsPpepVbLz0peYL9T4ENszbamhAD8594aPQcvQYQ3TNaI/tVoRtoa
tFLuA+QwDuJnwKXIUj2uss3zR2GTG7BTeQ6VRW/M4+RiR2U18oK/ZBrKFMM036ecMP7Ez5mqq5eM
1IR4HqVuPr6H90ZYWZ3Ha+6CD3CgIqZDq8dv4AnvvoBNdt+sBFXpA0DO4h74vLlcsiHKgkcay7vm
4bffDOptcQ2mLJBdAJVcPKVKNggTd3dW7/guFLd7OjV4I6ivRVWtzo1o79nLWyuoE23JkjFC+9Gh
4gSHVV9c8Vmnd9Dls2dQvZnOdyZlrkpN/7DV5fOblt5Cuo94YXcXDWDbwn5W+upyXDt0nVWGWWBN
IaoMR4OFw2L1flIiNxDIpzHdyNFpu/tiBk2pHqTfX+uAghQRDxtox3UqmJE45tLsojlqwL/ZKksO
bHoLb8+eJkwBmDynqJVQzSwxG9nxzdAFOPhE7ZcQegaX7opatCFd+ufd65lYsLV12+ZwL45TX9Rj
wHp8d/b3hpLrN33l7IJENDp/RjLZ87F56j5BsaysqZ7hCf0kfgA1tgsCl3pExpofI/Sd1y6XjVKw
MG0FeBXVOaJgCuuKnwS0GgY6rRseWqt6wbDZcrZyzLEcH9Dw4scjjhKt/UzLWUIacTXwl3JmLmeB
qFBlu42jvvecv5sVML0uotVe9e/pPW++nMSiZwv/g/1250Po0SqlrSsg0NOSCD1imwZ5DHmMepRM
czndNuydo8pCzwzHW6yxkMDjYSJFDo0AYMVJ6Lkqamhy+/h9F8e9wzbOiTYK2a0J83OOk2to0TqY
wdm5WOPZoT6RvnRqn73zvEFUvQk7XDTqTwrm9fgkVaYd3PkV2eHJqMNcOSlmyK3tX09n8nx4tiPZ
ob7L0Xuf/SYUzZaWnTa2ELJFL3+b8QIa6ydMzSUo8zbx++Y4Z+Cuhttr2jE1R/i+kc5UUGEhuuQM
ypiXtudQ2AJUGbUeFea4VjaTIx3ax8CWngs2SOcOSGPi2yDetd01FEyoo1sNtyAHx0pAz7c5TbaD
ikVn+oDCQwyqyIo9HxRnrHPt+VS/JllAfZBDdZFFadSSLmQ8bE4TtmAhABXr8o1o59T3vpbCKEAE
H1uhgaIOIMDa+ED0DRb8EnIWzJyA5L26oeNQYwh22z1rCNi6MDmLqFFXrU/rsAq6cJMh7v/CBEsL
DNQ+hjl+WZ+iVmEYfvCCIuu8nf/dhJR2441tzr5URjxoyR2Wb8SvGDU0+qvlF1V5m3V7YQIuZ/XQ
lxNeDroDzEcLEipp5S6q5uY2K2759qc2p5AkEsLUOSYg7NMlJvph8oG6F0jLUa+kxYDdtj5VTFIR
2uy+UHQhV/J9uCVfhZVSQxZROo0vBaHWfrPJ4J2vnhAxf3NfyzY51uvlp6oKMIW86GDgeZG+HU7R
zE6+wpADyF6S0VBuaCOviY0IBN2VUCA3atVxTF5OmD8w8fbkRo/w82DAqSXkBWBzdmad0HD1CFIi
kK/aPwzns0SbM/fDDmlVfNEnTl3Nj1E9NxJLlbzoK72s5+vvFJF5IRHvPLzDU99ZDalAK4EKrE1a
yz6VRKqyYmeh+a1T8Wbm3/O+bJ4xCOD9T7744cVtkiQepYelKZDT5q7BLeXD3IHK7osPtTY9PQOj
CcS0urXmTbtCL1BxM5To55aTJlLt0LDlKhk59fS/pH0LMpXVeRNi8plxF/WJ6J/QNnl/YMVu7+fV
JWArE+ZGjxWIRQQFkhErElgMDwAyTE2G1kN2e0uoezOq5CQEbkP+t4qyHMnfUssC1VAvO6w2eo31
kvp8jWbMQ990rfHkltB7YOr+Jm0Jo7y4DlnwQBt5ZNeryYaVsgsFk38XREtYfQs0tvrc22B9JSe5
FIPIWScB83w+4Po1jVUOBDPEuxqAWpt9iFp5jzjCoQjwz6Rgv176WjIOMm6kuKC936wFBzG03/xA
kSdX9M8FBH2xgHpKy/1FWJnttm1Am3Od065vrQimKiNbsEj0XzovgWBlufj9szR20kr261S4jZ7t
DwYhlNM/eov1wxxcUQm9bAY86WxGV7HHUnOgPg8OOnO+QG+55tbb9V+2VP2WtTyefLysxYjy8E7z
05chcpM1oATIXmw/1ey0Zx6EAMbvYEbBBLtjWVbuu1/Jou8MXYPiJnK54p8mb5KsJbLVHbs4yxU5
8gAzW/trhY6ZN679sFSGSsssK/PnkK4SKNYHI8xdeT+Hr/bEKL1Fz7NB/SGbvtFzSrFO0celKtsV
eiZEmHv6MUqWlatbM1GOVea1D9THj4mwNDJx+NX6jWjgsI7OciioDCYvk5Y1FpKz0KOFwjl4EVCn
NY7++EXUGlJxv/+pqJitR7b8CXrLxB0TahasvM/L6BaV2WvcBWmV3V0//kZ/aBL410tnlYE9lNNU
C8MhIsFG2ZsyulJnuYCagG8Vyww6rEpJh2JueTq7mNnYwNVdVCAvlHkDTG8P5zfxLX7L6cLq6GOa
AT7a0HdRuAFPILz61Og9CddRAzRGfrbqxw0Eik7qMgjKKez1aKhcsQotnF7qx968QOg3fH3m8hwd
sP5+abCDgiK6cJ85l5+lP3y3IBKEJiR4j4XFHFCEH3tl0BxRgxuoyjiV2cpinTD0fgOqaORIe7S7
91ZO/nwqusfyTFG/NV8j+1ihLITjQxzJuLsog4DCNjK5+dm/ehxQKAHbDmITI3CbNyv0EEkMAbuK
gxEoBT6F3C8fHOrc9KwJhsaV/uSr9o3yOTiVo2HVTfNcwvaxPZaEWvYJHcvZ4wzv9vhA1U7WG4dC
qnaoX/gKGvYY8LM88/oggmWT+9dN1Z3ftK1GcVeUO0/KjmxotAk5Yx4Y4TQllaSvUeV281jAnSTT
9mqMwS4XzgzH4LXrLio+Zzc+mAtc+o43Su68gB+HlrVEYlX7KhFzRRMiRVRP+MxH6aKitLWV0M7t
goaP+aCsHTS/yWAUXm+zBUkuWDDmrqqdnDq3fvSZFJmivGUDoxk24k0jAHJNtXgil/7UWpd/kKTK
B0RaUjYrvEKKSq53O64PMQsSUycpBvhC2kOukjcgD5XbacJVL50QujQmPr7tjzIYP6VnLgzyRhYS
BusJNk2I7SfejdJouZaOI2gIMywl8OKC0PTPMv1Fbr+aGTYnWYQu/0LM5obzj4+ZmR0/KZ2X6LYw
Xvbv/ga32/SRVbfF4q1nqQjWedNzKS9f9SDI1CMm8JZibiWp7h9x57eF/TUTM3O5kfiK8bJQ+rhp
5qlsAnP/JD2/8Q6WdC5rk+6NAa7Yr+21/XwORuCVempy7Y7+NX4EBKo68Zrsv6dgLpwfHHmSCKe3
b9mvjiAoZAvHyBx1/OHmfdAmznU0/a4tBwLv3ubOis1FmBBjvR/xVEsKxsKzujYRfPn+wNtVE+wE
4vpmZUR+Tyy8Us8G5tzl7Y6U93YkUr7DgtNJ0MSaM9os6KAKUM/tHqOeTuAV3eV0gywfbhEalvVf
vE/TsQFuMHNt7AhXeqtIDdt1n+8HUGBj5utotUt2oQJg70Qs657HFLWwNc/rLOjGFgeuAon+x4qm
DbWAqGmgC/hx+2FfZYBxYgH9z8zYZ9v5zLykctkOdJQgQS3s1jnDEt/uvGTz9WVBKhIYug+n9Lbd
iI3VUq12MWRkt5skiRG+NY1UeOYQunX+XSM7gc0DA+vtWD7x/dVEbZLRqEv008wIdRih4upcU56j
/IZI/c285wwfSizkaoCMqI9aW51qIa58GHOO8pDHUW5fEkzN+NSRq3ActU8PHe7vifc7QC3RoLx5
dNeHtO88Sn/6pyBQb8EjMIyn+iz/VIJPYea5WnAdRtFDiAyBMNs/9eu7siOIsDb+dfcsKm0jATiX
wwlnJV/kNBAALAW08o9KtipcGaiulWHiGemuxhnDKnd0sEZV6qkXBqFNt9C1HkMaM3ksQosChVYU
cc85EVgEEYMEsUlsw0OJMMQRNE7MfoJkBdrN0ttNzwK1+JRPRyaUyfsrXu/dbgqvSbYEmdNor0fn
IFnJyL9KsP1KweDuXThjlN70n2ONvDNSH5asflB6t9LumGjLpaOY3JSQGkvEO6HMO9/ixkNggnqS
5B0RIVWv7G6iFPcJWEcN9uVBYQo9YDFqziniofHSk4DJlmpMBafR96ncNzivNa2CnpxrlYG2Dryy
mKq2FHSOi02fU4vnoHBA8lNrSwfp+8fvEbApsiM2tcYoSl6adTzCdUxEdjrn5q3r7VQEX2q6dueL
hd4mre8H/kpcYFRO+KEE+6N1+iuSFwzM2pDSHU0iSlnDNGpCgfPNL0Ym8/KoBhBX5UQ6FPv1AmYw
apUvIqjSayDdNEc206pRdAncM8PTrLpEbMiUmbwNVf/AYXlRgkFGr8pjn3m/dQkdSgYfujW8+wWn
Lx9j/nb1uFMXjWFexw8/XoCF/15EM/vhDlLErJTXyu//fdMcQtzhvbmY1VzWgKqL0acI/EmLeoqw
jjz92N13T3CYdCIGvvzO3nb+t97Ydpl8htsjWcf0tqyDJqUMl1sejt+rVM/cM1ZWB9CGfHryfLOH
eKjHsc9plPy6ZA5Co1M8egAVIpwqlDgOuCH0iQU9taIJx2dbfrWAnymIEchgkHAoAycIidjAKSKO
dwQiNn4A7BFzfaU9KO3065WnoWIQhP+Ii+4f1Lt44nQtyyzRoftGf9u9pzM39DQ0psUN8LVrGIzA
147DHhvShDevXc52byQUW3+SEET3aUhrRorwJbZNdcSRIKgdE8frwFPvIpZXVZ00Ozm+UNHr7uK7
eF/c4cN9N2x3ajXgMaoUvyFHfijhgfdTaLH4QYoG3sSUYEy1Ef67lVKVnMmInLou5fKukxGM0EEW
Ted/VZ5vpiloKjSwbkj8pcASnAO9Pr8iBRYURD+vGlzSaQm+ve50KqS2u/u1gi4u9IsoZb9ghKuL
vLsDrQ/RCerQRankMpVNyzrIjHNPe6AgLX3r7UN59j04Esxvc8buYgBvGOJ5UUnLtXs0ae0sQngH
Cg355ELTt9OxbAW6VgUNdhrMlWjrKEDIu4GJpznsocNRlnrgMShP+tK5WL0dNNMl7zfU0r6a0wn4
w+mtOZoSeDS+XYdD1fPGaWcd7DlgWL69TTeOYYiwM9c2dVMxjB8l4WpqSXDKa0Yf+YLi1l+nIJwY
xDx6JrN7AfvjhEmbD7TfIStHZY0VbaiAnBTinnjfIsVqKo7lAuBwCBy1wdxztpa1tiYc/EKWdZq4
x9sfFwv7r5AxS8cd93LlT4EX0efnlKBM6wMsWMiHM9FvoQ8jgolTQq3pHmZYDJdyMaXfnAs3uArU
YrzsnYJQCJrBfDGvKbCffDcS+eiwzA4AWLPxHqI0r3M0vtRmRYvmS0vL3Uf2VVdQpX/dH9o0RqJc
O/s5cxkdN7skvxmFNTqTBqK6T5OGI3mgYXt2Bqgfnxq9OV9qp3DJnyw/GBPji9qqI1lEnsQhVKJv
dI8+OmEuSFBZwhjhAupWRx5c/+atmuafdqt+aBoDsjFLBvDnMX3t0DADIk1DciB63BbHQS4Rat7P
cWgGNS9niopitRD3sSASPV0euwv8OTLf5IQmKR9ibU2s4uhr7VKCXSO+X69BUVv3uL62T6w/1IVc
T/H4vsbQEyK/W2fH7feTdsBwMdjid9oI63P4K1STO9yuV2JOuqmSVoS7cPWOAg169E/rv4FlIEMX
s4q+i+BpjwehOpDFJjQ1IXuJiv5Dfb9N2Z+dZAP7K6qHsCTBE7G+KE7x3N6Jgl+jDc4jiz8QrPn8
d8kbBmpk07AQtUYuIlFwbAuCheRafnm7BoAlj6XHWXMc0lhcPfTYJ3cIA/OmCWayhtxFSXS+UF05
/JoT442FDZf8/vNyMrPQZOrZuj3+RSFbX4Yn+hw3P5HLl/cS/zgaja6HlQ/6qnk2pwQHQan9UyZx
Hutk5zdfcvvPbY+9O3OR0bwX/osTInBt1b+czF+CmaQ/3vxTs6+3kGwgiBfJOAhXiMwDUVQNSnok
if+oHM/al0TKyTOP+DhNrUAsnq2K+cKg/6mzDYvB0dGRs3V84lN8Kpi/fzUG5mWhd4ii/Cm5T1O0
tUwz//tpz2I9vsrK9RXvLw9UnsWMMfz3iI9pYOU/EdRAfH6PbVcZdGwSjezoianBSqXkMfQFhb/e
wjZxKygybclaYTyiPZeGnZfsnQV21rZnpj8926XGQWmwKP66I+KUNFlQlJYlmdC3GLCHXXdvBQ74
0HVFc7eE4r5qfQAD+BEpVvWO4P6zmX213nhhK0+waWFWX9kqF+A+59odUNmRw/FVtvypUUdiuJJt
2tzEQHFp2T2QUm/XtW0WvTTTbFfauHJmmV3h01EfcIEFwSPuVGtSMlAUEBkHHR7QYW/yJiojPwIM
16LFo6y6RieGJxCoEIB9X68i3MGSgP6n4T8nV6qx0kUAQTTLM5IUT1MnwzJL4++YB2k5SsyGTegH
XD4iJY+dJa2YJDknrn5FOF5NVfV9th21nFwWBfa4yl3hpVp9pLTyOgfGYhcpTdc/55jFaw0jtCCO
J5BkOl9GibhhM90IK7NBo0OXC2R7PcRYEUAdQDd5NaFOohYzWNE57EWvVYk566hoPr2xpxcRzv6R
wxa9JatiiIwprqlgB3zcS0qeqoGV1pBLLrHCc8y0Fy+HOf9GepGl25nrV8A0FpaVDLhlNqBC/G/X
UnkzdG2DcLia0frS2njVrEGGebhJwej75V9n7lRtXuMuRuRTanmweARSIlGbX3dsXkn8PMYdjsnM
Uv/uQFT78xXUA7t08AhOsxETuna0OUJoBEVhA7glbzZ+GcqeqsbEhZ0HVX6spkG9pabN9pNoDEZz
fOQs1ucLCgjFCJTtMbYsw7cm8+JEQ2WiCZexZ3nVQ3rSKTdh1MxfTDV+AwqGug/iiVyj0HJBhl8F
kPh31cgdtfSO+ePfyX4ET73PZKToQD3uEDpAaeQLqaPBfCNyb6+m1ZmNI04JOsxUBI9+TlSUE/ul
Ckr8SrRPplrU+m+aDWy2EQMno28GhpCoqXH+ZvNj68n8L4e20hxMdtAn0Lf6bjyoN0anATPdIq2g
ocYioVwJCo1vI0jrAXSr6l5xxQFcIBfNX1C6M3x8p9sZJevF9UnvBSRyYyBvzkwpmfRKqP/WstWu
n+YVYCoSxdOEVD8mvfx/u6+ULFuBZmyjaYT9+xobtGPwJeuEW5ksu2tt1+7X9bpAJq9tdMKpqitc
sIY6WkifzzsMsCQopKv5++ggl+Ng044ORBYKQ3cGjWwdyx+y+kmLcHIsTiQbKTMf//X/TNddPxd8
eKM+gosALyXeoDPljKyb1k1s9u8rC52UOh05kF6aHz7FRPKYC04xyR3jier0s1q+BsP6HEggwCde
hN/LPqZXHR/8QWyVP1mPKBGQRS/kFP+UaAdrwo/UILgP6eu8dePRbg5pJ4UwzJ2/LV01eLwpjjHT
2B4tInFTHZkDbCHkC7Nfjgx8F1WzAa30akC62fZwBB9CtwK+psSkyFROPwbi4r8JFEFjOEYEJcqD
kfIO8ckpaD7wujbDxtgVjQ0rLMv+B+SiUcmEIom0+1mErl97hybglUvc6s8TKIF55gWZd3HFl1Uy
U3/gq30mjPsthwKL1he48+TyeRvMAuHT6uyJz7SiDicMHG/ORiByyfYMaAsFIEEVArVfysN8yRWp
v1PrObUKGMkDdYq7ZSTLHCv0gm2eXcljkHeBH3vxuqcjdfKSL41XXA2XgDbgTJbBloxsj8gWWxSc
ATcGtnNycKyTmmFaN/bTVUEXplnv38F3pyBLtWwRAdHSIe5dH9lP4Yh8zWM3R2bVmPinY+L1g6TN
USA3YI1sJ0xVLn8SQiIg9JrqzDkKQ0zKlrpGiveOmnIqQR/Jm8nk9fVNbQdrTlFqJwUPfJI2N0sY
Dtz9wu8z4BZrjFAdCwWVaLb2nqDzpWD5qvT+jbBhHYE7vtAOOW3He4dUK+A0pp27QtZOLt86kRn6
4NM7fbmPGC3ZoEnTOKEnX/UZXu2qCSwzOPfXQsJtNxpg+ly/aXK5RG4vX/q8i6heJpzefS0Bgz+a
NZ7VhKtLsMtnXHNP+LlvLmDmXJ8l401Fa/20GKBtVW9qnsOHU9DQ8FSNuVYkJhU5MsruCPuh25gv
UCPhqH6wdUo9NEJ8Cjo3HSlx6rbigc5JoBRuls62XJToWDp/xM7P7k96NG5NvuU+DVxHOAMoGRc+
Urv/5e7ZJIYumSHKU0cV9AN14quBCHxGvqh7W4KYpVY69vFsmTjsutzT7MTIT1ofg3w6NRe8T33a
zDF3T6YJxh4zVQTP/2VIljmmyN+05YuxcJ/O100pg3oZjiXoRA8hmom1rJCXQdYtFmHUkE1g7p35
Q/0YiuEtEZUFVFRyzaBJdCVnfMx9UiV89jZp81rkHGokwAEQ0geb8216uiHyn0lwR0G8/p/iM8AH
xVAyKE+tsH4dBVBnWJhXqTu3KXLBf9WHYRQ3hAmIXgfZuYu55h2Qct3wwS3lTn6pn6++1xbGvy9f
p0B7s3biQaeUhrDCi3JseB/U0hYzOAjz1kCDWUAvO8tsDuwch5w7bztqqShp+y3J0DOZXMxTPLiZ
Sm5ZKqs4f+w0/VZ2qN4xawfRpi7eIPMEXnN9sRjGwVwpv6A8w+kWoQCdFaE6VJAa7GADU6Ng2MFL
3NIjRre1V/JyKSB8B39noVh1qNEOpHKgzJd5ZCbsuH8UAF4fcAvHa1IjNENxrkWpnIXeI1LZAfJ6
bFzN5TcJCMa/b5MZpR82SGxhYksoLLsjpGl4OkOguizcFaH0DSm0zduvJz2U7C661vuq4mRoi6nI
tykiGxHcpDlK3kxyjFMCxNR163R8zAJc4610thD4MVqG8osW4tUPdRMWWSlJVqE2EsfIXmnYVrTp
n74hCrnvWnYT3vxSMmw4w9HpHoejLh5Y1P4sqnRnZOvWAYPZUGfg1hIyYLg1eRrp/ZukT2Vn9gxs
pnsQbhkuHfwPN2l343z560bo1likwasPdBXlfr7LXBt+Be2UaDAMu/eumQT8MY4SmPDDTUmVOJK8
iz6bqMLXft9yfaId3p40Sq+LfeJ67mt11OKwCLGB6c8knGwiZhSYfYMJseKBYDbPkSeMwHdb64Nk
sAcKk+jgAxyJmMUekG9NI6TA+Z82dBxw/1wcmuhq/Zt1zSIQHtg/nqAEfRq1b3SouNA3OvYXl9k6
fAV+MSZ/hCPdN1z25Fyqq1V3spyxl2qTWeMLwbc9/eyDN2pr0JMbEceflnV6t+FpzwE2Qw8/WapV
tTM8WhP8qtbYX5doQdSyYZsQ3Y8vDMAw0mxH/5IQ/3wH9NF5SeWVaCphzUnrx8KhdIYkHPa6nXIO
Thb8Sla5VZjisY5plqveA0mzUKXiO/TtvIvNrdjuUBbVnF7DUaKMyGQ9E4QOtgFEN8rG6oFpQtjP
X+1U34mgjU8bMOpOHmP67oOr5A0SXzhrT/mArsxigUri7ktyt9jCs5u5JXc72PS5iimOzswQ0fdD
mFHpeC+6PWdRpB2imgBAVW1VYh02xlhyfnirAx8LNIM9G+G6lOx9ry7/phO1AgHg4vli+20h9bG6
HaLcEgOKKoWmKocsa9Yee1g6rP2+xa+jBHbdAKBxv1fZZ7y/ZhmP6B63Fa3Q89V0jf5DJyjX/AFk
8+dAd9yP50X6+zetXiIOuJqFlTtQFtbYkdTZSHLkEyDggGQTEOtbs7NQVN2HcjbG9lDv9fqmb4Su
nYAtJAALFBJnDSqehFvlWYKJXYg08lF6cwYx9X48dWQJiIKPs1T646eseGmOyyCNZNBtvXbz3Sh2
nlW6BWCd5hgudPvfp6B9UPO+7BmGNX8uhqU0/+CiB8o2ANE7HUdIljP7X9yQzhO1znacSi+me15m
cRIGO3rBGBt662P4aM1MQ7hYjUqA1FEJzfvWvLuj97cZILYg93Uas0RtoO/A6vopvdOnLOX9EUDP
3kyjL9EBBeaQd1JYb4NBT9HM/x8XEOfUbSkUz0wMexcKS9u3wnm4LoIOQ+tQ1J4OrBF3KQYoVcc0
zOri4BgfyCFkH7JaRwgSIr0NhCHUSupvS4C19E45P/f9QRuy0VvK6n1+z2qkksRWAlnab76P8Bew
QViDfXFiC7MBVU90iX2UBVtAWI12JeRGRrLqQHGASK3LNMeUjR25fJhUBClBW7gsWiaiqPhK389w
rfeZrzjia8TPXcPIqxrmX4dgXooMCzWgiJjDKoh8hcsu62drT726Bav/uwS3BtQPG5FaNEYObsb7
t5YT0FSAcWqIGVH6q++yZMu2TIzCnd7L0o49+l+UzWK2JI3mz6Lhpjptmm5kvhM4C4OrdkEXAuJn
iZ47msE8RUPyjWngFYJ4HtahLPYcLNaQ+qDXIK8VcS9DxVIpdX1Pzg0jVM2ypoamBmpdthElLhYc
gP/aPPynaM+c25iIBV4rO37tsdypqAbAbLOl+KKSR0HefR1qmxKIyyNE26JTP2CIdINvK7LZdjg0
i/9ODYehJadPr6odAMoztm4jKXV+85BSqhF2gicwK9Jsb0EKRmBrIDE1d5Q+k42WLC0/PpeXa7Fv
9JdceIqr1k6cxEGLQJwR0FTOJ8uUMQawTO3CkRGC2A3aTPSEqYMEuX8klhanU8rlqEjVwAPs3o+E
F79oj1tvagdlfSP0x9cGjkPWYO+fPZESTsQeZHYjpWzy1S63WAM3KrJBNWeAIlAKsBjQYn7yhWaf
omXZrQ3kgLO3RMyHQlajoV6HyhQn4lEGkFR32ZUqNsjWtUroDGjGqpo2LsSibWQLJA+JB15QpoEo
ZZqP9ep9SF3WhfnCTYUzra27jxH3wpyW5mC1G2rugqrTNVqFMd9zWDd1LCYwwy9gWM76qp92BsGd
+rOQq4olQUsKdsv26FIOmhStaB6hnzlrPyKBEWi0jGvwkklN/aBPxZEkI7yL3IJwr29GvSNokzAM
MUlEc5vNdT4wYEo8hktPNgo799+aHEHgN0oSSErVYuvvta4HrqP/MbjtRDuXCG6cRtSu+1fgDe69
x09FPSdc54Uamfj6U4HJfS39a9pGfF3OtMwPOAE3kRFgqQPS8zHczbR8rzClgL63BV7oWWLNmn8J
bV4rO6xqygXXhVLl+Oz9esz5zzA8By0Um0lAD1rGwdS83ZJoGZKzKoNMQCRRJwCpS6f4pyoxJ9pk
KatsVST2cPtfIhPvXPJFyPU5Oohd5kcAfUyGBhp7EcygwArQqlQFiPDKbBSj4Dus0Glkx9udPP/U
KPUDKdjfg3tZsOdjSQzuoj8tdknodYu0G0nZx1NOc/Wf7mbYRS3K2ZG96oCwgOWO/zV+VPCkM5MP
5ju464CBZO2C87nuJfb+ir5EYyP5l48eXKmO87tjAiybXk6zLDbeeeaaZsUKjQYmrl+ZhntMsLk2
hq+Far840h43yUt+JKGHBDr1DoV3+4U9QdBuC+6wbVS2z7kBHC32MinDo78iCvQfxKv6GUqbCO9d
O/cr3rfACzlMt7MzC1mjnqBicyqMypTwTSbnqRlP0iAbnChw6h3YnK4yYlNGTtSB4CJqBbg8ew9E
CMGFGD9q0wWdGkZXPsFf5Cwy4kng/gyESnf7zYIv4Yh+Y+vbcc4mOF7XeTHZxJKsNCRn+n93ECYt
uQRaXsUb3RwZlvxlN4rVisIEvqqUDw/ezIyWw10XIaUu4/DX2jMAdrqgYnkjsW/xss8Xx0hBBnG4
Udp5Z/XuLm67d2V2BSS94CmcDHLYMhJZsoonGi4u2wPL4W8kM4WoAy3d5qlTVjlKcvZcPjjuZg+S
IPqo4ClgEhAXz2qz2egTxA1kF/vY7BBBy+CNZzvsVia8HzS7P8hbG3zsa3RqbL7aXSKDwIxeLzgT
Mm3yw1kvOORssZCTvHd8tno0t89CSdERGDlmXRzJS2MfQwBejd6a6+PRHi3s3/OnJqjDm6xHBaFO
xxcQWRHz/JNvkW1HfvqDD8hjesOmp6OQnozHeJigl4kzwiGCTf16wPcpVbajKmmpiXQJyIbZMVJw
BG6a7AIchEgeNbsoaYUl3OJmON2ZCS6v55rlKrtdK7/qpLCnkYGPDOUWcM3l8w51ZTqGP5EC1eu/
VHFfLxqC8VQEmp72IoQfVKFAma0oOaHZ4h4w4CIogvb28YXGz6Y/MJ6Bhhxm/KGUzyx7p2F3VfW4
XiiMiwuzgqFCN3k6KR5kpS1DYVHVKXIH02RE1DqTc5itRNfsrecvzpqb6lyvPKlqa4CK5cqDYCuJ
BtDksihRorvKpou4c+FnqGY/okAGajf22FXbD9ET1RiRjxnqTbi/Dqxm2063xyXUS7yPut506Dcx
al5SIKjjjkQLMK93wj92ie+NpsCx+2iMj+FzJXBN1pUCuv8G8ierB13AI5rAUzpXGeHWE5le8yyj
swbshHRx0NPuZxxbYaL4JethDqRdY0/E8s0DHInLEWktV3QAMimNk0rWteDTBKLf0XIvV2HaRSX4
Dg3xmIlHkdMMBPfIl6IxJs40l9TvegpP7Q6VP6tg36mbunpSq4s3UIcJYQ1hRyst/nN3N+pFqr3l
3onc/M7Is8W+avV3sNF8agWOjrMdgRbhz9E6myPMWb2APtheEjlgMOI8CV7GumqUcNKoXYfk48Nl
BSY6sVfowbPN8URZYj0zk3aNmgtkoKrPUjODfQ2EF2BPtBcRT614F/ryigXjTTo62VIAqYf92Yy4
Ux+ok6ApPDVlxfzhHCbEn5OhclI90jrmhlY1zLoCtZrd9Sw2NOSCp+24GZOpnwFeyq0aC+0SSZup
+LG+/tUicL5k0PBtvlsgfxB2o72mezUPNmO/4qzDSiKoT9dMp/iKvEiv1wsZKm5KXZEa+BnwxGIS
OcKIgPUajTUJdKjOKz8orBVBvknGEFqOu+sPyqPF6NaBJndAdtEUAJ1AYx/QvH9nB8ETr6lcjOZc
SmNREQOz0hWG4wUZ06ofhr2O3ygdspuUkHvD9OI/H+d/bhrmjsT81hEaMzHp26ioqtDJoG6u9RQ2
U98cpZrSVPBYkjv1GdZGzx+EQ8JcpDnwA1S5N6QUgtQmbzPDFFvwqrHWGE71xzt6zlZEgQrgf5y9
BDI0UujzOyawZVKiRJRW+xgVwoBywgye0HNP2Sss6rwbVqR0zvAAVKkNOwxOD1VHtHoZ55BAOG40
tNhbUudYeOERm7n7bZsRjTusvOGUFZSof3QlRIpJD7BnyC5WaSk+NkKBJXC/MTXn2r4Z03pRZcyD
YFV7G3JI12+UVnZyh7aLQC+Y2OA5PRwx8e6s1gRhxF9I2uKz+b1CdVevnmv2ilNEKs7nt8jWdLNe
U0dPdMgoYvDDaaH/6buQ+7exvivtkPBJ0vhTLxOMgjaqbFMstf98MZQycczWLBP+W7s6H6+OVUhv
Sl99rZUPfI8200EAtDgWwzQL+Zv5/R6qM2BzJzTRQs2TgoiSd+XDgX1ekaiIvqDiLxoHxfYltWZL
cejhdWkIbNrYQIGu13U4FSr88yT9bJYAgJQNeqqk0BnKUQORchAdtUAEbyESM0LcoPnjQRJhYXzR
/BC9eCkaK+Ft2wX9VciAZqDnTNhW1qWDPheeqxTWk57M3Ln5+KV/BivnwhinYMQAwJNUB1ydGZTX
d24hq++QNEBlc1QxcWiR9waHkYlgCJgNZPPuAv73KSK0IDUSJHNnxy7V/Hfd0NU6QFX/MDRZm6+l
8WjOBS4hyA72YAx9iNsiFRSD78A/bIp+IqMHdpEyiOgfzBuo0EyAkfxs0a2j/Sw0zTNsz19AE8up
osl9/WS8pAXuw18SFuXCD/ZtRMrZhf6XAs48/ezpHRQsVJXyaFzUwQBCEr+GhMjtqkCfJIAFdwpl
I6vTeldoAgWXBF0uX1evXVArRlQz13oQt1hb0IM6mJnnwG2fIoZt12ExDH5H7nUi4OUFtFO19OAc
R0PcY1ARAtNQVAWtfvh7fP/288652aZbdYb08SpvjcyePGref3r0zUoEEaYwu+rUvi5PfKKpBqwU
FXhur/SWqtNAR698wY4FOWTlmhUdl8+DtDTYAFjEpiLlsRugQPcsB2XUYVSbN9FGZCSk+hz9SWz4
nNWz3U6lXAz6LQSheqe9LLpB/LwtzLKPicq9Vu2A6WLfj6wim8rfTy3tN0Ui01/6n+TfxdOTqDht
hYX84rrzN/yz35vLOXFd/HD8Kq9m8MUfnzZRe0/Q0Yih9fVDVGSY4CiGGENg/wpu7XYa29kBh3xB
uYykP6xM4x08s+A4/vpuZgLoeJszeaWV3Y7G/ifd6UYD0ycgI2WxJZYiJd43Bw0DVJoxHaN6OQvo
5tXamB6NM7WTL2XvBMabPPqxPwySzC7qmvY8e9hEZ/l6lpjzh1f+7Anbio5m58ezyECge5KXUl31
vKqNGqwvHQmKxff3+VUxkEhxpSAHGvLvvxvNLsRak/lhwIYSEtC+TjCCE+WwWM+RUjXe9tYv0oYj
p2FQueeRZ13ysrVNMV3lcv/FyjSokAdO9lhw8Ebc9S5/HC3kkXInXZdaHKO6hVgSrJPu2bonjdzY
LQCnZ2fnmgcRJid1nSkfL957TU69DJ7mDz0b3MtNQXditAwT/pN5JYPaZApqeA7JQPZsxzHyR207
tb5Z3rOhMaf8FsxIzKy6Yb48SemZQsABiHPSYQuRdYeH4YlrQPsbz1oqBUbTo2IFDqbMQ+IQBUjf
gTjjVHhmuwvTD/nCefPo9xzv28TVlD89fB48YVNL6QZ9yGZlok0CCs2ODfJsNdsoebMER1DC17vt
l48y8aG8YDn/XZhWSrwlz/VggOMJ/z+NW+Y3OA6xQ0z7TqD5xtmZzR7Vwwxaoq4E99wL3Z3irAaO
sZTuG1llw35vm27zRjxHD1Ub0vB9CNdg/kDRt8PuD4KCVOODbW5qygY7Qy5MbRPy1kskg6zTW/lG
QcPXRWXVcmbQVGkSP/d+tAg7+qgDaafCvfu/yom/5JTrIJYBRXkml9r3hYA09j57mJdSvcNgC8Ze
vWWs9+S7N+qgJ0Au53RQN9O1mDLTPnUzpJxyW0TTm+mDsedK3R+qahfVe3ohfzmFllPNxyp1ocu8
cCDL02tUU5oF14oBSu3R4C1y2IMtQouQoZoK9D0CIbextwn73ZtDHRWHC2wskJAGX0mB95RsYMEr
JCO49TdazZRlVyXclLe91a8u9Lt8QWc3FbXuccMxWY9o4ekHfP/iw8aK4Yl05Rt2Xb2yDTUYm9/H
tEHvnN3sKgqr5p1xirfAYbNZx6EPQJykrEjDad2bpo3fwN2U42KSpUy4N7lS3bWpScBWo51j/ypU
KS/WYO7kv8X1ojzfke3gDP1ermp5K5RCbLZta9Gg/7AwRXyl1V9xeG2rLdezANdtjf13NsfVzGJv
RGZ34K38pk91VhpjyMBmm21ApRRudRFWe2Arv2qlL7UYiY+qmuGP8RVaGj41oIhxV84vpjBTYvp+
zz9mhr5S39SK0+Tism4oswEtQmZH+iw3IqacJYnYH0IfpeufmKjxKv35XHXY4szSCY+FWc4iolfb
ZFhZ1+TkodcuV31VVcSylt1q243/tdrHVj1OH+L6OeQy1Bx+jbJksJbifiebf3AglYJsbXHZiupx
xf3Xz5oisFfgLI3t/qVaqTlMOdl+LODA0iHeRSoZnVfVCuRBUXKEiYAo3LcgPDKoq2grIYMTIC+4
sXoEo0PcXsHXrD59c+xgO3YoAqgMdoBBxUei5ls30EPwLB2AA18e9ufJiNuF366OKu3QJuXr5BFk
pu+oC1yQPCQk1w5x7yOHsSj0XoNI2lRQ3WCxIMdRX3TZQNHl1Kh2tcOEm6LiAdIO/EJq+E3sH5pj
zZ4MddGYC/X5r1W6jhG3r8Vs6GCLFAHQBv2GQyVPMK2itLox9RbXv08+rl/HOgl74bXv6Z3XiwFZ
d5hggL2YkOmSf5ESFqYK+CBZEKy+3YI4CGvC2weyYEgOeAKjWAUw4O6f8kYPff22xf8owce+6Eq7
uRcpMSHch0reINnQaH4WwdKs2V+CFRM40FHQMGXYah1utGvTDgPBWr/7ca3c03BqlxWsn92rZc41
NsaHGjT+Y/pkgwmzoQrT66WV2nuXfPwT+34E4V8Gg3gqi2HmxZ5CTAGyCFON8DWlgXHLfiw933vF
KNYgtNs90tpAOyR1EwqU3C3PApuf8VIySEF9nINY4oYOjHmIrxFX26cQEGnz9kvFKI9kU8CUv3pI
mpTJcFPpopLrZqBkeuLwziukN4H8/Ojh2eQd+7Ww9ovOTZLJrLYGBbStncOjSAtSVf8lw5bLxIwS
VMON7jQiVx9McGSbZYTkJryk+HVIw9QexKlYso42vXk9sP9FAvhnOCOj//vPIzX2PDqSESTV/aQQ
/QbK6ssrAUq5gW7cWzZH9/C1snVpFnpAs2LpszsO/Oi3oGxZh+TURkV7wmZxjOpy5oZfbf6BDlPq
DUuW19MWA7lBhljIQxYGIcHL4Nj55sg/bqDnO0cghLlYfZbqXprqEyhGUQosN85OJa4K++OkYQaR
6pT2RYL2H5pvDSMkMEvF1GpN1TQoT3QOgGoMMlmmLkWyPHv12fauIjN4/W1jHEnfRB9av2jv3SL+
MUvkVYmFr2alBJX2ot1ZFbIIF/ZfpcYmtxy47LgJiMguB74WBNJYiJ4Lwc2xxeCReDX5ndhCUzcW
QrJFBel+J5XjpmNuG49b0LC6S2x9a7oyAOdO9RdPhAJWrn6Zx8m9H6UfMPEiMgp1iBjlChqOB55R
4ZHKqPlZbQdi5h5TahivBLO6ZKR2l5gEHDaICozy2TND+u7bRSO6eDs6/jy4TBI6U6UAulas84kV
V0wKRoM6JU7QQLigpekA4vQQncV3zzjWvbq938Skh+8HoJf/RLcttrh+amsPxwATo0okddxoGpFS
7lPRbSeN2ljfMQ0ToO1Gd13/YyBwy1x+dFbF/aCQTW8Uwx8KXABsoomFpIOQcxvJq+YLa4UpRiH8
8FcCQYXR+9yzo+TiPhUQYyyz2pRql4X4c3j5fQb9Q7r9+iM2N/ezc3OVjy77fhOL+9/AwYupIPmH
IE6V94eNRjHuW4GzwPFpnCb4vPl7QLxk6ps+rRd0HHcE7BPy6/mbSCYa7PAUKv1GwsnLkfd/QzQU
ZeYY2fktGmmXZt5LHnBFhWVNHc71vFLOTUiaDasff+d5HxbuwEx3Z5xUy4CGqn577Ogukfa/2iqb
blvo771PZ58mW3z3ysB3eZqiYsZ0/xoD4P9fqLs5BXActm6BnqOKxyvTiympR8DZchQ3TxB6EOtl
cjzqQZZwJ1kddT6O6a0Kw9ns5Dj3AsSu3JEw9jsAu1GnSwi3hrvTl7CTfD/wdjhUFPEr/TTGk0pk
KYwjLAmF+auBZf6OBZQbvJh3WUU2Da+p25xt+3ueKxpy5xH4a8Ce3O6BtAC5kCNej0uva3jbLhvK
3QO+FbUmE3C3zSzu1Vl5Sd6Hk5I81pXH1NWuZfN1GX2ZFHL9antAI8LL3j4lefe6Hc1gBmjUE7ta
2eH9va+Fu/f2/7jTT24DrByGvX1k2sEA0BmBIVzoFeaOdwh0+uJ5Vuw2a/mABcjmz8hAGPGby8BT
xMHxRpmopS/qlpTiaVUrZC7UnK8e7eanb7s3hZZoIZnLn/w0JSxkjBl8HoxhTXF0dxjxQPUAsLfJ
9o6ij/DDy/maak0JXlnISCDiTkw5ds0+Wuyby0bF0iXH197Evp7hCgUYEtn4trmkfsWWB34TodWL
HHQ/IOhiJN3CQUzuP8EN3ZxRX7KZW95X4BUcUmAug/Rx1sVBCVZpnjr9GfCu2ptPM/9O/hlRmxkM
Drk7ECDFeyjtTGjCB3cSEtuCoIwrTkYsvaiOCjwu5OK++cG5sRsvfEpZw1Ak5ZoMhw23s2bciddq
ct6adKMs9QqQFdpyU62t0ZheFRX5VhNXLC+laTWQPyoYIiroxORvygKlaflrAeq26Z/FgCofKI+5
VRBcvzraPowETIp0sAw+hs7SoT4sLW5aLQrvI9LpcXAUpv+wdJkjVzDHcEL7JC4B3JqL2G9Xqh2/
+oA5jhj5RG5tUujxtRWpA1VFyz88i+LikRdNkkWSxoJgspTE9ceeJOtu5ejMFJKSKixeptg6e+aM
vpeR6gXD1AdY2UxAMjuMxeNE+EbEOKmcyQWvqMCMtuK7EF9pZWsmcG+ED4NKWYJ2RbQ5EFRYDmn8
9l7tduB4YCDk7iumGD7r8MhpOQWOZWuof/8LT5lS6Skt0oxuDYHloPq2TK9Fl7xh1iQyc9T48f9S
2tmHGNX+Z0mkhiEQn+divCwAVqnQAUXWYEKa1f+trPNTs/YIPotNKJWeJiKOdGxItLwniu27iLPn
WQe5Wqth8HnTFQh4cb7qvb5mJCCZDkG1RvP7AQtbm1k3A//3DsjicLDWTUzcDMHxmw7eca3iGBRA
+Rs7uDOmRz6nMYIdYB7fZU+byBn1hDaWJDMhQHsSYc01len93YJqGP/xN+1PaQZ8OP6oBA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i_3 : in STD_LOGIC;
    gtxe2_i_4 : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      data_in => data_in,
      data_out => data_out,
      data_sync_reg1 => data_sync_reg1,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i => gtxe2_i,
      gtxe2_i_0(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_1(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_2(1 downto 0) => gtxe2_i_2(1 downto 0),
      gtxe2_i_3 => gtxe2_i_3,
      gtxe2_i_4 => gtxe2_i_4,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0),
      reset_out => reset_out,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    powerdown : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispval_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_transceiver;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_transceiver is
  signal data_valid_reg2 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal gtwizard_inst_n_4 : STD_LOGIC;
  signal initialize_ram_complete : STD_LOGIC;
  signal initialize_ram_complete_pulse : STD_LOGIC;
  signal rxchariscomma_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_rec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxreset_int : STD_LOGIC;
  signal rxreset_rec : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  signal \wr_addr__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_data1 : STD_LOGIC;
  signal wtd_rxpcsreset_in : STD_LOGIC;
begin
gtwizard_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(15 downto 0) => txdata_int(15 downto 0),
      RXPD(0) => \txpowerdown_reg__0\,
      TXBUFSTATUS(0) => gtwizard_inst_n_4,
      TXPD(0) => txpowerdown,
      data_in => data_in,
      data_out => data_valid_reg2,
      data_sync_reg1 => data_sync_reg1,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i => gtxe2_i,
      gtxe2_i_0(1 downto 0) => txchardispmode_int(1 downto 0),
      gtxe2_i_1(1 downto 0) => txchardispval_int(1 downto 0),
      gtxe2_i_2(1 downto 0) => txcharisk_int(1 downto 0),
      gtxe2_i_3 => rxreset_int,
      gtxe2_i_4 => txreset_int,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0),
      reset_out => encommaalign_rec,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
reclock_encommaalign: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1
     port map (
      SR(0) => wr_data1,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      reset_sync6_0(0) => \wr_addr__0\(4),
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset_indclk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2
     port map (
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_int
    );
reclock_txreset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3
     port map (
      SR(0) => SR(0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => txreset_int
    );
reset_wtd_timer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
rx_elastic_buffer_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer
     port map (
      CLK => CLK,
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => \wr_addr__0\(4),
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      rxbufstatus(0) => rxbufstatus(0),
      rxchariscomma(0) => rxchariscomma(0),
      rxcharisk(0) => rxcharisk(0),
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdisperr(0) => rxdisperr(0),
      rxnotintable(0) => rxnotintable(0),
      rxuserclk2 => rxuserclk2,
      \wr_data_reg_reg[0]_0\(0) => wr_data1
    );
sync_block_data_valid: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_4
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      status_vector(0) => status_vector(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => SR(0)
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => gtwizard_inst_n_4,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => SR(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispmode_double(1),
      R => SR(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => txchardispmode_reg,
      R => SR(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => SR(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_double(1),
      R => SR(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_reg,
      R => SR(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => SR(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => SR(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => SR(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => SR(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => SR(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => SR(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => SR(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => SR(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => SR(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => SR(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => SR(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => SR(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => SR(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => SR(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => SR(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => SR(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => SR(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => SR(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => SR(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => SR(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => SR(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => SR(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => SR(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => SR(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => SR(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => SR(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => SR(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => SR(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtxe2_i,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_block is
  port (
    gmii_isolate : out STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 12 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_in : in STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    an_restart_config : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_block is
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_int : STD_LOGIC;
  signal gmii_rx_er_int : STD_LOGIC;
  signal gmii_rxd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_int : STD_LOGIC;
  signal gmii_tx_er_int : STD_LOGIC;
  signal gmii_txd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal transceiver_inst_n_12 : STD_LOGIC;
  signal transceiver_inst_n_13 : STD_LOGIC;
  signal tx_reset_done_i : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of riscv_gig_ethernet_pcs_pma_0_0_core : label is "10'b0101001110";
  attribute C_1588 : integer;
  attribute C_1588 of riscv_gig_ethernet_pcs_pma_0_0_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of riscv_gig_ethernet_pcs_pma_0_0_core : label is "riscv_gig_ethernet_pcs_pma_0_0";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of riscv_gig_ethernet_pcs_pma_0_0_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of riscv_gig_ethernet_pcs_pma_0_0_core : label is "virtex7";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of riscv_gig_ethernet_pcs_pma_0_0_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of riscv_gig_ethernet_pcs_pma_0_0_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of riscv_gig_ethernet_pcs_pma_0_0_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of riscv_gig_ethernet_pcs_pma_0_0_core : label is "true";
begin
  resetdone <= \^resetdone\;
  status_vector(12 downto 0) <= \^status_vector\(12 downto 0);
riscv_gig_ethernet_pcs_pma_0_0_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_v16_2_9
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(0),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_enable => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => data_in,
      drp_daddr(9 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED,
      en_cdet => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rxd(7 downto 0) => gmii_rxd_int(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_er => gmii_tx_er_int,
      gmii_txd(7 downto 0) => gmii_txd_int(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000110010",
      loc_ref => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => \out\(0),
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000100011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => rxclkcorcnt(2),
      rxclkcorcnt(1) => '0',
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 14) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(12 downto 8),
      status_vector(8) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => CLK
    );
sgmii_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt
     port map (
      CLK => CLK,
      D(7 downto 0) => gmii_rxd_int(7 downto 0),
      Q(7 downto 0) => gmii_txd_int(7 downto 0),
      SR(0) => mgt_tx_reset,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_dv_out_reg => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rx_er_out_reg => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_en_out_reg => gmii_tx_en,
      gmii_tx_er => gmii_tx_er_int,
      gmii_tx_er_out_reg => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      sgmii_clk_en_reg => sgmii_clk_en_reg,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100
    );
sync_block_rx_reset_done: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block
     port map (
      CLK => CLK,
      data_in => transceiver_inst_n_13,
      data_out => tx_reset_done_i,
      resetdone => \^resetdone\
    );
sync_block_tx_reset_done: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_sync_block_0
     port map (
      CLK => CLK,
      data_in => transceiver_inst_n_12,
      data_out => tx_reset_done_i
    );
transceiver_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispmode,
      Q(7 downto 0) => rxdata(7 downto 0),
      SR(0) => mgt_tx_reset,
      data_in => transceiver_inst_n_12,
      data_sync_reg1 => data_in,
      enablealign => enablealign,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i => gtxe2_i,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0),
      powerdown => powerdown,
      rx_fsm_reset_done_int_reg => transceiver_inst_n_13,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(1) => rxclkcorcnt(2),
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      status_vector(0) => \^status_vector\(1),
      txbuferr => txbuferr,
      txchardispval_reg_reg_0(0) => txchardispval,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    gtrefclk_bufg_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_out : out STD_LOGIC;
    gt0_qplloutrefclk_out : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_support : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_support : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_support;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gt0_qplloutclk_out\ : STD_LOGIC;
  signal \^gt0_qplloutrefclk_out\ : STD_LOGIC;
  signal \^gtrefclk_bufg_out\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal \^mmcm_locked_out\ : STD_LOGIC;
  signal mmcm_reset : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gt0_qplloutclk_out <= \^gt0_qplloutclk_out\;
  gt0_qplloutrefclk_out <= \^gt0_qplloutrefclk_out\;
  gtrefclk_bufg_out <= \^gtrefclk_bufg_out\;
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \^mmcm_locked_out\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk_out\;
  rxuserclk_out <= \^rxuserclk_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_clocking
     port map (
      gtrefclk_bufg => \^gtrefclk_bufg_out\,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      mmcm_locked => \^mmcm_locked_out\,
      mmcm_reset => mmcm_reset,
      rxoutclk => rxoutclk,
      rxuserclk2 => \^rxuserclk_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_gt_common_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_gt_common
     port map (
      gt0_qplloutclk_out => \^gt0_qplloutclk_out\,
      gt0_qplloutrefclk_out => \^gt0_qplloutrefclk_out\,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      \out\(0) => \^pma_reset_out\
    );
core_resets_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      \out\(0) => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_block
     port map (
      CLK => \^userclk2_out\,
      an_adv_config_vector(0) => an_adv_config_vector(11),
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      data_in => \^mmcm_locked_out\,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_qplloutclk_out => \^gt0_qplloutclk_out\,
      gt0_qplloutrefclk_out => \^gt0_qplloutrefclk_out\,
      gtrefclk_bufg => \^gtrefclk_bufg_out\,
      gtrefclk_out => \^gtrefclk_out\,
      gtxe2_i => \^userclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => \^rxuserclk_out\,
      sgmii_clk_en_reg => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(12 downto 8) => \^status_vector\(13 downto 9),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    gtrefclk_bufg_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_out : out STD_LOGIC;
    gt0_qplloutrefclk_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_2_9,Vivado 2022.2";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_riscv_gig_ethernet_pcs_pma_0_0_support
     port map (
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(11),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gtrefclk_bufg_out => gtrefclk_bufg_out,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked_out => mmcm_locked_out,
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      sgmii_clk_en => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(15 downto 14) => NLW_inst_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_inst_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
end STRUCTURE;
