{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1491606409976 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divgmx EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"divgmx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491606410040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491606410093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491606410093 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[0\] 121 240 0 0 " "Implementing clock multiplication of 121, clock division of 240, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[0\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491606410156 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[1\] 121 48 0 0 " "Implementing clock multiplication of 121, clock division of 48, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[1\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2165 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491606410156 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[2\] 121 216 0 0 " "Implementing clock multiplication of 121, clock division of 216, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[2\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491606410156 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[3\] 121 72 0 0 " "Implementing clock multiplication of 121, clock division of 72, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[3\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2167 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491606410156 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[4\] 121 756 0 0 " "Implementing clock multiplication of 121, clock division of 756, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[4\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2168 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491606410156 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1491606410156 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491606410276 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491606410534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491606410534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491606410534 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491606410534 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1491606410543 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491606410546 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1491606410554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491606411891 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "divgmx.sdc " "Synopsys Design Constraints File file not found: 'divgmx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491606411897 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491606411898 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491606411920 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: selector~31  from: datad  to: combout " "Cell: selector~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491606411942 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1491606411942 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491606411970 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491606411971 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491606411973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491606412279 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491606412279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491606412280 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491606412280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491606412280 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491606412280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[3\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[3\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491606412280 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491606412280 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491606412280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[4\] (placed in counter C4 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[4\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491606412280 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491606412280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux9~2  " "Automatically promoted node Mux9~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 617 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux9~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 7762 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491606412281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n_i  " "Automatically promoted node reset_n_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "deserializer:U14\|count\[3\]~1 " "Destination node deserializer:U14\|count\[3\]~1" {  } { { "../rtl/hid/deserializer.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hid/deserializer.vhd" 114 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { deserializer:U14|count[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5844 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "turbosound:U10\|ym2149:ssg0\|ymreg~0 " "Destination node turbosound:U10\|ym2149:ssg0\|ymreg~0" {  } { { "../rtl/sound/turbosound/ym2149.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/ym2149.sv" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { turbosound:U10|ym2149:ssg0|ymreg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5854 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|ctrl\[1\]~1 " "Destination node saa1099:U16\|ctrl\[1\]~1" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|ctrl[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5858 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|freq2\[8\]~0 " "Destination node saa1099:U16\|freq2\[8\]~0" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|freq2[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5860 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|rst " "Destination node saa1099:U16\|rst" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~0 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~0" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen0|envshape~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5978 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~2 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~2" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen0|envshape~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5982 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~3 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~3" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen0|envshape~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5983 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen1\|envshape~0 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen1\|envshape~0" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen1|envshape~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 6045 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen1\|envshape~2 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen1\|envshape~2" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen1|envshape~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 6049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491606412281 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1491606412281 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491606412281 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 156 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2337 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491606412281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491606413266 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491606413275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491606413276 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491606413286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491606413299 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491606413308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491606413308 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491606413317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491606413629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1491606413639 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491606413639 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491606413806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491606413806 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1491606413806 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491606413807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491606415104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491606417378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491606417425 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491606428164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491606428165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491606429454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491606434986 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491606434986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491606445066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1491606445070 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491606445070 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.47 " "Total time spent on timing analysis during the Fitter is 9.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1491606445233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491606445277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491606446314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491606446355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491606447473 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491606448955 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1491606449503 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449544 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1491606449544 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "43 Cyclone III " "43 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL 7 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at 7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL 136 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL 135 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL 127 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL 46 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL 44 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL 30 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL 31 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[0\] 3.3-V LVTTL 1 " "Pin BUS_D\[0\] uses I/O standard 3.3-V LVTTL at 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[1\] 3.3-V LVTTL 2 " "Pin BUS_D\[1\] uses I/O standard 3.3-V LVTTL at 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[2\] 3.3-V LVTTL 3 " "Pin BUS_D\[2\] uses I/O standard 3.3-V LVTTL at 3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[3\] 3.3-V LVTTL 32 " "Pin BUS_D\[3\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[4\] 3.3-V LVTTL 28 " "Pin BUS_D\[4\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[5\] 3.3-V LVTTL 11 " "Pin BUS_D\[5\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[6\] 3.3-V LVTTL 10 " "Pin BUS_D\[6\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[7\] 3.3-V LVTTL 142 " "Pin BUS_D\[7\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[0\] 3.3-V LVTTL 137 " "Pin BUS_A\[0\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[1\] 3.3-V LVTTL 126 " "Pin BUS_A\[1\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[2\] 3.3-V LVTTL 138 " "Pin BUS_A\[2\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[3\] 3.3-V LVTTL 141 " "Pin BUS_A\[3\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[4\] 3.3-V LVTTL 60 " "Pin BUS_A\[4\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[5\] 3.3-V LVTTL 59 " "Pin BUS_A\[5\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[6\] 3.3-V LVTTL 58 " "Pin BUS_A\[6\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[7\] 3.3-V LVTTL 55 " "Pin BUS_A\[7\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[8\] 3.3-V LVTTL 72 " "Pin BUS_A\[8\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[8\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[9\] 3.3-V LVTTL 65 " "Pin BUS_A\[9\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[9\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[10\] 3.3-V LVTTL 73 " "Pin BUS_A\[10\] uses I/O standard 3.3-V LVTTL at 73" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[10\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[11\] 3.3-V LVTTL 69 " "Pin BUS_A\[11\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[11\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[12\] 3.3-V LVTTL 120 " "Pin BUS_A\[12\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[12\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[13\] 3.3-V LVTTL 125 " "Pin BUS_A\[13\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[13\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[14\] 3.3-V LVTTL 121 " "Pin BUS_A\[14\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[14\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[15\] 3.3-V LVTTL 124 " "Pin BUS_A\[15\] uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[15\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NMREQ 3.3-V LVTTL 50 " "Pin BUS_NMREQ uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NMREQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NMREQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NMREQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NIORQ 3.3-V LVTTL 51 " "Pin BUS_NIORQ uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NIORQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NIORQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NIORQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NRD 3.3-V LVTTL 52 " "Pin BUS_NRD uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRD" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 103 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NWR 3.3-V LVTTL 53 " "Pin BUS_NWR uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NWR } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NWR" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 104 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NWR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NM1 3.3-V LVTTL 70 " "Pin BUS_NM1 uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NM1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NM1" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NRFSH 3.3-V LVTTL 71 " "Pin BUS_NRFSH uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRFSH } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRFSH" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRFSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50MHZ 3.3-V LVTTL 23 " "Pin CLK_50MHZ uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_IO3 3.3-V LVTTL 89 " "Pin USB_IO3 uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { USB_IO3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_IO3" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 66 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB_IO3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_NDET 3.3-V LVTTL 88 " "Pin SD_NDET uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_NDET } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_NDET" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_NDET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUF_NRESET 3.3-V LVTTL 91 " "Pin BUF_NRESET uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUF_NRESET } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUF_NRESET" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 95 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUF_NRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_TXD 3.3-V LVTTL 90 " "Pin USB_TXD uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { USB_TXD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_TXD" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449545 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1491606449545 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491606449551 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1491606449551 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "22 " "Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[0\] a permanently disabled " "Pin BUS_A\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[1\] a permanently disabled " "Pin BUS_A\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[2\] a permanently disabled " "Pin BUS_A\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[3\] a permanently disabled " "Pin BUS_A\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[4\] a permanently disabled " "Pin BUS_A\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[5\] a permanently disabled " "Pin BUS_A\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[6\] a permanently disabled " "Pin BUS_A\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[7\] a permanently disabled " "Pin BUS_A\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[8\] a permanently disabled " "Pin BUS_A\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[8\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[9\] a permanently disabled " "Pin BUS_A\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[9\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[10\] a permanently disabled " "Pin BUS_A\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[10\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[11\] a permanently disabled " "Pin BUS_A\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[11\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[12\] a permanently disabled " "Pin BUS_A\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[12\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[13\] a permanently disabled " "Pin BUS_A\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[13\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[14\] a permanently disabled " "Pin BUS_A\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[14\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[15\] a permanently disabled " "Pin BUS_A\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[15\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NMREQ a permanently disabled " "Pin BUS_NMREQ has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NMREQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NMREQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NMREQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NIORQ a permanently disabled " "Pin BUS_NIORQ has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NIORQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NIORQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NIORQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NRD a permanently disabled " "Pin BUS_NRD has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRD" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 103 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NWR a permanently disabled " "Pin BUS_NWR has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NWR } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NWR" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 104 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NWR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NM1 a permanently disabled " "Pin BUS_NM1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NM1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NM1" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NRFSH a permanently disabled " "Pin BUS_NRFSH has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRFSH } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRFSH" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRFSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491606449551 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1491606449551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/DivGMX-master/divgmx_basic/syn/output_files/divgmx.fit.smsg " "Generated suppressed messages file C:/altera/DivGMX-master/divgmx_basic/syn/output_files/divgmx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491606450099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491606451781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 02:07:31 2017 " "Processing ended: Sat Apr 08 02:07:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491606451781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491606451781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491606451781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491606451781 ""}
