//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	run

.visible .entry run(
	.param .u64 run_param_0,
	.param .u32 run_param_1,
	.param .u32 run_param_2,
	.param .u32 run_param_3,
	.param .u32 run_param_4,
	.param .u32 run_param_5,
	.param .f64 run_param_6,
	.param .u32 run_param_7,
	.param .u32 run_param_8,
	.param .u64 run_param_9,
	.param .u32 run_param_10
)
{
	.reg .pred 	%p<25>;
	.reg .b16 	%rs<20>;
	.reg .b32 	%r<89>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<25>;


	ld.param.u64 	%rd6, [run_param_0];
	ld.param.u32 	%r38, [run_param_1];
	ld.param.u32 	%r33, [run_param_2];
	ld.param.u32 	%r34, [run_param_3];
	ld.param.u32 	%r35, [run_param_4];
	ld.param.u32 	%r36, [run_param_5];
	ld.param.f64 	%fd1, [run_param_6];
	ld.param.u32 	%r37, [run_param_8];
	ld.param.u64 	%rd7, [run_param_9];
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %nctaid.x;
	mov.u32 	%r41, %ctaid.x;
	mad.lo.s32 	%r1, %r39, %r40, %r41;
	mul.lo.s32 	%r2, %r34, %r33;
	div.s32 	%r42, %r38, %r2;
	setp.ge.s32	%p1, %r1, %r42;
	@%p1 bra 	BB0_21;

	shr.u32 	%r43, %r35, 31;
	add.s32 	%r44, %r35, %r43;
	shr.s32 	%r3, %r44, 1;
	mad.lo.s32 	%r45, %r1, %r2, %r3;
	mad.lo.s32 	%r82, %r3, %r33, %r45;
	add.s32 	%r46, %r1, 1;
	mul.lo.s32 	%r47, %r46, %r2;
	mul.lo.s32 	%r48, %r3, %r34;
	sub.s32 	%r5, %r47, %r48;
	setp.ge.s32	%p2, %r82, %r5;
	@%p2 bra 	BB0_21;

	add.s32 	%r50, %r33, 1;
	mul.lo.s32 	%r6, %r3, %r50;
	sub.s32 	%r7, %r34, %r3;
	mov.u32 	%r83, 0;

BB0_3:
	cvta.to.global.u64 	%rd8, %rd6;
	mul.wide.s32 	%rd9, %r82, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r10, [%rd10];
	setp.le.s32	%p3, %r10, %r36;
	@%p3 bra 	BB0_20;

	sub.s32 	%r84, %r82, %r6;
	add.s32 	%r12, %r82, %r6;
	setp.gt.s32	%p4, %r84, %r12;
	mov.u32 	%r85, 0;
	@%p4 bra 	BB0_7;

BB0_5:
	mul.wide.s32 	%rd12, %r84, 4;
	add.s64 	%rd13, %rd8, %rd12;
	add.s32 	%r52, %r85, 1;
	setp.eq.s32	%p5, %r52, %r35;
	selp.b32	%r85, 0, %r52, %p5;
	sub.s32 	%r53, %r33, %r35;
	selp.b32	%r54, %r53, 0, %p5;
	add.s32 	%r55, %r84, %r54;
	add.s32 	%r84, %r55, 1;
	ld.global.u32 	%r17, [%rd13];
	setp.le.s32	%p6, %r17, %r10;
	setp.le.s32	%p7, %r84, %r12;
	and.pred  	%p8, %p7, %p6;
	@%p8 bra 	BB0_5;

	setp.gt.s32	%p9, %r17, %r10;
	@%p9 bra 	BB0_20;

BB0_7:
	rem.s32 	%r18, %r82, %r34;
	div.s32 	%r57, %r82, %r33;
	rem.s32 	%r19, %r57, %r33;
	mul.lo.s32 	%r62, %r37, %r1;
	cvta.to.global.u64 	%rd14, %rd7;
	mul.wide.s32 	%rd15, %r62, 4;
	add.s64 	%rd24, %rd14, %rd15;
	mov.u16 	%rs16, 1;
	mov.u32 	%r86, 0;
	mov.u16 	%rs17, %rs16;
	setp.lt.s32	%p10, %r83, 1;
	@%p10 bra 	BB0_11;

BB0_8:
	mov.u16 	%rs13, %rs17;
	mov.u16 	%rs18, %rs13;
	ld.global.u32 	%r63, [%rd24];
	sub.s32 	%r64, %r19, %r63;
	mul.lo.s32 	%r65, %r64, %r64;
	ld.global.u32 	%r66, [%rd24+4];
	sub.s32 	%r67, %r18, %r66;
	mad.lo.s32 	%r68, %r67, %r67, %r65;
	cvt.rn.f64.s32	%fd2, %r68;
	setp.geu.f64	%p11, %fd2, %fd1;
	@%p11 bra 	BB0_10;

	mov.u64 	%rd16, 0;
	st.global.u32 	[%rd24+4], %rd16;
	st.global.u32 	[%rd24], %rd16;
	mov.u16 	%rs18, 0;

BB0_10:
	mov.u16 	%rs17, %rs18;
	add.s64 	%rd24, %rd24, 8;
	add.s32 	%r86, %r86, 2;
	setp.lt.s32	%p12, %r86, %r83;
	mov.u16 	%rs16, %rs17;
	@%p12 bra 	BB0_8;

BB0_11:
	mad.lo.s32 	%r22, %r1, %r37, %r83;
	and.b16  	%rs9, %rs16, 255;
	setp.eq.s16	%p13, %rs9, 0;
	@%p13 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_13:
	mul.lo.s32 	%r87, %r1, %r37;
	@%p10 bra 	BB0_20;

BB0_14:
	mul.wide.s32 	%rd21, %r87, 4;
	add.s64 	%rd4, %rd14, %rd21;
	ld.global.u32 	%r77, [%rd4];
	setp.eq.s32	%p15, %r77, 0;
	add.s32 	%r88, %r87, 2;
	setp.lt.s32	%p16, %r88, %r22;
	and.pred  	%p17, %p15, %p16;
	@!%p17 bra 	BB0_19;
	bra.uni 	BB0_15;

BB0_15:
	mov.u16 	%rs19, 1;

BB0_16:
	mul.wide.s32 	%rd23, %r88, 4;
	add.s64 	%rd5, %rd14, %rd23;
	ld.global.u32 	%r28, [%rd5];
	setp.lt.s32	%p18, %r28, 1;
	@%p18 bra 	BB0_18;

	st.global.u32 	[%rd4], %r28;
	ld.global.u32 	%r78, [%rd5+4];
	st.global.u32 	[%rd4+4], %r78;
	mov.u16 	%rs19, 0;

BB0_18:
	add.s32 	%r88, %r88, 2;
	setp.lt.s32	%p19, %r88, %r22;
	and.b16  	%rs12, %rs19, 255;
	setp.ne.s16	%p20, %rs12, 0;
	and.pred  	%p21, %p19, %p20;
	@%p21 bra 	BB0_16;

BB0_19:
	add.s32 	%r87, %r87, 2;
	setp.lt.s32	%p22, %r87, %r22;
	@%p22 bra 	BB0_14;
	bra.uni 	BB0_20;

BB0_12:
	mul.wide.s32 	%rd18, %r22, 4;
	add.s64 	%rd19, %rd14, %rd18;
	st.global.u32 	[%rd19], %r19;
	st.global.u32 	[%rd19+4], %r18;
	add.s32 	%r83, %r83, 2;

BB0_20:
	add.s32 	%r79, %r82, 1;
	rem.s32 	%r80, %r79, %r33;
	setp.eq.s32	%p23, %r80, %r7;
	add.s32 	%r81, %r82, %r35;
	selp.b32	%r82, %r81, %r79, %p23;
	setp.lt.s32	%p24, %r82, %r5;
	@%p24 bra 	BB0_3;

BB0_21:
	ret;
}


