$date
	Wed Aug 11 16:03:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module top $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module name $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#5
1%
#10
0%
1$
#15
1%
#20
0%
0$
1#
#25
1%
#30
0%
1$
#35
1%
#40
1!
0%
0$
0#
1"
#45
1%
#50
0%
1$
#55
1%
#60
0%
0$
1#
#65
1%
#70
0%
1$
#75
1%
#80
0!
0%
0$
0#
0"
1&
#85
1%
#90
0%
1$
#95
1%
#100
1!
0%
0$
1#
#105
1%
#110
0%
1$
#115
1%
#120
0!
0%
0$
0#
1"
#125
1%
#130
0%
1$
#135
1%
#140
1!
0%
0$
1#
#145
1%
#150
0%
1$
#155
1%
#160
0!
0%
0$
0#
0"
0&
1'
#165
1%
#170
1!
0%
1$
#175
1%
#180
0!
0%
0$
1#
#185
1%
#190
1!
0%
1$
#195
1%
#200
0!
0%
0$
0#
1"
#205
1%
#210
1!
0%
1$
#215
1%
#220
0!
0%
0$
1#
#225
1%
#230
1!
0%
1$
#235
1%
#240
0!
0%
0$
0#
0"
1&
#245
1!
1%
#250
0!
0%
1$
#255
1!
1%
#260
0!
0%
0$
1#
#265
1!
1%
#270
0!
0%
1$
#275
1!
1%
#280
0!
0%
0$
0#
1"
#285
1!
1%
#290
0!
0%
1$
#295
1!
1%
#300
0!
0%
0$
1#
#305
1!
1%
#310
0!
0%
1$
#315
1!
1%
#320
0!
0%
0$
0#
0"
0&
0'
#325
1%
#330
0%
1$
#335
1%
#340
0%
0$
1#
#345
1%
#350
0%
1$
#355
1%
#360
1!
0%
0$
0#
1"
#365
1%
#370
0%
1$
#375
1%
#380
0%
0$
1#
#385
1%
#390
0%
1$
#395
1%
#400
0!
0%
0$
0#
0"
1&
#405
1%
#410
0%
1$
#415
1%
#420
1!
0%
0$
1#
#425
1%
#430
0%
1$
#435
1%
#440
0!
0%
0$
0#
1"
#445
1%
#450
0%
1$
#455
1%
#460
1!
0%
0$
1#
#465
1%
#470
0%
1$
#475
1%
#480
0!
0%
0$
0#
0"
0&
1'
#485
1%
#490
1!
0%
1$
#495
1%
#500
0!
0%
0$
1#
