set_min_delay 4.0 -fall_through ff1 -to core_clock -rise_to port2 -fall_to {clk1 clk2} -ignore_clock_latency -probe -reset_path
