

================================================================
== Vivado HLS Report for 'sliding_window_line_s'
================================================================
* Date:           Sat Feb 15 06:58:38 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      784|      785| 3.920 us | 3.925 us |  784|  784| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- batch_row_col_channel_loop  |      784|      784|         2|          1|          1|   784|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%line_buffer_0_V_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59]   --->   Operation 30 'alloca' 'line_buffer_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %line_buffer_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%line_buffer_1_V_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59]   --->   Operation 32 'alloca' 'line_buffer_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %line_buffer_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%line_buffer_2_V_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59]   --->   Operation 34 'alloca' 'line_buffer_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %line_buffer_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%line_buffer_3_V_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59]   --->   Operation 36 'alloca' 'line_buffer_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %line_buffer_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%window_buffer_0_0_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 38 'alloca' 'window_buffer_0_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_0_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%window_buffer_0_1_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 40 'alloca' 'window_buffer_0_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_0_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%window_buffer_0_2_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 42 'alloca' 'window_buffer_0_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_0_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%window_buffer_0_3_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 44 'alloca' 'window_buffer_0_3_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_0_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%window_buffer_1_0_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 46 'alloca' 'window_buffer_1_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_1_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%window_buffer_1_1_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 48 'alloca' 'window_buffer_1_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_1_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%window_buffer_1_2_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 50 'alloca' 'window_buffer_1_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_1_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%window_buffer_1_3_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 52 'alloca' 'window_buffer_1_3_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_1_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%window_buffer_2_0_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 54 'alloca' 'window_buffer_2_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_2_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%window_buffer_2_1_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 56 'alloca' 'window_buffer_2_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_2_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%window_buffer_2_2_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 58 'alloca' 'window_buffer_2_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_2_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%window_buffer_2_3_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 60 'alloca' 'window_buffer_2_3_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_2_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%window_buffer_3_0_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 62 'alloca' 'window_buffer_3_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_3_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%window_buffer_3_1_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 64 'alloca' 'window_buffer_3_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_3_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%window_buffer_3_2_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 66 'alloca' 'window_buffer_3_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_3_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%window_buffer_3_3_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 68 'alloca' 'window_buffer_3_3_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_3_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%window_buffer_4_0_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 70 'alloca' 'window_buffer_4_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_4_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%window_buffer_4_1_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 72 'alloca' 'window_buffer_4_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_4_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%window_buffer_4_2_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 74 'alloca' 'window_buffer_4_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_4_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%window_buffer_4_3_s = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65]   --->   Operation 76 'alloca' 'window_buffer_4_3_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_4_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%frame_cache_0_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 78 'alloca' 'frame_cache_0_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%frame_cache_0_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 79 'alloca' 'frame_cache_0_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%frame_cache_0_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 80 'alloca' 'frame_cache_0_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%frame_cache_0_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 81 'alloca' 'frame_cache_0_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%frame_cache_0_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 82 'alloca' 'frame_cache_0_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%frame_cache_1_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 83 'alloca' 'frame_cache_1_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%frame_cache_1_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 84 'alloca' 'frame_cache_1_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%frame_cache_1_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 85 'alloca' 'frame_cache_1_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%frame_cache_1_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 86 'alloca' 'frame_cache_1_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%frame_cache_1_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 87 'alloca' 'frame_cache_1_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%frame_cache_2_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 88 'alloca' 'frame_cache_2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%frame_cache_2_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 89 'alloca' 'frame_cache_2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%frame_cache_2_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 90 'alloca' 'frame_cache_2_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%frame_cache_2_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 91 'alloca' 'frame_cache_2_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%frame_cache_2_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 92 'alloca' 'frame_cache_2_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%frame_cache_3_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 93 'alloca' 'frame_cache_3_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%frame_cache_3_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 94 'alloca' 'frame_cache_3_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%frame_cache_3_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 95 'alloca' 'frame_cache_3_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%frame_cache_3_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 96 'alloca' 'frame_cache_3_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%frame_cache_3_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 97 'alloca' 'frame_cache_3_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%frame_cache_4_0_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 98 'alloca' 'frame_cache_4_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%frame_cache_4_1_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 99 'alloca' 'frame_cache_4_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%frame_cache_4_2_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 100 'alloca' 'frame_cache_4_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%frame_cache_4_3_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 101 'alloca' 'frame_cache_4_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%frame_cache_4_4_V = alloca i16, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70]   --->   Operation 102 'alloca' 'frame_cache_4_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.76ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 103 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %batch_row_col_channel_loop_end ], [ true, %15 ]"   --->   Operation 104 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%i_03 = phi i10 [ 0, %0 ], [ %i, %batch_row_col_channel_loop_end ], [ 0, %15 ]"   --->   Operation 105 'phi' 'i_03' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%loops_0_0_1_02 = phi i5 [ 0, %0 ], [ %select_ln891_9, %batch_row_col_channel_loop_end ], [ 0, %15 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 106 'phi' 'loops_0_0_1_02' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%loops_0_1_01 = phi i5 [ 0, %0 ], [ %select_ln891, %batch_row_col_channel_loop_end ], [ 0, %15 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 107 'phi' 'loops_0_1_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %batch_row_col_channel_loop_begin"   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str24) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str24)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 110 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str57) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:84]   --->   Operation 111 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i5 %loops_0_1_01 to i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:124]   --->   Operation 112 'trunc' 'trunc_ln177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.36ns)   --->   "%icmp_ln101 = icmp ugt i5 %loops_0_1_01, -5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:101]   --->   Operation 113 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.36ns)   --->   "%icmp_ln107 = icmp ugt i5 %loops_0_0_1_02, -5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:107]   --->   Operation 114 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln107 = or i1 %icmp_ln101, %icmp_ln107" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:107]   --->   Operation 115 'or' 'or_ln107' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (1.73ns)   --->   "%i = add i10 1, %i_03" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 116 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.76ns)   --->   "br i1 %or_ln107, label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit13, label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:101]   --->   Operation 117 'br' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 118 [1/1] (2.18ns)   --->   "%tmp_V_129 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:111]   --->   Operation 118 'read' 'tmp_V_129' <Predicate = (!or_ln107)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 119 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit13"   --->   Operation 119 'br' <Predicate = (!or_ln107)> <Delay = 1.76>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loops_0_1_01, i32 2, i32 4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:115]   --->   Operation 120 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.13ns)   --->   "%icmp_ln115 = icmp eq i3 %tmp_6, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:115]   --->   Operation 121 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %2, label %11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:115]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.36ns)   --->   "%icmp_ln136 = icmp eq i5 %loops_0_1_01, 4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:136]   --->   Operation 123 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln115)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loops_0_0_1_02, i32 2, i32 4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:136]   --->   Operation 124 'partselect' 'tmp_8' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.13ns)   --->   "%icmp_ln136_1 = icmp eq i3 %tmp_8, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:136]   --->   Operation 125 'icmp' 'icmp_ln136_1' <Predicate = (!icmp_ln115)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.97ns)   --->   "%and_ln136 = and i1 %icmp_ln136, %icmp_ln136_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:136]   --->   Operation 126 'and' 'and_ln136' <Predicate = (!icmp_ln115)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %and_ln136, label %12, label %.preheader217.preheader.0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:136]   --->   Operation 127 'br' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.36ns)   --->   "%icmp_ln170 = icmp eq i5 %loops_0_1_01, -5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:170]   --->   Operation 128 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (1.36ns)   --->   "%icmp_ln170_1 = icmp eq i5 %loops_0_0_1_02, -5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:170]   --->   Operation 129 'icmp' 'icmp_ln170_1' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln170 = and i1 %icmp_ln170, %icmp_ln170_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:170]   --->   Operation 130 'and' 'and_ln170' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %and_ln170, label %.loopexit215, label %.preheader213.preheader.0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:170]   --->   Operation 131 'br' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %.preheader.preheader.0, label %.preheader211.0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:181]   --->   Operation 132 'br' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i5 %loops_0_0_1_02 to i3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 133 'trunc' 'trunc_ln203_2' <Predicate = (!icmp_ln115 & and_ln136)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln203_2, label %branch70 [
    i3 0, label %branch67
    i3 1, label %branch68
    i3 2, label %branch69
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 134 'switch' <Predicate = (!icmp_ln115 & and_ln136)> <Delay = 1.30>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln177_1 = trunc i5 %loops_0_0_1_02 to i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 135 'trunc' 'trunc_ln177_1' <Predicate = (!icmp_ln115 & and_ln136)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln177_1, label %branch41 [
    i2 0, label %branch38
    i2 1, label %branch39
    i2 -2, label %branch40
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 136 'switch' <Predicate = (!icmp_ln115 & and_ln136)> <Delay = 1.30>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "br label %.loopexit" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:144]   --->   Operation 137 'br' <Predicate = (!icmp_ln115 & and_ln136)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "br label %batch_row_col_channel_loop_end"   --->   Operation 138 'br' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loops_0_0_1_02, i32 2, i32 4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:117]   --->   Operation 139 'partselect' 'tmp_7' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.13ns)   --->   "%icmp_ln117 = icmp eq i3 %tmp_7, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:117]   --->   Operation 140 'icmp' 'icmp_ln117' <Predicate = (icmp_ln115)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %3, label %8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:117]   --->   Operation 141 'br' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln177, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:130]   --->   Operation 142 'switch' <Predicate = (icmp_ln115 & !icmp_ln117)> <Delay = 1.30>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 143 'br' <Predicate = (icmp_ln115 & !icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %loops_0_1_01 to i3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 144 'trunc' 'trunc_ln203' <Predicate = (icmp_ln115 & icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i5 %loops_0_0_1_02 to i3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 145 'trunc' 'trunc_ln203_1' <Predicate = (icmp_ln115 & icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln203, label %branch16 [
    i3 0, label %branch13
    i3 1, label %branch14
    i3 2, label %branch15
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 146 'switch' <Predicate = (icmp_ln115 & icmp_ln117)> <Delay = 1.30>
ST_2 : Operation 147 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln203_1, label %branch55 [
    i3 0, label %branch52
    i3 1, label %branch53
    i3 2, label %branch54
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 147 'switch' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2)> <Delay = 1.30>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br label %4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 148 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln203_1, label %branch50 [
    i3 0, label %branch47
    i3 1, label %branch48
    i3 2, label %branch49
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 149 'switch' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1)> <Delay = 1.30>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "br label %4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 150 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln203_1, label %branch45 [
    i3 0, label %branch42
    i3 1, label %branch43
    i3 2, label %branch44
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 151 'switch' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0)> <Delay = 1.30>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "br label %4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 152 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln203_1, label %branch60 [
    i3 0, label %branch57
    i3 1, label %branch58
    i3 2, label %branch59
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 153 'switch' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2)> <Delay = 1.30>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "br label %4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 154 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln177_2 = trunc i5 %loops_0_0_1_02 to i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 155 'trunc' 'trunc_ln177_2' <Predicate = (icmp_ln115 & icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln203, label %branch11 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 156 'switch' <Predicate = (icmp_ln115 & icmp_ln117)> <Delay = 1.30>
ST_2 : Operation 157 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln177_2, label %branch29 [
    i2 0, label %branch26
    i2 1, label %branch27
    i2 -2, label %branch28
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 157 'switch' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2)> <Delay = 1.30>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "br label %5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 158 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln177_2, label %branch25 [
    i2 0, label %branch22
    i2 1, label %branch23
    i2 -2, label %branch24
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 159 'switch' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1)> <Delay = 1.30>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br label %5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 160 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln177_2, label %branch21 [
    i2 0, label %branch18
    i2 1, label %branch19
    i2 -2, label %branch20
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 161 'switch' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0)> <Delay = 1.30>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 162 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln177_2, label %branch33 [
    i2 0, label %branch30
    i2 1, label %branch31
    i2 -2, label %branch32
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 163 'switch' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2)> <Delay = 1.30>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "br label %5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 164 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.36ns)   --->   "%icmp_ln123 = icmp eq i5 %loops_0_1_01, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:123]   --->   Operation 165 'icmp' 'icmp_ln123' <Predicate = (icmp_ln115 & icmp_ln117)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %._crit_edge, label %6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:123]   --->   Operation 166 'br' <Predicate = (icmp_ln115 & icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (1.13ns)   --->   "switch i2 %trunc_ln177, label %branch6 [
    i2 1, label %branch4
    i2 -2, label %branch5
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:124]   --->   Operation 167 'switch' <Predicate = (icmp_ln115 & icmp_ln117 & !icmp_ln123)> <Delay = 1.13>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:125]   --->   Operation 168 'br' <Predicate = (icmp_ln115 & icmp_ln117 & !icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "br label %10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:127]   --->   Operation 169 'br' <Predicate = (icmp_ln115 & icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "br label %batch_row_col_channel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:133]   --->   Operation 170 'br' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str24, i32 %tmp)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194]   --->   Operation 171 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.36ns)   --->   "%icmp_ln891 = icmp ugt i5 %loops_0_0_1_02, -6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 172 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (1.36ns)   --->   "%icmp_ln891_3 = icmp ugt i5 %loops_0_1_01, -6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 173 'icmp' 'icmp_ln891_3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (1.78ns)   --->   "%loops_impl_next_i_s = add i5 %loops_0_1_01, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:210->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 174 'add' 'loops_impl_next_i_s' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln891)   --->   "%select_ln206 = select i1 %icmp_ln891_3, i5 0, i5 %loops_impl_next_i_s" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 175 'select' 'select_ln206' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (1.78ns)   --->   "%loops_impl_next_ne = add i5 %loops_0_0_1_02, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:210->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 176 'add' 'loops_impl_next_ne' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln891 = select i1 %icmp_ln891, i5 %select_ln206, i5 %loops_0_1_01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 177 'select' 'select_ln891' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.21ns)   --->   "%select_ln891_9 = select i1 %icmp_ln891, i5 0, i5 %loops_impl_next_ne" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 178 'select' 'select_ln891_9' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (1.77ns)   --->   "%icmp_ln81 = icmp eq i10 %i_03, -241" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 179 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 180 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %15, label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:195]   --->   Operation 182 'br' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 29, i32 29, i16* %line_buffer_0_V_V, i16* %line_buffer_0_V_V)"   --->   Operation 183 'specchannel' 'empty_129' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 29, i32 29, i16* %line_buffer_1_V_V, i16* %line_buffer_1_V_V)"   --->   Operation 184 'specchannel' 'empty_130' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 29, i32 29, i16* %line_buffer_2_V_V, i16* %line_buffer_2_V_V)"   --->   Operation 185 'specchannel' 'empty_131' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_3_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 29, i32 29, i16* %line_buffer_3_V_V, i16* %line_buffer_3_V_V)"   --->   Operation 186 'specchannel' 'empty_132' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_0_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_0_0_s, i16* %window_buffer_0_0_s)"   --->   Operation 187 'specchannel' 'empty_133' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_0_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_0_1_s, i16* %window_buffer_0_1_s)"   --->   Operation 188 'specchannel' 'empty_134' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_0_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_0_2_s, i16* %window_buffer_0_2_s)"   --->   Operation 189 'specchannel' 'empty_135' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_0_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_0_3_s, i16* %window_buffer_0_3_s)"   --->   Operation 190 'specchannel' 'empty_136' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_1_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_1_0_s, i16* %window_buffer_1_0_s)"   --->   Operation 191 'specchannel' 'empty_137' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_1_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_1_1_s, i16* %window_buffer_1_1_s)"   --->   Operation 192 'specchannel' 'empty_138' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_1_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_1_2_s, i16* %window_buffer_1_2_s)"   --->   Operation 193 'specchannel' 'empty_139' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_1_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_1_3_s, i16* %window_buffer_1_3_s)"   --->   Operation 194 'specchannel' 'empty_140' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_2_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_2_0_s, i16* %window_buffer_2_0_s)"   --->   Operation 195 'specchannel' 'empty_141' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_2_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_2_1_s, i16* %window_buffer_2_1_s)"   --->   Operation 196 'specchannel' 'empty_142' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_2_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_2_2_s, i16* %window_buffer_2_2_s)"   --->   Operation 197 'specchannel' 'empty_143' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_2_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_2_3_s, i16* %window_buffer_2_3_s)"   --->   Operation 198 'specchannel' 'empty_144' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_3_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_3_0_s, i16* %window_buffer_3_0_s)"   --->   Operation 199 'specchannel' 'empty_145' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_3_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_3_1_s, i16* %window_buffer_3_1_s)"   --->   Operation 200 'specchannel' 'empty_146' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_3_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_3_2_s, i16* %window_buffer_3_2_s)"   --->   Operation 201 'specchannel' 'empty_147' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_3_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_3_3_s, i16* %window_buffer_3_3_s)"   --->   Operation 202 'specchannel' 'empty_148' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_4_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_4_0_s, i16* %window_buffer_4_0_s)"   --->   Operation 203 'specchannel' 'empty_149' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_4_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_4_1_s, i16* %window_buffer_4_1_s)"   --->   Operation 204 'specchannel' 'empty_150' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_4_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_4_2_s, i16* %window_buffer_4_2_s)"   --->   Operation 205 'specchannel' 'empty_151' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_4_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_4_3_s, i16* %window_buffer_4_3_s)"   --->   Operation 206 'specchannel' 'empty_152' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i16* %line_buffer_0_V_V, i16* %line_buffer_1_V_V, i16* %line_buffer_2_V_V, i16* %line_buffer_3_V_V, [1 x i8]* @p_str57, [10 x i8]* @p_str2581, [1 x i8]* @p_str57, i32 -1, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:63]   --->   Operation 207 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i16* %window_buffer_0_0_s, i16* %window_buffer_0_1_s, i16* %window_buffer_0_2_s, i16* %window_buffer_0_3_s, i16* %window_buffer_1_0_s, i16* %window_buffer_1_1_s, i16* %window_buffer_1_2_s, i16* %window_buffer_1_3_s, i16* %window_buffer_2_0_s, i16* %window_buffer_2_1_s, i16* %window_buffer_2_2_s, i16* %window_buffer_2_3_s, i16* %window_buffer_3_0_s, i16* %window_buffer_3_1_s, i16* %window_buffer_3_2_s, i16* %window_buffer_3_3_s, i16* %window_buffer_4_0_s, i16* %window_buffer_4_1_s, i16* %window_buffer_4_2_s, i16* %window_buffer_4_3_s, [1 x i8]* @p_str57, [10 x i8]* @p_str2581, [1 x i8]* @p_str57, i32 -1, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:68]   --->   Operation 208 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "br label %batch_row_col_channel_loop_begin" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81]   --->   Operation 209 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_V_123 = phi i16 [ %tmp_V_129, %1 ], [ 0, %batch_row_col_channel_loop_begin ]"   --->   Operation 210 'phi' 'tmp_V_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (2.18ns)   --->   "%tmp_V_124 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_0_0_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 211 'read' 'tmp_V_124' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 212 [1/1] (1.76ns)   --->   "store i16 %tmp_V_124, i16* %frame_cache_0_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 212 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 213 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_0_1_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 213 'read' 'tmp_V' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 214 [1/1] (1.76ns)   --->   "store i16 %tmp_V, i16* %frame_cache_0_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 214 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 215 [1/1] (2.18ns)   --->   "%tmp_V_104 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_0_2_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 215 'read' 'tmp_V_104' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 216 [1/1] (1.76ns)   --->   "store i16 %tmp_V_104, i16* %frame_cache_0_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 216 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 217 [1/1] (2.18ns)   --->   "%tmp_V_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_0_3_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 217 'read' 'tmp_V_105' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 218 [1/1] (1.76ns)   --->   "store i16 %tmp_V_105, i16* %frame_cache_0_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 218 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 219 [1/1] (2.18ns)   --->   "%tmp_V_125 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_1_0_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 219 'read' 'tmp_V_125' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 220 [1/1] (1.76ns)   --->   "store i16 %tmp_V_125, i16* %frame_cache_1_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 220 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 221 [1/1] (2.18ns)   --->   "%tmp_V_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_1_1_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 221 'read' 'tmp_V_107' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 222 [1/1] (1.76ns)   --->   "store i16 %tmp_V_107, i16* %frame_cache_1_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 222 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 223 [1/1] (2.18ns)   --->   "%tmp_V_108 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_1_2_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 223 'read' 'tmp_V_108' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 224 [1/1] (1.76ns)   --->   "store i16 %tmp_V_108, i16* %frame_cache_1_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 224 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 225 [1/1] (2.18ns)   --->   "%tmp_V_109 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_1_3_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 225 'read' 'tmp_V_109' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 226 [1/1] (1.76ns)   --->   "store i16 %tmp_V_109, i16* %frame_cache_1_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 226 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 227 [1/1] (2.18ns)   --->   "%tmp_V_126 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_2_0_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 227 'read' 'tmp_V_126' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 228 [1/1] (1.76ns)   --->   "store i16 %tmp_V_126, i16* %frame_cache_2_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 228 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 229 [1/1] (2.18ns)   --->   "%tmp_V_111 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_2_1_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 229 'read' 'tmp_V_111' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 230 [1/1] (1.76ns)   --->   "store i16 %tmp_V_111, i16* %frame_cache_2_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 230 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 231 [1/1] (2.18ns)   --->   "%tmp_V_112 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_2_2_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 231 'read' 'tmp_V_112' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 232 [1/1] (1.76ns)   --->   "store i16 %tmp_V_112, i16* %frame_cache_2_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 232 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 233 [1/1] (2.18ns)   --->   "%tmp_V_113 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_2_3_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 233 'read' 'tmp_V_113' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 234 [1/1] (1.76ns)   --->   "store i16 %tmp_V_113, i16* %frame_cache_2_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 234 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 235 [1/1] (2.18ns)   --->   "%tmp_V_127 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_3_0_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 235 'read' 'tmp_V_127' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 236 [1/1] (1.76ns)   --->   "store i16 %tmp_V_127, i16* %frame_cache_3_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 236 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 237 [1/1] (2.18ns)   --->   "%tmp_V_115 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_3_1_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 237 'read' 'tmp_V_115' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 238 [1/1] (1.76ns)   --->   "store i16 %tmp_V_115, i16* %frame_cache_3_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 238 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 239 [1/1] (2.18ns)   --->   "%tmp_V_116 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_3_2_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 239 'read' 'tmp_V_116' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 240 [1/1] (1.76ns)   --->   "store i16 %tmp_V_116, i16* %frame_cache_3_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 240 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 241 [1/1] (2.18ns)   --->   "%tmp_V_117 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_3_3_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 241 'read' 'tmp_V_117' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 242 [1/1] (1.76ns)   --->   "store i16 %tmp_V_117, i16* %frame_cache_3_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 242 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 243 [1/1] (2.18ns)   --->   "%tmp_V_128 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_4_0_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 243 'read' 'tmp_V_128' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 244 [1/1] (1.76ns)   --->   "store i16 %tmp_V_128, i16* %frame_cache_4_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 244 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 245 [1/1] (2.18ns)   --->   "%tmp_V_119 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_4_1_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 245 'read' 'tmp_V_119' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 246 [1/1] (1.76ns)   --->   "store i16 %tmp_V_119, i16* %frame_cache_4_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 246 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 247 [1/1] (2.18ns)   --->   "%tmp_V_120 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_4_2_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 247 'read' 'tmp_V_120' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 248 [1/1] (1.76ns)   --->   "store i16 %tmp_V_120, i16* %frame_cache_4_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 248 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 249 [1/1] (2.18ns)   --->   "%tmp_V_121 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_4_3_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 249 'read' 'tmp_V_121' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 250 [1/1] (1.76ns)   --->   "store i16 %tmp_V_121, i16* %frame_cache_4_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153]   --->   Operation 250 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 1.76>
ST_3 : Operation 251 [1/1] (2.18ns)   --->   "%tmp_V_106 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %line_buffer_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:161]   --->   Operation 251 'read' 'tmp_V_106' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "store i16 %tmp_V_106, i16* %frame_cache_0_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:161]   --->   Operation 252 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (2.18ns)   --->   "%tmp_V_110 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %line_buffer_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:161]   --->   Operation 253 'read' 'tmp_V_110' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "store i16 %tmp_V_110, i16* %frame_cache_1_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:161]   --->   Operation 254 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (2.18ns)   --->   "%tmp_V_114 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %line_buffer_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:161]   --->   Operation 255 'read' 'tmp_V_114' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "store i16 %tmp_V_114, i16* %frame_cache_2_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:161]   --->   Operation 256 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (2.18ns)   --->   "%tmp_V_118 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %line_buffer_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:161]   --->   Operation 257 'read' 'tmp_V_118' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "store i16 %tmp_V_118, i16* %frame_cache_3_4_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:161]   --->   Operation 258 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_4_4_V, align 8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:166]   --->   Operation 259 'store' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_0_s, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 260 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 261 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_1_s, i16 %tmp_V_104)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 261 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 262 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_2_s, i16 %tmp_V_105)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 262 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 263 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_3_s, i16 %tmp_V_106)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 263 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 264 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_0_s, i16 %tmp_V_107)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 264 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 265 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_1_s, i16 %tmp_V_108)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 265 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 266 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_2_s, i16 %tmp_V_109)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 266 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 267 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_3_s, i16 %tmp_V_110)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 267 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 268 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_0_s, i16 %tmp_V_111)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 268 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 269 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_1_s, i16 %tmp_V_112)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 269 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 270 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_2_s, i16 %tmp_V_113)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 270 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 271 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_3_s, i16 %tmp_V_114)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 271 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 272 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_0_s, i16 %tmp_V_115)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 272 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 273 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_1_s, i16 %tmp_V_116)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 273 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 274 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_2_s, i16 %tmp_V_117)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 274 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 275 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_3_s, i16 %tmp_V_118)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 275 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 276 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_0_s, i16 %tmp_V_119)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 276 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 277 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_1_s, i16 %tmp_V_120)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 277 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 278 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_2_s, i16 %tmp_V_121)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 278 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 279 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_3_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:174]   --->   Operation 279 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "br label %.loopexit215"   --->   Operation 280 'br' <Predicate = (!icmp_ln115 & !and_ln136 & !and_ln170)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_0_V_V, i16 %tmp_V_110)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:183]   --->   Operation 281 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !icmp_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 282 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_1_V_V, i16 %tmp_V_114)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:183]   --->   Operation 282 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !icmp_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 283 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_2_V_V, i16 %tmp_V_118)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:183]   --->   Operation 283 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !icmp_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 284 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_3_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:183]   --->   Operation 284 'write' <Predicate = (!icmp_ln115 & !and_ln136 & !icmp_ln170)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.0"   --->   Operation 285 'br' <Predicate = (!icmp_ln115 & !and_ln136 & !icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_0_V_V, i16 %tmp_V_124)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 286 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 287 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_1_V_V, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 287 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 288 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_2_V_V, i16 %tmp_V_104)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 288 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 289 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_3_V_V, i16 %tmp_V_105)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 289 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 290 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_4_V_V, i16 %tmp_V_106)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 290 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 291 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_0_V_V, i16 %tmp_V_125)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 291 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 292 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_1_V_V, i16 %tmp_V_107)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 292 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 293 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_2_V_V, i16 %tmp_V_108)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 293 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 294 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_3_V_V, i16 %tmp_V_109)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 294 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 295 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_4_V_V, i16 %tmp_V_110)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 295 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 296 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_0_V_V, i16 %tmp_V_126)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 296 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 297 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_1_V_V, i16 %tmp_V_111)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 297 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 298 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_2_V_V, i16 %tmp_V_112)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 298 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 299 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_3_V_V, i16 %tmp_V_113)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 299 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 300 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_4_V_V, i16 %tmp_V_114)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 300 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 301 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_0_V_V, i16 %tmp_V_127)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 301 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 302 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_1_V_V, i16 %tmp_V_115)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 302 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 303 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_2_V_V, i16 %tmp_V_116)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 303 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 304 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_3_V_V, i16 %tmp_V_117)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 304 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 305 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_4_V_V, i16 %tmp_V_118)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 305 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 306 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_0_V_V, i16 %tmp_V_128)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 306 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 307 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_1_V_V, i16 %tmp_V_119)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 307 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 308 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_2_V_V, i16 %tmp_V_120)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 308 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 309 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_3_V_V, i16 %tmp_V_121)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 309 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 310 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_4_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190]   --->   Operation 310 'write' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 311 'br' <Predicate = (!icmp_ln115 & !and_ln136)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_4_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 312 'store' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln203_2 == 2)> <Delay = 1.76>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "br label %13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 313 'br' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln203_2 == 2)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_4_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 314 'store' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln203_2 == 1)> <Delay = 1.76>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "br label %13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 315 'br' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln203_2 == 1)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_4_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 316 'store' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln203_2 == 0)> <Delay = 1.76>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "br label %13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 317 'br' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln203_2 == 0)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_4_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 318 'store' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln203_2 != 0 & trunc_ln203_2 != 1 & trunc_ln203_2 != 2)> <Delay = 1.76>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "br label %13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:137]   --->   Operation 319 'br' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln203_2 != 0 & trunc_ln203_2 != 1 & trunc_ln203_2 != 2)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_3_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:139]   --->   Operation 320 'write' <Predicate = (!icmp_ln115 & and_ln136)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 321 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_2_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 321 'write' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln177_1 == 2)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "br label %14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 322 'br' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln177_1 == 2)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_1_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 323 'write' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln177_1 == 1)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "br label %14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 324 'br' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln177_1 == 1)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_0_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 325 'write' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln177_1 == 0)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "br label %14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 326 'br' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln177_1 == 0)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_3_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 327 'write' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln177_1 == 3)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "br label %14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:142]   --->   Operation 328 'br' <Predicate = (!icmp_ln115 & and_ln136 & trunc_ln177_1 == 3)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_2_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:130]   --->   Operation 329 'write' <Predicate = (icmp_ln115 & !icmp_ln117 & trunc_ln177 == 2)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "br label %9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:130]   --->   Operation 330 'br' <Predicate = (icmp_ln115 & !icmp_ln117 & trunc_ln177 == 2)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_1_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:130]   --->   Operation 331 'write' <Predicate = (icmp_ln115 & !icmp_ln117 & trunc_ln177 == 1)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "br label %9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:130]   --->   Operation 332 'br' <Predicate = (icmp_ln115 & !icmp_ln117 & trunc_ln177 == 1)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_0_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:130]   --->   Operation 333 'write' <Predicate = (icmp_ln115 & !icmp_ln117 & trunc_ln177 == 0)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "br label %9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:130]   --->   Operation 334 'br' <Predicate = (icmp_ln115 & !icmp_ln117 & trunc_ln177 == 0)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_3_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:130]   --->   Operation 335 'write' <Predicate = (icmp_ln115 & !icmp_ln117 & trunc_ln177 == 3)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "br label %9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:130]   --->   Operation 336 'br' <Predicate = (icmp_ln115 & !icmp_ln117 & trunc_ln177 == 3)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_2_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 337 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln203_1 == 2)> <Delay = 1.76>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "br label %branch15587" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 338 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_2_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 339 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln203_1 == 1)> <Delay = 1.76>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "br label %branch15587" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 340 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_2_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 341 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln203_1 == 0)> <Delay = 1.76>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "br label %branch15587" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 342 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_2_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 343 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & trunc_ln203_1 != 2)> <Delay = 1.76>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "br label %branch15587" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 344 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & trunc_ln203_1 != 2)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_1_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 345 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln203_1 == 2)> <Delay = 1.76>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "br label %branch14550" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 346 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_1_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 347 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 1.76>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "br label %branch14550" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 348 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_1_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 349 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 1.76>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "br label %branch14550" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 350 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_1_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 351 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & trunc_ln203_1 != 2)> <Delay = 1.76>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "br label %branch14550" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 352 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & trunc_ln203_1 != 2)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_0_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 353 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln203_1 == 2)> <Delay = 1.76>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "br label %branch13513" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 354 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_0_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 355 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 1.76>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "br label %branch13513" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 356 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_0_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 357 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 1.76>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "br label %branch13513" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 358 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_0_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 359 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & trunc_ln203_1 != 2)> <Delay = 1.76>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "br label %branch13513" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 360 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & trunc_ln203_1 != 2)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_3_2_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 361 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203_1 == 2)> <Delay = 1.76>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "br label %branch16624" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 362 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_3_1_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 363 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203_1 == 1)> <Delay = 1.76>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "br label %branch16624" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 364 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_3_0_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 365 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203_1 == 0)> <Delay = 1.76>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "br label %branch16624" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 366 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (1.76ns)   --->   "store i16 %tmp_V_123, i16* %frame_cache_3_3_V, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 367 'store' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & trunc_ln203_1 != 2)> <Delay = 1.76>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "br label %branch16624" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:118]   --->   Operation 368 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & trunc_ln203_1 != 2)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_2_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 369 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln177_2 == 2)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "br label %branch10417" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 370 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln177_2 == 2)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_1_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 371 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln177_2 == 1)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "br label %branch10417" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 372 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln177_2 == 1)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_0_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 373 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln177_2 == 0)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "br label %branch10417" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 374 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln177_2 == 0)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_3_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 375 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln177_2 == 3)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "br label %branch10417" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 376 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 2 & trunc_ln177_2 == 3)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_2_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 377 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln177_2 == 2)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "br label %branch9387" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 378 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln177_2 == 2)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_1_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 379 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln177_2 == 1)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "br label %branch9387" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 380 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln177_2 == 1)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_0_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 381 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln177_2 == 0)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "br label %branch9387" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 382 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln177_2 == 0)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_3_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 383 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln177_2 == 3)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "br label %branch9387" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 384 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 1 & trunc_ln177_2 == 3)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_2_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 385 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln177_2 == 2)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "br label %branch8357" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 386 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln177_2 == 2)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_1_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 387 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln177_2 == 1)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "br label %branch8357" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 388 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln177_2 == 1)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_0_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 389 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln177_2 == 0)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "br label %branch8357" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 390 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln177_2 == 0)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_3_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 391 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln177_2 == 3)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "br label %branch8357" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 392 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 == 0 & trunc_ln177_2 == 3)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_2_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 393 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln177_2 == 2)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "br label %branch11447" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 394 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln177_2 == 2)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_1_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 395 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln177_2 == 1)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "br label %branch11447" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 396 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln177_2 == 1)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_0_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 397 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln177_2 == 0)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "br label %branch11447" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 398 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln177_2 == 0)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_3_s, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 399 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln177_2 == 3)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "br label %branch11447" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:120]   --->   Operation 400 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln177_2 == 3)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_1_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:124]   --->   Operation 401 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln177 == 2 & !icmp_ln123)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "br label %7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:124]   --->   Operation 402 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln177 == 2 & !icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_0_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:124]   --->   Operation 403 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln177 == 1 & !icmp_ln123)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "br label %7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:124]   --->   Operation 404 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln177 == 1 & !icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_2_V_V, i16 %tmp_V_123)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:124]   --->   Operation 405 'write' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln177 != 1 & trunc_ln177 != 2 & !icmp_ln123)> <Delay = 2.18> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "br label %7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:124]   --->   Operation 406 'br' <Predicate = (icmp_ln115 & icmp_ln117 & trunc_ln177 != 1 & trunc_ln177 != 2 & !icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:195]   --->   Operation 407 'return' <Predicate = (icmp_ln81)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [128]  (1.77 ns)

 <State 2>: 4.11ns
The critical path consists of the following:
	'phi' operation ('loops_0_0_1_02', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) with incoming values : ('select_ln891_9', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) [130]  (0 ns)
	'icmp' operation ('icmp_ln107', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:107) [167]  (1.36 ns)
	'or' operation ('or_ln107', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:107) [168]  (0.978 ns)
	multiplexor before 'phi' operation ('pixel.V') with incoming values : ('tmp.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:111) [175]  (1.77 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'window_buffer[0][0].V.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65 (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:153) [186]  (2.19 ns)
	fifo write on port 'frame_buffer_0_0_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:190) [270]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
