v 4
file . "srlatch_tb.vhdl" "851e2acd49bafcc93b778154db26cf28345093a5" "20241125065404.404":
  entity srlatch_tb at 1( 0) + 0 on 13;
  architecture behavior of srlatch_tb at 7( 82) + 0 on 14;
file . "srlatch.vhdl" "253a194328cbed21817b6263742ece7eb4e895c8" "20241125065400.462":
  entity srlatch at 1( 0) + 0 on 11;
  architecture behav of srlatch at 9( 139) + 0 on 12;
