SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/user/Documents/_Work/ISE_Projects/PDM_Filter/PDM_Filter_RefComp/ipcore_dir_cic/
SET_PREFERENCE workingdirectory C:/Users/user/Documents/_Work/ISE_Projects/PDM_Filter/PDM_Filter_RefComp/ipcore_dir_cic/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/user/Documents/_Work/ISE_Projects/PDM_Filter/PDM_Filter_RefComp/ipcore_dir_cic/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/user/Documents/_Work/ISE_Projects/PDM_Filter/PDM_Filter_RefComp/ipcore_dir_cic/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name cic
SET_PARAMETER GUI_Behaviour Coregen
SET_PARAMETER Filter_Type Decimation
SET_PARAMETER Number_Of_Stages 5
SET_PARAMETER Differential_Delay 1
SET_PARAMETER Number_Of_Channels 1
SET_PARAMETER Sample_Rate_Changes Fixed
SET_PARAMETER Fixed_Or_Initial_Rate 16
SET_PARAMETER Minimum_Rate 16
SET_PARAMETER Maximum_Rate 16
SET_PARAMETER RateSpecification Frequency_Specification
SET_PARAMETER Input_Sample_Frequency 3.072
SET_PARAMETER Clock_Frequency 3.072
SET_PARAMETER HardwareOversamplingRate 1
SET_PARAMETER SamplePeriod 1
SET_PARAMETER Response_Magnitude Normalized
SET_PARAMETER Passband_Min 0.0
SET_PARAMETER Stopband_Min 0.5
SET_PARAMETER Passband_Max 0.5
SET_PARAMETER Stopband_Max 1.0
SET_PARAMETER Input_Data_Width 2
SET_PARAMETER Quantization Full_Precision
SET_PARAMETER Output_Data_Width 22
SET_PARAMETER Use_Xtreme_DSP_Slice true
SET_PARAMETER Use_Streaming_Interface true
SET_PARAMETER HAS_ACLKEN false
SET_PARAMETER HAS_ARESETN false
SET_PARAMETER HAS_DOUT_TREADY false
SET_SIM_PARAMETER C_COMPONENT_NAME cic
SET_CORE_NAME CIC Compiler
SET_CORE_VERSION 3.0
SET_CORE_VLNV xilinx.com:ip:cic_compiler:3.0
SET_CORE_CLASS com.xilinx.ip.cic_compiler_v3_0.cic_compiler_v3_0
SET_CORE_PATH C:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cic_compiler_v3_0
SET_CORE_GUIPATH C:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cic_compiler_v3_0/gui/cic_compiler_v3_0.tcl
SET_CORE_DATASHEET C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v3_0\doc\ds845_cic_compiler.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v3_0\doc\cic_compiler_v3_0_readme.txt><cic_compiler_v3_0_readme.txt>
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v3_0\doc\cic_compiler_v3_0_vinfo.html><cic_compiler_v3_0_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v3_0\doc\ds845_cic_compiler.pdf><ds845_cic_compiler.pdf>
