<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1485' ll='1493' type='bool llvm::MachineInstr::isRegTiedToUseOperand(unsigned int DefOpIdx, unsigned int * UseOpIdx = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1481'>/// Given the index of a register def operand,
  /// check if the register def is tied to a source operand, due to either
  /// two-address elimination or inline assembly constraints. Returns the
  /// first tied use operand index by reference if UseOpIdx is not null.</doc>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='248' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='227' u='c' c='_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='287' u='c' c='_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='172' u='c' c='_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2897' u='c' c='_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1670' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='994' u='c' c='_ZN4llvm22ModuloScheduleExpander10cloneInstrEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1527' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEN4llvm8RegisterERKNS1_8SmallSetIS2_Lj2ESt4lessIS2_EEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='837' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp' l='156' u='c' c='_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions24processMachineBasicBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4044' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2751' u='c' c='_ZL9addVSetVLRN4llvm12MachineInstrEPNS_17MachineBasicBlockEijNS_10RISCVVLMULEb'/>
