
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+1 (git sha1 UNKNOWN, gcc 11.2.1 -O2 -fexceptions -fstack-protector-strong -m64 -mtune=generic -fasynchronous-unwind-tables -fstack-clash-protection -fcf-protection -fPIC -Os)


-- Executing script file `run.ys' --

1. Executing Verilog-2005 frontend: ../MODEL/arythm_shift.sv
Parsing SystemVerilog input from `../MODEL/arythm_shift.sv' to AST representation.
Generating RTLIL representation for module `\arythm_shift'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../MODEL/binary2onehot.sv
Parsing SystemVerilog input from `../MODEL/binary2onehot.sv' to AST representation.
Generating RTLIL representation for module `\binary2onehot'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../MODEL/count_0.sv
Parsing SystemVerilog input from `../MODEL/count_0.sv' to AST representation.
Generating RTLIL representation for module `\count_0'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../MODEL/crc3.sv
Parsing SystemVerilog input from `../MODEL/crc3.sv' to AST representation.
Generating RTLIL representation for module `\crc3'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../MODEL/crc4.sv
Parsing SystemVerilog input from `../MODEL/crc4.sv' to AST representation.
Generating RTLIL representation for module `\crc4'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../MODEL/exe_unit.sv
Parsing SystemVerilog input from `../MODEL/exe_unit.sv' to AST representation.
Generating RTLIL representation for module `\exe_unit'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../MODEL/fulladder.sv
Parsing SystemVerilog input from `../MODEL/fulladder.sv' to AST representation.
Generating RTLIL representation for module `\fulladder'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../MODEL/pf_nf.sv
Parsing SystemVerilog input from `../MODEL/pf_nf.sv' to AST representation.
Generating RTLIL representation for module `\pf_nf'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../MODEL/sm_to_u2.sv
Parsing SystemVerilog input from `../MODEL/sm_to_u2.sv' to AST representation.
Generating RTLIL representation for module `\sm_to_u2'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../MODEL/thermo2bin.sv
Parsing SystemVerilog input from `../MODEL/thermo2bin.sv' to AST representation.
Generating RTLIL representation for module `\thermo2bin'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../MODEL/u2tou1.sv
Parsing SystemVerilog input from `../MODEL/u2tou1.sv' to AST representation.
Generating RTLIL representation for module `\u2tou1'.
Successfully finished Verilog frontend.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     \fulladder
Used module:     \u2tou1
Used module:     \sm_to_u2
Used module:     \count_0
Used module:     \crc3
Used module:     \crc4
Used module:     \thermo2bin
Used module:     \binary2onehot
Used module:     \pf_nf
Used module:     \arythm_shift
Parameter \BITS = 9

12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\fulladder'.
Parameter \BITS = 9
Generating RTLIL representation for module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Parameter \BITS = 9

12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\u2tou1'.
Parameter \BITS = 9
Generating RTLIL representation for module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Parameter \BITS = 9

12.4. Executing AST frontend in derive mode using pre-parsed AST for module `\sm_to_u2'.
Parameter \BITS = 9
Generating RTLIL representation for module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Parameter \BITS = 9

12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\count_0'.
Parameter \BITS = 9
Generating RTLIL representation for module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Parameter \WCODE = 9
Parameter \WPOLY = 4

12.6. Executing AST frontend in derive mode using pre-parsed AST for module `\crc3'.
Parameter \WCODE = 9
Parameter \WPOLY = 4
Generating RTLIL representation for module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Parameter \WCODE = 9
Parameter \WPOLY = 5

12.7. Executing AST frontend in derive mode using pre-parsed AST for module `\crc4'.
Parameter \WCODE = 9
Parameter \WPOLY = 5
Generating RTLIL representation for module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Parameter \LEN = 9

12.8. Executing AST frontend in derive mode using pre-parsed AST for module `\thermo2bin'.
Parameter \LEN = 9
Generating RTLIL representation for module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Parameter \BITS = 9

12.9. Executing AST frontend in derive mode using pre-parsed AST for module `\binary2onehot'.
Parameter \BITS = 9
Generating RTLIL representation for module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Parameter \BITS = 9

12.10. Executing AST frontend in derive mode using pre-parsed AST for module `\pf_nf'.
Parameter \BITS = 9
Generating RTLIL representation for module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Parameter \BITS = 9

12.11. Executing AST frontend in derive mode using pre-parsed AST for module `\arythm_shift'.
Parameter \BITS = 9
Generating RTLIL representation for module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.

12.12. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\fulladder\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\u2tou1\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\count_0\BITS=s32'00000000000000000000000000001001
Used module:     $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3
Used module:     $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4
Used module:     $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001
Used module:     $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\pf_nf\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001

12.13. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\fulladder\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\u2tou1\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\count_0\BITS=s32'00000000000000000000000000001001
Used module:     $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3
Used module:     $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4
Used module:     $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001
Used module:     $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\pf_nf\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001
Removing unused module `\u2tou1'.
Removing unused module `\thermo2bin'.
Removing unused module `\sm_to_u2'.
Removing unused module `\pf_nf'.
Removing unused module `\fulladder'.
Removing unused module `\exe_unit'.
Removing unused module `\crc4'.
Removing unused module `\crc3'.
Removing unused module `\count_0'.
Removing unused module `\binary2onehot'.
Removing unused module `\arythm_shift'.
Removed 11 unused modules.

13. Executing SYNTH pass.

13.1. Executing HIERARCHY pass (managing design hierarchy).

13.1.1. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\fulladder\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\u2tou1\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\count_0\BITS=s32'00000000000000000000000000001001
Used module:     $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3
Used module:     $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4
Used module:     $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001
Used module:     $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\pf_nf\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001

13.1.2. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\fulladder\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\u2tou1\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\count_0\BITS=s32'00000000000000000000000000001001
Used module:     $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3
Used module:     $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4
Used module:     $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001
Used module:     $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\pf_nf\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001
Removed 0 unused modules.

13.2. Executing PROC pass (convert processes to netlists).

13.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 10 switch rules as full_case in process $proc$../MODEL/pf_nf.sv:8$322 in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Marked 10 switch rules as full_case in process $proc$../MODEL/binary2onehot.sv:7$310 in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Marked 9 switch rules as full_case in process $proc$../MODEL/thermo2bin.sv:6$299 in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Marked 9 switch rules as full_case in process $proc$../MODEL/crc4.sv:13$270 in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Marked 9 switch rules as full_case in process $proc$../MODEL/crc3.sv:13$241 in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Marked 19 switch rules as full_case in process $proc$../MODEL/count_0.sv:9$183 in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Marked 1 switch rules as full_case in process $proc$../MODEL/sm_to_u2.sv:6$179 in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Marked 2 switch rules as full_case in process $proc$../MODEL/u2tou1.sv:7$173 in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Marked 1 switch rules as full_case in process $proc$../MODEL/fulladder.sv:8$160 in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Marked 3 switch rules as full_case in process $proc$../MODEL/exe_unit.sv:101$105 in module exe_unit_rtl.
Removed a total of 0 dead cases.

13.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 42 assignments to connections.

13.2.4. Executing PROC_INIT pass (extract init attributes).

13.2.5. Executing PROC_ARST pass (detect async resets in processes).

13.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/arythm_shift.sv:6$353'.
Creating decoders for process `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/pf_nf.sv:8$322'.
     1/11: $1\o_nf[0:0]
     2/11: $1\o_pf[0:0]
     3/11: $9\s_counter[8:0]
     4/11: $8\s_counter[8:0]
     5/11: $7\s_counter[8:0]
     6/11: $6\s_counter[8:0]
     7/11: $5\s_counter[8:0]
     8/11: $4\s_counter[8:0]
     9/11: $3\s_counter[8:0]
    10/11: $2\s_counter[8:0]
    11/11: $1\s_counter[8:0]
Creating decoders for process `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/binary2onehot.sv:7$310'.
     1/10: $9\o_onehot[8:8]
     2/10: $8\o_onehot[7:7]
     3/10: $7\o_onehot[6:6]
     4/10: $6\o_onehot[5:5]
     5/10: $5\o_onehot[4:4]
     6/10: $4\o_onehot[3:3]
     7/10: $3\o_onehot[2:2]
     8/10: $2\o_onehot[1:1]
     9/10: $1\o_onehot[0:0]
    10/10: $1\o_overflow[0:0]
Creating decoders for process `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$proc$../MODEL/thermo2bin.sv:6$299'.
     1/9: $9\o_nkb[8:0]
     2/9: $8\o_nkb[8:0]
     3/9: $7\o_nkb[8:0]
     4/9: $6\o_nkb[8:0]
     5/9: $5\o_nkb[8:0]
     6/9: $4\o_nkb[8:0]
     7/9: $3\o_nkb[8:0]
     8/9: $2\o_nkb[8:0]
     9/9: $1\o_nkb[8:0]
Creating decoders for process `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$proc$../MODEL/crc4.sv:13$270'.
     1/9: $9\crc_tmp[12:0]
     2/9: $8\crc_tmp[12:0]
     3/9: $7\crc_tmp[12:0]
     4/9: $6\crc_tmp[12:0]
     5/9: $5\crc_tmp[12:0]
     6/9: $4\crc_tmp[12:0]
     7/9: $3\crc_tmp[12:0]
     8/9: $2\crc_tmp[12:0]
     9/9: $1\crc_tmp[12:0]
Creating decoders for process `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$proc$../MODEL/crc3.sv:13$241'.
     1/9: $9\crc_tmp[11:0]
     2/9: $8\crc_tmp[11:0]
     3/9: $7\crc_tmp[11:0]
     4/9: $6\crc_tmp[11:0]
     5/9: $5\crc_tmp[11:0]
     6/9: $4\crc_tmp[11:0]
     7/9: $3\crc_tmp[11:0]
     8/9: $2\crc_tmp[11:0]
     9/9: $1\crc_tmp[11:0]
Creating decoders for process `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/count_0.sv:9$183'.
     1/19: $1\o_overflow[0:0]
     2/19: $9\s_counter2[8:0]
     3/19: $8\s_counter2[8:0]
     4/19: $7\s_counter2[8:0]
     5/19: $6\s_counter2[8:0]
     6/19: $5\s_counter2[8:0]
     7/19: $4\s_counter2[8:0]
     8/19: $3\s_counter2[8:0]
     9/19: $2\s_counter2[8:0]
    10/19: $1\s_counter2[8:0]
    11/19: $9\s_counter1[8:0]
    12/19: $8\s_counter1[8:0]
    13/19: $7\s_counter1[8:0]
    14/19: $6\s_counter1[8:0]
    15/19: $5\s_counter1[8:0]
    16/19: $4\s_counter1[8:0]
    17/19: $3\s_counter1[8:0]
    18/19: $2\s_counter1[8:0]
    19/19: $1\s_counter1[8:0]
Creating decoders for process `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/sm_to_u2.sv:6$179'.
     1/1: $1\o_output[8:0]
Creating decoders for process `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/u2tou1.sv:7$173'.
     1/2: $1\o_overflow[0:0]
     2/2: $1\o_output[8:0]
Creating decoders for process `$paramod\fulladder\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/fulladder.sv:8$160'.
     1/1: $1\o_carry[0:0]
Creating decoders for process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:101$105'.
     1/3: $1\o_of[0:0]
     2/3: $1\o_vf[0:0]
     3/3: $1\o_result[8:0]

13.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.\o_output' from process `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/arythm_shift.sv:6$353'.
No latch inferred for signal `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.\o_pf' from process `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/pf_nf.sv:8$322'.
No latch inferred for signal `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.\o_nf' from process `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/pf_nf.sv:8$322'.
No latch inferred for signal `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.\s_counter' from process `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/pf_nf.sv:8$322'.
No latch inferred for signal `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$fordecl_block$124.i' from process `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/pf_nf.sv:8$322'.
No latch inferred for signal `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.\o_onehot' from process `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/binary2onehot.sv:7$310'.
No latch inferred for signal `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.\o_overflow' from process `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/binary2onehot.sv:7$310'.
No latch inferred for signal `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$fordecl_block$3.i' from process `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/binary2onehot.sv:7$310'.
No latch inferred for signal `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.\o_nkb' from process `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$proc$../MODEL/thermo2bin.sv:6$299'.
No latch inferred for signal `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$fordecl_block$146.i' from process `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$proc$../MODEL/thermo2bin.sv:6$299'.
No latch inferred for signal `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.\o_crc' from process `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$proc$../MODEL/crc4.sv:13$270'.
No latch inferred for signal `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.\crc_tmp' from process `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$proc$../MODEL/crc4.sv:13$270'.
No latch inferred for signal `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.\poly_tmp' from process `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$proc$../MODEL/crc4.sv:13$270'.
No latch inferred for signal `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$fordecl_block$74.i' from process `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$proc$../MODEL/crc4.sv:13$270'.
No latch inferred for signal `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.\o_crc' from process `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$proc$../MODEL/crc3.sv:13$241'.
No latch inferred for signal `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.\crc_tmp' from process `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$proc$../MODEL/crc3.sv:13$241'.
No latch inferred for signal `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.\poly_tmp' from process `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$proc$../MODEL/crc3.sv:13$241'.
No latch inferred for signal `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$fordecl_block$43.i' from process `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$proc$../MODEL/crc3.sv:13$241'.
No latch inferred for signal `$paramod\count_0\BITS=s32'00000000000000000000000000001001.\o_output' from process `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/count_0.sv:9$183'.
No latch inferred for signal `$paramod\count_0\BITS=s32'00000000000000000000000000001001.\o_overflow' from process `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/count_0.sv:9$183'.
No latch inferred for signal `$paramod\count_0\BITS=s32'00000000000000000000000000001001.\s_counter1' from process `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/count_0.sv:9$183'.
No latch inferred for signal `$paramod\count_0\BITS=s32'00000000000000000000000000001001.\s_counter2' from process `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/count_0.sv:9$183'.
No latch inferred for signal `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$fordecl_block$17.i' from process `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/count_0.sv:9$183'.
No latch inferred for signal `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$fordecl_block$19.j' from process `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/count_0.sv:9$183'.
No latch inferred for signal `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.\o_output' from process `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/sm_to_u2.sv:6$179'.
No latch inferred for signal `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001.\o_output' from process `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/u2tou1.sv:7$173'.
No latch inferred for signal `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001.\o_overflow' from process `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/u2tou1.sv:7$173'.
No latch inferred for signal `$paramod\fulladder\BITS=s32'00000000000000000000000000001001.\o_sum' from process `$paramod\fulladder\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/fulladder.sv:8$160'.
No latch inferred for signal `$paramod\fulladder\BITS=s32'00000000000000000000000000001001.\o_carry' from process `$paramod\fulladder\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/fulladder.sv:8$160'.
No latch inferred for signal `\exe_unit_rtl.\o_result' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:101$105'.
No latch inferred for signal `\exe_unit_rtl.\o_vf' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:101$105'.
No latch inferred for signal `\exe_unit_rtl.\o_pf' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:101$105'.
No latch inferred for signal `\exe_unit_rtl.\o_nf' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:101$105'.
No latch inferred for signal `\exe_unit_rtl.\o_of' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:101$105'.

13.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

13.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/arythm_shift.sv:6$353'.
Found and cleaned up 10 empty switches in `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/pf_nf.sv:8$322'.
Removing empty process `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/pf_nf.sv:8$322'.
Found and cleaned up 10 empty switches in `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/binary2onehot.sv:7$310'.
Removing empty process `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/binary2onehot.sv:7$310'.
Found and cleaned up 9 empty switches in `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$proc$../MODEL/thermo2bin.sv:6$299'.
Removing empty process `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$proc$../MODEL/thermo2bin.sv:6$299'.
Found and cleaned up 9 empty switches in `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$proc$../MODEL/crc4.sv:13$270'.
Removing empty process `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$proc$../MODEL/crc4.sv:13$270'.
Found and cleaned up 9 empty switches in `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$proc$../MODEL/crc3.sv:13$241'.
Removing empty process `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$proc$../MODEL/crc3.sv:13$241'.
Found and cleaned up 19 empty switches in `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/count_0.sv:9$183'.
Removing empty process `$paramod\count_0\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/count_0.sv:9$183'.
Found and cleaned up 1 empty switch in `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/sm_to_u2.sv:6$179'.
Removing empty process `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/sm_to_u2.sv:6$179'.
Found and cleaned up 2 empty switches in `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/u2tou1.sv:7$173'.
Removing empty process `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/u2tou1.sv:7$173'.
Found and cleaned up 1 empty switch in `$paramod\fulladder\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/fulladder.sv:8$160'.
Removing empty process `$paramod\fulladder\BITS=s32'00000000000000000000000000001001.$proc$../MODEL/fulladder.sv:8$160'.
Found and cleaned up 3 empty switches in `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:101$105'.
Removing empty process `exe_unit_rtl.$proc$../MODEL/exe_unit.sv:101$105'.
Cleaned up 73 empty switches.

13.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~12 debug messages>
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
<suppressed ~1 debug messages>
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
<suppressed ~9 debug messages>
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
<suppressed ~18 debug messages>
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
<suppressed ~18 debug messages>
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~40 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
<suppressed ~2 debug messages>
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
<suppressed ~4 debug messages>
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
<suppressed ~6 debug messages>
Optimizing module exe_unit_rtl.
<suppressed ~2 debug messages>

13.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~9 debug messages>
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~16 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 20 unused cells and 321 unused wires.
<suppressed ~55 debug messages>

13.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4...
Checking module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3...
Checking module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\count_0\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\fulladder\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001...
Checking module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001...
Checking module exe_unit_rtl...
Found and reported 0 problems.

13.6. Executing OPT pass (performing simple optimizations).

13.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

13.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$445: $8\crc_tmp[12:0] -> { $8\crc_tmp[12:0] [12:5] 1'0 $8\crc_tmp[12:0] [3:0] }
      Replacing known input bits on port A of cell $procmux$448: $7\crc_tmp[12:0] -> { $7\crc_tmp[12:0] [12:6] 1'0 $7\crc_tmp[12:0] [4:0] }
      Replacing known input bits on port A of cell $procmux$451: $6\crc_tmp[12:0] -> { $6\crc_tmp[12:0] [12:7] 1'0 $6\crc_tmp[12:0] [5:0] }
      Replacing known input bits on port A of cell $procmux$454: $5\crc_tmp[12:0] -> { $5\crc_tmp[12:0] [12:8] 1'0 $5\crc_tmp[12:0] [6:0] }
      Replacing known input bits on port A of cell $procmux$457: $4\crc_tmp[12:0] -> { $4\crc_tmp[12:0] [12:9] 1'0 $4\crc_tmp[12:0] [7:0] }
      Replacing known input bits on port A of cell $procmux$460: $3\crc_tmp[12:0] -> { $3\crc_tmp[12:0] [12:10] 1'0 $3\crc_tmp[12:0] [8:0] }
      Replacing known input bits on port A of cell $procmux$463: $2\crc_tmp[12:0] -> { $2\crc_tmp[12:0] [12:11] 1'0 $2\crc_tmp[12:0] [9:0] }
      Replacing known input bits on port A of cell $procmux$466: $1\crc_tmp[12:0] -> { $1\crc_tmp[12:0] [12] 1'0 $1\crc_tmp[12:0] [10:0] }
      Replacing known input bits on port A of cell $procmux$469: { \i_data \i_crc } -> { 1'0 \i_data [7:0] \i_crc }
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$472: $8\crc_tmp[11:0] -> { $8\crc_tmp[11:0] [11:4] 1'0 $8\crc_tmp[11:0] [2:0] }
      Replacing known input bits on port A of cell $procmux$475: $7\crc_tmp[11:0] -> { $7\crc_tmp[11:0] [11:5] 1'0 $7\crc_tmp[11:0] [3:0] }
      Replacing known input bits on port A of cell $procmux$478: $6\crc_tmp[11:0] -> { $6\crc_tmp[11:0] [11:6] 1'0 $6\crc_tmp[11:0] [4:0] }
      Replacing known input bits on port A of cell $procmux$481: $5\crc_tmp[11:0] -> { $5\crc_tmp[11:0] [11:7] 1'0 $5\crc_tmp[11:0] [5:0] }
      Replacing known input bits on port A of cell $procmux$484: $4\crc_tmp[11:0] -> { $4\crc_tmp[11:0] [11:8] 1'0 $4\crc_tmp[11:0] [6:0] }
      Replacing known input bits on port A of cell $procmux$487: $3\crc_tmp[11:0] -> { $3\crc_tmp[11:0] [11:9] 1'0 $3\crc_tmp[11:0] [7:0] }
      Replacing known input bits on port A of cell $procmux$490: $2\crc_tmp[11:0] -> { $2\crc_tmp[11:0] [11:10] 1'0 $2\crc_tmp[11:0] [8:0] }
      Replacing known input bits on port A of cell $procmux$493: $1\crc_tmp[11:0] -> { $1\crc_tmp[11:0] [11] 1'0 $1\crc_tmp[11:0] [9:0] }
      Replacing known input bits on port A of cell $procmux$496: { \i_data \i_crc } -> { 1'0 \i_data [7:0] \i_crc }
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$554: \i_input -> { 1'0 \i_input [7:0] }
      Replacing known input bits on port B of cell $procmux$554: { \i_input [8] $add$../MODEL/sm_to_u2.sv:15$182_Y } -> { 1'1 $add$../MODEL/sm_to_u2.sv:15$182_Y }
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$560: \i_input -> { 1'0 \i_input [7:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

13.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

13.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.6.6. Executing OPT_DFF pass (perform DFF optimizations).

13.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

13.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.6.9. Rerunning OPT passes. (Maybe there is more to do..)

13.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

13.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

13.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.6.13. Executing OPT_DFF pass (perform DFF optimizations).

13.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..

13.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.6.16. Finished OPT passes. (There is nothing left to do.)

13.7. Executing FSM pass (extract and optimize FSM).

13.7.1. Executing FSM_DETECT pass (finding FSMs in design).

13.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..

13.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.8. Executing OPT pass (performing simple optimizations).

13.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

13.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

13.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.8.6. Executing OPT_DFF pass (perform DFF optimizations).

13.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..

13.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.8.9. Finished OPT passes. (There is nothing left to do.)

13.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 9 bits (of 13) from mux cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$procmux$445 ($mux).
Removed top 1 bits (of 13) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$276 ($xor).
Removed top 2 bits (of 13) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$279 ($xor).
Removed top 3 bits (of 13) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$282 ($xor).
Removed top 4 bits (of 13) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$285 ($xor).
Removed top 5 bits (of 13) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$288 ($xor).
Removed top 6 bits (of 13) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$291 ($xor).
Removed top 7 bits (of 13) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$294 ($xor).
Removed top 8 bits (of 13) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$297 ($xor).
Removed top 9 bits (of 13) from port Y of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$297 ($xor).
Removed top 9 bits (of 13) from port A of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$297 ($xor).
Removed top 1 bits (of 5) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$297 ($xor).
Removed top 8 bits (of 13) from mux cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$procmux$448 ($mux).
Removed top 8 bits (of 13) from port Y of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$294 ($xor).
Removed top 8 bits (of 13) from port A of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$294 ($xor).
Removed top 1 bits (of 6) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$294 ($xor).
Removed top 7 bits (of 13) from mux cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$procmux$451 ($mux).
Removed top 7 bits (of 13) from port Y of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$291 ($xor).
Removed top 7 bits (of 13) from port A of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$291 ($xor).
Removed top 1 bits (of 7) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$291 ($xor).
Removed top 6 bits (of 13) from mux cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$procmux$454 ($mux).
Removed top 6 bits (of 13) from port Y of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$288 ($xor).
Removed top 6 bits (of 13) from port A of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$288 ($xor).
Removed top 1 bits (of 8) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$288 ($xor).
Removed top 5 bits (of 13) from mux cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$procmux$457 ($mux).
Removed top 5 bits (of 13) from port Y of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$285 ($xor).
Removed top 5 bits (of 13) from port A of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$285 ($xor).
Removed top 1 bits (of 9) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$285 ($xor).
Removed top 4 bits (of 13) from mux cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$procmux$460 ($mux).
Removed top 4 bits (of 13) from port Y of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$282 ($xor).
Removed top 4 bits (of 13) from port A of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$282 ($xor).
Removed top 1 bits (of 10) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$282 ($xor).
Removed top 3 bits (of 13) from mux cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$procmux$463 ($mux).
Removed top 3 bits (of 13) from port Y of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$279 ($xor).
Removed top 3 bits (of 13) from port A of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$279 ($xor).
Removed top 1 bits (of 11) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$279 ($xor).
Removed top 2 bits (of 13) from mux cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$procmux$466 ($mux).
Removed top 2 bits (of 13) from port Y of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$276 ($xor).
Removed top 2 bits (of 13) from port A of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$276 ($xor).
Removed top 1 bits (of 12) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$276 ($xor).
Removed top 1 bits (of 13) from mux cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$procmux$469 ($mux).
Removed top 1 bits (of 13) from port Y of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$273 ($xor).
Removed top 1 bits (of 13) from port A of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$273 ($xor).
Removed top 1 bits (of 13) from port B of cell $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$273 ($xor).
Removed top 1 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$1\crc_tmp[12:0].
Removed top 2 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$2\crc_tmp[12:0].
Removed top 4 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$4\crc_tmp[12:0].
Removed top 6 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$6\crc_tmp[12:0].
Removed top 1 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$273_Y.
Removed top 2 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$276_Y.
Removed top 3 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$279_Y.
Removed top 4 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$282_Y.
Removed top 5 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$285_Y.
Removed top 6 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$288_Y.
Removed top 7 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$291_Y.
Removed top 8 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$294_Y.
Removed top 9 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.$xor$../MODEL/crc4.sv:23$297_Y.
Removed top 9 bits (of 13) from wire $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.poly_tmp.
Removed top 9 bits (of 12) from mux cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$procmux$472 ($mux).
Removed top 1 bits (of 12) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$247 ($xor).
Removed top 2 bits (of 12) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$250 ($xor).
Removed top 3 bits (of 12) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$253 ($xor).
Removed top 4 bits (of 12) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$256 ($xor).
Removed top 5 bits (of 12) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$259 ($xor).
Removed top 6 bits (of 12) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$262 ($xor).
Removed top 7 bits (of 12) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$265 ($xor).
Removed top 8 bits (of 12) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$268 ($xor).
Removed top 9 bits (of 12) from port Y of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$268 ($xor).
Removed top 9 bits (of 12) from port A of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$268 ($xor).
Removed top 1 bits (of 4) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$268 ($xor).
Removed top 8 bits (of 12) from mux cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$procmux$475 ($mux).
Removed top 8 bits (of 12) from port Y of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$265 ($xor).
Removed top 8 bits (of 12) from port A of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$265 ($xor).
Removed top 1 bits (of 5) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$265 ($xor).
Removed top 7 bits (of 12) from mux cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$procmux$478 ($mux).
Removed top 7 bits (of 12) from port Y of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$262 ($xor).
Removed top 7 bits (of 12) from port A of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$262 ($xor).
Removed top 1 bits (of 6) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$262 ($xor).
Removed top 6 bits (of 12) from mux cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$procmux$481 ($mux).
Removed top 6 bits (of 12) from port Y of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$259 ($xor).
Removed top 6 bits (of 12) from port A of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$259 ($xor).
Removed top 1 bits (of 7) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$259 ($xor).
Removed top 5 bits (of 12) from mux cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$procmux$484 ($mux).
Removed top 5 bits (of 12) from port Y of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$256 ($xor).
Removed top 5 bits (of 12) from port A of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$256 ($xor).
Removed top 1 bits (of 8) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$256 ($xor).
Removed top 4 bits (of 12) from mux cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$procmux$487 ($mux).
Removed top 4 bits (of 12) from port Y of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$253 ($xor).
Removed top 4 bits (of 12) from port A of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$253 ($xor).
Removed top 1 bits (of 9) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$253 ($xor).
Removed top 3 bits (of 12) from mux cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$procmux$490 ($mux).
Removed top 3 bits (of 12) from port Y of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$250 ($xor).
Removed top 3 bits (of 12) from port A of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$250 ($xor).
Removed top 1 bits (of 10) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$250 ($xor).
Removed top 2 bits (of 12) from mux cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$procmux$493 ($mux).
Removed top 2 bits (of 12) from port Y of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$247 ($xor).
Removed top 2 bits (of 12) from port A of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$247 ($xor).
Removed top 1 bits (of 11) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$247 ($xor).
Removed top 1 bits (of 12) from mux cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$procmux$496 ($mux).
Removed top 1 bits (of 12) from port Y of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$244 ($xor).
Removed top 1 bits (of 12) from port A of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$244 ($xor).
Removed top 1 bits (of 12) from port B of cell $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$244 ($xor).
Removed top 1 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$1\crc_tmp[11:0].
Removed top 2 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$2\crc_tmp[11:0].
Removed top 3 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$3\crc_tmp[11:0].
Removed top 6 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$6\crc_tmp[11:0].
Removed top 1 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$244_Y.
Removed top 2 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$247_Y.
Removed top 3 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$250_Y.
Removed top 4 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$253_Y.
Removed top 5 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$256_Y.
Removed top 6 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$259_Y.
Removed top 7 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$262_Y.
Removed top 8 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$265_Y.
Removed top 9 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.$xor$../MODEL/crc3.sv:23$268_Y.
Removed top 9 bits (of 12) from wire $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.poly_tmp.
Removed top 28 bits (of 32) from port B of cell $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$gt$../MODEL/binary2onehot.sv:11$312 ($gt).
Removed top 8 bits (of 9) from port A of cell $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$eq$../MODEL/binary2onehot.sv:15$314 ($eq).
Removed top 7 bits (of 9) from port A of cell $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$eq$../MODEL/binary2onehot.sv:15$315 ($eq).
Removed top 7 bits (of 9) from port A of cell $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$eq$../MODEL/binary2onehot.sv:15$316 ($eq).
Removed top 6 bits (of 9) from port A of cell $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$eq$../MODEL/binary2onehot.sv:15$317 ($eq).
Removed top 6 bits (of 9) from port A of cell $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$eq$../MODEL/binary2onehot.sv:15$318 ($eq).
Removed top 6 bits (of 9) from port A of cell $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$eq$../MODEL/binary2onehot.sv:15$319 ($eq).
Removed top 6 bits (of 9) from port A of cell $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$eq$../MODEL/binary2onehot.sv:15$320 ($eq).
Removed top 5 bits (of 9) from port A of cell $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.$eq$../MODEL/binary2onehot.sv:15$321 ($eq).
Removed top 8 bits (of 9) from mux cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$procmux$524 ($mux).
Removed top 8 bits (of 9) from mux cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$procmux$551 ($mux).
Removed top 8 bits (of 9) from port A of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$190 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$190 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$190 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$193 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$193 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$196 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$196 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$199 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$199 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$202 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$202 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$205 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$205 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$208 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$208 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$211 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$211 ($add).
Removed top 8 bits (of 9) from port A of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$217 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$217 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$217 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$220 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$220 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$223 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$223 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$226 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$226 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$229 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$229 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$232 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$232 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$235 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$235 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$238 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$238 ($add).
Removed top 8 bits (of 9) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$1\s_counter1[8:0].
Removed top 8 bits (of 9) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$1\s_counter2[8:0].
Removed top 30 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$190_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$193_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$196_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$199_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$202_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$205_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$208_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:17$211_Y.
Removed top 30 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$217_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$220_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$223_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$226_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$229_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$232_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$235_Y.
Removed top 23 bits (of 32) from wire $paramod\count_0\BITS=s32'00000000000000000000000000001001.$add$../MODEL/count_0.sv:30$238_Y.
Removed top 8 bits (of 9) from mux cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$procmux$386 ($mux).
Removed top 8 bits (of 9) from port A of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$328 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$328 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$328 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$331 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$331 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$334 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$334 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$337 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$337 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$340 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$340 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$343 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$343 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$346 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$346 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$349 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$349 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$mod$../MODEL/pf_nf.sv:24$351 ($and).
Removed top 8 bits (of 9) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$1\s_counter[8:0].
Removed top 30 bits (of 32) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$328_Y.
Removed top 23 bits (of 32) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$331_Y.
Removed top 23 bits (of 32) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$334_Y.
Removed top 23 bits (of 32) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$337_Y.
Removed top 23 bits (of 32) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$340_Y.
Removed top 23 bits (of 32) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$343_Y.
Removed top 23 bits (of 32) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$346_Y.
Removed top 23 bits (of 32) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$add$../MODEL/pf_nf.sv:15$349_Y.
Removed top 23 bits (of 32) from wire $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.$mod$../MODEL/pf_nf.sv:24$351_Y.
Removed top 8 bits (of 9) from mux cell $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$procmux$440 ($mux).
Removed top 7 bits (of 9) from mux cell $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$procmux$437 ($mux).
Removed top 7 bits (of 9) from mux cell $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$procmux$434 ($mux).
Removed top 8 bits (of 9) from wire $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$2\o_nkb[8:0].
Removed top 7 bits (of 9) from wire $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$3\o_nkb[8:0].
Removed top 7 bits (of 9) from wire $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.$4\o_nkb[8:0].
Removed top 1 bits (of 4) from port B of cell exe_unit_rtl.$procmux$572_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell exe_unit_rtl.$procmux$586_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell exe_unit_rtl.$procmux$585_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell exe_unit_rtl.$procmux$584_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell exe_unit_rtl.$procmux$583_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell exe_unit_rtl.$procmux$581_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell exe_unit_rtl.$procmux$580_CMP0 ($eq).

13.10. Executing PEEPOPT pass (run peephole optimizers).

13.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 59 unused wires.
<suppressed ~5 debug messages>

13.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001:
  creating $alu model for $gt$../MODEL/binary2onehot.sv:11$312 ($gt): new $alu
  creating $alu model for $eq$../MODEL/binary2onehot.sv:15$321 ($eq): merged with $gt$../MODEL/binary2onehot.sv:11$312.
  creating $alu cell for $gt$../MODEL/binary2onehot.sv:11$312, $eq$../MODEL/binary2onehot.sv:15$321: $auto$alumacc.cc:485:replace_alu$648
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001:
  creating $macc model for $add$../MODEL/count_0.sv:17$190 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:17$193 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:17$196 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:17$199 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:17$202 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:17$205 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:17$208 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:17$211 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:30$217 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:30$220 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:30$223 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:30$226 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:30$229 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:30$232 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:30$235 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:30$238 ($add).
  creating $macc model for $add$../MODEL/count_0.sv:39$240 ($add).
  creating $alu model for $macc $add$../MODEL/count_0.sv:39$240.
  creating $alu model for $macc $add$../MODEL/count_0.sv:30$238.
  creating $alu model for $macc $add$../MODEL/count_0.sv:30$235.
  creating $alu model for $macc $add$../MODEL/count_0.sv:30$232.
  creating $alu model for $macc $add$../MODEL/count_0.sv:30$229.
  creating $alu model for $macc $add$../MODEL/count_0.sv:30$226.
  creating $alu model for $macc $add$../MODEL/count_0.sv:30$223.
  creating $alu model for $macc $add$../MODEL/count_0.sv:30$220.
  creating $alu model for $macc $add$../MODEL/count_0.sv:30$217.
  creating $alu model for $macc $add$../MODEL/count_0.sv:17$211.
  creating $alu model for $macc $add$../MODEL/count_0.sv:17$208.
  creating $alu model for $macc $add$../MODEL/count_0.sv:17$205.
  creating $alu model for $macc $add$../MODEL/count_0.sv:17$202.
  creating $alu model for $macc $add$../MODEL/count_0.sv:17$199.
  creating $alu model for $macc $add$../MODEL/count_0.sv:17$196.
  creating $alu model for $macc $add$../MODEL/count_0.sv:17$193.
  creating $alu model for $macc $add$../MODEL/count_0.sv:17$190.
  creating $alu cell for $add$../MODEL/count_0.sv:17$190: $auto$alumacc.cc:485:replace_alu$655
  creating $alu cell for $add$../MODEL/count_0.sv:17$193: $auto$alumacc.cc:485:replace_alu$658
  creating $alu cell for $add$../MODEL/count_0.sv:17$196: $auto$alumacc.cc:485:replace_alu$661
  creating $alu cell for $add$../MODEL/count_0.sv:17$199: $auto$alumacc.cc:485:replace_alu$664
  creating $alu cell for $add$../MODEL/count_0.sv:17$202: $auto$alumacc.cc:485:replace_alu$667
  creating $alu cell for $add$../MODEL/count_0.sv:17$205: $auto$alumacc.cc:485:replace_alu$670
  creating $alu cell for $add$../MODEL/count_0.sv:17$208: $auto$alumacc.cc:485:replace_alu$673
  creating $alu cell for $add$../MODEL/count_0.sv:17$211: $auto$alumacc.cc:485:replace_alu$676
  creating $alu cell for $add$../MODEL/count_0.sv:30$217: $auto$alumacc.cc:485:replace_alu$679
  creating $alu cell for $add$../MODEL/count_0.sv:30$220: $auto$alumacc.cc:485:replace_alu$682
  creating $alu cell for $add$../MODEL/count_0.sv:30$223: $auto$alumacc.cc:485:replace_alu$685
  creating $alu cell for $add$../MODEL/count_0.sv:30$226: $auto$alumacc.cc:485:replace_alu$688
  creating $alu cell for $add$../MODEL/count_0.sv:30$229: $auto$alumacc.cc:485:replace_alu$691
  creating $alu cell for $add$../MODEL/count_0.sv:30$232: $auto$alumacc.cc:485:replace_alu$694
  creating $alu cell for $add$../MODEL/count_0.sv:30$235: $auto$alumacc.cc:485:replace_alu$697
  creating $alu cell for $add$../MODEL/count_0.sv:30$238: $auto$alumacc.cc:485:replace_alu$700
  creating $alu cell for $add$../MODEL/count_0.sv:39$240: $auto$alumacc.cc:485:replace_alu$703
  created 17 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001:
  creating $macc model for $add$../MODEL/fulladder.sv:11$161 ($add).
  creating $alu model for $macc $add$../MODEL/fulladder.sv:11$161.
  creating $alu cell for $add$../MODEL/fulladder.sv:11$161: $auto$alumacc.cc:485:replace_alu$706
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001:
  creating $macc model for $add$../MODEL/pf_nf.sv:15$328 ($add).
  creating $macc model for $add$../MODEL/pf_nf.sv:15$331 ($add).
  creating $macc model for $add$../MODEL/pf_nf.sv:15$334 ($add).
  creating $macc model for $add$../MODEL/pf_nf.sv:15$337 ($add).
  creating $macc model for $add$../MODEL/pf_nf.sv:15$340 ($add).
  creating $macc model for $add$../MODEL/pf_nf.sv:15$343 ($add).
  creating $macc model for $add$../MODEL/pf_nf.sv:15$346 ($add).
  creating $macc model for $add$../MODEL/pf_nf.sv:15$349 ($add).
  creating $alu model for $macc $add$../MODEL/pf_nf.sv:15$349.
  creating $alu model for $macc $add$../MODEL/pf_nf.sv:15$346.
  creating $alu model for $macc $add$../MODEL/pf_nf.sv:15$343.
  creating $alu model for $macc $add$../MODEL/pf_nf.sv:15$340.
  creating $alu model for $macc $add$../MODEL/pf_nf.sv:15$337.
  creating $alu model for $macc $add$../MODEL/pf_nf.sv:15$334.
  creating $alu model for $macc $add$../MODEL/pf_nf.sv:15$331.
  creating $alu model for $macc $add$../MODEL/pf_nf.sv:15$328.
  creating $alu cell for $add$../MODEL/pf_nf.sv:15$328: $auto$alumacc.cc:485:replace_alu$709
  creating $alu cell for $add$../MODEL/pf_nf.sv:15$331: $auto$alumacc.cc:485:replace_alu$712
  creating $alu cell for $add$../MODEL/pf_nf.sv:15$334: $auto$alumacc.cc:485:replace_alu$715
  creating $alu cell for $add$../MODEL/pf_nf.sv:15$337: $auto$alumacc.cc:485:replace_alu$718
  creating $alu cell for $add$../MODEL/pf_nf.sv:15$340: $auto$alumacc.cc:485:replace_alu$721
  creating $alu cell for $add$../MODEL/pf_nf.sv:15$343: $auto$alumacc.cc:485:replace_alu$724
  creating $alu cell for $add$../MODEL/pf_nf.sv:15$346: $auto$alumacc.cc:485:replace_alu$727
  creating $alu cell for $add$../MODEL/pf_nf.sv:15$349: $auto$alumacc.cc:485:replace_alu$730
  created 8 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001:
  creating $macc model for $add$../MODEL/sm_to_u2.sv:15$182 ($add).
  creating $alu model for $macc $add$../MODEL/sm_to_u2.sv:15$182.
  creating $alu cell for $add$../MODEL/sm_to_u2.sv:15$182: $auto$alumacc.cc:485:replace_alu$733
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001:
  creating $macc model for $sub$../MODEL/u2tou1.sv:16$175 ($sub).
  creating $alu model for $macc $sub$../MODEL/u2tou1.sv:16$175.
  creating $alu cell for $sub$../MODEL/u2tou1.sv:16$175: $auto$alumacc.cc:485:replace_alu$736
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module exe_unit_rtl:
  created 0 $alu and 0 $macc cells.

13.13. Executing SHARE pass (SAT-based resource sharing).

13.14. Executing OPT pass (performing simple optimizations).

13.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
<suppressed ~1 debug messages>
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

13.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

13.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.14.6. Executing OPT_DFF pass (perform DFF optimizations).

13.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

13.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.14.9. Rerunning OPT passes. (Maybe there is more to do..)

13.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

13.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

13.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.14.13. Executing OPT_DFF pass (perform DFF optimizations).

13.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..

13.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.14.16. Finished OPT passes. (There is nothing left to do.)

13.15. Executing MEMORY pass.

13.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.15.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..

13.15.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.15.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..

13.15.9. Executing MEMORY_COLLECT pass (generating $mem cells).

13.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..

13.17. Executing OPT pass (performing simple optimizations).

13.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
<suppressed ~40 debug messages>
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
<suppressed ~40 debug messages>
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
<suppressed ~10 debug messages>
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~2 debug messages>
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
<suppressed ~1 debug messages>
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~11 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
<suppressed ~1 debug messages>
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
<suppressed ~1 debug messages>
Optimizing module exe_unit_rtl.
<suppressed ~1 debug messages>

13.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.17.3. Executing OPT_DFF pass (perform DFF optimizations).

13.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 50 unused wires.
<suppressed ~8 debug messages>

13.17.5. Finished fast OPT passes.

13.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.19. Executing OPT pass (performing simple optimizations).

13.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

13.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
    Consolidated identical input bits for $mux cell $procmux$448:
      Old ports: A=$7\crc_tmp[12:0] [4:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$760 $7\crc_tmp[12:0] [0] }, Y=$8\crc_tmp[12:0] [4:0]
      New ports: A=$7\crc_tmp[12:0] [4:1], B=$auto$opt_expr.cc:205:group_cell_inputs$760, Y=$8\crc_tmp[12:0] [4:1]
      New connections: $8\crc_tmp[12:0] [0] = $7\crc_tmp[12:0] [0]
    Consolidated identical input bits for $mux cell $procmux$451:
      Old ports: A=$6\crc_tmp[12:0] [5:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$757 $6\crc_tmp[12:0] [1:0] }, Y=$7\crc_tmp[12:0] [5:0]
      New ports: A=$6\crc_tmp[12:0] [5:2], B=$auto$opt_expr.cc:205:group_cell_inputs$757, Y=$7\crc_tmp[12:0] [5:2]
      New connections: $7\crc_tmp[12:0] [1:0] = $6\crc_tmp[12:0] [1:0]
    Consolidated identical input bits for $mux cell $procmux$454:
      Old ports: A=$5\crc_tmp[12:0] [6:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$754 $5\crc_tmp[12:0] [2:0] }, Y=$6\crc_tmp[12:0]
      New ports: A=$5\crc_tmp[12:0] [6:3], B=$auto$opt_expr.cc:205:group_cell_inputs$754, Y=$6\crc_tmp[12:0] [6:3]
      New connections: $6\crc_tmp[12:0] [2:0] = $5\crc_tmp[12:0] [2:0]
    Consolidated identical input bits for $mux cell $procmux$457:
      Old ports: A=$4\crc_tmp[12:0] [7:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$751 $4\crc_tmp[12:0] [3:0] }, Y=$5\crc_tmp[12:0] [7:0]
      New ports: A=$4\crc_tmp[12:0] [7:4], B=$auto$opt_expr.cc:205:group_cell_inputs$751, Y=$5\crc_tmp[12:0] [7:4]
      New connections: $5\crc_tmp[12:0] [3:0] = $4\crc_tmp[12:0] [3:0]
    Consolidated identical input bits for $mux cell $procmux$460:
      Old ports: A=$3\crc_tmp[12:0] [8:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$748 $3\crc_tmp[12:0] [4:0] }, Y=$4\crc_tmp[12:0]
      New ports: A=$3\crc_tmp[12:0] [8:5], B=$auto$opt_expr.cc:205:group_cell_inputs$748, Y=$4\crc_tmp[12:0] [8:5]
      New connections: $4\crc_tmp[12:0] [4:0] = $3\crc_tmp[12:0] [4:0]
    Consolidated identical input bits for $mux cell $procmux$463:
      Old ports: A=$2\crc_tmp[12:0] [9:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$745 $2\crc_tmp[12:0] [5:0] }, Y=$3\crc_tmp[12:0] [9:0]
      New ports: A=$2\crc_tmp[12:0] [9:6], B=$auto$opt_expr.cc:205:group_cell_inputs$745, Y=$3\crc_tmp[12:0] [9:6]
      New connections: $3\crc_tmp[12:0] [5:0] = $2\crc_tmp[12:0] [5:0]
    Consolidated identical input bits for $mux cell $procmux$466:
      Old ports: A=$1\crc_tmp[12:0] [10:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$742 $1\crc_tmp[12:0] [6:0] }, Y=$2\crc_tmp[12:0]
      New ports: A=$1\crc_tmp[12:0] [10:7], B=$auto$opt_expr.cc:205:group_cell_inputs$742, Y=$2\crc_tmp[12:0] [10:7]
      New connections: $2\crc_tmp[12:0] [6:0] = $1\crc_tmp[12:0] [6:0]
    Consolidated identical input bits for $mux cell $procmux$469:
      Old ports: A={ \i_data [7:0] \i_crc }, B={ $auto$opt_expr.cc:205:group_cell_inputs$739 \i_data [3:0] \i_crc }, Y=$1\crc_tmp[12:0]
      New ports: A=\i_data [7:4], B=$auto$opt_expr.cc:205:group_cell_inputs$739, Y=$1\crc_tmp[12:0] [11:8]
      New connections: $1\crc_tmp[12:0] [7:0] = { \i_data [3:0] \i_crc }
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
    Consolidated identical input bits for $mux cell $procmux$475:
      Old ports: A=$7\crc_tmp[11:0] [3:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$784 $7\crc_tmp[11:0] [0] }, Y=$8\crc_tmp[11:0] [3:0]
      New ports: A=$7\crc_tmp[11:0] [3:1], B=$auto$opt_expr.cc:205:group_cell_inputs$784, Y=$8\crc_tmp[11:0] [3:1]
      New connections: $8\crc_tmp[11:0] [0] = $7\crc_tmp[11:0] [0]
    Consolidated identical input bits for $mux cell $procmux$478:
      Old ports: A=$6\crc_tmp[11:0] [4:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$781 $6\crc_tmp[11:0] [1:0] }, Y=$7\crc_tmp[11:0] [4:0]
      New ports: A=$6\crc_tmp[11:0] [4:2], B=$auto$opt_expr.cc:205:group_cell_inputs$781, Y=$7\crc_tmp[11:0] [4:2]
      New connections: $7\crc_tmp[11:0] [1:0] = $6\crc_tmp[11:0] [1:0]
    Consolidated identical input bits for $mux cell $procmux$481:
      Old ports: A=$5\crc_tmp[11:0] [5:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$778 $5\crc_tmp[11:0] [2:0] }, Y=$6\crc_tmp[11:0]
      New ports: A=$5\crc_tmp[11:0] [5:3], B=$auto$opt_expr.cc:205:group_cell_inputs$778, Y=$6\crc_tmp[11:0] [5:3]
      New connections: $6\crc_tmp[11:0] [2:0] = $5\crc_tmp[11:0] [2:0]
    Consolidated identical input bits for $mux cell $procmux$484:
      Old ports: A=$4\crc_tmp[11:0] [6:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$775 $4\crc_tmp[11:0] [3:0] }, Y=$5\crc_tmp[11:0] [6:0]
      New ports: A=$4\crc_tmp[11:0] [6:4], B=$auto$opt_expr.cc:205:group_cell_inputs$775, Y=$5\crc_tmp[11:0] [6:4]
      New connections: $5\crc_tmp[11:0] [3:0] = $4\crc_tmp[11:0] [3:0]
    Consolidated identical input bits for $mux cell $procmux$487:
      Old ports: A=$3\crc_tmp[11:0] [7:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$772 $3\crc_tmp[11:0] [4:0] }, Y=$4\crc_tmp[11:0] [7:0]
      New ports: A=$3\crc_tmp[11:0] [7:5], B=$auto$opt_expr.cc:205:group_cell_inputs$772, Y=$4\crc_tmp[11:0] [7:5]
      New connections: $4\crc_tmp[11:0] [4:0] = $3\crc_tmp[11:0] [4:0]
    Consolidated identical input bits for $mux cell $procmux$490:
      Old ports: A=$2\crc_tmp[11:0] [8:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$769 $2\crc_tmp[11:0] [5:0] }, Y=$3\crc_tmp[11:0]
      New ports: A=$2\crc_tmp[11:0] [8:6], B=$auto$opt_expr.cc:205:group_cell_inputs$769, Y=$3\crc_tmp[11:0] [8:6]
      New connections: $3\crc_tmp[11:0] [5:0] = $2\crc_tmp[11:0] [5:0]
    Consolidated identical input bits for $mux cell $procmux$493:
      Old ports: A=$1\crc_tmp[11:0] [9:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$766 $1\crc_tmp[11:0] [6:0] }, Y=$2\crc_tmp[11:0]
      New ports: A=$1\crc_tmp[11:0] [9:7], B=$auto$opt_expr.cc:205:group_cell_inputs$766, Y=$2\crc_tmp[11:0] [9:7]
      New connections: $2\crc_tmp[11:0] [6:0] = $1\crc_tmp[11:0] [6:0]
    Consolidated identical input bits for $mux cell $procmux$496:
      Old ports: A={ \i_data [7:0] \i_crc }, B={ $auto$opt_expr.cc:205:group_cell_inputs$763 \i_data [4:0] \i_crc }, Y=$1\crc_tmp[11:0]
      New ports: A=\i_data [7:5], B=$auto$opt_expr.cc:205:group_cell_inputs$763, Y=$1\crc_tmp[11:0] [10:8]
      New connections: $1\crc_tmp[11:0] [7:0] = { \i_data [4:0] \i_crc }
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$521:
      Old ports: A={ 7'0000000 $add$../MODEL/count_0.sv:30$217_Y }, B={ 8'00000000 $1\s_counter2[8:0] }, Y=$2\s_counter2[8:0]
      New ports: A=$add$../MODEL/count_0.sv:30$217_Y, B={ 1'0 $1\s_counter2[8:0] }, Y=$2\s_counter2[8:0] [1:0]
      New connections: $2\s_counter2[8:0] [8:2] = 7'0000000
    Consolidated identical input bits for $mux cell $procmux$548:
      Old ports: A={ 7'0000000 $add$../MODEL/count_0.sv:17$190_Y }, B={ 8'00000000 $1\s_counter1[8:0] }, Y=$2\s_counter1[8:0]
      New ports: A=$add$../MODEL/count_0.sv:17$190_Y, B={ 1'0 $1\s_counter1[8:0] }, Y=$2\s_counter1[8:0] [1:0]
      New connections: $2\s_counter1[8:0] [8:2] = 7'0000000
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$383:
      Old ports: A={ 8'00000000 \i_input [0] }, B={ 7'0000000 $add$../MODEL/pf_nf.sv:15$328_Y }, Y=$2\s_counter[8:0]
      New ports: A={ 1'0 \i_input [0] }, B=$add$../MODEL/pf_nf.sv:15$328_Y, Y=$2\s_counter[8:0] [1:0]
      New connections: $2\s_counter[8:0] [8:2] = 7'0000000
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$431:
      Old ports: A={ 7'0000000 $4\o_nkb[8:0] }, B=9'000000100, Y=$5\o_nkb[8:0]
      New ports: A={ 1'0 $4\o_nkb[8:0] }, B=3'100, Y=$5\o_nkb[8:0] [2:0]
      New connections: $5\o_nkb[8:0] [8:3] = 6'000000
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$428:
      Old ports: A=$5\o_nkb[8:0], B=9'000000101, Y=$6\o_nkb[8:0]
      New ports: A=$5\o_nkb[8:0] [2:0], B=3'101, Y=$6\o_nkb[8:0] [2:0]
      New connections: $6\o_nkb[8:0] [8:3] = 6'000000
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$425:
      Old ports: A=$6\o_nkb[8:0], B=9'000000110, Y=$7\o_nkb[8:0]
      New ports: A=$6\o_nkb[8:0] [2:0], B=3'110, Y=$7\o_nkb[8:0] [2:0]
      New connections: $7\o_nkb[8:0] [8:3] = 6'000000
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$422:
      Old ports: A=$7\o_nkb[8:0], B=9'000000111, Y=$8\o_nkb[8:0]
      New ports: A=$7\o_nkb[8:0] [2:0], B=3'111, Y=$8\o_nkb[8:0] [2:0]
      New connections: $8\o_nkb[8:0] [8:3] = 6'000000
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$419:
      Old ports: A=$8\o_nkb[8:0], B=9'000001000, Y=\o_nkb
      New ports: A={ 1'0 $8\o_nkb[8:0] [2:0] }, B=4'1000, Y=\o_nkb [3:0]
      New connections: \o_nkb [8:4] = 5'00000
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 24 changes.

13.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.19.6. Executing OPT_SHARE pass.

13.19.7. Executing OPT_DFF pass (perform DFF optimizations).

13.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..

13.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~50 debug messages>
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~25 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.19.10. Rerunning OPT passes. (Maybe there is more to do..)

13.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

13.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$518:
      Old ports: A=$add$../MODEL/count_0.sv:30$220_Y, B={ 7'0000000 $2\s_counter2[8:0] [1:0] }, Y=$3\s_counter2[8:0]
      New ports: A=$add$../MODEL/count_0.sv:30$220_Y [2:0], B={ 1'0 $2\s_counter2[8:0] [1:0] }, Y=$3\s_counter2[8:0] [2:0]
      New connections: $3\s_counter2[8:0] [8:3] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$545:
      Old ports: A=$add$../MODEL/count_0.sv:17$193_Y, B={ 7'0000000 $2\s_counter1[8:0] [1:0] }, Y=$3\s_counter1[8:0]
      New ports: A=$add$../MODEL/count_0.sv:17$193_Y [2:0], B={ 1'0 $2\s_counter1[8:0] [1:0] }, Y=$3\s_counter1[8:0] [2:0]
      New connections: $3\s_counter1[8:0] [8:3] = 6'000000
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$380:
      Old ports: A={ 7'0000000 $2\s_counter[8:0] [1:0] }, B=$add$../MODEL/pf_nf.sv:15$331_Y, Y=$3\s_counter[8:0]
      New ports: A={ 1'0 $2\s_counter[8:0] [1:0] }, B=$add$../MODEL/pf_nf.sv:15$331_Y [2:0], Y=$3\s_counter[8:0] [2:0]
      New connections: $3\s_counter[8:0] [8:3] = 6'000000
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 3 changes.

13.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.19.14. Executing OPT_SHARE pass.

13.19.15. Executing OPT_DFF pass (perform DFF optimizations).

13.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 18 unused wires.
<suppressed ~2 debug messages>

13.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~42 debug messages>
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~21 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.19.18. Rerunning OPT passes. (Maybe there is more to do..)

13.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

13.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$515:
      Old ports: A=$add$../MODEL/count_0.sv:30$223_Y, B={ 6'000000 $3\s_counter2[8:0] [2:0] }, Y=$4\s_counter2[8:0]
      New ports: A=$add$../MODEL/count_0.sv:30$223_Y [3:0], B={ 1'0 $3\s_counter2[8:0] [2:0] }, Y=$4\s_counter2[8:0] [3:0]
      New connections: $4\s_counter2[8:0] [8:4] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$542:
      Old ports: A=$add$../MODEL/count_0.sv:17$196_Y, B={ 6'000000 $3\s_counter1[8:0] [2:0] }, Y=$4\s_counter1[8:0]
      New ports: A=$add$../MODEL/count_0.sv:17$196_Y [3:0], B={ 1'0 $3\s_counter1[8:0] [2:0] }, Y=$4\s_counter1[8:0] [3:0]
      New connections: $4\s_counter1[8:0] [8:4] = 5'00000
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$377:
      Old ports: A={ 6'000000 $3\s_counter[8:0] [2:0] }, B=$add$../MODEL/pf_nf.sv:15$334_Y, Y=$4\s_counter[8:0]
      New ports: A={ 1'0 $3\s_counter[8:0] [2:0] }, B=$add$../MODEL/pf_nf.sv:15$334_Y [3:0], Y=$4\s_counter[8:0] [3:0]
      New connections: $4\s_counter[8:0] [8:4] = 5'00000
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 3 changes.

13.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.19.22. Executing OPT_SHARE pass.

13.19.23. Executing OPT_DFF pass (perform DFF optimizations).

13.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

13.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~34 debug messages>
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~17 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.19.26. Rerunning OPT passes. (Maybe there is more to do..)

13.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

13.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$512:
      Old ports: A=$add$../MODEL/count_0.sv:30$226_Y, B={ 5'00000 $4\s_counter2[8:0] [3:0] }, Y=$5\s_counter2[8:0]
      New ports: A=$add$../MODEL/count_0.sv:30$226_Y [4:0], B={ 1'0 $4\s_counter2[8:0] [3:0] }, Y=$5\s_counter2[8:0] [4:0]
      New connections: $5\s_counter2[8:0] [8:5] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$539:
      Old ports: A=$add$../MODEL/count_0.sv:17$199_Y, B={ 5'00000 $4\s_counter1[8:0] [3:0] }, Y=$5\s_counter1[8:0]
      New ports: A=$add$../MODEL/count_0.sv:17$199_Y [4:0], B={ 1'0 $4\s_counter1[8:0] [3:0] }, Y=$5\s_counter1[8:0] [4:0]
      New connections: $5\s_counter1[8:0] [8:5] = 4'0000
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$374:
      Old ports: A={ 5'00000 $4\s_counter[8:0] [3:0] }, B=$add$../MODEL/pf_nf.sv:15$337_Y, Y=$5\s_counter[8:0]
      New ports: A={ 1'0 $4\s_counter[8:0] [3:0] }, B=$add$../MODEL/pf_nf.sv:15$337_Y [4:0], Y=$5\s_counter[8:0] [4:0]
      New connections: $5\s_counter[8:0] [8:5] = 4'0000
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 3 changes.

13.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.19.30. Executing OPT_SHARE pass.

13.19.31. Executing OPT_DFF pass (perform DFF optimizations).

13.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

13.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~26 debug messages>
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~13 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.19.34. Rerunning OPT passes. (Maybe there is more to do..)

13.19.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

13.19.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$509:
      Old ports: A=$add$../MODEL/count_0.sv:30$229_Y, B={ 4'0000 $5\s_counter2[8:0] [4:0] }, Y=$6\s_counter2[8:0]
      New ports: A=$add$../MODEL/count_0.sv:30$229_Y [5:0], B={ 1'0 $5\s_counter2[8:0] [4:0] }, Y=$6\s_counter2[8:0] [5:0]
      New connections: $6\s_counter2[8:0] [8:6] = 3'000
    Consolidated identical input bits for $mux cell $procmux$536:
      Old ports: A=$add$../MODEL/count_0.sv:17$202_Y, B={ 4'0000 $5\s_counter1[8:0] [4:0] }, Y=$6\s_counter1[8:0]
      New ports: A=$add$../MODEL/count_0.sv:17$202_Y [5:0], B={ 1'0 $5\s_counter1[8:0] [4:0] }, Y=$6\s_counter1[8:0] [5:0]
      New connections: $6\s_counter1[8:0] [8:6] = 3'000
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$371:
      Old ports: A={ 4'0000 $5\s_counter[8:0] [4:0] }, B=$add$../MODEL/pf_nf.sv:15$340_Y, Y=$6\s_counter[8:0]
      New ports: A={ 1'0 $5\s_counter[8:0] [4:0] }, B=$add$../MODEL/pf_nf.sv:15$340_Y [5:0], Y=$6\s_counter[8:0] [5:0]
      New connections: $6\s_counter[8:0] [8:6] = 3'000
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 3 changes.

13.19.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.19.38. Executing OPT_SHARE pass.

13.19.39. Executing OPT_DFF pass (perform DFF optimizations).

13.19.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

13.19.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~18 debug messages>
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~9 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.19.42. Rerunning OPT passes. (Maybe there is more to do..)

13.19.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

13.19.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$506:
      Old ports: A=$add$../MODEL/count_0.sv:30$232_Y, B={ 3'000 $6\s_counter2[8:0] [5:0] }, Y=$7\s_counter2[8:0]
      New ports: A=$add$../MODEL/count_0.sv:30$232_Y [6:0], B={ 1'0 $6\s_counter2[8:0] [5:0] }, Y=$7\s_counter2[8:0] [6:0]
      New connections: $7\s_counter2[8:0] [8:7] = 2'00
    Consolidated identical input bits for $mux cell $procmux$533:
      Old ports: A=$add$../MODEL/count_0.sv:17$205_Y, B={ 3'000 $6\s_counter1[8:0] [5:0] }, Y=$7\s_counter1[8:0]
      New ports: A=$add$../MODEL/count_0.sv:17$205_Y [6:0], B={ 1'0 $6\s_counter1[8:0] [5:0] }, Y=$7\s_counter1[8:0] [6:0]
      New connections: $7\s_counter1[8:0] [8:7] = 2'00
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$368:
      Old ports: A={ 3'000 $6\s_counter[8:0] [5:0] }, B=$add$../MODEL/pf_nf.sv:15$343_Y, Y=$7\s_counter[8:0]
      New ports: A={ 1'0 $6\s_counter[8:0] [5:0] }, B=$add$../MODEL/pf_nf.sv:15$343_Y [6:0], Y=$7\s_counter[8:0] [6:0]
      New connections: $7\s_counter[8:0] [8:7] = 2'00
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 3 changes.

13.19.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.19.46. Executing OPT_SHARE pass.

13.19.47. Executing OPT_DFF pass (perform DFF optimizations).

13.19.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

13.19.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~10 debug messages>
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~5 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.19.50. Rerunning OPT passes. (Maybe there is more to do..)

13.19.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

13.19.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$503:
      Old ports: A=$add$../MODEL/count_0.sv:30$235_Y, B={ 2'00 $7\s_counter2[8:0] [6:0] }, Y=$8\s_counter2[8:0]
      New ports: A=$add$../MODEL/count_0.sv:30$235_Y [7:0], B={ 1'0 $7\s_counter2[8:0] [6:0] }, Y=$8\s_counter2[8:0] [7:0]
      New connections: $8\s_counter2[8:0] [8] = 1'0
    Consolidated identical input bits for $mux cell $procmux$530:
      Old ports: A=$add$../MODEL/count_0.sv:17$208_Y, B={ 2'00 $7\s_counter1[8:0] [6:0] }, Y=$8\s_counter1[8:0]
      New ports: A=$add$../MODEL/count_0.sv:17$208_Y [7:0], B={ 1'0 $7\s_counter1[8:0] [6:0] }, Y=$8\s_counter1[8:0] [7:0]
      New connections: $8\s_counter1[8:0] [8] = 1'0
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
    Consolidated identical input bits for $mux cell $procmux$365:
      Old ports: A={ 2'00 $7\s_counter[8:0] [6:0] }, B=$add$../MODEL/pf_nf.sv:15$346_Y, Y=$8\s_counter[8:0]
      New ports: A={ 1'0 $7\s_counter[8:0] [6:0] }, B=$add$../MODEL/pf_nf.sv:15$346_Y [7:0], Y=$8\s_counter[8:0] [7:0]
      New connections: $8\s_counter[8:0] [8] = 1'0
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 3 changes.

13.19.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.19.54. Executing OPT_SHARE pass.

13.19.55. Executing OPT_DFF pass (perform DFF optimizations).

13.19.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

13.19.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.19.58. Rerunning OPT passes. (Maybe there is more to do..)

13.19.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

13.19.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
  Optimizing cells in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
  Optimizing cells in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
  Optimizing cells in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

13.19.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

13.19.62. Executing OPT_SHARE pass.

13.19.63. Executing OPT_DFF pass (perform DFF optimizations).

13.19.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..

13.19.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
Optimizing module exe_unit_rtl.

13.19.66. Finished OPT passes. (There is nothing left to do.)

13.20. Executing TECHMAP pass (map to technology primitives).

13.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$constmap:5a00e71967f4cc898fad84eec59a72d211b55ab9$paramod$7a6ad13638c2f157efa37ce62ecfc0a5b49205ee\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$b2b1a1b62cf2e1eabb17babbbd51c51b44dc4278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$4e7ab332c4f4e7e4c8a648a6a417480f7ed6e86d\_90_alu for cells of type $alu.
Using template $paramod$constmap:5a00e71967f4cc898fad84eec59a72d211b55ab9$paramod$173b9a0f0adbd2b287d3978802af90d619850db2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
No more expansions possible.
<suppressed ~2558 debug messages>

13.21. Executing OPT pass (performing simple optimizations).

13.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
<suppressed ~111 debug messages>
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
<suppressed ~529 debug messages>
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
<suppressed ~13 debug messages>
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
<suppressed ~256 debug messages>
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
<suppressed ~54 debug messages>
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
<suppressed ~3 debug messages>
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
<suppressed ~40 debug messages>
Optimizing module exe_unit_rtl.
<suppressed ~75 debug messages>

13.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
<suppressed ~147 debug messages>
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
<suppressed ~42 debug messages>
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
<suppressed ~24 debug messages>
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `\exe_unit_rtl'.
<suppressed ~99 debug messages>
Removed a total of 106 cells.

13.21.3. Executing OPT_DFF pass (perform DFF optimizations).

13.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 225 unused cells and 1243 unused wires.
<suppressed ~233 debug messages>

13.21.5. Finished fast OPT passes.

13.22. Executing ABC pass (technology mapping using ABC).

13.22.1. Extracting gate netlist of module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4' to `<abc-temp-dir>/input.blif'..
Extracted 72 gates and 89 wires to a netlist network with 17 inputs and 4 outputs.

13.22.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               NOT cells:       12
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              XNOR cells:       13
ABC RESULTS:               XOR cells:       23
ABC RESULTS:        internal signals:       68
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        4
Removing temp directory.

13.22.2. Extracting gate netlist of module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3' to `<abc-temp-dir>/input.blif'..
Extracted 54 gates and 69 wires to a netlist network with 15 inputs and 3 outputs.

13.22.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.2.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       27
ABC RESULTS:               NOT cells:       11
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:       11
ABC RESULTS:               XOR cells:       16
ABC RESULTS:        internal signals:       51
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        3
Removing temp directory.

13.22.3. Extracting gate netlist of module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 51 gates and 69 wires to a netlist network with 18 inputs and 8 outputs.

13.22.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.3.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       48
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:        8
Removing temp directory.

13.22.4. Extracting gate netlist of module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 62 gates and 71 wires to a netlist network with 9 inputs and 10 outputs.

13.22.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.4.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       23
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       10
Removing temp directory.

13.22.5. Extracting gate netlist of module `$paramod\count_0\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 287 gates and 306 wires to a netlist network with 18 inputs and 9 outputs.

13.22.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:       50
ABC RESULTS:               MUX cells:       65
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:       16
ABC RESULTS:               NOT cells:       12
ABC RESULTS:                OR cells:       50
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:              XNOR cells:       25
ABC RESULTS:               XOR cells:       69
ABC RESULTS:        internal signals:      279
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:        9
Removing temp directory.

13.22.6. Extracting gate netlist of module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 59 gates and 77 wires to a netlist network with 18 inputs and 10 outputs.

13.22.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               XOR cells:       12
ABC RESULTS:        internal signals:       49
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       10
Removing temp directory.

13.22.7. Extracting gate netlist of module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 17 gates and 26 wires to a netlist network with 9 inputs and 2 outputs.

13.22.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.7.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        7
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        2
Removing temp directory.

13.22.8. Extracting gate netlist of module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 30 gates and 39 wires to a netlist network with 9 inputs and 7 outputs.

13.22.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.8.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:               XOR cells:        7
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        7
Removing temp directory.

13.22.9. Extracting gate netlist of module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 17 gates and 27 wires to a netlist network with 8 inputs and 3 outputs.

13.22.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.9.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       10
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        5
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

13.22.10. Extracting gate netlist of module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 61 gates and 71 wires to a netlist network with 9 inputs and 10 outputs.

13.22.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.10.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:       10
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        7
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       10
Removing temp directory.

13.22.11. Extracting gate netlist of module `\exe_unit_rtl' to `<abc-temp-dir>/input.blif'..
Extracted 344 gates and 441 wires to a netlist network with 96 inputs and 11 outputs.

13.22.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.22.11.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       38
ABC RESULTS:            ANDNOT cells:      102
ABC RESULTS:               MUX cells:       21
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:       24
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:       92
ABC RESULTS:             ORNOT cells:       27
ABC RESULTS:        internal signals:      334
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:       11
Removing temp directory.

13.23. Executing OPT pass (performing simple optimizations).

13.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4.
<suppressed ~4 debug messages>
Optimizing module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3.
<suppressed ~3 debug messages>
Optimizing module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001.
<suppressed ~17 debug messages>
Optimizing module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\count_0\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\fulladder\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001.
Optimizing module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001.
<suppressed ~7 debug messages>
Optimizing module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001.
Optimizing module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001.
<suppressed ~7 debug messages>
Optimizing module exe_unit_rtl.
<suppressed ~20 debug messages>

13.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Finding identical cells in module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Finding identical cells in module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Finding identical cells in module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
<suppressed ~6 debug messages>
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 2 cells.

13.23.3. Executing OPT_DFF pass (perform DFF optimizations).

13.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 10 unused cells and 656 unused wires.
<suppressed ~23 debug messages>

13.23.5. Finished fast OPT passes.

13.24. Executing HIERARCHY pass (managing design hierarchy).

13.24.1. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\count_0\BITS=s32'00000000000000000000000000001001
Used module:     $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3
Used module:     $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4
Used module:     $paramod\fulladder\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\pf_nf\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001
Used module:     $paramod\u2tou1\BITS=s32'00000000000000000000000000001001

13.24.2. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\count_0\BITS=s32'00000000000000000000000000001001
Used module:     $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3
Used module:     $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4
Used module:     $paramod\fulladder\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\pf_nf\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001
Used module:     $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001
Used module:     $paramod\u2tou1\BITS=s32'00000000000000000000000000001001
Removed 0 unused modules.

13.25. Printing statistics.

=== $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4 ===

   Number of wires:                 91
   Number of wire bits:            124
   Number of public wires:           6
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 89
     $_ANDNOT_                       2
     $_MUX_                         36
     $_NOT_                         11
     $_ORNOT_                        2
     $_OR_                           2
     $_XNOR_                        13
     $_XOR_                         23

=== $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3 ===

   Number of wires:                 70
   Number of wire bits:             98
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $_ANDNOT_                       1
     $_MUX_                         27
     $_NOT_                         10
     $_ORNOT_                        1
     $_OR_                           1
     $_XNOR_                        11
     $_XOR_                         16

=== $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001 ===

   Number of wires:                 46
   Number of wire bits:             70
   Number of public wires:           3
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     $_MUX_                         48
     $_OR_                           3

=== $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001 ===

   Number of wires:                 34
   Number of wire bits:             50
   Number of public wires:           3
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_ANDNOT_                      12
     $_NAND_                         1
     $_NOT_                          1
     $_ORNOT_                        4
     $_OR_                          23

=== $paramod\count_0\BITS=s32'00000000000000000000000000001001 ===

   Number of wires:                300
   Number of wire bits:            324
   Number of public wires:           4
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                305
     $_ANDNOT_                      50
     $_AND_                          3
     $_MUX_                         65
     $_NAND_                         6
     $_NOR_                         16
     $_NOT_                         12
     $_ORNOT_                        9
     $_OR_                          50
     $_XNOR_                        25
     $_XOR_                         69

=== $paramod\fulladder\BITS=s32'00000000000000000000000000001001 ===

   Number of wires:                 48
   Number of wire bits:             72
   Number of public wires:           4
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $_ANDNOT_                      19
     $_AND_                          2
     $_MUX_                          1
     $_NAND_                         8
     $_NOR_                          4
     $_ORNOT_                        3
     $_XNOR_                         5
     $_XOR_                         12

=== $paramod\pf_nf\BITS=s32'00000000000000000000000000001001 ===

   Number of wires:                 11
   Number of wire bits:             27
   Number of public wires:           4
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_XNOR_                         2
     $_XOR_                          7

=== $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001 ===

   Number of wires:                 17
   Number of wire bits:             33
   Number of public wires:           2
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $_MUX_                          7
     $_OR_                           8
     $_XOR_                          7

=== $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001 ===

   Number of wires:                 18
   Number of wire bits:             34
   Number of public wires:           2
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_ANDNOT_                      10
     $_NOR_                          2
     $_NOT_                          2
     $_OR_                           5

=== $paramod\u2tou1\BITS=s32'00000000000000000000000000001001 ===

   Number of wires:                 33
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $_ANDNOT_                      11
     $_MUX_                          7
     $_NOR_                          2
     $_NOT_                          3
     $_ORNOT_                        1
     $_OR_                           8
     $_XNOR_                         1
     $_XOR_                          7

=== exe_unit_rtl ===

   Number of wires:                322
   Number of wire bits:            410
   Number of public wires:          23
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     $_ANDNOT_                     102
     $_AND_                         38
     $_MUX_                         21
     $_NAND_                         5
     $_NOR_                         24
     $_NOT_                          1
     $_ORNOT_                       27
     $_OR_                          92
     $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4      1
     $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3      1
     $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001      1
     $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001      1
     $paramod\count_0\BITS=s32'00000000000000000000000000001001      1
     $paramod\fulladder\BITS=s32'00000000000000000000000000001001      1
     $paramod\pf_nf\BITS=s32'00000000000000000000000000001001      1
     $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001      1
     $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001      1
     $paramod\u2tou1\BITS=s32'00000000000000000000000000001001      1

=== design hierarchy ===

   exe_unit_rtl                      1
     $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4      1
     $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3      1
     $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001      1
     $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001      1
     $paramod\count_0\BITS=s32'00000000000000000000000000001001      1
     $paramod\fulladder\BITS=s32'00000000000000000000000000001001      1
     $paramod\pf_nf\BITS=s32'00000000000000000000000000001001      1
     $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001      1
     $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001      1
     $paramod\u2tou1\BITS=s32'00000000000000000000000000001001      1

   Number of wires:                990
   Number of wire bits:           1291
   Number of public wires:          60
   Number of public wire bits:     361
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1007
     $_ANDNOT_                     207
     $_AND_                         43
     $_MUX_                        212
     $_NAND_                        20
     $_NOR_                         48
     $_NOT_                         40
     $_ORNOT_                       47
     $_OR_                         192
     $_XNOR_                        57
     $_XOR_                        141

13.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4...
Checking module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3...
Checking module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\count_0\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\fulladder\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001...
Checking module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001...
Checking module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001...
Checking module exe_unit_rtl...
Found and reported 0 problems.

14. Executing ABC pass (technology mapping using ABC).

14.1. Extracting gate netlist of module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4' to `<abc-temp-dir>/input.blif'..
Extracted 89 gates and 106 wires to a netlist network with 17 inputs and 4 outputs.

14.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       36
ABC RESULTS:               XOR cells:       36
ABC RESULTS:        internal signals:       85
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        4
Removing temp directory.

14.2. Extracting gate netlist of module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 82 wires to a netlist network with 15 inputs and 3 outputs.

14.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       27
ABC RESULTS:               XOR cells:       27
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        3
Removing temp directory.

14.3. Extracting gate netlist of module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 51 gates and 69 wires to a netlist network with 18 inputs and 8 outputs.

14.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       53
ABC RESULTS:               NOT cells:        8
ABC RESULTS:                OR cells:       46
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:        8
Removing temp directory.

14.4. Extracting gate netlist of module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 41 gates and 50 wires to a netlist network with 9 inputs and 10 outputs.

14.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       18
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:        9
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       10
Removing temp directory.

14.5. Extracting gate netlist of module `$paramod\count_0\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 305 gates and 323 wires to a netlist network with 18 inputs and 9 outputs.

14.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:               NOT cells:       26
ABC RESULTS:                OR cells:       34
ABC RESULTS:               XOR cells:       32
ABC RESULTS:              ZERO cells:        4
ABC RESULTS:        internal signals:      296
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:        9
Removing temp directory.

14.6. Extracting gate netlist of module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 54 gates and 72 wires to a netlist network with 18 inputs and 10 outputs.

14.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        9
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       10
Removing temp directory.

14.7. Extracting gate netlist of module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 2 outputs.

14.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.7.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        2
Removing temp directory.

14.8. Extracting gate netlist of module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 7 outputs.

14.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        9
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        7
Removing temp directory.

14.9. Extracting gate netlist of module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 19 gates and 27 wires to a netlist network with 8 inputs and 3 outputs.

14.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        7
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

14.10. Extracting gate netlist of module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001' to `<abc-temp-dir>/input.blif'..
Extracted 40 gates and 49 wires to a netlist network with 9 inputs and 10 outputs.

14.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.10.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        7
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:       15
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:       30
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       10
Removing temp directory.

14.11. Extracting gate netlist of module `\exe_unit_rtl' to `<abc-temp-dir>/input.blif'..
Extracted 310 gates and 406 wires to a netlist network with 96 inputs and 11 outputs.

14.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.11.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      178
ABC RESULTS:               NOT cells:       20
ABC RESULTS:                OR cells:      128
ABC RESULTS:        internal signals:      299
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:       11
Removing temp directory.

15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4..
Finding unused cells or wires in module $paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3..
Finding unused cells or wires in module $paramod\arythm_shift\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\binary2onehot\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\count_0\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\fulladder\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\pf_nf\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\thermo2bin\LEN=s32'00000000000000000000000000001001..
Finding unused cells or wires in module $paramod\u2tou1\BITS=s32'00000000000000000000000000001001..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 1233 unused wires.
<suppressed ~11 debug messages>

16. Executing Verilog backend.
Dumping module `$paramod$8c512a4640814fe56708630ae6c585cda538d971\crc4'.
Dumping module `$paramod$c9a09743ea5afa802f8298da4bb6a02b624bef2c\crc3'.
Dumping module `$paramod\arythm_shift\BITS=s32'00000000000000000000000000001001'.
Dumping module `$paramod\binary2onehot\BITS=s32'00000000000000000000000000001001'.
Dumping module `$paramod\count_0\BITS=s32'00000000000000000000000000001001'.
Dumping module `$paramod\fulladder\BITS=s32'00000000000000000000000000001001'.
Dumping module `$paramod\pf_nf\BITS=s32'00000000000000000000000000001001'.
Dumping module `$paramod\sm_to_u2\BITS=s32'00000000000000000000000000001001'.
Dumping module `$paramod\thermo2bin\LEN=s32'00000000000000000000000000001001'.
Dumping module `$paramod\u2tou1\BITS=s32'00000000000000000000000000001001'.
Dumping module `\exe_unit_rtl'.

End of script. Logfile hash: 2b4ff105d0, CPU: user 2.61s system 0.05s, MEM: 27.26 MB peak
Yosys 0.10+1 (git sha1 UNKNOWN, gcc 11.2.1 -O2 -fexceptions -fstack-protector-strong -m64 -mtune=generic -fasynchronous-unwind-tables -fstack-clash-protection -fcf-protection -fPIC -Os)
Time spent: 43% 2x abc (1 sec), 14% 42x opt_expr (0 sec), ...
