# Reading C:/Altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying c:/Altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:/Altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/pichu/Desktop/ucsdcse141l-labs-147d48e156ab/lab1/adder/src {C:/Users/pichu/Desktop/ucsdcse141l-labs-147d48e156ab/lab1/adder/src/adder.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:45:56 on Apr 13,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pichu/Desktop/ucsdcse141l-labs-147d48e156ab/lab1/adder/src" C:/Users/pichu/Desktop/ucsdcse141l-labs-147d48e156ab/lab1/adder/src/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:45:57 on Apr 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
