--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
duty<0>     |    3.862(R)|      SLOW  |    1.557(R)|      SLOW  |clk_BUFGP         |   0.000|
duty<1>     |    5.708(R)|      SLOW  |    1.564(R)|      SLOW  |clk_BUFGP         |   0.000|
duty<2>     |    5.490(R)|      SLOW  |    1.565(R)|      SLOW  |clk_BUFGP         |   0.000|
duty<3>     |    4.811(R)|      SLOW  |    1.563(R)|      SLOW  |clk_BUFGP         |   0.000|
duty<4>     |    5.500(R)|      SLOW  |    1.722(R)|      SLOW  |clk_BUFGP         |   0.000|
period<0>   |    3.762(R)|      SLOW  |    1.720(R)|      SLOW  |clk_BUFGP         |   0.000|
period<1>   |    4.189(R)|      SLOW  |    1.559(R)|      SLOW  |clk_BUFGP         |   0.000|
period<2>   |    4.228(R)|      SLOW  |    1.713(R)|      SLOW  |clk_BUFGP         |   0.000|
period<3>   |    3.533(R)|      SLOW  |    1.552(R)|      SLOW  |clk_BUFGP         |   0.000|
period<4>   |    4.065(R)|      SLOW  |    1.718(R)|      SLOW  |clk_BUFGP         |   0.000|
servo<0>    |    1.934(R)|      SLOW  |    0.553(R)|      SLOW  |clk_BUFGP         |   0.000|
servo<1>    |    3.854(R)|      SLOW  |   -0.466(R)|      SLOW  |clk_BUFGP         |   0.000|
servo<2>    |    2.273(R)|      SLOW  |    0.473(R)|      SLOW  |clk_BUFGP         |   0.000|
servo<3>    |    2.592(R)|      SLOW  |    0.615(R)|      SLOW  |clk_BUFGP         |   0.000|
servo<4>    |    2.080(R)|      SLOW  |    0.734(R)|      SLOW  |clk_BUFGP         |   0.000|
servo<5>    |    2.218(R)|      SLOW  |   -0.033(R)|      SLOW  |clk_BUFGP         |   0.000|
servo<6>    |    2.230(R)|      SLOW  |    0.166(R)|      SLOW  |clk_BUFGP         |   0.000|
servo<7>    |    4.341(R)|      SLOW  |   -0.355(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out<0>      |         8.767(R)|      SLOW  |         3.713(R)|      FAST  |clk_BUFGP         |   0.000|
out<1>      |         8.431(R)|      SLOW  |         3.399(R)|      FAST  |clk_BUFGP         |   0.000|
out<2>      |         8.373(R)|      SLOW  |         3.341(R)|      FAST  |clk_BUFGP         |   0.000|
out<3>      |         8.373(R)|      SLOW  |         3.341(R)|      FAST  |clk_BUFGP         |   0.000|
out<4>      |         8.374(R)|      SLOW  |         3.342(R)|      FAST  |clk_BUFGP         |   0.000|
out<5>      |         8.371(R)|      SLOW  |         3.339(R)|      FAST  |clk_BUFGP         |   0.000|
out<6>      |         8.369(R)|      SLOW  |         3.337(R)|      FAST  |clk_BUFGP         |   0.000|
out<7>      |         8.374(R)|      SLOW  |         3.342(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.064|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb 25 16:23:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



