#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 24 09:21:55 2024
# Process ID: 22116
# Current directory: C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22892 C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.xpr
# Log file: C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/vivado.log
# Journal file: C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final\vivado.jou
# Running On        :harsh
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22621
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1240P
# CPU Frequency     :2112 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16831 MB
# Swap memory       :2550 MB
# Total Virtual     :19382 MB
# Available Virtual :12529 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.xpr
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
launch_simulation
source testbench.tcl
synth_design -top datapath -part xc7k70tfbv676-1 -lint 
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source testbench.tcl
close_sim
