

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb_clone'
================================================================
* Date:           Tue May 20 14:34:44 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      294|      294|  2.940 us|  2.940 us|  294|  294|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/sha3/fips202.c:347->src/sha3/fips202.c:545]   --->   Operation 10 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%t_35 = alloca i32 1" [src/sha3/fips202.c:347->src/sha3/fips202.c:545]   --->   Operation 11 'alloca' 't_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_36 = alloca i32 1" [src/sha3/fips202.c:347->src/sha3/fips202.c:545]   --->   Operation 12 'alloca' 't_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_37 = alloca i32 1" [src/sha3/fips202.c:347->src/sha3/fips202.c:545]   --->   Operation 13 'alloca' 't_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_529_1, i64 %s"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_359_3, i8 %t_37, i8 %t_36, i8 %t_35, i8 %t"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.09>
ST_2 : Operation 16 [1/2] (4.95ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_529_1, i64 %s"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [1/2] (5.09ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_359_3, i8 %t_37, i8 %t_36, i8 %t_35, i8 %t"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i32 0, i32 0" [src/sha3/fips202.c:533]   --->   Operation 18 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln540 = store void @_ssdm_op_Write.bram.i64, i5 %s_addr, i64 580546434533377, i8 255" [src/sha3/fips202.c:540]   --->   Operation 19 'store' 'store_ln540' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln542 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:542]   --->   Operation 20 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4, i8 %t_37, i8 %t_36, i8 %t_35, i8 %t, i8 %in_r"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.04>
ST_5 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln542 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:542]   --->   Operation 22 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 23 [1/2] (5.04ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4, i8 %t_37, i8 %t_36, i8 %t_35, i8 %t, i8 %in_r"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%t_37_addr = getelementptr i8 %t_37, i32 0, i32 33" [src/sha3/fips202.c:364->src/sha3/fips202.c:545]   --->   Operation 24 'getelementptr' 't_37_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [2/2] (2.32ns)   --->   "%t_37_load = load i6 %t_37_addr" [src/sha3/fips202.c:364->src/sha3/fips202.c:545]   --->   Operation 25 'load' 't_37_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%t_36_addr = getelementptr i8 %t_36, i32 0, i32 31" [src/sha3/fips202.c:363->src/sha3/fips202.c:545]   --->   Operation 26 'getelementptr' 't_36_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_37_load = load i6 %t_37_addr" [src/sha3/fips202.c:364->src/sha3/fips202.c:545]   --->   Operation 27 'load' 't_37_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i8 %t_37_load" [src/sha3/fips202.c:364->src/sha3/fips202.c:545]   --->   Operation 28 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %trunc_ln364" [src/sha3/fips202.c:364->src/sha3/fips202.c:545]   --->   Operation 29 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln363 = store i8 4, i6 %t_36_addr" [src/sha3/fips202.c:363->src/sha3/fips202.c:545]   --->   Operation 30 'store' 'store_ln363' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_7 : Operation 31 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln364 = store i8 %or_ln, i6 %t_37_addr" [src/sha3/fips202.c:364->src/sha3/fips202.c:545]   --->   Operation 31 'store' 'store_ln364' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5, i8 %t, i8 %t_35, i8 %t_36, i8 %t_37, i64 %s"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s"   --->   Operation 33 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5, i8 %t, i8 %t_35, i8 %t_36, i8 %t_37, i64 %s"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln546 = ret" [src/sha3/fips202.c:546]   --->   Operation 35 'ret' 'ret_ln546' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 5.091ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_359_3' [13]  (5.091 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('s_addr', src/sha3/fips202.c:533) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln540', src/sha3/fips202.c:540) of constant <constant:_ssdm_op_Write.bram.i64> on array 's' [11]  (3.254 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 5.046ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4' [14]  (5.046 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('t_37_addr', src/sha3/fips202.c:364->src/sha3/fips202.c:545) [16]  (0.000 ns)
	'load' operation 8 bit ('t_37_load', src/sha3/fips202.c:364->src/sha3/fips202.c:545) on array 't', src/sha3/fips202.c:347->src/sha3/fips202.c:545 [17]  (2.322 ns)

 <State 7>: 4.644ns
The critical path consists of the following:
	'load' operation 8 bit ('t_37_load', src/sha3/fips202.c:364->src/sha3/fips202.c:545) on array 't', src/sha3/fips202.c:347->src/sha3/fips202.c:545 [17]  (2.322 ns)
	'store' operation 0 bit ('store_ln364', src/sha3/fips202.c:364->src/sha3/fips202.c:545) of variable 'or_ln', src/sha3/fips202.c:364->src/sha3/fips202.c:545 on array 't', src/sha3/fips202.c:347->src/sha3/fips202.c:545 [21]  (2.322 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
