/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [22:0] _00_;
  reg [5:0] _01_;
  wire [6:0] celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [26:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [22:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_16z | celloutsig_1_10z) & celloutsig_1_10z);
  assign celloutsig_0_8z = in_data[91] | ~(celloutsig_0_3z[0]);
  assign celloutsig_0_0z = in_data[55:49] + in_data[57:51];
  assign celloutsig_0_5z = in_data[74:67] + { in_data[91:89], celloutsig_0_4z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 6'h00;
    else _01_ <= in_data[59:54];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 23'h000000;
    else _00_ <= { in_data[167:146], celloutsig_1_0z };
  assign celloutsig_0_7z = { _01_[4:0], _01_ } / { 1'h1, in_data[64:55] };
  assign celloutsig_1_10z = { celloutsig_1_1z[9:2], _00_, celloutsig_1_0z } >= { in_data[108:100], _00_ };
  assign celloutsig_0_4z = { _01_[0], _01_, _01_ } <= { celloutsig_0_3z[2], _01_, _01_ };
  assign celloutsig_1_0z = in_data[122:110] < in_data[139:127];
  assign celloutsig_1_5z = celloutsig_1_1z[9:5] < celloutsig_1_4z[18:14];
  assign celloutsig_1_6z = _00_[12:8] < { celloutsig_1_1z[10:7], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_1z[11:2], celloutsig_1_7z, celloutsig_1_5z } < celloutsig_1_9z;
  assign celloutsig_1_1z = { in_data[148:138], celloutsig_1_0z } % { 1'h1, in_data[180:172], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_7z = { _00_[13], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_9z = { in_data[147:135], celloutsig_1_5z } % { 1'h1, celloutsig_1_2z[14:2] };
  assign celloutsig_0_3z = _01_[3:0] * celloutsig_0_0z[4:1];
  assign celloutsig_0_10z = celloutsig_0_3z[2] ? { celloutsig_0_7z, celloutsig_0_5z } : { celloutsig_0_9z[5:1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_9z = - celloutsig_0_5z[6:1];
  assign celloutsig_1_8z = - { _00_[12:7], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_6z = _01_[3] & celloutsig_0_4z;
  assign celloutsig_1_13z = celloutsig_1_12z & _00_[17];
  assign celloutsig_0_2z = ^ { _01_, _01_ };
  assign celloutsig_1_2z = in_data[156:141] << in_data[167:152];
  assign celloutsig_1_4z = { celloutsig_1_1z[9:0], celloutsig_1_2z, celloutsig_1_0z } ^ { celloutsig_1_2z[8:5], _00_ };
  assign celloutsig_1_18z = ~((celloutsig_1_2z[4] & _00_[10]) | celloutsig_1_8z[12]);
  assign celloutsig_1_16z = ~((celloutsig_1_5z & celloutsig_1_9z[10]) | (celloutsig_1_13z & celloutsig_1_1z[5]));
  assign { out_data[128], out_data[96], out_data[37:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
