/home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v {1 {vlog -work work -stats=none /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module iter_integer_linear_calc

Top level modules:
	iter_integer_linear_calc

} {} {}} /home/tyler/verilib/spi_master/sim/tb.v {1 {vlog -work work -stats=none /home/tyler/verilib/spi_master/sim/tb.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module tb

Top level modules:
	tb

} {} {}} /home/tyler/verilib/serial_rx/serial_rx.v {1 {vlog -work work -stats=none /home/tyler/verilib/serial_rx/serial_rx.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module serial_rx

Top level modules:
	serial_rx

} {} {}} /home/tyler/verilib/spi_master/spi_master.v {1 {vlog -work work -stats=none /home/tyler/verilib/spi_master/spi_master.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module spi_master

Top level modules:
	spi_master

} {} {}} /home/tyler/verilib/serial_ck/serial_ck.v {1 {vlog -work work -stats=none /home/tyler/verilib/serial_ck/serial_ck.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module serial_ck

Top level modules:
	serial_ck

} {} {}} /home/tyler/verilib/serial_tx/serial_tx.v {1 {vlog -work work -stats=none /home/tyler/verilib/serial_tx/serial_tx.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module serial_tx

Top level modules:
	serial_tx

} {} {}}
