High Defect-Density Yield Learning using Three-Dimensional Logic Test Chips.	Zeye Liu 0001,R. D. Shawn Blanton	10.1109/ITC44778.2020.9325244
Automated Socket Anomaly Detection through Deep Learning.	Nidhi Agrawal,Min-Jian Yang,Constantinos Xanthopoulos,Vijayakumar Thangamariappan,Joe Xiao,Chee-Wah Ho,Keith Schaub,Ira Leventhal	10.1109/ITC44778.2020.9325269
Cost-Effective Test Method for screening out Unexpected Failure in High Speed Serial Interface IPs.	Sang-Uck Ahn,Beom-Kyu Seo,Hyun-Woo Kim,Yeoun-Sook Shin,Hyung-Tae Kim,Ghil-Geun Oh,Young-Dae Kim	10.1109/ITC44778.2020.9325235
Design Optimization for N-port RF Network Reflectometers under Noise and Gain Imperfections.	Muslum Emir Avci,Sule Ozev	10.1109/ITC44778.2020.9325256
Digital Design Techniques for Dependable High Performance Computing.	Sarah Azimi,Luca Sterpone	10.1109/ITC44778.2020.9325281
IJTAG Through a Two-Pin Chip Interface.	Manu Baby,Bernd Büttner,Piet Engelke,Ulrike Pfannkuchen,Reinhard Meier,Jonathan Gaudet,Jean-François Côté,Givargis Danialy 0001,Martin Keim,Lori Schramm	10.1109/ITC44778.2020.9325232
Die-to-Die Testing and ECC Error Mitigation in Automotive and Industrial Safety Applications.	Gabriele Boschi,Elisa Spano,Hayk T. Grigoryan,Arun Kumar,Gurgen Harutyunyan	10.1109/ITC44778.2020.9325242
On the Measurement of Safe Fault Failure Rates in High-Performance Compute Processors.	Richard Bramley,Yanxiang Huang,Guangshan Duan,Nirmal R. Saxena,Paul Racunas	10.1109/ITC44778.2020.9325239
Multi-Level Access Protection for Future IEEE P1687.1 IJTAG Networks.	David Brauchler,Jennifer Dworak	10.1109/ITC44778.2020.9325276
New Perspectives on Core In-field Path Delay Test.	Riccardo Cantoro,Dario Foti,Sandro Sartoni,Matteo Sonza Reorda,Lorena Anghel,Michele Portolan	10.1109/ITC44778.2020.9325260
Machine Learning based Performance Prediction of Microcontrollers using Speed Monitors.	Riccardo Cantoro,Martin Huch,Tobias Kilian,Raffaele Martone,Ulf Schlichtmann,Giovanni Squillero	10.1109/ITC44778.2020.9325253
Test and Diagnosis Solution for Functional Safety.	M. Casarsa,Gurgen Harutyunyan,Yervant Zorian	10.1109/ITC44778.2020.9325275
Functional Criticality Classification of Structural Faults in AI Accelerators.	Arjun Chaudhuri,Jonti Talukdar,Fei Su,Krishnendu Chakrabarty	10.1109/ITC44778.2020.9325272
Proactive Supply Noise Mitigation with Low-Latency Minor Voltage Regulator and Lightweight Current Prediction.	Jun Chen,Masanori Hashimoto	10.1109/ITC44778.2020.9325257
Rapid PLL Monitoring By A Novel min-MAX Time-to-Digital Converter.	Wei-Hao Chen,Chu-Chun Hsu,Shi-Yu Huang	10.1109/ITC44778.2020.9325217
BISTLock: Efficient IP Piracy Protection using BIST.	Siyuan Chen,Jinwook Jung,Peilin Song,Krishnendu Chakrabarty,Gi-Joon Nam	10.1109/ITC44778.2020.9325210
TestDNA-E: Wafer Defect Signature for Pattern Recognition by Ensemble Learning.	Leon Li-Yang Chen,Katherine Shu-Min Li,Ken Chau-Cheung Cheng,Sying-Jyan Wang,Andrew Yi-Ann Huang,Leon Chou,Nova Cheng-Yen Tsai,Chen-Shiun Lee	10.1109/ITC44778.2020.9325237
A Weak Asynchronous RESet (ARES) PUF Using Start-up Characteristics of Null Conventional Logic Gates.	Sreeja Chowdhury,Rabin Yu Acharya,William Boullion,Andrew Felder,Mark Howard,Jia Di,Domenic Forte	10.1109/ITC44778.2020.9325278
A Deep Learning-Based Screening Method for Improving the Quality and Reliability of Integrated Passive Devices.	Chien-Hui Chuang,Kuan-Wei Hou,Cheng-Wen Wu,Mincent Lee,Chia-Heng Tsai,Hao Chen 0053,Min-Jer Wang	10.1109/ITC44778.2020.9325221
Streaming Scan Network (SSN): An Efficient Packetized Data Network for Testing of Complex SoCs.	Jean-François Côté,Mark Kassab,Wojciech Janiszewski,Ricardo Rodrigues 0008,Reinhard Meier,Bartosz Kaczmarek,Peter Orlando,Geir Eide,Janusz Rajski,Glenn Colón-Bonet,Naveen Mysore,Ya Yin,Pankaj Pant	10.1109/ITC44778.2020.9325233
Automated Assertion Generation from Natural Language Specifications.	Steven J. Frederiksen,John Aromando,Michael S. Hsiao	10.1109/ITC44778.2020.9325264
Modeling Accuracy of Wideband Power Amplifiers with Memory effects via Measurements.	Wei Gao,Tao Jing	10.1109/ITC44778.2020.9325245
A Unified Method of Designing Signature Analyzers for Digital and Mixed-Signal Circuits Testing.	Vadim Geurkov,Lev Kirischian	10.1109/ITC44778.2020.9325274
At-speed DfT Architecture for Bundled-data Design.	Ricardo Aquino Guazzelli,Laurent Fesquet	10.1109/ITC44778.2020.9325261
Stress, Test, and Simulation of Analog IOs on Automotive ICs.	Chen He,Stephen Traynor,Gayathri Bhagavatheeswaran,Hector Sanchez	10.1109/ITC44778.2020.9325224
Wafer Level Stress: Enabling Zero Defect Quality for Automotive Microcontrollers without Package Burn-In.	Chen He,Yanyao Yu	10.1109/ITC44778.2020.9325213
Logic Fault Diagnosis of Hidden Delay Defects.	Stefan Holst,Matthias Kampmann,Alexander Sprenger,Jan Dennis Reimer,Sybille Hellebrand,Hans-Joachim Wunderlich,Xiaoqing Wen	10.1109/ITC44778.2020.9325234
Advanced Outlier Detection Using Unsupervised Learning for Screening Potential Customer Returns.	Hanbin Hu,Nguyen Nguyen,Chen He,Peng Li 0001	10.1109/ITC44778.2020.9325225
LAIDAR: Learning for Accuracy and Ideal Diagnostic Resolution.	Qicheng Huang,Chenlei Fang,R. D. Shawn Blanton	10.1109/ITC44778.2020.9325212
Knowledge Transfer for Diagnosis Outcome Preview with Limited Data.	Qicheng Huang,Chenlei Fang,R. D. Shawn Blanton	10.1109/ITC44778.2020.9325214
Concurrent Detection of Failures in GPU Control Logic for Reliable Parallel Computing.	Hiroaki Itsuji,Takumi Uezono,Tadanobu Toba,Kojiro Ito,Masanori Hashimoto	10.1109/ITC44778.2020.9325216
Functional Test Sequences for Inducing Voltage Droops in a Multi-Threaded Processor.	Vijay Kiran Kalyanam,Eric Mahurin,Michael Spence,Jacob A. Abraham	10.1109/ITC44778.2020.9325271
Hardware IP Protection Using Logic Encryption and Watermarking.	Rajit Karmakar,Santanu Chattopadhyay	10.1109/ITC44778.2020.9325223
Assuring Security and Reliability of Emerging Non-Volatile Memories.	Mohammad Nasim Imtiaz Khan,Swaroop Ghosh	10.1109/ITC44778.2020.9325231
Fast EVM Tuning of MIMO Wireless Systems Using Collaborative Parallel Testing and Implicit Reward Driven Learning.	Suhasini Komarraju,Abhijit Chatterjee	10.1109/ITC44778.2020.9325270
Cross-PUF Attacks on Arbiter-PUFs through their Power Side-Channel.	Trevor Kroeger,Wei Cheng 0003,Sylvain Guilley,Jean-Luc Danger,Naghmeh Karimi	10.1109/ITC44778.2020.9325241
Flip-flops fanout splitting in scan designs.	Maxim Ladnushkin	10.1109/ITC44778.2020.9325247
Modeling Novel Non-JTAG IEEE 1687-Like Architectures.	Mike Laisne,Alfred L. Crouch,Michele Portolan,Martin Keim,Hans Martin von Staudt,M. Abdalwahab,Bradford G. Van Treuren,Jeff Rearick	10.1109/ITC44778.2020.9325248
Fail Memory Configuration Set for RA Estimation.	Hayoung Lee,Keewon Cho,Sungho Kang,Wooheon Kang,Seungtaek Lee,Woosik Jeong	10.1109/ITC44778.2020.9325273
Data-driven fault model development for superconducting logic.	Mingye Li,Fangzhou Wang,Sandeep K. Gupta	10.1109/ITC44778.2020.9325220
Online Fault Detection in ReRAM-Based Computing Systems by Monitoring Dynamic Power Consumption.	Mengyun Liu,Krishnendu Chakrabarty	10.1109/ITC44778.2020.9325259
X-Tolerant Tunable Compactor for In-System Test.	Yingdi Liu,Sylwester Milewski,Grzegorz Mrugalski,Nilanjan Mukherjee 0001,Janusz Rajski,Jerzy Tyszer,Bartosz Wldarczak	10.1109/ITC44778.2020.9325266
Security Preserving Integration and Resynthesis of Reconfigurable Scan Networks.	Natalia Lylina,Ahmed Atteya,Chih-Hao Wang,Hans-Joachim Wunderlich	10.1109/ITC44778.2020.9325227
Fast Bring-Up of an AI SoC through IEEE 1687 Integrating Embedded TAPs and IEEE 1500 Interfaces.	Haiying Ma,Ligang Lu,Haitao Qian,Jing Han,Xin Wen,Fanjin Meng,Rahul Singhal,Martin Keim,Yu Huang,Wu Yang	10.1109/ITC44778.2020.9325251
A Learning-Based Cell-Aware Diagnosis Flow for Industrial Customer Returns.	Safa Mhamdi,Patrick Girard 0001,Arnaud Virazel,Alberto Bosio,Aymen Ladhar	10.1109/ITC44778.2020.9325246
Concurrent Error Detection in Embedded Digital Control of Nonlinear Autonomous Systems Using Adaptive State Space Checks.	Md Imran Momtaz,Chandramouli N. Amarnath,Abhijit Chatterjee	10.1109/ITC44778.2020.9325229
Memory repair logic sharing techniques and their impact on yield.	Benoit Nadeau-Dostie,Luc Romain	10.1109/ITC44778.2020.9325280
Improved Chain Diagnosis Methodology for Clock and Control Signal Defect Identification.	Bharath Nandakumar,Sameer Chillarige,Anil Malik,Atul Chabbra,Nicholai L&apos;Esperance,Robert Redburn	10.1109/ITC44778.2020.9325236
Novel Eye Diagram Estimation Technique to Assess Signal Integrity in High-Speed Memory Test.	Youngsu Oh,Dongmin Han,Byeongseon Go,Seungtaek Lee,Woosik Jeong	10.1109/ITC44778.2020.9325279
Unsupervised Root-Cause Analysis for Integrated Systems.	Renjian Pan,Zhaobo Zhang,Xin Li 0001,Krishnendu Chakrabarty,Xinli Gu	10.1109/ITC44778.2020.9325268
SAT-ATPG Generated Multi-Pattern Scan Tests for Cell Internal Defects: Coverage Analysis for Resistive Opens and Shorts.	Sujay Pandey,Zhiwei Liao,Shreyas Nandi,Sanya Gupta,Suriyaprakash Natarajan,Arani Sinha,Adit D. Singh,Abhijit Chatterjee	10.1109/ITC44778.2020.9325240
Using Volume Cell-aware Diagnosis Results to Improve Physical Failure Analysis Efficiency.	Hanson Peng,Mao-Yuan Hsia,Man-Ting Pang,I.-Y. Chang,Jeff Fan,Huaxing Tang,Manish Sharma,Wu Yang	10.1109/ITC44778.2020.9325262
Selecting Close-to-Functional Path Delay Faults for Test Generation.	Irith Pomeranz	10.1109/ITC44778.2020.9325255
Automating Design For Yield: Silicon Learning to Predictive Models and Design Optimization.	Srikanth Venkataraman,Pongpachara Limpisathian,Pascal Meinerzhagen,Suriyaprakash Natarajan,Eric Yang	10.1109/ITC44778.2020.9325263
Machine Intelligence for Efficient Test Pattern Generation.	Soham Roy,Spencer K. Millican,Vishwani D. Agrawal	10.1109/ITC44778.2020.9325250
Avionics Simulation Environment.	Hüseyin Sagirkaya,Gökhan Durgun	10.1109/ITC44778.2020.9325215
Robust DfT Techniques for Built-in Fault Detection in Operational Amplifiers with High Coverage.	Marampally Saikiran,Mona Ganji,Degang Chen 0001	10.1109/ITC44778.2020.9325226
Schmitt Trigger-Based Key Provisioning for Locking Analog/RF Integrated Circuits.	Adriana C. Sanabria-Borbon,Nithyashankari Gummidipoondi Jayasankaran,S. Y. Lee,Edgar Sánchez-Sinencio,J. Hu,Jeyavijayan (JV) Rajendran	10.1109/ITC44778.2020.9325209
High Speed Serial Links Risk Assessment in Industrial Post-Silicon Validation Exploiting Machine Learning Techniques.	Cesar A. Sánchez-Martínez,Paulo López-Meyer,Esdras Juárez-Hernández,Aaron Desiga-Orenday,Andrés Viveros-Wacher	10.1109/ITC44778.2020.9325238
Methods for Susceptibility Analysis of Logic Gates in the Presence of Single Event Transients.	Rafael B. Schvittz,Paulo F. Butzen,Leomar S. da Rosa	10.1109/ITC44778.2020.9325252
Test Challenges of Intel IA Cores.	Uri Shpiro,Khen Wee,Kun-Han Tsai,Justyna Zawada,Xijiang Lin	10.1109/ITC44778.2020.9325265
Industrial Application of IJTAG Standards to the Test of Big-A/little-d devices.	Hans Martin von Staudt,Mohamed Anas Benhebibi,Jeff Rearick,Michael Laisne	10.1109/ITC44778.2020.9325267
SPARTA: A Laser Probing Approach for Trojan Detection.	Andrew Stern,Dhwani Mehta,Shahin Tajik,Farimah Farahmandi,Mark M. Tehranipoor	10.1109/ITC44778.2020.9325222
Unleashing the Power of Anomaly Data for Soft Failure Predictive Analytics.	Fei Su,Prashant Goteti,Min Zhang	10.1109/ITC44778.2020.9325243
Quick Analyses for Improving Reliability and Functional Safety of Mixed-Signal ICs.	Stephen Sunter,Michal Wolinski,Anthony Coyette,Ronny Vanhooren,Wim Dobbelaere,Nektar Xama,Jhon Gomez,Georges G. E. Gielen	10.1109/ITC44778.2020.9325230
Introduction to Quantum Computation Reliability.	Mitchell A. Thornton	10.1109/ITC44778.2020.9325277
Prediction of Test Pattern Count and Test Data Volume for Scan Architectures under Different Input Channel Configurations.	Fong-Jyun Tsai,Chong-Siao Ye,Kuen-Jong Lee,Shi-Xuan Zheng,Yu Huang 0005,Wu-Tung Cheng,Sudhakar M. Reddy,Mark Kassab,Janusz Rajski,Chen Wang 0014,Justyna Zawada	10.1109/ITC44778.2020.9325219
qATG: Automatic Test Generation for Quantum Circuits.	Chen-Hung Wu,Cheng-Yun Hsieh,Jiun-Yun Li,James Chien-Mo Li	10.1109/ITC44778.2020.9325228
Characterization, Modeling and Test of Synthetic Anti-Ferromagnet Flip Defect in STT-MRAMs.	Lizhou Wu,Siddharth Rao,Mottaqiallah Taouil,Erik Jan Marinissen,Gouri Sankar Kar,Said Hamdioui	10.1109/ITC44778.2020.9325258
MBIST Supported Multi Step Trim for Reliable eMRAM Sensing.	Jongsin Yun,Benoit Nadeau-Dostie,Martin Keim,Lori Schramm,Cyrille Dray,El Mehdi Boujamaa,Khushal Gelda	10.1109/ITC44778.2020.9325218
FAT: Training Neural Networks for Reliable Inference Under Hardware Faults.	Ussama Zahid,Giulio Gambardella,Nicholas J. Fraser,Michaela Blott,Kees A. Vissers	10.1109/ITC44778.2020.9325249
Learning A Wafer Feature With One Training Sample.	Yueling Jenny Zeng,Li-C. Wang,Chuanhe Jay Shan,Nik Sumikawa	10.1109/ITC44778.2020.9325254
IEEE International Test Conference, ITC 2020, Washington, DC, USA, November 1-6, 2020		10.1109/ITC44778.2020
