/*
 * Copyright (c) 2022-2024 HPMicro
 *
 * SPDX-License-Identifier: BSD-3-Clause
 *
 */

#include "board.h"
#include <stdio.h>
#include "hpm_debug_console.h"
#include "hpm_clock_drv.h"
#include "hpm_pllctlv2_drv.h"
#include "hpm_sysctl_drv.h"

#define TEST_PLLCTL HPM_PLLCTLV2
#if defined(PLLCTL_SOC_PLL_MAX_COUNT) && (PLLCTL_SOC_PLL_MAX_COUNT > 2)
#define TEST_PLL 2
#define TEST_PLL_CLK 0
#define TEST_PLL_NAME clk_pll2clk0
#else
#define TEST_PLL 1
#define TEST_PLL_CLK 0
#define TEST_PLL_NAME clk_pll1clk0
#endif

#define FREQ_1MHz (1000000UL)

int main(void)
{
    board_init();
    sysctl_clock_set_preset(HPM_SYSCTL, sysctl_preset_0);
    /* Re-Initialize the Console due to clock transition happened during preset switching process */
    board_init_console();

    clock_enable(TEST_PLL_NAME); /* Force On  TESTPLL clock */
    printf("PLLCTLV2 example\n");
    printf("Now configure PLL at integer mode\n");

    /*
     * Set TESTPLL CLK Post divider to 1, so that the TEST PLL CLK frequency is equal to TEST PLL frequency
     */
    pllctlv2_set_postdiv(TEST_PLLCTL, TEST_PLL, TEST_PLL_CLK, 0);
    for (uint32_t i = 400 * FREQ_1MHz; i <= 1000 * FREQ_1MHz; i += FREQ_1MHz) {
        printf("Update PLL%d to %dHz\n", TEST_PLL, i);
        if (status_success != pllctlv2_init_pll_with_freq(TEST_PLLCTL, TEST_PLL, i)) {
            printf("Failed to init int pll%d\n", TEST_PLL);
            continue;
            while (1) {
            }
        } else {
            printf("Actual PLL frequency is %dHz\n", clock_get_frequency(TEST_PLL_NAME));
        }
    }

    pllctlv2_enable_spread_spectrum(TEST_PLLCTL, TEST_PLL, 0x1F, 4);
    printf("PLL%d ss has been enabled\n", TEST_PLL);

    printf("\nPLLCTLV2 example finished\n");

    while (1) {
    }
    return 0;
}
