<html> 
<HEAD>
   <TITLE>List of additional publications</TITLE>
<!--
   <LINK REL=STYLESHEET HREF="formal.css" TYPE="text/css">
-->
</HEAD> 
<BODY BGCOLOR="#FFFFFF" TEXT="#004080" LINK="#0000FF"> 
<br>
<P>
<font size=+1><b>Additional publications:</b></font> 
<ol>

<li><a href="../../../../ieeexplore.ieee.org/iel1/2/2260/00062094.pdf">
Reinhold P. Weicker, "An Overview of Common Benchmarks", IEEE Computer, 
pp. 65-75, December 1990.</a>

<li><a href="../../../../ieeexplore.ieee.org/iel4/2/14870/00675632.pdf">
P. Bose and T. M. Conte, Performance Analysis and Its Impact on Design, 
IEEE Computer, pp. 41-49, May 1998.</a>

<li><a href="../../../../ieeexplore.ieee.org/iel4/2/14870/00675637.pdf">
<!-- <a href="http://www.ece.cmu.edu/~cmuart/papers/black/computer98/comp98.final.ps">
-->
B. Black and J. P. Shen, Calibration of Microprocessor Performance 
Models, IEEE Computer, pp. 59-65, May 1998.</a>


<!--
<li><a href="http://www.ece.utexas.edu/projects/ece/lca/courses/382m/documents/ljohn-wwc98.pdf">
L. John, P. Vasudevan and J. Sabarinathan, "Workload Characterization: 
Motivation, Goals and methodology", pages 3 to 12 from "Workload 
Characterization: Methodology and Case Studies", IEEE Computer Society, 1999.</a>
<li><a href="http://www.ece.utexas.edu/projects/ece/lca/courses/382m/documents/perf-eval-encyclopedia.pdf">
L. John, "Performance Evaluation: Techniques, Tools and Benchmarks", 
The Computer Engineering Handbook, CRC Press, 2001.</a>
<li>Chapters 2 and 3 of "Fast Simulation of Computer Architectures by 
T. M. Conte and C. E. Gimarc, Kluwer Academic Publishers"

<li><a href="http://portal.acm.org/citation.cfm?id=301453.301577&coll=portal&dl=ACM">
E. N. Elnozahy, "Address trace compression through loop detection and 
reduction", SIGMETRICS, pp. 214 - 215, 1999.</a>

<li><a href="http://www.research.ibm.com/MET/Publications/PAID98.pdf">
M. Moudgill, J-D Wellman, J. H. Moreno, "An Approach for quantifying 
the impact of not simulating mispredicted paths", Workshop Digest of 
the PAID workshop held in conjunction with ISCA98.</a>

<li><a href="http://www.ee.princeton.edu/~dbrooks/isca2000.pdf">
D. Brooks, V. Tiwari, M. Martonosi, "Wattch: a framework for 
architectural-level power analysis and optimizations", ISCA, pp. 83-94,
2000.</a>

<li><a href="http://ieeexplore.ieee.org/iel3/4128/12215/00563596.pdf">
B. Black, A. S. Huang, M. H. Lipasti, and J. P. Shen, "Can Trace-Driven 
Simulators Accurately Predict Superscalar Performance", Proceedings of 
the Intl Conference on Computer Design (ICCD), pp. 478-485, October 1996.</a>

<li><a href="http://www.computer.org/conferences/hpca97/77640288.pdf">
D. Bhandarkar and J. Ding, "Performance Characterization of the Pentium 
Pro Processor", Proceedings of the 3rd High Performance Computer 
Architecture Symposium, pp. 288-297, 1997.</a>

<li><a href="http://ieeexplore.ieee.org/iel1/40/10555/00491458.pdf">
D. B. Papworth, "Tuning the Pentium Pro Microarchitecture", IEEE Micro, 
Vol. 16, No. 2, pg 8, April 1996.</a>

<li><a href="http://www.tru64unix.compaq.com/dcpi/documentation/micro30.ps">
J. Dean, J. E. Hicks, C. A. Waldspurger, W. E. Weihl, and G. Chrysos, 
"Profile Me: Hardware Support for Instruction Level Profiling on Out of 
Order Processors", MICRO-30, pp. 292-302, 1997.</a>

<li><a href="http://ieeexplore.ieee.org/iel2/173/5261/00205094.pdf">
T. M. Conte and W-M. Hwu, "Benchmark Characterization for Experimental 
System Evaluation", Proceedings of the 1990 Hawaii International 
Conference on System Sciences (HICSS), Vol. I, Architecture Track, pp. 
6-18, 1990.</a>

<li><a href="http://ieeexplore.ieee.org/iel1/12/6911/00278481.pdf">
P. K. Dubey, G. B. Adams, and M. J. Flynn, "Instruction Window Size 
Trade-Offs and Characterization of Program Parallelism", IEEE 
Transactions on Computers, Vol. 43, No. 4, pp. 431-442, April 1994.</a>

<li><a href="http://www.ece.wisc.edu/~jes/papers/PACT01.pdf ">
S. Nussbaum and J. Smith, "Modeling Superscalar Processors via 
Statistical Simulation", PACT, 2001.</a>

<li><a href="http://portal.acm.org/citation.cfm?id=339656&dl=ACM&coll=portal">
M. Oskin, F. T. Chong, M. Farrens, "HLS: combining statistical and 
symbolic simulation to guide microprocessor designs", ISCA, pp. 71 - 82,
2000.</a>

<li><a href="http://research.ac.upc.es/pact01/papers/s1p3.pdf">
Lieven Eeckhout and Koen DeBosschere, "Hybrid Analytical-Statistical 
Modeling for Efficiently Exploring Architecture and Workload Design 
Spaces", PACT, 2001.</a>

<li><a href="http://moss.csc.ncsu.edu/pact02/papers/eeckhout_135.pdf">
Lieven Eeckhout, Hans Vandierendonck, and Koen De Bosschere, "Workload 
Design: Selecting Representative Program-Input Pairs", PACT, 2002.</a>

<li><a href ="http://www.cs.ucsd.edu/users/calder/papers/PACT-01-BBDA.pdf"> 
Sherwood, Erez Perelman and Brad Calder, "Basic Block Distribution 
Analysis to Find Periodic Behavior and Simulation Points in 
Applications", PACT, 2001.</a>

<li><a href="http://ieeexplore.ieee.org/iel3/3595/10710/00501174.pdf">
V. S. Iyengar, L. H. Trevillyan, P. Bose, "Representative Traces for Processor Models with Infinite Cache", Proceedings of HPCA-2, 1996.</a>

<li>Chapter 1 of C. M. Krishna's book on Performance Modeling for 
Computer Architects, IEEE Computer Society Press.

<li><a href="http://ieeexplore.ieee.org/iel3/4300/12370/00569691.pdf">
D. B. Noonburg and J. P. Shen, "A Framework for Statistical Modeling of 
Superscalar Processor Performance", HPCA-3, pp. 298-309, 1997.</a>
</ol>
<P> 
<font size=+1><b>Additional References:</b></font>
<ul> 
<li>P. Heidelberger and S. S. Lavenberg, "Computer Performance 
Evaluation Methodology", IEEE Transactions on Computers, pp. 1195-1220, Dec 1984.

<li><a href="ftp://ftp.scl.ameslab.gov/pub/HINT/doc/HINTpaper.ps">
J. L. Gustafson and Q. O. Snell, "HINT: A New Way to Measure Computer 
Performance", Hawaii International Conference on System Sciences, Vol 
II, pp. 392-401, 1995.</a> 

<li><a href="http://www.ece.utexas.edu/projects/ece/lca/ps/ramesh-java-toc.pdf">
R. Radhakrishnan, N. Vijaykrishnan, L. John, A. Sivasubramaniam, J. 
Rubio, and J. Sabarinathan, "Java Runtime Systems: Characterization and 
Architectural Implications", IEEE Transactions on Computers, pp. 
131-146, vol. 50, issue 2, February, 2001.</a>

<li><a href="http://www.ece.utexas.edu/projects/ece/lca/ps/tao-asplos-2002.pdf">
T. Li, L. John, A. Sivasubramaniam, N. Vijaykrishnan and J. Rubio, 
"Understanding and Improving Operating System Effects in Control Flow 
Prediction", In Proceedings of the Tenth International Conference on 
Architectural Support for Programming Languages and Operating Systems 
(ASPLOS-X), 2002.</a>

<li><a href="http://portal.acm.org/citation.cfm?id=301574&dl=ACM&coll=portal">
Sumeer Bhola, Mustaque Ahamad, "Workload modeling for highly interactive applications", SIGMETRICS, pp. 210 - 211, 1999.</a>

<li><a href="http://portal.acm.org/citation.cfm?id=291063&dl=ACM&coll=portal">Eric Schnarr, James R. Larus, "Fast out-of-order processor simulation using memoization", ASPLOS, pp. 283 - 294, 1998.</a>

<li><a href="http://portal.acm.org/citation.cfm?id=511334.511349&coll=Portal&dl=ACM">Carl J Mauer, Mark D. Hill, David A. Wood, "Full System Timing-First Simulation", SIGMETRICS, 2002.</a>

<li><a href="http://portal.acm.org/citation.cfm?id=511334.511351&coll=Portal&dl=ACM">Gokul B. Kandiraju, Anand Sivasubramaniam, "Characterizing the d-TLB Behavior of SPEC CPU2000 Benchmarks", SIGMETRICS, 2002.</a>

<li><a href="http://portal.acm.org/citation.cfm?id=378420.378784&coll=portal&dl=ACM">Sohum Sohoni, Rui Min, Zhiyong Xu, Yiming Hu, "A study of memory system performance of multimedia applications", SIGMETRICS, pp. 206 - 215, 2001.</a>

<li><a href="http://portal.acm.org/citation.cfm?id=339419&dl=ACM&coll=portal">David Ofelt, John L. Hennessy, "Efficient performance prediction for modern microprocessors", SIGMETRICS, pp. 229 - 239, 2000.</a>

<li><a href="http://ieeexplore.ieee.org/iel5/7816/21483/00995700.pdf">Larry Brisson, Mariko Sakamot, Akira Katsuno, Aiichiro Inoue, Yasunori Kimura, "Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs", HPCA, 2002.</a>

<li><a href="http://ieeexplore.ieee.org/iel1/40/5928/00229711.pdf">J. D. Gee, M. D. Hill, D. N. Pnevmatikatos, A. J. Smith, "Cache Performance Of the SPEC92 Benchmark Suite", IEEE Micro, Vol 13, No. 4, pp. 17-27, August 1993.</a>

<li><a href="http://ieeexplore.ieee.org/iel5/6790/18223/00842273.pdf"> Lieven Eeckhout, Koen De Bosschere, and Henk Neefs, "Performance Analysis through Synthetic Trace Generation", ISPASS, pp. 1-6, 2000. </a>

<li><a href="http://portal.acm.org/ citation.cfm?id=250018&coll=GUIDE&dl=GUIDE">Reinhold Weicker, "On the Use of SPEC Benchmarks in Computer Architecture Research", Computer Architecture News, pp. 19-22, March 1997.</a>
-->
</ul>
    <hr>
  </body>
</html>
