Running in Lattice mode


Starting:    C:\ispLEVER_Classic2_0\synpbase\win64\mbin\synbatch.exe
Install:     C:\ispLEVER_Classic2_0\synpbase
Date:        Tue May 05 16:50:13 2020
Version:     I-2014.03LC 

Arguments:   -product synplify_pro  -batch c:/users/alanlow/documents/github/cpld_fpga/lattice\KEPLER_TL.prj
ProductType: synplify_pro





log file: "C:\users\alanlow\documents\github\cpld_fpga\lattice\KEPLER_TL.srr"

Generating HDL info...
hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:00s
log file: "C:\users\alanlow\documents\github\cpld_fpga\lattice\KEPLER_TL.srr"

Running KEPLER_TL|lattice

Running: Compile on KEPLER_TL|lattice

Running: Compile Process on KEPLER_TL|lattice

Running: Compile Input on KEPLER_TL|lattice
Copied C:\users\alanlow\documents\github\cpld_fpga\lattice\synwork\KEPLER_TL_comp.srs to C:\users\alanlow\documents\github\cpld_fpga\lattice\KEPLER_TL.srs
compiler Completed
Return Code: 0
Run Time:0h:00m:02s

Running: Multi-srs Generator on KEPLER_TL|lattice
Copied C:\users\alanlow\documents\github\cpld_fpga\lattice\synwork\KEPLER_TL_comp.srs to C:\users\alanlow\documents\github\cpld_fpga\lattice\synwork\KEPLER_TL_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied C:\users\alanlow\documents\github\cpld_fpga\lattice\synwork\KEPLER_TL_mult.srs to C:\users\alanlow\documents\github\cpld_fpga\lattice\KEPLER_TL.srs
Copied C:\users\alanlow\documents\github\cpld_fpga\lattice\KEPLER_TL.srr to C:\users\alanlow\documents\github\cpld_fpga\lattice\kepler_tl.srf
Complete: Compile Process on KEPLER_TL|lattice
Complete: Compile on KEPLER_TL|lattice

Running: Map on KEPLER_TL|lattice

Running: Map & Optimize on KEPLER_TL|lattice
fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:00s
Complete: Map on KEPLER_TL|lattice
Complete: Logic Synthesis on KEPLER_TL|lattice

exit status=0

exit status=0

