$date
	Sun Oct 23 02:53:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#886506
b1101 &
b1101 %
1$
b1101 !
1"
#886507
0"
#886510
b101000 &
b101000 %
#886514
b10100 &
b10100 %
#886518
b1010 &
b1010 %
#886522
b101 &
b101 %
#886526
b10000 &
b10000 %
#886530
b1000 &
b1000 %
#886534
b100 &
b100 %
#886538
b10 &
b10 %
#886542
b1 &
1#
b1 %
#886546
b0 &
b0 %
0#
0$
#1916256
b10100 !
1"
#1916258
b10100 &
b10100 %
1$
#1916259
0"
#1916262
b1010 &
b1010 %
#1916266
b101 &
b101 %
#1916270
b10000 &
b10000 %
#1916274
b1000 &
b1000 %
#1916278
b100 &
b100 %
#1916282
b10 &
b10 %
#1916286
b1 &
1#
b1 %
#1916290
b0 &
b0 %
0#
0$
#2937877
b11101 !
1"
#2937878
b11101 &
b11101 %
1$
#2937879
0"
#2937882
b1011000 &
b1011000 %
#2937886
b101100 &
b101100 %
#2937890
b10110 &
b10110 %
#2937894
b1011 &
b1011 %
#2937898
b100010 &
b100010 %
#2937902
b10001 &
b10001 %
#2937906
b110100 &
b110100 %
#2937910
b11010 &
b11010 %
#2937914
b1101 &
b1101 %
#2937918
b101000 &
b101000 %
#2937922
b10100 &
b10100 %
#2937926
b1010 &
b1010 %
#2937930
b101 &
b101 %
#2937934
b10000 &
b10000 %
#2937938
b1000 &
b1000 %
#2937942
b100 &
b100 %
#2937946
b10 &
b10 %
#2937950
b1 &
1#
b1 %
#2937954
b0 &
b0 %
0#
0$
#4500012
