# AXI_Stream_Complex_Test
This is an example that uses AXI Stream to transmit complex numerical values and perform calculations

Version: Vivado HLS 2019 & Vivado 2019/n
Deploying IP on Zynq-series FPGA boards using high-level synthesis (HLS).
