INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/dual2line_to_1line.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual2line_to_1line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/route.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module route
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jason/Documents/Vivado/Verilog/Lab06/Lab06.srcs/sources_1/new/dual2line_to_1line_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual2line_to_1line_TB
