{
  "board": {
    "active_layer": 44,
    "active_layer_preset": "All Layers",
    "auto_track_width": true,
    "hidden_netclasses": [],
    "hidden_nets": [
      "+3.3V",
      "Net-(U1-OSC2)",
      "Net-(U1-OSC1)",
      "+5V",
      "Net-(U3-OVDD)",
      "Net-(U3-AVDD)",
      "Net-(U3-PVDD)",
      "7V",
      "Net-(U7-SW)",
      "Net-(U5-VBST)",
      "Net-(U5-SW)",
      "12V",
      "Net-(U6-COMP)",
      "/LEDA",
      "Net-(D1-ANODE)",
      "/GND",
      "/CAN Bus connection L",
      "/CAN Bus connection H",
      "/VSYNC",
      "/B6",
      "/G1",
      "/G4",
      "/B1",
      "/G3",
      "/R1",
      "/B5",
      "/G2",
      "/B7",
      "/G0",
      "/R7",
      "/HSYNC",
      "/R4",
      "/G6",
      "/DISPEN",
      "/R0",
      "/R6",
      "/G5",
      "/PIXCLK",
      "/B3",
      "/LEDK",
      "/B2",
      "/B4",
      "/R2",
      "/ACTIVE",
      "/B0",
      "/G7",
      "/R5",
      "/R3",
      "Net-(U3-RX2-)",
      "Net-(U3-RX1+)",
      "Net-(U3-RX0-)",
      "Net-(U3-RXC+)",
      "Net-(U3-RXC-)",
      "Net-(U3-RX1-)",
      "Net-(U3-RX2+)",
      "Net-(U3-RX0+)",
      "Net-(R2-Pad1)",
      "Net-(U7-VFB)",
      "Net-(R5-Pad2)",
      "Net-(U5-VFB)",
      "/RX",
      "/TX",
      "/PWRON",
      "/PWRON_D",
      "/PWM",
      "Net-(J3-Pad7)",
      "Net-(J3-Pad18)",
      "Net-(J3-Pad24)",
      "Net-(J3-Pad20)",
      "Net-(J3-Pad15)",
      "Net-(J3-Pad23)",
      "Net-(J3-Pad26)",
      "Net-(J3-Pad6)",
      "Net-(J3-Pad22)",
      "Net-(J3-Pad10)",
      "Net-(J3-Pad16)",
      "Net-(J3-Pad12)",
      "Net-(J3-Pad11)",
      "Net-(J3-Pad5)",
      "Net-(J3-Pad28)",
      "Net-(J3-Pad13)",
      "Net-(J3-Pad8)",
      "Net-(J3-Pad27)",
      "Net-(J3-Pad9)",
      "Net-(J3-Pad19)",
      "Net-(J3-Pad21)",
      "Net-(J3-Pad17)",
      "Net-(J3-Pad14)"
    ],
    "high_contrast_mode": 0,
    "net_color_mode": 1,
    "opacity": {
      "images": 0.6,
      "pads": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "selection_filter": {
      "dimensions": true,
      "footprints": true,
      "graphics": true,
      "keepouts": true,
      "lockedItems": true,
      "otherItems": true,
      "pads": true,
      "text": true,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      0,
      1,
      2,
      3,
      4,
      5,
      8,
      9,
      10,
      12,
      13,
      15,
      16,
      17,
      18,
      19,
      20,
      21,
      22,
      23,
      24,
      25,
      26,
      27,
      28,
      29,
      30,
      32,
      33,
      34,
      35,
      36,
      39,
      40
    ],
    "visible_layers": "fffffff_ffffffff",
    "zone_display_mode": 0
  },
  "git": {
    "repo_password": "",
    "repo_type": "",
    "repo_username": "",
    "ssh_key": ""
  },
  "meta": {
    "filename": "ECE Capstone PCB Design.kicad_prl",
    "version": 3
  },
  "project": {
    "files": []
  }
}
