.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* B */
.set B__0__DR, CYREG_GPIO_PRT1_DR
.set B__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set B__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set B__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set B__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set B__0__HSIOM_MASK, 0x0000F000
.set B__0__HSIOM_SHIFT, 12
.set B__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set B__0__INTR, CYREG_GPIO_PRT1_INTR
.set B__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set B__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set B__0__MASK, 0x08
.set B__0__PC, CYREG_GPIO_PRT1_PC
.set B__0__PC2, CYREG_GPIO_PRT1_PC2
.set B__0__PORT, 1
.set B__0__PS, CYREG_GPIO_PRT1_PS
.set B__0__SHIFT, 3
.set B__DR, CYREG_GPIO_PRT1_DR
.set B__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set B__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set B__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set B__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set B__INTR, CYREG_GPIO_PRT1_INTR
.set B__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set B__INTSTAT, CYREG_GPIO_PRT1_INTR
.set B__MASK, 0x08
.set B__PC, CYREG_GPIO_PRT1_PC
.set B__PC2, CYREG_GPIO_PRT1_PC2
.set B__PORT, 1
.set B__PS, CYREG_GPIO_PRT1_PS
.set B__SHIFT, 3

/* G */
.set G__0__DR, CYREG_GPIO_PRT1_DR
.set G__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set G__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set G__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set G__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set G__0__HSIOM_MASK, 0x00000F00
.set G__0__HSIOM_SHIFT, 8
.set G__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set G__0__INTR, CYREG_GPIO_PRT1_INTR
.set G__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set G__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set G__0__MASK, 0x04
.set G__0__PC, CYREG_GPIO_PRT1_PC
.set G__0__PC2, CYREG_GPIO_PRT1_PC2
.set G__0__PORT, 1
.set G__0__PS, CYREG_GPIO_PRT1_PS
.set G__0__SHIFT, 2
.set G__DR, CYREG_GPIO_PRT1_DR
.set G__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set G__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set G__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set G__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set G__INTR, CYREG_GPIO_PRT1_INTR
.set G__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set G__INTSTAT, CYREG_GPIO_PRT1_INTR
.set G__MASK, 0x04
.set G__PC, CYREG_GPIO_PRT1_PC
.set G__PC2, CYREG_GPIO_PRT1_PC2
.set G__PORT, 1
.set G__PS, CYREG_GPIO_PRT1_PS
.set G__SHIFT, 2

/* R */
.set R__0__DR, CYREG_GPIO_PRT0_DR
.set R__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set R__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set R__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set R__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set R__0__HSIOM_MASK, 0x0F000000
.set R__0__HSIOM_SHIFT, 24
.set R__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set R__0__INTR, CYREG_GPIO_PRT0_INTR
.set R__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set R__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set R__0__MASK, 0x40
.set R__0__PC, CYREG_GPIO_PRT0_PC
.set R__0__PC2, CYREG_GPIO_PRT0_PC2
.set R__0__PORT, 0
.set R__0__PS, CYREG_GPIO_PRT0_PS
.set R__0__SHIFT, 6
.set R__DR, CYREG_GPIO_PRT0_DR
.set R__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set R__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set R__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set R__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set R__INTR, CYREG_GPIO_PRT0_INTR
.set R__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set R__INTSTAT, CYREG_GPIO_PRT0_INTR
.set R__MASK, 0x40
.set R__PC, CYREG_GPIO_PRT0_PC
.set R__PC2, CYREG_GPIO_PRT0_PC2
.set R__PORT, 0
.set R__PS, CYREG_GPIO_PRT0_PS
.set R__SHIFT, 6

/* PWM_CLOCK */
.set PWM_CLOCK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set PWM_CLOCK__DIV_ID, 0x00000040
.set PWM_CLOCK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set PWM_CLOCK__PA_DIV_ID, 0x000000FF

/* PWM_cy_m0s8_tcpwm_1 */
.set PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT_CC
.set PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT_CC_BUFF
.set PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT_COUNTER
.set PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT_CTRL
.set PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT_INTR
.set PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT_INTR_MASK
.set PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT_INTR_MASKED
.set PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT_INTR_SET
.set PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT_PERIOD
.set PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT_PERIOD_BUFF
.set PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT_STATUS
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT_TR_CTRL0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT_TR_CTRL1
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT_TR_CTRL2

/* PWM_isr */
.set PWM_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PWM_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PWM_isr__INTC_MASK, 0x100
.set PWM_isr__INTC_NUMBER, 8
.set PWM_isr__INTC_PRIOR_MASK, 0xC0
.set PWM_isr__INTC_PRIOR_NUM, 3
.set PWM_isr__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set PWM_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PWM_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PWM_OUTPUT */
.set PWM_OUTPUT__0__DR, CYREG_GPIO_PRT1_DR
.set PWM_OUTPUT__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PWM_OUTPUT__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PWM_OUTPUT__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PWM_OUTPUT__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PWM_OUTPUT__0__HSIOM_MASK, 0x000000F0
.set PWM_OUTPUT__0__HSIOM_SHIFT, 4
.set PWM_OUTPUT__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWM_OUTPUT__0__INTR, CYREG_GPIO_PRT1_INTR
.set PWM_OUTPUT__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWM_OUTPUT__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PWM_OUTPUT__0__MASK, 0x02
.set PWM_OUTPUT__0__PC, CYREG_GPIO_PRT1_PC
.set PWM_OUTPUT__0__PC2, CYREG_GPIO_PRT1_PC2
.set PWM_OUTPUT__0__PORT, 1
.set PWM_OUTPUT__0__PS, CYREG_GPIO_PRT1_PS
.set PWM_OUTPUT__0__SHIFT, 1
.set PWM_OUTPUT__DR, CYREG_GPIO_PRT1_DR
.set PWM_OUTPUT__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PWM_OUTPUT__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PWM_OUTPUT__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PWM_OUTPUT__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWM_OUTPUT__INTR, CYREG_GPIO_PRT1_INTR
.set PWM_OUTPUT__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWM_OUTPUT__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PWM_OUTPUT__MASK, 0x02
.set PWM_OUTPUT__PC, CYREG_GPIO_PRT1_PC
.set PWM_OUTPUT__PC2, CYREG_GPIO_PRT1_PC2
.set PWM_OUTPUT__PORT, 1
.set PWM_OUTPUT__PS, CYREG_GPIO_PRT1_PS
.set PWM_OUTPUT__SHIFT, 1

/* Mode */
.set Mode__0__DR, CYREG_GPIO_PRT0_DR
.set Mode__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Mode__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Mode__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Mode__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Mode__0__HSIOM_MASK, 0x000000F0
.set Mode__0__HSIOM_SHIFT, 4
.set Mode__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Mode__0__INTR, CYREG_GPIO_PRT0_INTR
.set Mode__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Mode__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Mode__0__MASK, 0x02
.set Mode__0__PC, CYREG_GPIO_PRT0_PC
.set Mode__0__PC2, CYREG_GPIO_PRT0_PC2
.set Mode__0__PORT, 0
.set Mode__0__PS, CYREG_GPIO_PRT0_PS
.set Mode__0__SHIFT, 1
.set Mode__DR, CYREG_GPIO_PRT0_DR
.set Mode__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Mode__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Mode__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Mode__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Mode__INTR, CYREG_GPIO_PRT0_INTR
.set Mode__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Mode__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Mode__MASK, 0x02
.set Mode__PC, CYREG_GPIO_PRT0_PC
.set Mode__PC2, CYREG_GPIO_PRT0_PC2
.set Mode__PORT, 0
.set Mode__PS, CYREG_GPIO_PRT0_PS
.set Mode__SHIFT, 1

/* Time_Bit_0 */
.set Time_Bit_0__0__DR, CYREG_GPIO_PRT0_DR
.set Time_Bit_0__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Time_Bit_0__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Time_Bit_0__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Time_Bit_0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Time_Bit_0__0__HSIOM_MASK, 0x00F00000
.set Time_Bit_0__0__HSIOM_SHIFT, 20
.set Time_Bit_0__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Time_Bit_0__0__INTR, CYREG_GPIO_PRT0_INTR
.set Time_Bit_0__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Time_Bit_0__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Time_Bit_0__0__MASK, 0x20
.set Time_Bit_0__0__PC, CYREG_GPIO_PRT0_PC
.set Time_Bit_0__0__PC2, CYREG_GPIO_PRT0_PC2
.set Time_Bit_0__0__PORT, 0
.set Time_Bit_0__0__PS, CYREG_GPIO_PRT0_PS
.set Time_Bit_0__0__SHIFT, 5
.set Time_Bit_0__DR, CYREG_GPIO_PRT0_DR
.set Time_Bit_0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Time_Bit_0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Time_Bit_0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Time_Bit_0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Time_Bit_0__INTR, CYREG_GPIO_PRT0_INTR
.set Time_Bit_0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Time_Bit_0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Time_Bit_0__MASK, 0x20
.set Time_Bit_0__PC, CYREG_GPIO_PRT0_PC
.set Time_Bit_0__PC2, CYREG_GPIO_PRT0_PC2
.set Time_Bit_0__PORT, 0
.set Time_Bit_0__PS, CYREG_GPIO_PRT0_PS
.set Time_Bit_0__SHIFT, 5

/* Time_Bit_1 */
.set Time_Bit_1__0__DR, CYREG_GPIO_PRT1_DR
.set Time_Bit_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Time_Bit_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Time_Bit_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Time_Bit_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Time_Bit_1__0__HSIOM_MASK, 0x0F000000
.set Time_Bit_1__0__HSIOM_SHIFT, 24
.set Time_Bit_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Time_Bit_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Time_Bit_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Time_Bit_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Time_Bit_1__0__MASK, 0x40
.set Time_Bit_1__0__PC, CYREG_GPIO_PRT1_PC
.set Time_Bit_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Time_Bit_1__0__PORT, 1
.set Time_Bit_1__0__PS, CYREG_GPIO_PRT1_PS
.set Time_Bit_1__0__SHIFT, 6
.set Time_Bit_1__DR, CYREG_GPIO_PRT1_DR
.set Time_Bit_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Time_Bit_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Time_Bit_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Time_Bit_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Time_Bit_1__INTR, CYREG_GPIO_PRT1_INTR
.set Time_Bit_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Time_Bit_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Time_Bit_1__MASK, 0x40
.set Time_Bit_1__PC, CYREG_GPIO_PRT1_PC
.set Time_Bit_1__PC2, CYREG_GPIO_PRT1_PC2
.set Time_Bit_1__PORT, 1
.set Time_Bit_1__PS, CYREG_GPIO_PRT1_PS
.set Time_Bit_1__SHIFT, 6

/* Time_Bit_2 */
.set Time_Bit_2__0__DR, CYREG_GPIO_PRT1_DR
.set Time_Bit_2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Time_Bit_2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Time_Bit_2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Time_Bit_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Time_Bit_2__0__HSIOM_MASK, 0xF0000000
.set Time_Bit_2__0__HSIOM_SHIFT, 28
.set Time_Bit_2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Time_Bit_2__0__INTR, CYREG_GPIO_PRT1_INTR
.set Time_Bit_2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Time_Bit_2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Time_Bit_2__0__MASK, 0x80
.set Time_Bit_2__0__PC, CYREG_GPIO_PRT1_PC
.set Time_Bit_2__0__PC2, CYREG_GPIO_PRT1_PC2
.set Time_Bit_2__0__PORT, 1
.set Time_Bit_2__0__PS, CYREG_GPIO_PRT1_PS
.set Time_Bit_2__0__SHIFT, 7
.set Time_Bit_2__DR, CYREG_GPIO_PRT1_DR
.set Time_Bit_2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Time_Bit_2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Time_Bit_2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Time_Bit_2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Time_Bit_2__INTR, CYREG_GPIO_PRT1_INTR
.set Time_Bit_2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Time_Bit_2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Time_Bit_2__MASK, 0x80
.set Time_Bit_2__PC, CYREG_GPIO_PRT1_PC
.set Time_Bit_2__PC2, CYREG_GPIO_PRT1_PC2
.set Time_Bit_2__PORT, 1
.set Time_Bit_2__PS, CYREG_GPIO_PRT1_PS
.set Time_Bit_2__SHIFT, 7

/* Time_Bit_3 */
.set Time_Bit_3__0__DR, CYREG_GPIO_PRT2_DR
.set Time_Bit_3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Time_Bit_3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Time_Bit_3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Time_Bit_3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Time_Bit_3__0__HSIOM_MASK, 0x0000000F
.set Time_Bit_3__0__HSIOM_SHIFT, 0
.set Time_Bit_3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Time_Bit_3__0__INTR, CYREG_GPIO_PRT2_INTR
.set Time_Bit_3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Time_Bit_3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Time_Bit_3__0__MASK, 0x01
.set Time_Bit_3__0__PC, CYREG_GPIO_PRT2_PC
.set Time_Bit_3__0__PC2, CYREG_GPIO_PRT2_PC2
.set Time_Bit_3__0__PORT, 2
.set Time_Bit_3__0__PS, CYREG_GPIO_PRT2_PS
.set Time_Bit_3__0__SHIFT, 0
.set Time_Bit_3__DR, CYREG_GPIO_PRT2_DR
.set Time_Bit_3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Time_Bit_3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Time_Bit_3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Time_Bit_3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Time_Bit_3__INTR, CYREG_GPIO_PRT2_INTR
.set Time_Bit_3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Time_Bit_3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Time_Bit_3__MASK, 0x01
.set Time_Bit_3__PC, CYREG_GPIO_PRT2_PC
.set Time_Bit_3__PC2, CYREG_GPIO_PRT2_PC2
.set Time_Bit_3__PORT, 2
.set Time_Bit_3__PS, CYREG_GPIO_PRT2_PS
.set Time_Bit_3__SHIFT, 0

/* SUPPLY_ENABLE */
.set SUPPLY_ENABLE__0__DR, CYREG_GPIO_PRT0_DR
.set SUPPLY_ENABLE__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SUPPLY_ENABLE__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SUPPLY_ENABLE__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SUPPLY_ENABLE__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SUPPLY_ENABLE__0__HSIOM_MASK, 0x000F0000
.set SUPPLY_ENABLE__0__HSIOM_SHIFT, 16
.set SUPPLY_ENABLE__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SUPPLY_ENABLE__0__INTR, CYREG_GPIO_PRT0_INTR
.set SUPPLY_ENABLE__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SUPPLY_ENABLE__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SUPPLY_ENABLE__0__MASK, 0x10
.set SUPPLY_ENABLE__0__PC, CYREG_GPIO_PRT0_PC
.set SUPPLY_ENABLE__0__PC2, CYREG_GPIO_PRT0_PC2
.set SUPPLY_ENABLE__0__PORT, 0
.set SUPPLY_ENABLE__0__PS, CYREG_GPIO_PRT0_PS
.set SUPPLY_ENABLE__0__SHIFT, 4
.set SUPPLY_ENABLE__DR, CYREG_GPIO_PRT0_DR
.set SUPPLY_ENABLE__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SUPPLY_ENABLE__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SUPPLY_ENABLE__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SUPPLY_ENABLE__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SUPPLY_ENABLE__INTR, CYREG_GPIO_PRT0_INTR
.set SUPPLY_ENABLE__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SUPPLY_ENABLE__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SUPPLY_ENABLE__MASK, 0x10
.set SUPPLY_ENABLE__PC, CYREG_GPIO_PRT0_PC
.set SUPPLY_ENABLE__PC2, CYREG_GPIO_PRT0_PC2
.set SUPPLY_ENABLE__PORT, 0
.set SUPPLY_ENABLE__PS, CYREG_GPIO_PRT0_PS
.set SUPPLY_ENABLE__SHIFT, 4

/* Push_Button_isr */
.set Push_Button_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Push_Button_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Push_Button_isr__INTC_MASK, 0x01
.set Push_Button_isr__INTC_NUMBER, 0
.set Push_Button_isr__INTC_PRIOR_MASK, 0xC0
.set Push_Button_isr__INTC_PRIOR_NUM, 3
.set Push_Button_isr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set Push_Button_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Push_Button_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PUSH_BUTTON_INPUT */
.set PUSH_BUTTON_INPUT__0__DR, CYREG_GPIO_PRT0_DR
.set PUSH_BUTTON_INPUT__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PUSH_BUTTON_INPUT__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PUSH_BUTTON_INPUT__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PUSH_BUTTON_INPUT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PUSH_BUTTON_INPUT__0__HSIOM_MASK, 0x00000F00
.set PUSH_BUTTON_INPUT__0__HSIOM_SHIFT, 8
.set PUSH_BUTTON_INPUT__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PUSH_BUTTON_INPUT__0__INTR, CYREG_GPIO_PRT0_INTR
.set PUSH_BUTTON_INPUT__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PUSH_BUTTON_INPUT__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PUSH_BUTTON_INPUT__0__MASK, 0x04
.set PUSH_BUTTON_INPUT__0__PC, CYREG_GPIO_PRT0_PC
.set PUSH_BUTTON_INPUT__0__PC2, CYREG_GPIO_PRT0_PC2
.set PUSH_BUTTON_INPUT__0__PORT, 0
.set PUSH_BUTTON_INPUT__0__PS, CYREG_GPIO_PRT0_PS
.set PUSH_BUTTON_INPUT__0__SHIFT, 2
.set PUSH_BUTTON_INPUT__DR, CYREG_GPIO_PRT0_DR
.set PUSH_BUTTON_INPUT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PUSH_BUTTON_INPUT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PUSH_BUTTON_INPUT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PUSH_BUTTON_INPUT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PUSH_BUTTON_INPUT__INTR, CYREG_GPIO_PRT0_INTR
.set PUSH_BUTTON_INPUT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PUSH_BUTTON_INPUT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PUSH_BUTTON_INPUT__MASK, 0x04
.set PUSH_BUTTON_INPUT__PC, CYREG_GPIO_PRT0_PC
.set PUSH_BUTTON_INPUT__PC2, CYREG_GPIO_PRT0_PC2
.set PUSH_BUTTON_INPUT__PORT, 0
.set PUSH_BUTTON_INPUT__PS, CYREG_GPIO_PRT0_PS
.set PUSH_BUTTON_INPUT__SHIFT, 2
.set PUSH_BUTTON_INPUT__SNAP, CYREG_GPIO_PRT0_INTR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 12000000
.set CYDEV_BCLK__HFCLK__KHZ, 12000
.set CYDEV_BCLK__HFCLK__MHZ, 12
.set CYDEV_BCLK__SYSCLK__HZ, 12000000
.set CYDEV_BCLK__SYSCLK__KHZ, 12000
.set CYDEV_BCLK__SYSCLK__MHZ, 12
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0A43119A
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4D
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4D_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0200
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
