synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sun Feb 20 11:12:50 2022


Command Line:  synthesis -f POP_timer_POP_timers_AX2_lattice.synproj -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = TinyFPGA_A2.
Target frequency = 100.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/ShifT/GitHub/POP_timing_FPGA (searchpath added)
-p C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2 (searchpath added)
-p C:/Users/ShifT/GitHub/POP_timing_FPGA (searchpath added)
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v
NGD file = POP_timer_POP_timers_AX2.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/tinyfpga_a2.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/compare_n.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/count_n.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/poptimers.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/div4pll.v. VERI-1482
Analyzing Verilog file C:/Program Files/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): TinyFPGA_A2
INFO - synthesis: c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/tinyfpga_a2.v(1): compiling module TinyFPGA_A2. VERI-1018
INFO - synthesis: C:/Program Files/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="9.85"). VERI-1018
INFO - synthesis: c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/div4pll.v(8): compiling module DIV4PLL. VERI-1018
INFO - synthesis: C:/Program Files/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/Program Files/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/poptimers.v(1): compiling module POPtimers. VERI-1018
INFO - synthesis: c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/count_n.v(2): compiling module count_n. VERI-1018
INFO - synthesis: c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/compare_n.v(1): compiling module comparator. VERI-1018
INFO - synthesis: c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(2): compiling module countupdownpreload. VERI-1018
WARNING - synthesis: c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(19): preload should be on the sensitivity list. VERI-1221
INFO - synthesis: c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v(4): compiling module slow_clock_pulse. VERI-1018
INFO - synthesis: c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v(30): compiling module quad_state_machine. VERI-1018
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = TinyFPGA_A2.
######## Converting I/O port pin3_sn to output.
######## Converting I/O port pin5 to output.
######## Converting I/O port pin9_jtgnb to output.



Applying 100.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in TinyFPGA_A2_drc.log.
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file POP_timer_POP_timers_AX2.ngd.

################### Begin Area Report (TinyFPGA_A2)######################
Number of register bits => 164 of 1346 (12 % )
CCU2D => 251
EHXPLLJ => 1
FD1P3BX => 3
FD1P3DX => 3
FD1S1D => 32
FD1S3AX => 48
FD1S3BX => 29
FD1S3DX => 45
FD1S3IX => 2
FD1S3JX => 2
GSR => 1
IB => 7
INV => 1
LUT4 => 127
OB => 8
OBZ => 3
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 38
  Net : PLL/CLKOP, loads : 45
  Net : freeprecess_minus, loads : 43
  Net : pieovertwo_minus, loads : 32
  Net : slowclocks/debounce_pulse, loads : 7
  Net : POPtimers/piecounter/count_15__N_145, loads : 2
  Net : POPtimers/piecounter/count_15__N_154, loads : 2
  Net : sampled_modebutton, loads : 2
  Net : POPtimers/freepcounter/count_15__N_154, loads : 2
  Net : POPtimers/piecounter/count_15__N_112, loads : 2
  Net : POPtimers/freepcounter/count_15__N_108, loads : 2
  Net : POPtimers/piecounter/count_15__N_118, loads : 2
  Net : POPtimers/freepcounter/count_15__N_112, loads : 2
  Net : POPtimers/piecounter/count_15__N_124, loads : 2
  Net : POPtimers/freepcounter/count_15__N_115, loads : 2
  Net : POPtimers/piecounter/count_15__N_130, loads : 2
  Net : POPtimers/freepcounter/count_15__N_118, loads : 2
  Net : POPtimers/piecounter/count_15__N_136, loads : 2
  Net : POPtimers/freepcounter/count_15__N_121, loads : 2
  Net : POPtimers/piecounter/count_15__N_142, loads : 2
  Net : POPtimers/freepcounter/count_15__N_124, loads : 2
  Net : POPtimers/piecounter/count_15__N_148, loads : 2
  Net : POPtimers/freepcounter/count_15__N_127, loads : 2
  Net : POPtimers/piecounter/count_15__N_108, loads : 2
  Net : POPtimers/freepcounter/count_15__N_130, loads : 2
  Net : POPtimers/piecounter/count_15__N_121, loads : 2
  Net : POPtimers/freepcounter/count_15__N_133, loads : 2
  Net : POPtimers/piecounter/count_15__N_133, loads : 2
  Net : POPtimers/freepcounter/count_15__N_136, loads : 2
  Net : POPtimers/piecounter/count_15__N_151, loads : 2
  Net : POPtimers/freepcounter/count_15__N_151, loads : 2
  Net : POPtimers/freepcounter/count_15__N_139, loads : 2
  Net : POPtimers/piecounter/count_15__N_127, loads : 2
  Net : POPtimers/freepcounter/count_15__N_142, loads : 2
  Net : POPtimers/piecounter/count_15__N_115, loads : 2
  Net : POPtimers/freepcounter/count_15__N_145, loads : 2
  Net : POPtimers/piecounter/count_15__N_139, loads : 2
  Net : POPtimers/freepcounter/count_15__N_148, loads : 2
  Net : OscTenMegOut, loads : 1
Clock Enable Nets
Number of Clock Enables: 6
Top 6 highest fanout Clock Enables:
  Net : POPtimers/freepcounter/freeprecess_minus_enable_4, loads : 3
  Net : POPtimers/freepcounter/freeprecess_minus_enable_6, loads : 3
  Net : POPtimers/freepcounter/freeprecess_minus_enable_5, loads : 3
  Net : POPtimers/freepcounter/freeprecess_minus_enable_3, loads : 1
  Net : POPtimers/freepcounter/freeprecess_minus_enable_1, loads : 1
  Net : POPtimers/freepcounter/freeprecess_minus_enable_2, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : load_defaults, loads : 65
  Net : pieovertwo_plus, loads : 32
  Net : freeprecess_plus, loads : 32
  Net : n2573, loads : 32
  Net : POPtimers/counterreset, loads : 16
  Net : PLL/clock_2_5M_N_30, loads : 15
  Net : POPtimers/gatedcount_3, loads : 9
  Net : POPtimers/gatedcount_4, loads : 9
  Net : POPtimers/gatedcount_10, loads : 9
  Net : POPtimers/gatedcount_9, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk4 [get_nets freeprecess_minus]       |  100.000 MHz|   57.703 MHz|    14 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk3 [get_nets pieovertwo_minus]        |  100.000 MHz|   57.110 MHz|    16 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk2 [get_nets CLKOP]                   |  100.000 MHz|   57.504 MHz|    12 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk1 [get_nets debounce_pulse]          |  100.000 MHz|  219.106 MHz|     2  
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets sampled_modebutton]      |  100.000 MHz|  275.028 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 60.660  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.125  secs
--------------------------------------------------------------
