# ðŸ” TinyAES-HW: Hardware Acceleration of AES MixColumns and AddRoundKey

[![Python](https://img.shields.io/badge/python-3.8%2B-blue.svg)](https://www.python.org/)
[![SystemVerilog](https://img.shields.io/badge/SystemVerilog-Synthesizable-green)]()
[![SnakeViz](https://img.shields.io/badge/Profiling-SnakeViz-yellow)](https://jiffyclub.github.io/snakeviz/)
[![License: MIT](https://img.shields.io/badge/license-MIT-blue.svg)](LICENSE)

---

## ðŸ“˜ Overview

This project accelerates the bottleneck operations of the AES-128 encryption algorithm using custom-designed hardware. By profiling a Python implementation of AES, we identified two computationally expensive functions â€” `MixColumns` and `AddRoundKey` â€” and implemented them in **synthesizable SystemVerilog** for efficient execution on hardware like FPGAs.

---

## ðŸ”Ž Motivation

AES (Advanced Encryption Standard) is a cornerstone of modern cryptography, used in secure data transmission (TLS, VPNs), wireless encryption (WPA2/WPA3), and embedded systems. The algorithm is computation-heavy and benefits greatly from hardware acceleration â€” particularly in Galois field operations and bitwise XORs.

This project aims to:
- ðŸ“ˆ Identify time-consuming AES sub-functions through profiling
- ðŸ›  Implement those functions in synthesizable HDL
- ðŸ”„ Explore co-design strategies between Python and RTL logic

---

## ðŸ§© Architecture

> ðŸ”§ The following diagram illustrates the integration of software and hardware components in the AES pipeline:

![AES Hardware Acceleration Diagram](./A_diagram_illustrates_a_hardware-accelerated_AES_(.png)

---

## ðŸ“‚ Repository Structure

```text
â”œâ”€â”€ aes/                         # Python implementation
â”‚   â”œâ”€â”€ aes.py                   # Pure Python AES-128 logic
â”‚   â”œâ”€â”€ tests.py                 # Unit tests
â”‚   â”œâ”€â”€ profile_aes.py           # cProfile + SnakeViz
â”‚   â””â”€â”€ line_profiler_aes.py     # kernprof-based line profiler
â”œâ”€â”€ sv/                          # Synthesizable SystemVerilog modules
â”‚   â”œâ”€â”€ mix_single_column.sv     # GF(2^8) MixColumns logic
â”‚   â””â”€â”€ add_round_key.sv         # 128-bit bitwise XOR logic
â”œâ”€â”€ profiling/                   # Profiling outputs
â”‚   â””â”€â”€ aes.prof                 # cProfile results for SnakeViz
â”œâ”€â”€ README.md                    # Project documentation
```

---

## ðŸ”¬ Profiling Summary

Profiling was done using `cProfile`, `line_profiler`, and visualized with `SnakeViz`. Key findings:

- ðŸ”º **`mix_single_column()`** â€“ Most time-consuming operation within `encrypt_block()`
  - Handles Galois Field matrix multiplication over 4 bytes
  - ~50% of total block encryption time
- ðŸ”º **`add_round_key()`** â€“ Repeated XOR operations over 128-bit blocks
  - Lightweight but frequently executed
- âœ… These functions were chosen for hardware acceleration due to their deterministic, bit-parallel behavior and suitability for FPGA/ASIC design.

---

## âš™ï¸ Tools Used

| Tool            | Purpose                             |
|-----------------|-------------------------------------|
| **Python 3.8+** | Running AES implementation & profiling |
| `cProfile`      | Function-level performance profiling |
| `line_profiler` | Line-by-line execution timing        |
| `SnakeViz`      | Flame graph + visual call analysis   |
| **SystemVerilog** | RTL design for hardware acceleration |
| `Icarus Verilog` / `ModelSim` | (Optional) HDL simulation |

Install profiling tools via pip:

```bash
pip install snakeviz line_profiler
```

---

## ðŸ’¡ HDL Acceleration Targets

Based on profiling insights, the following AES subroutines were selected for hardware acceleration using synthesizable SystemVerilog:

---

### ðŸ”· 1. `mix_single_column.sv`

#### ðŸ“Œ Role:
Performs the **MixColumns** transformation on a single 4-byte column of the AES state matrix using **Galois Field (GF 2â¸) matrix multiplication**.

#### âš™ï¸ Inputs & Outputs:
- **Input**: 32-bit column (4 bytes: `{s0, s1, s2, s3}`)
- **Output**: 32-bit transformed column

#### ðŸ§  Logic Overview:
Implements the matrix multiplication:

```
| 2 3 1 1 |   | s0 |
| 1 2 3 1 | * | s1 |
| 1 1 2 3 |   | s2 |
| 3 1 1 2 |   | s3 |
```

Over the Galois Field (GF 2â¸), using `xtime()` for field multiplication by 2 and combinations of XOR operations. This transformation contributes significantly to the security and diffusion of AES, and is computation-heavy in software.

---

### ðŸ”· 2. `add_round_key.sv`

#### ðŸ“Œ Role:
Applies a **bitwise XOR** between the current AES state and the round key â€” a core step repeated in every AES round.

#### âš™ï¸ Inputs & Outputs:
- **Input**: 
  - `state_in` (128-bit AES state)
  - `round_key` (128-bit key for that round)
- **Output**: 
  - `state_out` (128-bit XOR result)

#### ðŸ§  Logic Overview:
Each byte of the AES state is XORâ€™d with the corresponding byte from the round key:

```
state_out[i] = state_in[i] ^ round_key[i]
```

---

## ðŸ”— Source Acknowledgment

This project builds upon the educational open-source AES implementation from:

- **Repository**: [boppreh/aes](https://github.com/boppreh/aes)  
- **Author**: Boaz Yaniv

> *"A minimal implementation of the AES encryption algorithm in pure Python."*

This code was used as the **software baseline** for:
- Functional verification  
- Performance profiling  
- Identifying compute bottlenecks for hardware acceleration
