\doxysection{stm32f4xx\+\_\+ll\+\_\+dma.\+c}
\hypertarget{stm32f4xx__ll__dma_8c_source}{}\label{stm32f4xx__ll__dma_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_dma.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_dma.c}}
\mbox{\hyperlink{stm32f4xx__ll__dma_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00018}00018\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00019}00019\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00020}00020\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00021}00021\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__dma_8h}{stm32f4xx\_ll\_dma.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00022}00022\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__bus_8h}{stm32f4xx\_ll\_bus.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \ USE\_FULL\_ASSERT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00024}00024\ \textcolor{preprocessor}{\#include\ "{}stm32\_assert.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00025}00025\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00026}00026\ \textcolor{preprocessor}{\#define\ assert\_param(expr)\ ((void)0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00027}00027\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00033}00033\ \textcolor{preprocessor}{\#if\ defined\ (DMA1)\ ||\ defined\ (DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00034}00034\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00038}00038\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00039}00039\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00040}00040\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00041}00041\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00042}00042\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00046}00046\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_DIRECTION(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_DMA\_DIRECTION\_PERIPH\_TO\_MEMORY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00047}00047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00048}00048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_MEMORY))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00049}00049\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00050}00050\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_MODE(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_DMA\_MODE\_NORMAL)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00051}00051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_MODE\_CIRCULAR)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00052}00052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_MODE\_PFCTRL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00054}00054\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_PERIPHINCMODE(\_\_VALUE\_\_)\ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_DMA\_PERIPH\_INCREMENT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00055}00055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_PERIPH\_NOINCREMENT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00057}00057\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_MEMORYINCMODE(\_\_VALUE\_\_)\ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_DMA\_MEMORY\_INCREMENT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00058}00058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_MEMORY\_NOINCREMENT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00060}00060\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_PERIPHDATASIZE(\_\_VALUE\_\_)\ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_DMA\_PDATAALIGN\_BYTE)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00061}00061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_PDATAALIGN\_HALFWORD)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00062}00062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_PDATAALIGN\_WORD))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00064}00064\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_MEMORYDATASIZE(\_\_VALUE\_\_)\ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_DMA\_MDATAALIGN\_BYTE)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00065}00065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_MDATAALIGN\_HALFWORD)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00066}00066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_MDATAALIGN\_WORD))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00067}00067\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00068}00068\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_NBDATA(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ \ <=\ 0x0000FFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00069}00069\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00070}00070\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_CHANNEL(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_DMA\_CHANNEL\_0)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00071}00071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_CHANNEL\_1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00072}00072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_CHANNEL\_2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00073}00073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_CHANNEL\_3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00074}00074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_CHANNEL\_4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00075}00075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_CHANNEL\_5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00076}00076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_CHANNEL\_6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00077}00077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_CHANNEL\_7))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00079}00079\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_PRIORITY(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ LL\_DMA\_PRIORITY\_LOW)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00080}00080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_PRIORITY\_MEDIUM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00081}00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_PRIORITY\_HIGH)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00082}00082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ LL\_DMA\_PRIORITY\_VERYHIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00084}00084\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_ALL\_STREAM\_INSTANCE(INSTANCE,\ STREAM)\ \ \ ((((INSTANCE)\ ==\ DMA1)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00085}00085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STREAM)\ ==\ LL\_DMA\_STREAM\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00086}00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00087}00087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00090}00090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00091}00091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00092}00092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_ALL)))\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00094}00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ DMA2)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00095}00095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STREAM)\ ==\ LL\_DMA\_STREAM\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00096}00096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00097}00097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00098}00098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00099}00099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00100}00100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00101}00101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00102}00102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00103}00103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STREAM)\ ==\ LL\_DMA\_STREAM\_ALL))))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00104}00104\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00105}00105\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_FIFO\_MODE\_STATE(STATE)\ (((STATE)\ ==\ LL\_DMA\_FIFOMODE\_DISABLE\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00106}00106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ LL\_DMA\_FIFOMODE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00108}00108\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_FIFO\_THRESHOLD(THRESHOLD)\ (((THRESHOLD)\ ==\ LL\_DMA\_FIFOTHRESHOLD\_1\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00109}00109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((THRESHOLD)\ ==\ LL\_DMA\_FIFOTHRESHOLD\_1\_2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00110}00110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((THRESHOLD)\ ==\ LL\_DMA\_FIFOTHRESHOLD\_3\_4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00111}00111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((THRESHOLD)\ ==\ LL\_DMA\_FIFOTHRESHOLD\_FULL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00113}00113\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_MEMORY\_BURST(BURST)\ (((BURST)\ ==\ LL\_DMA\_MBURST\_SINGLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00114}00114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BURST)\ ==\ LL\_DMA\_MBURST\_INC4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00115}00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BURST)\ ==\ LL\_DMA\_MBURST\_INC8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BURST)\ ==\ LL\_DMA\_MBURST\_INC16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00118}00118\ \textcolor{preprocessor}{\#define\ IS\_LL\_DMA\_PERIPHERAL\_BURST(BURST)\ (((BURST)\ ==\ LL\_DMA\_PBURST\_SINGLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00119}00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BURST)\ ==\ LL\_DMA\_PBURST\_INC4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00120}00120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BURST)\ ==\ LL\_DMA\_PBURST\_INC8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00121}00121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BURST)\ ==\ LL\_DMA\_PBURST\_INC16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00126}00126\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00127}00127\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00129}00129\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00133}00133\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00155}00155\ uint32\_t\ LL\_DMA\_DeInit(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00156}00156\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00157}00157\ \ \ \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *tmp\ =\ (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)\mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\_Stream0}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00158}00158\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00160}00160\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ Instance\ DMAx\ and\ Stream\ parameters*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00161}00161\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_ALL\_STREAM\_INSTANCE(DMAx,\ Stream));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00163}00163\ \ \ \textcolor{keywordflow}{if}\ (Stream\ ==\ LL\_DMA\_STREAM\_ALL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00164}00164\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00165}00165\ \ \ \ \ \textcolor{keywordflow}{if}\ (DMAx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00166}00166\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00167}00167\ \ \ \ \ \ \ \textcolor{comment}{/*\ Force\ reset\ of\ DMA\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00168}00168\ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ForceReset(LL\_AHB1\_GRP1\_PERIPH\_DMA1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00170}00170\ \ \ \ \ \ \ \textcolor{comment}{/*\ Release\ reset\ of\ DMA\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00171}00171\ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ReleaseReset(LL\_AHB1\_GRP1\_PERIPH\_DMA1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00172}00172\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00173}00173\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (DMAx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00174}00174\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00175}00175\ \ \ \ \ \ \ \textcolor{comment}{/*\ Force\ reset\ of\ DMA\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00176}00176\ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ForceReset(LL\_AHB1\_GRP1\_PERIPH\_DMA2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00177}00177\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00178}00178\ \ \ \ \ \ \ \textcolor{comment}{/*\ Release\ reset\ of\ DMA\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00179}00179\ \ \ \ \ \ \ LL\_AHB1\_GRP1\_ReleaseReset(LL\_AHB1\_GRP1\_PERIPH\_DMA2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00180}00180\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00181}00181\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00182}00182\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00183}00183\ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00184}00184\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00185}00185\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00186}00186\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00187}00187\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00188}00188\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ selected\ Stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00189}00189\ \ \ \ \ LL\_DMA\_DisableStream(DMAx,Stream);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00191}00191\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ DMA\ Stream\ Instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00192}00192\ \ \ \ \ tmp\ =\ (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_LL\_DMA\_GET\_STREAM\_INSTANCE(DMAx,\ Stream));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00194}00194\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMAx\_Streamy\ configuration\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00195}00195\ \ \ \ \ LL\_DMA\_WriteReg(tmp,\ CR,\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00197}00197\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMAx\_Streamy\ remaining\ bytes\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00198}00198\ \ \ \ \ LL\_DMA\_WriteReg(tmp,\ NDTR,\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00199}00199\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00200}00200\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMAx\_Streamy\ peripheral\ address\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00201}00201\ \ \ \ \ LL\_DMA\_WriteReg(tmp,\ PAR,\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00202}00202\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00203}00203\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMAx\_Streamy\ memory\ address\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00204}00204\ \ \ \ \ LL\_DMA\_WriteReg(tmp,\ M0AR,\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00205}00205\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00206}00206\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMAx\_Streamy\ memory\ address\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00207}00207\ \ \ \ \ LL\_DMA\_WriteReg(tmp,\ M1AR,\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00208}00208\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00209}00209\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMAx\_Streamy\ FIFO\ control\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00210}00210\ \ \ \ \ LL\_DMA\_WriteReg(tmp,\ FCR,\ 0x00000021U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00212}00212\ \ \ \ \ \textcolor{comment}{/*\ Reset\ Channel\ register\ field\ for\ DMAx\ Stream*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00213}00213\ \ \ \ \ LL\_DMA\_SetChannelSelection(DMAx,\ Stream,\ LL\_DMA\_CHANNEL\_0);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00214}00214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00215}00215\ \ \ \ \ \textcolor{keywordflow}{if}(Stream\ ==\ LL\_DMA\_STREAM\_0)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00216}00216\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00217}00217\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Stream0\ pending\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00218}00218\ \ \ \ \ \ \ \ DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ =\ 0x0000003FU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00219}00219\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00220}00220\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(Stream\ ==\ LL\_DMA\_STREAM\_1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00221}00221\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00222}00222\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Stream1\ pending\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00223}00223\ \ \ \ \ \ \ \ DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ =\ 0x00000F40U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00224}00224\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00225}00225\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(Stream\ ==\ LL\_DMA\_STREAM\_2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00226}00226\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00227}00227\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Stream2\ pending\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00228}00228\ \ \ \ \ \ \ \ DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ =\ 0x003F0000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00229}00229\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00230}00230\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(Stream\ ==\ LL\_DMA\_STREAM\_3)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00231}00231\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00232}00232\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Stream3\ pending\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00233}00233\ \ \ \ \ \ \ \ DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ =\ 0x0F400000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00234}00234\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00235}00235\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(Stream\ ==\ LL\_DMA\_STREAM\_4)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00236}00236\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00237}00237\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Stream4\ pending\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00238}00238\ \ \ \ \ \ \ \ DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ =\ 0x0000003FU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00239}00239\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00240}00240\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(Stream\ ==\ LL\_DMA\_STREAM\_5)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00241}00241\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00242}00242\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Stream5\ pending\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00243}00243\ \ \ \ \ \ \ \ DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ =\ 0x00000F40U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00244}00244\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00245}00245\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(Stream\ ==\ LL\_DMA\_STREAM\_6)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00246}00246\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00247}00247\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Stream6\ pending\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00248}00248\ \ \ \ \ \ \ \ DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ =\ 0x003F0000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00249}00249\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00250}00250\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(Stream\ ==\ LL\_DMA\_STREAM\_7)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00251}00251\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00252}00252\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Stream7\ pending\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00253}00253\ \ \ \ \ \ \ \ DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ =\ 0x0F400000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00254}00254\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00255}00255\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00256}00256\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00257}00257\ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00258}00258\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00259}00259\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00260}00260\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00261}00261\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00262}00262\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00284}00284\ uint32\_t\ LL\_DMA\_Init(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ LL\_DMA\_InitTypeDef\ *DMA\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00285}00285\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00286}00286\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ Instance\ DMAx\ and\ Stream\ parameters*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00287}00287\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_ALL\_STREAM\_INSTANCE(DMAx,\ Stream));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00288}00288\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00289}00289\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ parameters\ from\ DMA\_InitStruct\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00290}00290\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_DIRECTION(DMA\_InitStruct-\/>Direction));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00291}00291\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_MODE(DMA\_InitStruct-\/>Mode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00292}00292\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_PERIPHINCMODE(DMA\_InitStruct-\/>PeriphOrM2MSrcIncMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00293}00293\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_MEMORYINCMODE(DMA\_InitStruct-\/>MemoryOrM2MDstIncMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00294}00294\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_PERIPHDATASIZE(DMA\_InitStruct-\/>PeriphOrM2MSrcDataSize));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00295}00295\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_MEMORYDATASIZE(DMA\_InitStruct-\/>MemoryOrM2MDstDataSize));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00296}00296\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_NBDATA(DMA\_InitStruct-\/>NbData));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00297}00297\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_CHANNEL(DMA\_InitStruct-\/>Channel));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00298}00298\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_PRIORITY(DMA\_InitStruct-\/>Priority));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00299}00299\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_FIFO\_MODE\_STATE(DMA\_InitStruct-\/>FIFOMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00300}00300\ \ \ \textcolor{comment}{/*\ Check\ the\ memory\ burst,\ peripheral\ burst\ and\ FIFO\ threshold\ parameters\ only}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00301}00301\ \textcolor{comment}{\ \ \ \ \ when\ FIFO\ mode\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00302}00302\ \ \ \textcolor{keywordflow}{if}(DMA\_InitStruct-\/>FIFOMode\ !=\ LL\_DMA\_FIFOMODE\_DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00303}00303\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00304}00304\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_FIFO\_THRESHOLD(DMA\_InitStruct-\/>FIFOThreshold));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00305}00305\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_MEMORY\_BURST(DMA\_InitStruct-\/>MemBurst));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00306}00306\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_DMA\_PERIPHERAL\_BURST(DMA\_InitStruct-\/>PeriphBurst));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00307}00307\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00308}00308\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00309}00309\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DMAx\ SxCR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00310}00310\ \textcolor{comment}{\ \ \ *\ Configure\ DMAx\_Streamy:\ data\ transfer\ direction,\ data\ transfer\ mode,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00311}00311\ \textcolor{comment}{\ \ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ peripheral\ and\ memory\ increment\ mode,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00312}00312\ \textcolor{comment}{\ \ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ data\ size\ alignment\ and\ \ priority\ level\ with\ parameters\ :}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00313}00313\ \textcolor{comment}{\ \ \ *\ -\/\ Direction:\ \ \ \ \ \ DMA\_SxCR\_DIR[1:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00314}00314\ \textcolor{comment}{\ \ \ *\ -\/\ Mode:\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CIRC\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00315}00315\ \textcolor{comment}{\ \ \ *\ -\/\ PeriphOrM2MSrcIncMode:\ \ DMA\_SxCR\_PINC\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00316}00316\ \textcolor{comment}{\ \ \ *\ -\/\ MemoryOrM2MDstIncMode:\ \ DMA\_SxCR\_MINC\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00317}00317\ \textcolor{comment}{\ \ \ *\ -\/\ PeriphOrM2MSrcDataSize:\ DMA\_SxCR\_PSIZE[1:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00318}00318\ \textcolor{comment}{\ \ \ *\ -\/\ MemoryOrM2MDstDataSize:\ DMA\_SxCR\_MSIZE[1:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00319}00319\ \textcolor{comment}{\ \ \ *\ -\/\ Priority:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL[1:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00320}00320\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00321}00321\ \ \ LL\_DMA\_ConfigTransfer(DMAx,\ Stream,\ DMA\_InitStruct-\/>Direction\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00322}00322\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_InitStruct-\/>Mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00323}00323\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_InitStruct-\/>PeriphOrM2MSrcIncMode\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00324}00324\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_InitStruct-\/>MemoryOrM2MDstIncMode\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00325}00325\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_InitStruct-\/>PeriphOrM2MSrcDataSize\ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00326}00326\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_InitStruct-\/>MemoryOrM2MDstDataSize\ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00327}00327\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_InitStruct-\/>Priority}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00328}00328\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00330}00330\ \ \ \textcolor{keywordflow}{if}(DMA\_InitStruct-\/>FIFOMode\ !=\ LL\_DMA\_FIFOMODE\_DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00331}00331\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00332}00332\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DMAx\ SxFCR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00333}00333\ \textcolor{comment}{\ \ \ \ \ *\ Configure\ DMAx\_Streamy:\ \ fifo\ mode\ and\ fifo\ threshold\ with\ parameters\ :}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00334}00334\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ FIFOMode:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_DMDIS\ bit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00335}00335\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ FIFOThreshold:\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH[1:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00336}00336\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00337}00337\ \ \ \ \ LL\_DMA\_ConfigFifo(DMAx,\ Stream,\ DMA\_InitStruct-\/>FIFOMode,\ DMA\_InitStruct-\/>FIFOThreshold);\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00338}00338\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00339}00339\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DMAx\ SxCR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00340}00340\ \textcolor{comment}{\ \ \ \ \ *\ Configure\ DMAx\_Streamy:\ \ memory\ burst\ transfer\ with\ parameters\ :}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00341}00341\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ MemBurst:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MBURST[1:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00342}00342\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00343}00343\ \ \ \ \ LL\_DMA\_SetMemoryBurstxfer(DMAx,Stream,DMA\_InitStruct-\/>MemBurst);\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00344}00344\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00345}00345\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DMAx\ SxCR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00346}00346\ \textcolor{comment}{\ \ \ \ \ *\ Configure\ DMAx\_Streamy:\ \ peripheral\ burst\ transfer\ with\ parameters\ :}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00347}00347\ \textcolor{comment}{\ \ \ \ \ *\ -\/\ PeriphBurst:\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PBURST[1:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00348}00348\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00349}00349\ \ \ \ \ LL\_DMA\_SetPeriphBurstxfer(DMAx,Stream,DMA\_InitStruct-\/>PeriphBurst);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00350}00350\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00351}00351\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00352}00352\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DMAx\ SxM0AR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00353}00353\ \textcolor{comment}{\ \ \ *\ Configure\ the\ memory\ or\ destination\ base\ address\ with\ parameter\ :}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00354}00354\ \textcolor{comment}{\ \ \ *\ -\/\ MemoryOrM2MDstAddress:\ \ \ \ \ DMA\_SxM0AR\_M0A[31:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00355}00355\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00356}00356\ \ \ LL\_DMA\_SetMemoryAddress(DMAx,\ Stream,\ DMA\_InitStruct-\/>MemoryOrM2MDstAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00357}00357\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00358}00358\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DMAx\ SxPAR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00359}00359\ \textcolor{comment}{\ \ \ *\ Configure\ the\ peripheral\ or\ source\ base\ address\ with\ parameter\ :}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00360}00360\ \textcolor{comment}{\ \ \ *\ -\/\ PeriphOrM2MSrcAddress:\ \ \ \ \ DMA\_SxPAR\_PA[31:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00361}00361\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00362}00362\ \ \ LL\_DMA\_SetPeriphAddress(DMAx,\ Stream,\ DMA\_InitStruct-\/>PeriphOrM2MSrcAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00363}00363\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00364}00364\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DMAx\ SxNDTR\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00365}00365\ \textcolor{comment}{\ \ \ *\ Configure\ the\ peripheral\ base\ address\ with\ parameter\ :}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00366}00366\ \textcolor{comment}{\ \ \ *\ -\/\ NbData:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxNDT[15:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00367}00367\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00368}00368\ \ \ LL\_DMA\_SetDataLength(DMAx,\ Stream,\ DMA\_InitStruct-\/>NbData);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00370}00370\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DMA\ SxCR\_CHSEL\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00371}00371\ \textcolor{comment}{\ \ \ *\ Configure\ the\ peripheral\ base\ address\ with\ parameter\ :}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00372}00372\ \textcolor{comment}{\ \ \ *\ -\/\ PeriphRequest:\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL[2:0]\ bits}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00373}00373\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00374}00374\ \ \ LL\_DMA\_SetChannelSelection(DMAx,\ Stream,\ DMA\_InitStruct-\/>Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00375}00375\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00376}00376\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00377}00377\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00378}00378\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00384}00384\ \textcolor{keywordtype}{void}\ LL\_DMA\_StructInit(LL\_DMA\_InitTypeDef\ *DMA\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00385}00385\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00386}00386\ \ \ \textcolor{comment}{/*\ Set\ DMA\_InitStruct\ fields\ to\ default\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00387}00387\ \ \ DMA\_InitStruct-\/>PeriphOrM2MSrcAddress\ \ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00388}00388\ \ \ DMA\_InitStruct-\/>MemoryOrM2MDstAddress\ \ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00389}00389\ \ \ DMA\_InitStruct-\/>Direction\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_DMA\_DIRECTION\_PERIPH\_TO\_MEMORY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00390}00390\ \ \ DMA\_InitStruct-\/>Mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_DMA\_MODE\_NORMAL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00391}00391\ \ \ DMA\_InitStruct-\/>PeriphOrM2MSrcIncMode\ \ =\ LL\_DMA\_PERIPH\_NOINCREMENT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00392}00392\ \ \ DMA\_InitStruct-\/>MemoryOrM2MDstIncMode\ \ =\ LL\_DMA\_MEMORY\_NOINCREMENT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00393}00393\ \ \ DMA\_InitStruct-\/>PeriphOrM2MSrcDataSize\ =\ LL\_DMA\_PDATAALIGN\_BYTE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00394}00394\ \ \ DMA\_InitStruct-\/>MemoryOrM2MDstDataSize\ =\ LL\_DMA\_MDATAALIGN\_BYTE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00395}00395\ \ \ DMA\_InitStruct-\/>NbData\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00396}00396\ \ \ DMA\_InitStruct-\/>Channel\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_DMA\_CHANNEL\_0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00397}00397\ \ \ DMA\_InitStruct-\/>Priority\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_DMA\_PRIORITY\_LOW;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00398}00398\ \ \ DMA\_InitStruct-\/>FIFOMode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_DMA\_FIFOMODE\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00399}00399\ \ \ DMA\_InitStruct-\/>FIFOThreshold\ \ \ \ \ \ \ \ \ \ =\ LL\_DMA\_FIFOTHRESHOLD\_1\_4;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00400}00400\ \ \ DMA\_InitStruct-\/>MemBurst\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_DMA\_MBURST\_SINGLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00401}00401\ \ \ DMA\_InitStruct-\/>PeriphBurst\ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_DMA\_PBURST\_SINGLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00402}00402\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00403}00403\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00411}00411\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00415}00415\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00416}00416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA1\ ||\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00417}00417\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00421}00421\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00422}00422\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8c_source_l00423}00423\ }

\end{DoxyCode}
