Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Nov 25 12:57:19 2019
| Host         : DESKTOP-C4F8K0T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyboardToFSM_control_sets_placed.rpt
| Design       : keyboardToFSM
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |   257 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              73 |           29 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |             105 |           51 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |              47 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------------------------------+----------------------------------------+------------------+----------------+
|              Clock Signal              |                     Enable Signal                    |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------------------------------+------------------------------------------------------+----------------------------------------+------------------+----------------+
|  Display/clkLine_reg_n_0               |                                                      |                                        |                1 |              1 |
|  TimerComp/rgbOut[2]_32[0]             |                                                      | TimerComp/rgbOut[2]_2[0]               |                1 |              1 |
|  TimerComp/rgbOut[2]_43                |                                                      | TimerComp/AS[1]                        |                1 |              1 |
|  TimerComp/rgbOut[2]_26                |                                                      | TimerComp/tmpTimeLeft_reg[8]_0[1]      |                1 |              1 |
|  TimerComp/rgbOut[2]_27                |                                                      | TimerComp/rgbOut[2]_42                 |                1 |              1 |
|  Display/clk                           | Display/sncHorz                                      | Display/eqOp                           |                1 |              1 |
|  TimerComp/rgbOut[2]_12[1]             |                                                      | TimerComp/tmpTimeLeft_reg[8]_0[0]      |                1 |              1 |
|  TimerComp/rgbOut[2]_31                |                                                      | TimerComp/rgbOut[2]_38                 |                1 |              1 |
|  TimerComp/rgbOut[2]_10                |                                                      | TimerComp/rgbOut[2]_25                 |                1 |              1 |
|  Display/clkLine_reg_n_0               | Display/sncVert                                      | Display/sncVert_i_1_n_0                |                1 |              1 |
|  TimerComp/rgbOut[2]_13                |                                                      | TimerComp/rgbOut[2]_21                 |                1 |              1 |
|  TimerComp/rgbOut[2]_30[1]             |                                                      | TimerComp/AS[0]                        |                1 |              1 |
|  TimerComp/rgbOut[2]_30[0]             |                                                      | TimerComp/rgbOut[2]_35[0]              |                1 |              1 |
|  TimerComp/rgbOut[2]_12[0]             |                                                      | TimerComp/rgbOut[2]_18[0]              |                1 |              1 |
|  TimerComp/rgbOut[2]_14[0]             |                                                      | TimerComp/rgbOut[2][0]                 |                1 |              1 |
|  TimerComp/Q[0]                        |                                                      | TimerComp/rgbOut[2]_9[0]               |                1 |              1 |
|  TimerComp/Q[0]                        |                                                      | TimerComp/rgbOut[2]_4                  |                1 |              1 |
|  TimerComp/rgbOut[2]_12[2]             |                                                      | TimerComp/tmpTimeLeft_reg[8]_0[1]      |                1 |              2 |
|  Display/clk                           |                                                      |                                        |                2 |              2 |
|  TimerComp/rgbOut[2]_30[2]             |                                                      | TimerComp/AS[1]                        |                1 |              2 |
|  FSM/userIN_reg[2]_i_1_n_0             |                                                      |                                        |                1 |              3 |
|  FSM/power_reg[2]_i_2_n_0              |                                                      |                                        |                1 |              3 |
|  TimerComp/rgbOut[2]_19                |                                                      | TimerComp/rgbOut[2]_18[0]              |                2 |              3 |
|  TimerComp/rgbOut[2]_36                |                                                      | TimerComp/rgbOut[2]_35[0]              |                1 |              3 |
|  Display/clk                           | Display/cnt1                                         | Display/cnt1[0]_i_1_n_0                |                2 |              5 |
|  Display/clk                           | Display/cnt1                                         | Display/cnt3                           |                2 |              5 |
|  Display/clk                           | Display/cnt1                                         | Display/cnt5                           |                2 |              5 |
|  Display/clkLine_reg_n_0               |                                                      | Display/clear                          |                2 |              5 |
|  FSM/customT_reg[5]_i_1_n_0            |                                                      |                                        |                2 |              5 |
|  TimerComp/E[0]                        |                                                      | TimerComp/rgbOut[2]_35[0]              |                2 |              5 |
|  TimerComp/rgbOut[2]_15[0]             |                                                      | TimerComp/rgbOut[2]_18[0]              |                2 |              5 |
|  TimerComp/rgbOut[2]_32[1]             |                                                      | TimerComp/rgbOut[2]_2[1]               |                3 |              6 |
|  TimerComp/rgbOut[2]_14[1]             |                                                      | TimerComp/rgbOut[2][1]                 |                2 |              6 |
|  TimerComp/rgbOut[2]_8[0]              |                                                      | TimerComp/rgbOut[2]_7[0]               |                2 |              6 |
|  clock_IBUF_BUFG                       | Keyboard/ps2_code_new0                               |                                        |                3 |              8 |
|  clock_IBUF_BUFG                       |                                                      |                                        |                5 |              9 |
|  clock_IBUF_BUFG                       | Keyboard/debounce_ps2_data/counter_out[8]_i_2__0_n_0 | Keyboard/debounce_ps2_data/counter_set |                2 |              9 |
|  clock_IBUF_BUFG                       | Keyboard/debounce_ps2_clk/sel                        | Keyboard/debounce_ps2_clk/counter_set  |                3 |              9 |
|  Display/clk                           |                                                      | Display/sncHorz                        |                6 |             10 |
|  Display/clkLine_reg_n_0               |                                                      | Display/sncVert                        |                5 |             10 |
|  FSM/tme_reg[9]_i_2_n_0                |                                                      |                                        |                3 |             10 |
|  Cdivider/CLK                          | TimerComp/tmpTimeLeft[9]_i_1_n_0                     | res_IBUF                               |                4 |             10 |
| ~Keyboard/debounce_ps2_clk/ps2_clk_int |                                                      |                                        |                4 |             11 |
|  FSM/ns                                |                                                      |                                        |                4 |             11 |
|  Cdivider/CLK                          |                                                      | res_IBUF                               |                4 |             12 |
|  clock_IBUF_BUFG                       | Keyboard/count_idle[0]_i_2_n_0                       | Keyboard/debounce_ps2_clk/clear        |                3 |             12 |
|  Keyboard/E[0]                         |                                                      |                                        |                6 |             18 |
|  clock_IBUF_BUFG                       |                                                      | res_IBUF                               |                8 |             28 |
+----------------------------------------+------------------------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 2      |                     3 |
| 3      |                     4 |
| 5      |                     7 |
| 6      |                     3 |
| 8      |                     1 |
| 9      |                     3 |
| 10     |                     4 |
| 11     |                     2 |
| 12     |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


