#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 20 09:34:55 2021
# Process ID: 10284
# Current directory: D:/VHL/Matricula/Intento_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1988 D:\VHL\Matricula\Intento_1\Intento_1.xpr
# Log file: D:/VHL/Matricula/Intento_1/vivado.log
# Journal file: D:/VHL/Matricula/Intento_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VHL/Matricula/Intento_1/Intento_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XilinxVivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 850.121 ; gain = 211.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: xnor_popcount_8
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1341.582 ; gain = 228.574
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:57]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:58]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:59]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:60]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:61]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:62]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:63]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'xnor_popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:15]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop0' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_4' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:5' bound to instance 'pop1' of component 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Popcount_4' (1#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_4' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:5' bound to instance 'pop0' of component 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:34]
INFO: [Synth 8-3491] module 'Ripple_Carry_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:4' bound to instance 'add_0_0' of component 'Ripple_Carry_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Ripple_Carry_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U0' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (2#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U1' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:47]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U2' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:55]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U3' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:63]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U4' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:71]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U5' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:79]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U6' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:87]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U7' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Ripple_Carry_Adder' (3#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Popcount_8' (4#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop1' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:58]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop2' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:59]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop3' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:60]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop4' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:61]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop5' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:62]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop6' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:63]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop7' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'xnor_popcount_8' (5#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:15]
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][28] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][27] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][26] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][25] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][24] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][15] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][14] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][13] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][12] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][11] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][10] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][9] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][8] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][7] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][6] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][5] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][4] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][3] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][2] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][1] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][0] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][28] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][27] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][26] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][25] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][24] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][15] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][14] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][13] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][12] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][11] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][10] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][9] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][8] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][7] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][6] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][5] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][4] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][3] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][2] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][1] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][0] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][28] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][27] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][26] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][25] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][24] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][15] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][14] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][13] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][12] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][11] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][10] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][9] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][8] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][7] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][6] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][5] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][4] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][3] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][2] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][1] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][0] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][28] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][27] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][26] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][25] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][24] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][15] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][14] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][13] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][12] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][11] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][10] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][9] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][8] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][7] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][6] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][5] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][4] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][3] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][2] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][1] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][0] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[3][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[3][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[3][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[3][28] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[31]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[30]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[29]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[28]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[27]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[26]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[25]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[24]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[15]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[14]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[13]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[12]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[11]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[10]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[9]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[8]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[7]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[6]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[5]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[4]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[3]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[2]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[1]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.223 ; gain = 279.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.223 ; gain = 279.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.223 ; gain = 279.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1392.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 192 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1504.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.652 ; gain = 420.645
36 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.652 ; gain = 660.355
close_design
create_project RIPPLE_carry D:/VHL/Matricula/RIPPLE_carry -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XilinxVivado/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Ripple_Carry_Adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ripple_Carry_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U0' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (1#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U1' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:47]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U2' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:55]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U3' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:63]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U4' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:71]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U5' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:79]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U6' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:87]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U7' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Ripple_Carry_Adder' (2#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1704.547 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1704.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1704.547 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1787.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1787.141 ; gain = 82.594
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1787.141 ; gain = 82.594
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ripple_Carry_Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Ripple_Carry_Adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ripple_Carry_Adder'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
"xelab -wto 2f123a601fed40d48809d1fc6f9cc2b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Ripple_Carry_Adder_behav xil_defaultlib.Ripple_Carry_Adder -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2f123a601fed40d48809d1fc6f9cc2b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Ripple_Carry_Adder_behav xil_defaultlib.Ripple_Carry_Adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder
Built simulation snapshot Ripple_Carry_Adder_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim/xsim.dir/Ripple_Carry_Adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim/xsim.dir/Ripple_Carry_Adder_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 20 10:03:34 2021. For additional details about this file, please refer to the WebTalk help file at D:/XilinxVivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 20 10:03:34 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1787.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ripple_Carry_Adder_behav -key {Behavioral:sim_1:Functional:Ripple_Carry_Adder} -tclbatch {Ripple_Carry_Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Ripple_Carry_Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ripple_Carry_Adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1787.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1787.141 ; gain = 0.000
close_design
current_project Intento_1
file mkdir D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new
current_project RIPPLE_carry
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd w ]
add_files -fileset sim_1 D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd
update_compile_order -fileset sim_1
set_property top tb_Ripple_Carry [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
undo
INFO: [Common 17-17] undo 'set_property top_lib xil_defaultlib [get_filesets sim_1]'
undo
INFO: [Common 17-17] undo 'set_property top tb_Ripple_Carry [get_filesets sim_1]'
current_project Intento_1
set_property top tb_Ripple_Carry_Adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Ripple_Carry_Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Ripple_Carry_Adder_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/behav/xsim'
"xelab -wto 2f435f7e9b8a470a9e6a78e87d98703c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Ripple_Carry_Adder_behav xil_defaultlib.tb_Ripple_Carry_Adder -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2f435f7e9b8a470a9e6a78e87d98703c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Ripple_Carry_Adder_behav xil_defaultlib.tb_Ripple_Carry_Adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Ripple_Carry_Adder_behav -key {Behavioral:sim_1:Functional:tb_Ripple_Carry_Adder} -tclbatch {tb_Ripple_Carry_Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Ripple_Carry_Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Ripple_Carry_Adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1787.141 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1787.141 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1787.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/synth/func/xsim/tb_Ripple_Carry_Adder_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/synth/func/xsim/tb_Ripple_Carry_Adder_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Ripple_Carry_Adder' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj tb_Ripple_Carry_Adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/synth/func/xsim/tb_Ripple_Carry_Adder_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xnor_popcount_8'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ripple_Carry_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Ripple_Carry_Adder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/synth/func/xsim'
"xelab -wto 2f435f7e9b8a470a9e6a78e87d98703c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Ripple_Carry_Adder_func_synth xil_defaultlib.tb_Ripple_Carry_Adder -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2f435f7e9b8a470a9e6a78e87d98703c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Ripple_Carry_Adder_func_synth xil_defaultlib.tb_Ripple_Carry_Adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Ripple_Carry_Adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ripple_carry_adder
Built simulation snapshot tb_Ripple_Carry_Adder_func_synth

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/synth/func/xsim/xsim.dir/tb_Ripple_Carry_Adder_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/synth/func/xsim/xsim.dir/tb_Ripple_Carry_Adder_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 20 10:10:42 2021. For additional details about this file, please refer to the WebTalk help file at D:/XilinxVivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 20 10:10:42 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1805.340 ; gain = 18.199
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHL/Matricula/Intento_1/Intento_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Ripple_Carry_Adder_func_synth -key {Post-Synthesis:sim_1:Functional:tb_Ripple_Carry_Adder} -tclbatch {tb_Ripple_Carry_Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Ripple_Carry_Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Ripple_Carry_Adder_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2196.426 ; gain = 409.285
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
current_project RIPPLE_carry
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ripple_Carry_Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Ripple_Carry_Adder_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
"xelab -wto 2f123a601fed40d48809d1fc6f9cc2b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Ripple_Carry_Adder_behav xil_defaultlib.Ripple_Carry_Adder -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2f123a601fed40d48809d1fc6f9cc2b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Ripple_Carry_Adder_behav xil_defaultlib.Ripple_Carry_Adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ripple_Carry_Adder_behav -key {Behavioral:sim_1:Functional:Ripple_Carry_Adder} -tclbatch {Ripple_Carry_Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Ripple_Carry_Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ripple_Carry_Adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3378.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd w ]
add_files -fileset sim_1 D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd
set_property source_mgmt_mode DisplayOnly [current_project]
current_project Intento_1
current_project RIPPLE_carry
set_property top tb_Ripple_Carry_Adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3378.797 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Ripple_Carry_Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Ripple_Carry_Adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Ripple_Carry_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Ripple_Carry_Adder'
ERROR: [VRFC 10-2935] 'sub' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:22]
ERROR: [VRFC 10-2935] 'a' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:23]
ERROR: [VRFC 10-2935] 'b' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:24]
ERROR: [VRFC 10-2935] 's' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:28]
ERROR: [VRFC 10-2935] 'cout' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:29]
ERROR: [VRFC 10-2935] 'v' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:30]
ERROR: [VRFC 10-3208] cannot update 'in' object 'sub' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:51]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:52]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:53]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:56]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:57]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:60]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:61]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:64]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:65]
ERROR: [VRFC 10-3208] cannot update 'in' object 'sub' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:68]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:69]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:70]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:73]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Ripple_Carry_Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Ripple_Carry_Adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Ripple_Carry_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Ripple_Carry_Adder'
ERROR: [VRFC 10-2935] 'sub' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:22]
ERROR: [VRFC 10-2935] 'a' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:23]
ERROR: [VRFC 10-2935] 'b' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:24]
ERROR: [VRFC 10-2935] 's' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:28]
ERROR: [VRFC 10-2935] 'cout' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:29]
ERROR: [VRFC 10-2935] 'v' is already declared in this region [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:30]
ERROR: [VRFC 10-3208] cannot update 'in' object 'sub' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:51]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:52]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:53]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:56]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:57]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:60]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:61]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:64]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:65]
ERROR: [VRFC 10-3208] cannot update 'in' object 'sub' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:68]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:69]
ERROR: [VRFC 10-3208] cannot update 'in' object 'b' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:70]
ERROR: [VRFC 10-3208] cannot update 'in' object 'a' [D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd:73]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
create_project RIPPLE D:/VHL/Matricula/RIPPLE -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XilinxVivado/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd}
update_compile_order -fileset sources_1
file mkdir D:/VHL/Matricula/RIPPLE/RIPPLE.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VHL/Matricula/RIPPLE/RIPPLE.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd w ]
add_files -fileset sim_1 D:/VHL/Matricula/RIPPLE/RIPPLE.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd
update_compile_order -fileset sim_1
current_project Intento_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3378.797 ; gain = 0.000
current_project RIPPLE
set_property top tb_Ripple_Carry_Adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHL/Matricula/RIPPLE/RIPPLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Ripple_Carry_Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/RIPPLE/RIPPLE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Ripple_Carry_Adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ripple_Carry_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/RIPPLE/RIPPLE.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Ripple_Carry_Adder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHL/Matricula/RIPPLE/RIPPLE.sim/sim_1/behav/xsim'
"xelab -wto bc11b9fa501c406bb18df6484120cc6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Ripple_Carry_Adder_behav xil_defaultlib.tb_Ripple_Carry_Adder -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc11b9fa501c406bb18df6484120cc6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Ripple_Carry_Adder_behav xil_defaultlib.tb_Ripple_Carry_Adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Ripple_Carry_Adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ripple_carry_adder
Built simulation snapshot tb_Ripple_Carry_Adder_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VHL/Matricula/RIPPLE/RIPPLE.sim/sim_1/behav/xsim/xsim.dir/tb_Ripple_Carry_Adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VHL/Matricula/RIPPLE/RIPPLE.sim/sim_1/behav/xsim/xsim.dir/tb_Ripple_Carry_Adder_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 20 10:21:30 2021. For additional details about this file, please refer to the WebTalk help file at D:/XilinxVivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 20 10:21:30 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3378.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHL/Matricula/RIPPLE/RIPPLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Ripple_Carry_Adder_behav -key {Behavioral:sim_1:Functional:tb_Ripple_Carry_Adder} -tclbatch {tb_Ripple_Carry_Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Ripple_Carry_Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Ripple_Carry_Adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3378.797 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Sat Feb 20 10:22:26 2021] Launched synth_1...
Run output will be captured here: D:/VHL/Matricula/RIPPLE/RIPPLE.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Feb 20 10:23:03 2021] Launched impl_1...
Run output will be captured here: D:/VHL/Matricula/RIPPLE/RIPPLE.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sat Feb 20 10:24:13 2021] Launched impl_1...
Run output will be captured here: D:/VHL/Matricula/RIPPLE/RIPPLE.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3378.797 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 3378.797 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 3378.797 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_utilization -name utilization_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3378.797 ; gain = 0.000
close_project
create_project POPCOUNT8 D:/VHL/Matricula/POPCOUNT8 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XilinxVivado/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Common.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd}
update_compile_order -fileset sim_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 13:53:16 2021...
