INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ipshared/a617/dffe.srcs/sources_1/new/dffe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_0/sim/design_1_dffe_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_1/sim/design_1_dffe_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_2/sim/design_1_dffe_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_3/sim/design_1_dffe_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_4/sim/design_1_dffe_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_5/sim/design_1_dffe_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_6/sim/design_1_dffe_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_7/sim/design_1_dffe_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
