irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun	15.20-s022: Started on Apr 18, 2020 at 00:02:33 CDT
irun
	-f sim_cmd_line.f
		+access+rwc
		-timescale 1ns/1ns
		-R
		-coverage A
		-covoverwrite
		-covfile ./cov_conf.ccf
		-input ../uvm/waves.tcl
		-uvmhome /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
		+UVM_VERBOSITY=UVM_LOW
	+UVM_TESTNAME=r0_w1_w1_same_addr_dcache

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create top -all -memories -depth all -tasks -functions -all -database waves -waveform
ncsim: *W,PRFRTNEV: (-FUNCTION) Database must be opened in -EVENT mode to capture calling scope data.
ncsim: *W,PRLDYN: The design contains dynamic objects. The "-all" option excludes dynamic objects to improve performance. To enable probing of dynamic objects the "-all -dynamic" options should be added to the probe command.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_var" of 2097152 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 2097152 top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_proc_contr" of 2097152 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 2097152 top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_proc_contr'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_controller_lv2.inst_lru_block_lv2.lru_var" of 262144 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 262144 top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_controller_lv2.inst_lru_block_lv2.lru_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var'.
ncsim: *W,PRUASZ: Unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536 top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr'.
Created probe 1
ncsim> 
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(141) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test r0_w1_w1_same_addr_dcache...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
-----------------------------------------------------------------------
Name                        Type                       Size  Value     
-----------------------------------------------------------------------
uvm_test_top                r0_w1_w1_same_addr_dcache  -     @2831     
  tb                        env                        -     @2941     
    cpu[0]                  cpu_agent_c                -     @2979     
      driver                cpu_driver_c               -     @4789     
        rsp_port            uvm_analysis_port          -     @4940     
          recording_detail  integral                   32    'd1       
        seq_item_port       uvm_seq_item_pull_port     -     @4891     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      monitor               cpu_monitor_c              -     @4070     
        mon_out             uvm_analysis_port          -     @4172     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      sequencer             cpu_sequencer_c            -     @4204     
        rsp_export          uvm_analysis_export        -     @4260     
          recording_detail  integral                   32    'd1       
        seq_item_export     uvm_seq_item_pull_imp      -     @4810     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
        arbitration_queue   array                      0     -         
        lock_queue          array                      0     -         
        num_last_reqs       integral                   32    'd1       
        num_last_rsps       integral                   32    'd1       
      is_active             uvm_active_passive_enum    1     UVM_ACTIVE
      recording_detail      integral                   32    'd1       
    cpu[1]                  cpu_agent_c                -     @2977     
      driver                cpu_driver_c               -     @5650     
        rsp_port            uvm_analysis_port          -     @5795     
          recording_detail  integral                   32    'd1       
        seq_item_port       uvm_seq_item_pull_port     -     @5747     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      monitor               cpu_monitor_c              -     @4996     
        mon_out             uvm_analysis_port          -     @5044     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      sequencer             cpu_sequencer_c            -     @5074     
        rsp_export          uvm_analysis_export        -     @5130     
          recording_detail  integral                   32    'd1       
        seq_item_export     uvm_seq_item_pull_imp      -     @5670     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
        arbitration_queue   array                      0     -         
        lock_queue          array                      0     -         
        num_last_reqs       integral                   32    'd1       
        num_last_rsps       integral                   32    'd1       
      is_active             uvm_active_passive_enum    1     UVM_ACTIVE
      recording_detail      integral                   32    'd1       
    cpu[2]                  cpu_agent_c                -     @3009     
      driver                cpu_driver_c               -     @6498     
        rsp_port            uvm_analysis_port          -     @6643     
          recording_detail  integral                   32    'd1       
        seq_item_port       uvm_seq_item_pull_port     -     @6595     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      monitor               cpu_monitor_c              -     @5844     
        mon_out             uvm_analysis_port          -     @5892     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      sequencer             cpu_sequencer_c            -     @5922     
        rsp_export          uvm_analysis_export        -     @5978     
          recording_detail  integral                   32    'd1       
        seq_item_export     uvm_seq_item_pull_imp      -     @6518     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
        arbitration_queue   array                      0     -         
        lock_queue          array                      0     -         
        num_last_reqs       integral                   32    'd1       
        num_last_rsps       integral                   32    'd1       
      is_active             uvm_active_passive_enum    1     UVM_ACTIVE
      recording_detail      integral                   32    'd1       
    cpu[3]                  cpu_agent_c                -     @3039     
      driver                cpu_driver_c               -     @7346     
        rsp_port            uvm_analysis_port          -     @7491     
          recording_detail  integral                   32    'd1       
        seq_item_port       uvm_seq_item_pull_port     -     @7443     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      monitor               cpu_monitor_c              -     @6692     
        mon_out             uvm_analysis_port          -     @6740     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      sequencer             cpu_sequencer_c            -     @6770     
        rsp_export          uvm_analysis_export        -     @6826     
          recording_detail  integral                   32    'd1       
        seq_item_export     uvm_seq_item_pull_imp      -     @7366     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
        arbitration_queue   array                      0     -         
        lock_queue          array                      0     -         
        num_last_reqs       integral                   32    'd1       
        num_last_rsps       integral                   32    'd1       
      is_active             uvm_active_passive_enum    1     UVM_ACTIVE
      recording_detail      integral                   32    'd1       
    sb                      cache_scoreboard_c         -     @3771     
      sb_cpu0m              uvm_analysis_imp_cpu0m     -     @3888     
        recording_detail    integral                   32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m     -     @3939     
        recording_detail    integral                   32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m     -     @3988     
        recording_detail    integral                   32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m     -     @4037     
        recording_detail    integral                   32    'd1       
      sb_sbus               uvm_analysis_imp_sbus      -     @4086     
        recording_detail    integral                   32    'd1       
      recording_detail      integral                   32    'd1       
    sbus_monitor            system_bus_monitor_c       -     @3687     
      sbus_out              uvm_analysis_port          -     @3789     
        recording_detail    integral                   32    'd1       
      recording_detail      integral                   32    'd1       
    vsequencer              virtual_sequencer_c        -     @3069     
      rsp_export            uvm_analysis_export        -     @3158     
        recording_detail    integral                   32    'd1       
      seq_item_export       uvm_seq_item_pull_imp      -     @3708     
        recording_detail    integral                   32    'd1       
      recording_detail      integral                   32    'd1       
      arbitration_queue     array                      0     -         
      lock_queue            array                      0     -         
      num_last_reqs         integral                   32    'd1       
      num_last_rsps         integral                   32    'd1       
    recording_detail        integral                   32    'd1       
-----------------------------------------------------------------------

UVM_INFO ../test/r0_w1_w1_same_addr_dcache.sv(26) @ 0: uvm_test_top [r0_w1_w1_same_addr_dcache] Executing r0_w1_w1_same_addr_dcache test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@r0_w1_w1_same_addr_dcache_seq [r0_w1_w1_same_addr_dcache_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@r0_w1_w1_same_addr_dcache_seq [r0_w1_w1_same_addr_dcache_seq] Main Processor=3	SP1=1	SP2=2
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                   
----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7969                                                   
  data                         integral           32    'h5555aaaa                                              
  address                      integral           32    'haabbccdd                                              
  request_type                 request_t          1     READ_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                              
  begin_time                   time               64    0                                                       
  depth                        int                32    'd2                                                     
  parent sequence (name)       string             29    r0_w1_w1_same_addr_dcache_seq                           
  parent sequence (full name)  string             56    uvm_test_top.tb.vsequencer.r0_w1_w1_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                        
----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 55: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(241) @ 135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7880     
  dat           integral          32    'h5555aaaa
  address       integral          32    'haabbccdd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 155: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7884     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'haabbccdc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 175: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 175: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                   
----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7786                                                   
  data                         integral           32    'h40000004                                              
  address                      integral           32    'haabbccdd                                              
  request_type                 request_t          1     WRITE_REQ                                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                                              
  begin_time                   time               64    175                                                     
  depth                        int                32    'd2                                                     
  parent sequence (name)       string             29    r0_w1_w1_same_addr_dcache_seq                           
  parent sequence (full name)  string             56    uvm_test_top.tb.vsequencer.r0_w1_w1_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                        
----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(206) @ 235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(241) @ 245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7840     
  dat           integral          32    'h40000004
  address       integral          32    'haabbccdd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(419) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] Additional activity is observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(421) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7888     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'haabbccdc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

		invalidate |=> all_invalidation_done ##1 !(all_invalidation_done) && (invalidate==1'bz) ;
		                                                                   |
ncsim: *E,ASRTST (../uvm/system_bus_interface.sv,351): (time 255 NS) Assertion top.inst_system_bus_if.assert_valid_invalidate_sequence has failed (3 cycles, starting 235 NS)
		invalidate |=> all_invalidation_done ##1 !(all_invalidation_done) && (invalidate==1'bz) ;
		                                   |
ncsim: *E,ASRTST (../uvm/system_bus_interface.sv,351): (time 255 NS) Assertion top.inst_system_bus_if.assert_valid_invalidate_sequence has failed (2 cycles, starting 245 NS)
UVM_ERROR ../uvm/system_bus_interface.sv(353) @ 255: reporter [system_bus_interface] Assertion 33 valid_invalidate_sequence Failed: invalidation sequence!
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                   
----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7757                                                   
  data                         integral           32    'h5555aaaa                                              
  address                      integral           32    'haabbccdd                                              
  request_type                 request_t          1     READ_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                              
  begin_time                   time               64    275                                                     
  depth                        int                32    'd2                                                     
  parent sequence (name)       string             29    r0_w1_w1_same_addr_dcache_seq                           
  parent sequence (full name)  string             56    uvm_test_top.tb.vsequencer.r0_w1_w1_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                        
----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7819     
  dat           integral          32    'h40000004
  address       integral          32    'haabbccdd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 40000004 received = 40000004
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 305: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 325: uvm_test_top.tb.vsequencer@@r0_w1_w1_same_addr_dcache_seq [r0_w1_w1_same_addr_dcache_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 325: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test FAIL
ncsim: *E,ERRSEV (../test/base_test.sv,65): (time 325 NS).
top.base_test.report_phase
 _____ _    ___ _
|  ___/ \  |_ _| |
| |_ / _ \  | || |
|  _/ ___ \ | || |___
|_|/_/   \_\___|_____|


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   42
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    14
[cpu_driver_c]    10
[cpu_monitor_c]     4
[r0_w1_w1_same_addr_dcache]     1
[r0_w1_w1_same_addr_dcache_seq]     3
[system_bus_interface]     1
[system_bus_monitor_c]     7
Simulation complete via $finish(1) at time 325 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_6d7c7886_2d6aacc1.ucm (reused)
  data               :  ./cov_work/scope/test/icc_6d7c7886_2d6aacc1.ucd
TOOL:	irun	15.20-s022: Exiting on Apr 18, 2020 at 00:02:36 CDT  (total: 00:00:03)
