OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/ram_8x72/runs/first_run/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/wamiqkhan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dff_ram_8x72
Die area:                 ( 0 0 ) ( 261370 272090 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     8111
Number of terminals:      151
Number of snets:          2
Number of nets:           3964

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 109.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 141198.
[INFO DRT-0033] mcon shape region query size = 104664.
[INFO DRT-0033] met1 shape region query size = 22664.
[INFO DRT-0033] via shape region query size = 930.
[INFO DRT-0033] met2 shape region query size = 629.
[INFO DRT-0033] via2 shape region query size = 744.
[INFO DRT-0033] met3 shape region query size = 636.
[INFO DRT-0033] via3 shape region query size = 744.
[INFO DRT-0033] met4 shape region query size = 202.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 297 pins.
[INFO DRT-0081]   Complete 91 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0084]   Complete 2013 groups.
#scanned instances     = 8111
#unique  instances     = 109
#stdCellGenAp          = 2272
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1649
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11178
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:22, memory = 138.62 (MB), peak = 140.75 (MB)

Number of guides:     25760

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 37 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 39 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 9282.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 7044.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3689.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 282.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 70.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 13041 vertical wires in 1 frboxes and 7326 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1210 vertical wires in 1 frboxes and 2184 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 181.01 (MB), peak = 217.85 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 181.01 (MB), peak = 217.85 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 253.55 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 327.59 (MB).
    Completing 30% with 258 violations.
    elapsed time = 00:00:09, memory = 258.51 (MB).
    Completing 40% with 258 violations.
    elapsed time = 00:00:13, memory = 276.59 (MB).
    Completing 50% with 258 violations.
    elapsed time = 00:00:17, memory = 317.59 (MB).
    Completing 60% with 590 violations.
    elapsed time = 00:00:22, memory = 301.66 (MB).
    Completing 70% with 590 violations.
    elapsed time = 00:00:25, memory = 328.04 (MB).
    Completing 80% with 1017 violations.
    elapsed time = 00:00:29, memory = 297.22 (MB).
    Completing 90% with 1017 violations.
    elapsed time = 00:00:34, memory = 316.36 (MB).
    Completing 100% with 1360 violations.
    elapsed time = 00:00:35, memory = 256.15 (MB).
[INFO DRT-0199]   Number of violations = 2015.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      8      0      0      0
Metal Spacing       15      0    251     70     17
Recheck              1      0    449    194     11
Short                0      0    874    125      0
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:36, memory = 535.90 (MB), peak = 535.90 (MB)
Total wire length = 99153 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 45176 um.
Total wire length on LAYER met2 = 44846 um.
Total wire length on LAYER met3 = 5588 um.
Total wire length on LAYER met4 = 3541 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23437.
Up-via summary (total 23437):.

------------------------
 FR_MASTERSLICE        0
            li1    11203
           met1    11688
           met2      416
           met3      130
           met4        0
------------------------
                   23437


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2015 violations.
    elapsed time = 00:00:00, memory = 571.77 (MB).
    Completing 20% with 2015 violations.
    elapsed time = 00:00:07, memory = 610.53 (MB).
    Completing 30% with 1689 violations.
    elapsed time = 00:00:08, memory = 552.61 (MB).
    Completing 40% with 1689 violations.
    elapsed time = 00:00:14, memory = 594.48 (MB).
    Completing 50% with 1689 violations.
    elapsed time = 00:00:18, memory = 580.05 (MB).
    Completing 60% with 1465 violations.
    elapsed time = 00:00:22, memory = 586.23 (MB).
    Completing 70% with 1465 violations.
    elapsed time = 00:00:26, memory = 592.62 (MB).
    Completing 80% with 1052 violations.
    elapsed time = 00:00:30, memory = 570.74 (MB).
    Completing 90% with 1052 violations.
    elapsed time = 00:00:34, memory = 602.49 (MB).
    Completing 100% with 709 violations.
    elapsed time = 00:00:36, memory = 592.14 (MB).
[INFO DRT-0199]   Number of violations = 709.
Viol/Layer        met1   met2
Metal Spacing      116     46
Short              511     36
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:36, memory = 592.14 (MB), peak = 610.53 (MB)
Total wire length = 98224 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 44800 um.
Total wire length on LAYER met2 = 44143 um.
Total wire length on LAYER met3 = 5723 um.
Total wire length on LAYER met4 = 3556 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23261.
Up-via summary (total 23261):.

------------------------
 FR_MASTERSLICE        0
            li1    11203
           met1    11513
           met2      419
           met3      126
           met4        0
------------------------
                   23261


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 709 violations.
    elapsed time = 00:00:00, memory = 592.14 (MB).
    Completing 20% with 709 violations.
    elapsed time = 00:00:03, memory = 586.30 (MB).
    Completing 30% with 697 violations.
    elapsed time = 00:00:07, memory = 529.27 (MB).
    Completing 40% with 697 violations.
    elapsed time = 00:00:11, memory = 587.61 (MB).
    Completing 50% with 697 violations.
    elapsed time = 00:00:16, memory = 621.48 (MB).
    Completing 60% with 637 violations.
    elapsed time = 00:00:18, memory = 567.36 (MB).
    Completing 70% with 637 violations.
    elapsed time = 00:00:20, memory = 590.71 (MB).
    Completing 80% with 573 violations.
    elapsed time = 00:00:24, memory = 563.53 (MB).
    Completing 90% with 573 violations.
    elapsed time = 00:00:29, memory = 602.78 (MB).
    Completing 100% with 555 violations.
    elapsed time = 00:00:32, memory = 528.60 (MB).
[INFO DRT-0199]   Number of violations = 555.
Viol/Layer        met1   met2   met4
Metal Spacing       82     38      1
Short              416     18      0
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:33, memory = 538.85 (MB), peak = 621.48 (MB)
Total wire length = 97936 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 44736 um.
Total wire length on LAYER met2 = 44087 um.
Total wire length on LAYER met3 = 5606 um.
Total wire length on LAYER met4 = 3506 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23162.
Up-via summary (total 23162):.

------------------------
 FR_MASTERSLICE        0
            li1    11203
           met1    11431
           met2      401
           met3      127
           met4        0
------------------------
                   23162


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 555 violations.
    elapsed time = 00:00:01, memory = 577.35 (MB).
    Completing 20% with 555 violations.
    elapsed time = 00:00:03, memory = 636.35 (MB).
    Completing 30% with 424 violations.
    elapsed time = 00:00:04, memory = 561.41 (MB).
    Completing 40% with 424 violations.
    elapsed time = 00:00:07, memory = 607.29 (MB).
    Completing 50% with 424 violations.
    elapsed time = 00:00:09, memory = 614.91 (MB).
    Completing 60% with 309 violations.
    elapsed time = 00:00:11, memory = 583.14 (MB).
    Completing 70% with 309 violations.
    elapsed time = 00:00:12, memory = 593.24 (MB).
    Completing 80% with 179 violations.
    elapsed time = 00:00:14, memory = 581.51 (MB).
    Completing 90% with 179 violations.
    elapsed time = 00:00:17, memory = 611.51 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:17, memory = 544.38 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        met1
Metal Spacing       13
Short               13
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:18, memory = 544.38 (MB), peak = 636.35 (MB)
Total wire length = 97847 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 42848 um.
Total wire length on LAYER met2 = 44201 um.
Total wire length on LAYER met3 = 7309 um.
Total wire length on LAYER met4 = 3488 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23543.
Up-via summary (total 23543):.

------------------------
 FR_MASTERSLICE        0
            li1    11203
           met1    11611
           met2      599
           met3      130
           met4        0
------------------------
                   23543


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 544.38 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:00, memory = 544.38 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:00, memory = 544.38 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:00, memory = 544.38 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:01, memory = 544.38 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 544.38 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 544.38 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 544.38 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 544.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 544.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 544.38 (MB), peak = 636.35 (MB)
Total wire length = 97836 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 42820 um.
Total wire length on LAYER met2 = 44191 um.
Total wire length on LAYER met3 = 7331 um.
Total wire length on LAYER met4 = 3492 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23542.
Up-via summary (total 23542):.

------------------------
 FR_MASTERSLICE        0
            li1    11203
           met1    11608
           met2      601
           met3      130
           met4        0
------------------------
                   23542


[INFO DRT-0198] Complete detail routing.
Total wire length = 97836 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 42820 um.
Total wire length on LAYER met2 = 44191 um.
Total wire length on LAYER met3 = 7331 um.
Total wire length on LAYER met4 = 3492 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23542.
Up-via summary (total 23542):.

------------------------
 FR_MASTERSLICE        0
            li1    11203
           met1    11608
           met2      601
           met3      130
           met4        0
------------------------
                   23542


[INFO DRT-0267] cpu time = 00:03:51, elapsed time = 00:02:05, memory = 544.38 (MB), peak = 636.35 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ram_8x72/runs/first_run/results/routing/dff_ram_8x72.odb'…
Writing netlist to '/openlane/designs/ram_8x72/runs/first_run/results/routing/dff_ram_8x72.nl.v'…
Writing powered netlist to '/openlane/designs/ram_8x72/runs/first_run/results/routing/dff_ram_8x72.pnl.v'…
Writing layout to '/openlane/designs/ram_8x72/runs/first_run/results/routing/dff_ram_8x72.def'…
