Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 18 18:46:10 2019
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_wrapper_control_sets_placed.rpt
| Design       : CPU_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   317 |
| Unused register locations in slices containing registers |   306 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      4 |            1 |
|      8 |            9 |
|     10 |            2 |
|     12 |            1 |
|     14 |            8 |
|    16+ |          288 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8782 |         1722 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2082 |          433 |
| Yes          | No                    | No                     |             680 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           14326 |         2566 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                       Enable Signal                                                                       |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[1].u_cur_meas/u_i2cm/sclOut0               |                1 |              2 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[0].u_cur_meas/u_i2cm/sclOut0               |                1 |              2 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].cf_i2c_master_inst/sclOut0                          |                1 |              2 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].pf_i2c_master_inst/sclOut0                          |                1 |              2 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].cf_i2c_master_inst/sclOut0                          |                1 |              2 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/sclOut0                          |                1 |              2 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/clk_i2c_master_inst/sclOut0                                            |                1 |              2 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/rtc_i2c_master_inst/sclOut0                                            |                1 |              2 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                       |                1 |              4 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/chs_phs_fpga_irq[0].reg_irq_sta_chs_phs_fpga[0]_i_1_n_0                |                3 |              8 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[0].u_cur_meas/u_i2cm/byteCnt0                                  | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[0].u_cur_meas/u_i2cm/RSTA                  |                1 |              8 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[1].u_cur_meas/u_i2cm/byteCnt0                                  | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[1].u_cur_meas/u_i2cm/RSTA                  |                2 |              8 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              8 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].reg_usm_limit_sta[0]_i_1_n_0                            |                1 |              8 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_rtc_i2c_wr_len                                                                         | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |                2 |             10 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_rtc_i2c_rd_len                                                                         | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |                2 |             10 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | CPU_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_cf_i2c_rd_len[38]_i_1_n_0                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                2 |             14 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_cf_i2c_rd_len[6]_i_1_n_0                                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                5 |             14 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_pf_i2c_rd_len[38]_i_1_n_0                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                2 |             14 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_pf_i2c_rd_len[6]_i_1_n_0                                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                3 |             14 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_pf_i2c_wr_len[38]_i_1_n_0                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                3 |             14 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_pf_i2c_wr_len[6]_i_1_n_0                                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                2 |             14 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_cf_i2c_wr_len[38]_i_1_n_0                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                3 |             14 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_cf_i2c_wr_len[6]_i_1_n_0                                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                3 |             14 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_scr                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |                6 |             16 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_rd_len                                                                         | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |                1 |             16 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_len                                                                         | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |                3 |             16 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/cnt0                                                      |                3 |             16 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u03[0].udeb03/reg_phs_out_time_reg[32]_0                                        | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                4 |             16 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_sample_read[3]                                                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[3].reg_usm_rst_reg_n_0_[3]                               |                3 |             20 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_sample_read[1]                                                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[1].reg_usm_rst_reg_n_0_[1]                               |                2 |             20 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_sample_read[2]                                                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[2].reg_usm_rst_reg_n_0_[2]                               |                2 |             20 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_sample_read[0]                                                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[0].reg_usm_rst_reg_n_0_[0]                               |                3 |             20 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/rtc_i2c_master_inst/byteCnt0                                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/rtc_i2c_master_inst/STATE_reg_n_0_[2]                                  |                3 |             22 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]         |                                                                                                                                       |                5 |             24 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                       |                6 |             24 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                       |                2 |             24 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                       |                2 |             24 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].pf_i2c_master_inst/clear                            |                4 |             26 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[1].u_cur_meas/u_i2cm/clear                 |                4 |             26 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[0].u_cur_meas/u_i2cm/clear                 |                4 |             26 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                       |                4 |             26 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].cf_i2c_master_inst/clear                            |                4 |             26 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].cf_i2c_master_inst/clear                            |                4 |             26 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/clear                            |                4 |             26 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/clk_i2c_master_inst/clear                                              |                4 |             26 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/rtc_i2c_master_inst/clear                                              |                4 |             26 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                       |                2 |             28 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                       |                2 |             28 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].cf_i2c_master_inst/byteCnt0                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].cf_i2c_master_inst/reg_zynq_gen_sn[2]               |                4 |             30 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].cf_i2c_master_inst/byteCnt0                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].cf_i2c_master_inst/reg_zynq_gen_sn[2]               |                4 |             30 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/byteCnt0                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/reg_zynq_gen_sn[10]              |                4 |             30 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].pf_i2c_master_inst/byteCnt0                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].pf_i2c_master_inst/reg_zynq_gen_sn[2]               |                4 |             30 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_cfg_freq__0__0[64]                                                                 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                9 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                       |                3 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[0].reg_usm_sample_index_addr[15]_i_1_n_0                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                7 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[3].reg_usm_sample_index_addr[63]_i_1_n_0                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                7 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[2].reg_usm_sample_index_addr[47]_i_1_n_0                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                9 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm_sample/o_reg_usm_sample_depth_count[0]_i_2__1_n_0                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm_sample/o_reg_usm_sample_depth_count[0]_i_1__1_n_0 |                4 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[1].reg_usm_sample_index_addr[31]_i_1_n_0                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                8 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/o_reg_usm_sample_depth_count[0]_i_2_n_0                        | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/o_reg_usm_sample_depth_count[0]_i_1_n_0    |                4 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[3].u_usm_sample/o_reg_usm_sample_depth_count[0]_i_2__2_n_0                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[3].u_usm_sample/o_reg_usm_sample_depth_count[0]_i_1__2_n_0 |                4 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/AC_PWR_reg_write[1].reg_ac_pwr_al[47]_i_1_n_0                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                7 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/o_reg_usm_sample_depth_count[0]_i_2__0_n_0                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/o_reg_usm_sample_depth_count[0]_i_1__0_n_0 |                4 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_ac_pwr_al                                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                7 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_cfg_freq__0__0[15]                                                                 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                7 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_cfg_freq__0__0[47]                                                                 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                6 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_cfg_freq__0__0[96]                                                                 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                6 |             32 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/clk_i2c_master_inst/byteCnt0                                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/clk_i2c_master_inst/STATE_reg_n_0_[2]                                  |                5 |             34 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm/u_wave_gen/s_clk_cnt[0]_i_1__4_n_0                |                5 |             34 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm/u_wave_gen/s_clk_cnt[0]_i_1__1_n_0                |                5 |             34 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm/u_wave_gen/s_clk_cnt[0]_i_1_n_0                   |                5 |             34 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[3].u_usm/u_wave_gen/s_clk_cnt[0]_i_1__0_n_0                |                5 |             34 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/posedge_keep_cnt[0]_i_1_n_0                                            |                5 |             40 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     |                                                                                                                                       |                9 |             42 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                       |                9 |             42 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1879]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               15 |             48 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_pf_i2c_rst[1]                                                      |               12 |             52 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_cf_i2c_rst[1]                                                      |               14 |             52 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_cf_i2c_rst[0]                                                      |                9 |             52 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_pf_i2c_rst[0]                                                      |               10 |             52 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_rtc_i2c_rst_reg_n_0                                                |               11 |             52 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_rst_reg_n_0                                                |                8 |             52 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[255]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[383]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[575]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[927]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[1023]                                                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[31]                                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[287]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[671]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[543]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[735]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[767]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[895]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[63]                                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[607]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[95]                                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[415]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[127]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[319]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[863]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[319]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[255]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[383]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[511]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               17 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[415]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[511]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[607]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[639]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[223]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[287]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[191]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[351]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[447]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[671]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[703]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[767]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[959]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[1055]                                                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[991]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[479]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[479]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[575]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[799]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[831]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[703]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               16 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[863]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[927]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               18 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[959]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1023]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[831]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[351]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[991]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1055]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1087]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1119]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[639]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[1087]                                                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               16 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[543]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[895]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[799]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1151]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1503]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[959]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               17 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[607]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[991]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[1055]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1439]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[447]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1535]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1407]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1567]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[1023]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[1087]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1183]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1247]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1855]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1791]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[543]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[319]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[287]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[127]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[223]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[575]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1759]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1599]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1695]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[31]                                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[159]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[191]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1727]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[415]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[255]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[479]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[703]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[735]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[63]                                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1375]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1631]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1311]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[511]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[95]                                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[767]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1215]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1343]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1471]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1823]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[351]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[671]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               18 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[383]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[799]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1279]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[639]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[1663]                                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[831]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[863]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               20 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[895]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__3[927]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                6 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt[0]_i_1__37_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u17[0].udeb17/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u17[0].udeb17/cnt[0]_i_1__7_n_0                             |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u17[1].udeb17/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u17[1].udeb17/cnt[0]_i_1__6_n_0                             |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u05[1].udeb05/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u05[1].udeb05/cnt[0]_i_1__34_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u03[0].udeb03/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u03[0].udeb03/cnt[0]_i_1__39_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u03[0].udeb03/reg_phs_out_time_reg[0]_0                                         | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u03[1].udeb03/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u03[1].udeb03/cnt[0]_i_1__38_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u03[1].udeb03/E[0]                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               20 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u05[0].udeb05/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u05[0].udeb05/cnt[0]_i_1__35_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt[0]_i_1__36_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u15[0].udeb15/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u15[0].udeb15/cnt[0]_i_1__11_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u15[1].udeb15/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u15[1].udeb15/cnt[0]_i_1__10_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u16[0].udeb16/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u16[0].udeb16/cnt[0]_i_1__9_n_0                             |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u16[1].udeb16/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u16[1].udeb16/cnt[0]_i_1__8_n_0                             |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[1].udeb08/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[1].udeb08/cnt[0]_i_1__26_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt[0]_i_1__25_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[3].udeb08/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[3].udeb08/cnt[0]_i_1__24_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[0].udeb10/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[0].udeb10/cnt[0]_i_1__23_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[1].udeb10/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[1].udeb10/cnt[0]_i_1__22_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u06[0].udeb06/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u06[0].udeb06/cnt[0]_i_1__33_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u06[1].udeb06/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u06[1].udeb06/cnt[0]_i_1__32_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[0].udeb07/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[0].udeb07/cnt[0]_i_1__31_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt[0]_i_1__30_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[2].udeb07/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[2].udeb07/cnt[0]_i_1__29_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[3].udeb07/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[3].udeb07/cnt[0]_i_1__28_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[0].udeb08/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[0].udeb08/cnt[0]_i_1__27_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u18[1].udeb18/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u18[1].udeb18/cnt[0]_i_1__4_n_0                             |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u20[0].uholdup1/up_status                                                       | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u20[0].uholdup1/cnt[0]_i_1__3_n_0                           |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt[0]_i_1__21_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[3].udeb10/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[3].udeb10/cnt[0]_i_1__20_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u11[0].udeb11/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u11[0].udeb11/cnt[0]_i_1__19_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u11[1].udeb11/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u11[1].udeb11/cnt[0]_i_1__18_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u11[2].udeb11/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u11[2].udeb11/cnt[0]_i_1__17_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u11[3].udeb11/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u11[3].udeb11/cnt[0]_i_1__16_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u14[0].udeb14/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u14[0].udeb14/cnt[0]_i_1__15_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u14[1].udeb14/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u14[1].udeb14/cnt[0]_i_1__14_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u14[2].udeb14/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u14[2].udeb14/cnt[0]_i_1__13_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u14[3].udeb14/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u14[3].udeb14/cnt[0]_i_1__12_n_0                            |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u18[0].udeb18/cnt_run                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u18[0].udeb18/cnt[0]_i_1__5_n_0                             |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u20[1].uholdup1/up_status                                                       | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u20[1].uholdup1/cnt[0]_i_1__2_n_0                           |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u20[2].uholdup1/up_status                                                       | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u20[2].uholdup1/cnt[0]_i_1__1_n_0                           |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u20[3].uholdup1/up_status                                                       | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u20[3].uholdup1/cnt[0]_i_1__0_n_0                           |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[3].u_usm_sample/p_1_in                                                         | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[3].reg_usm_rst_reg_n_0_[3]                               |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm_sample/p_1_in                                                         | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[1].reg_usm_rst_reg_n_0_[1]                               |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/p_1_in                                                         | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[0].reg_usm_rst_reg_n_0_[0]                               |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm/s_time_out_cnt[0]_i_2_n_0                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm/s_time_out_cnt[0]_i_1__2_n_0                      |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm/o_move_pulse[0]_i_2_n_0                                               | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm/o_move_pulse[0]_i_1__2_n_0                        |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[3].u_usm/s_time_out_cnt[0]_i_2__1_n_0                                          | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[3].u_usm/s_time_out_cnt[0]_i_1__0_n_0                      |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm/o_move_pulse[0]_i_2__2_n_0                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm/o_move_pulse[0]_i_1__0_n_0                        |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm/s_time_out_cnt[0]_i_2__2_n_0                                          | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm/s_time_out_cnt[0]_i_1__1_n_0                      |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/p_1_in                                                         | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[2].reg_usm_rst_reg_n_0_[2]                               |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/intv_cnt[0]_i_1__0_n_0                     |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s_reg_usm_sample_vald_posedge                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[0].reg_usm_rst_reg_n_0_[0]                               |                6 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s_reg_usm_sample_vald_posedge_1                                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[2].reg_usm_rst_reg_n_0_[2]                               |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s_reg_usm_sample_vald_posedge_11                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[1].reg_usm_rst_reg_n_0_[1]                               |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s_reg_usm_sample_vald_posedge_13                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[3].reg_usm_rst_reg_n_0_[3]                               |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[1].u_cur_meas/s_clk_cnt[0]_i_1__2_n_0      |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[0].u_cur_meas/s_clk_cnt[0]_i_1__3_n_0      |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u15[0].udeb15/s_cnt_reg[31][0]                              |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm_sample/intv_cnt[0]_i_1__1_n_0                     |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/intv_cnt[0]_i_1_n_0                        |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[3].u_usm_sample/intv_cnt[0]_i_1__2_n_0                     |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_pw[31]_i_1_n_0                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               17 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_cfg_pulse[63]_i_1_n_0                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               17 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_cfg_pulse[31]_i_1_n_0                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               17 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_pw[63]_i_1_n_0                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               20 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_cfg_pulse[127]_i_1_n_0                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_usm_cfg_pulse[95]_i_1_n_0                                                              | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               22 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_rtc_i2c_wr_buf__0[32]                                                                  | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_rtc_i2c_wr_buf__0[64]                                                                  | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_rtc_i2c_wr_buf__0[96]                                                                  | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_rtc_i2c_wr_buf__0[128]                                                                 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               16 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_rtc_i2c_wr_buf__0[31]                                                                  | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[3].reg_usm_sample_intv[127]_i_1_n_0                                          | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].cf_i2c_master_inst/axi_rdata_reg[31]_0                                  | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               22 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[3].u_usm/o_move_pulse[0]_i_2__1_n_0                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[3].u_usm/o_move_pulse[0]_i_1__1_n_0                        |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm/o_move_pulse[0]_i_2__0_n_0                                            | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm/o_move_pulse[0]_i_1_n_0                           |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm/s_time_out_cnt[0]_i_2__0_n_0                                          | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm/s_time_out_cnt[0]_i_1_n_0                         |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[0].reg_usm_sample_intv[31]_i_1_n_0                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[0].reg_usm_sample_limit_val[31]_i_1_n_0                                      | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[1].reg_usm_sample_intv[63]_i_1_n_0                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[1].reg_usm_sample_limit_val[63]_i_1_n_0                                      | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[3].reg_usm_sample_limit_val[127]_i_1_n_0                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[2].reg_usm_sample_intv[95]_i_1_n_0                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[2].reg_usm_sample_limit_val[95]_i_1_n_0                                      | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                       |                8 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[31]                                                                                 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[127]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               10 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[63]                                                                                 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               13 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[95]                                                                                 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               15 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[159]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |                9 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[191]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               14 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[223]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[735]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in[447]                                                                                | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |               11 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/p_0_in__0[159]                                                                             | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               12 |             64 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                       |               10 |             66 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                       |                9 |             66 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                       |                8 |             66 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                       |                9 |             66 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[0].reg_usm_rst_reg_n_0_[0]                               |               14 |             82 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[2].reg_usm_rst_reg_n_0_[2]                               |               16 |             82 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[3].reg_usm_rst_reg_n_0_[3]                               |               17 |             82 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_reg_write[1].reg_usm_rst_reg_n_0_[1]                               |               16 |             82 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                       |                8 |             90 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                       |                9 |             90 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               45 |            112 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/dna_out0                                                                      | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               14 |            114 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               16 |            122 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr[12]_i_1_n_0                                                                                     | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/SR[0]                                                     |               40 |            148 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_zynq_gen_rst                                                       |              105 |            304 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           |                                                                                                                                       |             1731 |           8812 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


