// Seed: 1048548241
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1 ps
module module_0 (
    input tri   id_0,
    input logic id_1,
    input logic id_2
);
  type_7(
      id_2
  );
  logic id_3;
  assign id_3 = id_0[1];
  assign id_3 = 1;
endmodule
