/*
 * Generated by Bluespec Compiler (build 6a8cedf)
 * 
 * On Sat May 23 14:42:28 CST 2020
 * 
 */
#include "bluesim_primitives.h"
#include "mkTestbench_pipe.h"


/* String declarations */
static std::string const __str_literal_7("**************************************************************************",
					 74u);
static std::string const __str_literal_8("1:fetch", 7u);
static std::string const __str_literal_10("2:decode", 8u);
static std::string const __str_literal_12("3:execute", 9u);
static std::string const __str_literal_15("4:mem", 5u);
static std::string const __str_literal_23("5:write back", 12u);
static std::string const __str_literal_18("LW:addr is %0d, data is %0d", 27u);
static std::string const __str_literal_26("RegFile:write %0d in %0d", 24u);
static std::string const __str_literal_16("addr:%0d", 8u);
static std::string const __str_literal_3("dmem0.txt", 9u);
static std::string const __str_literal_19("dmem0.upd(%0d,%b)", 17u);
static std::string const __str_literal_4("dmem1.txt", 9u);
static std::string const __str_literal_20("dmem1.upd(%0d,%b)", 17u);
static std::string const __str_literal_5("dmem2.txt", 9u);
static std::string const __str_literal_21("dmem2.upd(%0d,%b)", 17u);
static std::string const __str_literal_6("dmem3.txt", 9u);
static std::string const __str_literal_22("dmem3.upd(%0d,%b)", 17u);
static std::string const __str_literal_25("if valid,write %0d in %0d", 25u);
static std::string const __str_literal_2("imem_add.txt", 12u);
static std::string const __str_literal_11("instr:%b", 8u);
static std::string const __str_literal_9("pc is %b", 8u);
static std::string const __str_literal_24("rd_valid:%b", 11u);
static std::string const __str_literal_1("regfile.txt", 11u);
static std::string const __str_literal_13("rs1_val:%0d", 11u);
static std::string const __str_literal_14("rs2_val:%0d", 11u);
static std::string const __str_literal_17("val :%0d", 8u);


/* Constructor */
MOD_mkTestbench_pipe::MOD_mkTestbench_pipe(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_regfile_flag(simHdl, "regfile_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_regfile_regfile(simHdl,
			 "regfile_regfile",
			 this,
			 __str_literal_1,
			 5u,
			 32u,
			 (tUInt8)0u,
			 (tUInt8)31u,
			 (tUInt8)0u),
    INST_s1_imem(simHdl, "s1_imem", this, __str_literal_2, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s1_reg_if_id(simHdl, "s1_reg_if_id", this, 64u),
    INST_s1_reg_pc(simHdl, "s1_reg_pc", this, 32u, 0u, (tUInt8)0u),
    INST_s2_reg_id_ex(simHdl, "s2_reg_id_ex", this, 236u),
    INST_s3_reg_ex_mem(simHdl, "s3_reg_ex_mem", this, 106u),
    INST_s4_dmem0(simHdl, "s4_dmem0", this, __str_literal_3, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s4_dmem1(simHdl, "s4_dmem1", this, __str_literal_4, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s4_dmem2(simHdl, "s4_dmem2", this, __str_literal_5, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s4_dmem3(simHdl, "s4_dmem3", this, __str_literal_6, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s4_reg_mem_wb(simHdl, "s4_reg_mem_wb", this, 38u),
    INST_step(simHdl, "step", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_s2_reg_id_ex___d53(236u),
    DEF_s3_reg_ex_mem___d158(106u),
    DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52(236u),
    DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44(140u),
    DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43(123u),
    DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42(96u),
    DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157(106u),
    DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156(71u),
    DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41(74u)
{
  symbol_count = 20u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTestbench_pipe::init_symbols_0()
{
  init_symbol(&symbols[0u], "b__h4634", SYM_DEF, &DEF_b__h4634, 32u);
  init_symbol(&symbols[1u], "CAN_FIRE_RL_done", SYM_DEF, &DEF_CAN_FIRE_RL_done, 1u);
  init_symbol(&symbols[2u], "CAN_FIRE_RL_pipe", SYM_DEF, &DEF_CAN_FIRE_RL_pipe, 1u);
  init_symbol(&symbols[3u], "RL_done", SYM_RULE);
  init_symbol(&symbols[4u], "RL_pipe", SYM_RULE);
  init_symbol(&symbols[5u], "regfile_flag", SYM_MODULE, &INST_regfile_flag);
  init_symbol(&symbols[6u], "regfile_regfile", SYM_MODULE, &INST_regfile_regfile);
  init_symbol(&symbols[7u], "s1_imem", SYM_MODULE, &INST_s1_imem);
  init_symbol(&symbols[8u], "s1_reg_if_id", SYM_MODULE, &INST_s1_reg_if_id);
  init_symbol(&symbols[9u], "s1_reg_pc", SYM_MODULE, &INST_s1_reg_pc);
  init_symbol(&symbols[10u], "s2_reg_id_ex", SYM_MODULE, &INST_s2_reg_id_ex);
  init_symbol(&symbols[11u], "s3_reg_ex_mem", SYM_MODULE, &INST_s3_reg_ex_mem);
  init_symbol(&symbols[12u], "s4_dmem0", SYM_MODULE, &INST_s4_dmem0);
  init_symbol(&symbols[13u], "s4_dmem1", SYM_MODULE, &INST_s4_dmem1);
  init_symbol(&symbols[14u], "s4_dmem2", SYM_MODULE, &INST_s4_dmem2);
  init_symbol(&symbols[15u], "s4_dmem3", SYM_MODULE, &INST_s4_dmem3);
  init_symbol(&symbols[16u], "s4_reg_mem_wb", SYM_MODULE, &INST_s4_reg_mem_wb);
  init_symbol(&symbols[17u], "step", SYM_MODULE, &INST_step);
  init_symbol(&symbols[18u], "WILL_FIRE_RL_done", SYM_DEF, &DEF_WILL_FIRE_RL_done, 1u);
  init_symbol(&symbols[19u], "WILL_FIRE_RL_pipe", SYM_DEF, &DEF_WILL_FIRE_RL_pipe, 1u);
}


/* Rule actions */

void MOD_mkTestbench_pipe::RL_pipe()
{
  tUInt64 DEF_NOT_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_3_14__ETC___d246;
  tUInt32 DEF_decoded_instr_imm21_UJ__h1586;
  tUInt32 DEF_x__h1440;
  tUInt64 DEF_s1_reg_pc_PLUS_4_CONCAT_s1_imem_sub_s1_reg_pc__ETC___d12;
  tUInt32 DEF_decoded_instr_imm13_SB__h1584;
  tUInt32 DEF_x__h1797;
  tUInt32 DEF_decoded_instr_funct10__h1581;
  tUInt32 DEF_x__h1409;
  tUInt32 DEF_step_54_PLUS_1___d255;
  tUInt32 DEF__0_CONCAT_s2_reg_id_ex_3_BITS_149_TO_138_11___d121;
  tUInt32 DEF_b__h2645;
  tUInt32 DEF_b__h2900;
  tUInt32 DEF_s4_dmem1_sub_s3_reg_ex_mem_58_BITS_36_TO_5_59__ETC___d170;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1_62_AND__ETC___d165;
  tUInt8 DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73___d177;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d210;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d211;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d192;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d185;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d212;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d201;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d213;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d207;
  tUInt8 DEF_s4_reg_mem_wb_47_BIT_37_48_AND_NOT_s4_reg_mem__ETC___d253;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d176;
  tUInt8 DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_7_ETC___d183;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d190;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d196;
  tUInt8 DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_7_ETC___d199;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d205;
  tUInt32 DEF_x__h2433;
  tUInt8 DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d74;
  tUInt8 DEF_x_f3__h2339;
  tUInt8 DEF_x_rd__h2343;
  tUInt8 DEF_x1_avValue_rd__h3227;
  tUInt8 DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d203;
  tUInt8 DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d194;
  tUInt8 DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d209;
  tUInt32 DEF_x__h2088;
  tUInt32 DEF_x__h2083;
  tUInt32 DEF__theResult___snd_val__h2323;
  tUInt32 DEF_addr___1__h2302;
  tUInt32 DEF__theResult___snd_addr__h2324;
  tUInt32 DEF__theResult___snd_val__h2329;
  tUInt32 DEF_x__h2429;
  tUInt32 DEF_x__h2203;
  tUInt32 DEF__theResult___snd_addr__h2330;
  tUInt32 DEF_x__h2875;
  tUInt32 DEF_result___1__h2618;
  tUInt32 DEF_result___1__h2613;
  tUInt32 DEF_result___1__h2566;
  tUInt32 DEF_result___1__h2520;
  tUInt32 DEF_result___1__h2515;
  tUInt32 DEF_result___1__h2506;
  tUInt32 DEF_result___1__h2497;
  tUInt32 DEF_result___1__h2451;
  tUInt32 DEF_result___1__h2445;
  tUInt32 DEF_result___1__h2439;
  tUInt32 DEF__theResult____h2259;
  tUInt32 DEF_result___1__h2796;
  tUInt32 DEF_result___1__h2753;
  tUInt32 DEF_result___1__h2849;
  tUInt32 DEF_result___1__h2842;
  tUInt32 DEF_result___1__h2725;
  tUInt32 DEF_result___1__h2714;
  tUInt32 DEF_result___1__h2702;
  tUInt32 DEF_result___1__h2656;
  tUInt32 DEF_result___1__h2639;
  tUInt32 DEF__theResult____h2275;
  tUInt32 DEF_rv___1_rd_val__h3203;
  tUInt32 DEF_x1_avValue_rd_val__h3228;
  tUInt32 DEF_addr_byte__h3284;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173;
  tUInt32 DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d187;
  tUInt32 DEF_rv___1_rd_val__h3208;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b1___d178;
  tUInt32 DEF_load_data__h3153;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b10___d164;
  tUInt32 DEF_rv___1_rd_val__h3215;
  tUInt32 DEF_rv___1_rd_val__h3220;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1___d162;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172;
  tUInt64 DEF_s3_reg_ex_mem_58_BITS_4_TO_0_27_CONCAT_s3_reg__ETC___d241;
  tUInt64 DEF_IF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1_62_T_ETC___d244;
  tUInt8 DEF_s4_reg_mem_wb_47_BIT_37___d248;
  tUInt8 DEF_s1_reg_if_id_3_BIT_31___d27;
  tUInt8 DEF_s3_reg_ex_mem_58_BIT_5___d179;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_6_TO_5___d174;
  tUInt8 DEF_s3_reg_ex_mem_58_BITS_70_TO_69___d161;
  tUInt8 DEF_decoded_instr_funct3__h1579;
  tUInt8 DEF_f3__h2210;
  tUInt8 DEF__read_rd__h4493;
  tUInt8 DEF_x__h1616;
  tUInt8 DEF_rd__h3058;
  tUInt8 DEF_x__h2454;
  tUInt8 DEF_x__h2660;
  tUInt8 DEF_rd__h2208;
  tUInt8 DEF_x__h1573;
  tUInt8 DEF_x__h1717;
  tUInt8 DEF_f7__h2211;
  tUInt8 DEF_op__h2209;
  tUInt8 DEF_x__h3347;
  tUInt8 DEF_x__h3878;
  tUInt8 DEF_x__h3934;
  tUInt8 DEF_x__h3976;
  tUInt32 DEF_x__h1678;
  tUInt32 DEF_imm12_S__h2213;
  tUInt32 DEF_imm12_I__h2212;
  tUInt32 DEF_decoded_instr_imm20_U__h1585;
  tUInt32 DEF__read_rd_val__h4494;
  tUInt32 DEF__read_instr__h1522;
  tUInt32 DEF_x__h1565;
  tUInt32 DEF__read_val__h3005;
  tUInt32 DEF__read_rs2_val__h2145;
  tUInt32 DEF__read_rs1_val__h2144;
  tUInt32 DEF_pc__h2204;
  tUInt8 DEF_x__h1445;
  tUInt32 DEF_i__h1446;
  tUInt8 DEF_x__h1447;
  tUInt32 DEF_i__h1466;
  tUInt8 DEF_x__h1467;
  tUInt32 DEF_i__h1469;
  tUInt8 DEF_x__h1470;
  tUInt8 DEF_x__h3175;
  tUInt8 DEF_x__h3176;
  tUInt8 DEF_x__h3177;
  tUInt32 DEF__read_addr__h3006;
  tUInt8 DEF_x__h3178;
  tUInt8 DEF_rs2__h1543;
  tUInt32 DEF_x__h2090;
  tUInt8 DEF_rs1__h1542;
  tUInt32 DEF_x__h2087;
  tUInt32 DEF_pc_temp__h1375;
  tUInt64 DEF_s4_reg_mem_wb___d247;
  tUInt64 DEF_s1_reg_if_id___d13;
  tUInt8 DEF_f3__h3059;
  DEF_s2_reg_id_ex___d53 = INST_s2_reg_id_ex.METH_read();
  DEF_s3_reg_ex_mem___d158 = INST_s3_reg_ex_mem.METH_read();
  DEF_f3__h3059 = DEF_s3_reg_ex_mem___d158.get_bits_in_word8(2u, 7u, 3u);
  DEF_s1_reg_if_id___d13 = INST_s1_reg_if_id.METH_read();
  DEF_pc_temp__h1375 = INST_s1_reg_pc.METH_read();
  DEF_s4_reg_mem_wb___d247 = INST_s4_reg_mem_wb.METH_read();
  DEF_rs1__h1542 = (tUInt8)((tUInt8)31u & (DEF_s1_reg_if_id___d13 >> 15u));
  DEF_x__h2087 = INST_regfile_regfile.METH_sub(DEF_rs1__h1542);
  DEF_rs2__h1543 = (tUInt8)((tUInt8)31u & (DEF_s1_reg_if_id___d13 >> 20u));
  DEF_x__h2090 = INST_regfile_regfile.METH_sub(DEF_rs2__h1543);
  DEF_b__h4634 = INST_step.METH_read();
  DEF__read_addr__h3006 = primExtract32(32u, 106u, DEF_s3_reg_ex_mem___d158, 32u, 36u, 32u, 5u);
  DEF_x__h3178 = INST_s4_dmem0.METH_sub(DEF__read_addr__h3006);
  DEF_x__h3177 = INST_s4_dmem1.METH_sub(DEF__read_addr__h3006);
  DEF_x__h3176 = INST_s4_dmem2.METH_sub(DEF__read_addr__h3006);
  DEF_x__h3175 = INST_s4_dmem3.METH_sub(DEF__read_addr__h3006);
  DEF_i__h1469 = DEF_pc_temp__h1375 + 3u;
  DEF_x__h1470 = INST_s1_imem.METH_sub(DEF_i__h1469);
  DEF_i__h1466 = DEF_pc_temp__h1375 + 2u;
  DEF_x__h1467 = INST_s1_imem.METH_sub(DEF_i__h1466);
  DEF_i__h1446 = DEF_pc_temp__h1375 + 1u;
  DEF_x__h1447 = INST_s1_imem.METH_sub(DEF_i__h1446);
  DEF_x__h1445 = INST_s1_imem.METH_sub(DEF_pc_temp__h1375);
  DEF_pc__h2204 = primExtract32(32u, 236u, DEF_s2_reg_id_ex___d53, 32u, 235u, 32u, 204u);
  DEF__read_rs1_val__h2144 = DEF_s2_reg_id_ex___d53.get_whole_word(1u);
  DEF__read_rs2_val__h2145 = DEF_s2_reg_id_ex___d53.get_whole_word(0u);
  DEF__read_val__h3005 = primExtract32(32u, 106u, DEF_s3_reg_ex_mem___d158, 32u, 68u, 32u, 37u);
  DEF__read_instr__h1522 = (tUInt32)(DEF_s1_reg_if_id___d13);
  DEF_x__h1565 = (tUInt32)(DEF_s1_reg_if_id___d13 >> 32u);
  DEF__read_rd_val__h4494 = (tUInt32)(DEF_s4_reg_mem_wb___d247);
  DEF_decoded_instr_imm20_U__h1585 = (tUInt32)(1048575u & (DEF_s1_reg_if_id___d13 >> 12u));
  DEF_imm12_I__h2212 = DEF_s2_reg_id_ex___d53.get_bits_in_word32(4u, 10u, 12u);
  DEF_imm12_S__h2213 = primExtract32(12u, 236u, DEF_s2_reg_id_ex___d53, 32u, 137u, 32u, 126u);
  DEF_x__h1678 = (tUInt32)(4095u & (DEF_s1_reg_if_id___d13 >> 20u));
  DEF_x__h3976 = primExtract8(8u, 106u, DEF_s3_reg_ex_mem___d158, 32u, 68u, 32u, 61u);
  DEF_x__h3878 = DEF_s3_reg_ex_mem___d158.get_bits_in_word8(1u, 13u, 8u);
  DEF_x__h3934 = DEF_s3_reg_ex_mem___d158.get_bits_in_word8(1u, 21u, 8u);
  DEF_x__h3347 = DEF_s3_reg_ex_mem___d158.get_bits_in_word8(1u, 5u, 8u);
  DEF_f7__h2211 = DEF_s2_reg_id_ex___d53.get_bits_in_word8(5u, 0u, 7u);
  DEF_op__h2209 = DEF_s2_reg_id_ex___d53.get_bits_in_word8(6u, 5u, 7u);
  DEF_x__h1717 = (tUInt8)((tUInt8)127u & (DEF_s1_reg_if_id___d13 >> 25u));
  DEF_x__h1573 = (tUInt8)((tUInt8)127u & DEF_s1_reg_if_id___d13);
  DEF_rd__h2208 = DEF_s2_reg_id_ex___d53.get_bits_in_word8(6u, 0u, 5u);
  DEF_x__h2660 = DEF_s2_reg_id_ex___d53.get_bits_in_word8(4u, 10u, 5u);
  DEF_x__h2454 = DEF_s2_reg_id_ex___d53.get_bits_in_word8(0u, 0u, 5u);
  DEF_rd__h3058 = DEF_s3_reg_ex_mem___d158.get_bits_in_word8(0u, 0u, 5u);
  DEF__read_rd__h4493 = (tUInt8)((tUInt8)31u & (DEF_s4_reg_mem_wb___d247 >> 32u));
  DEF_x__h1616 = (tUInt8)((tUInt8)31u & (DEF_s1_reg_if_id___d13 >> 7u));
  DEF_f3__h2210 = DEF_s2_reg_id_ex___d53.get_bits_in_word8(5u, 7u, 3u);
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69___d161 = DEF_s3_reg_ex_mem___d158.get_bits_in_word8(2u, 5u, 2u);
  DEF_decoded_instr_funct3__h1579 = (tUInt8)((tUInt8)7u & (DEF_s1_reg_if_id___d13 >> 12u));
  DEF_s3_reg_ex_mem_58_BITS_6_TO_5___d174 = DEF_s3_reg_ex_mem___d158.get_bits_in_word8(0u, 5u, 2u);
  DEF_s3_reg_ex_mem_58_BIT_5___d179 = DEF_s3_reg_ex_mem___d158.get_bits_in_word8(0u, 5u, 1u);
  DEF_s1_reg_if_id_3_BIT_31___d27 = (tUInt8)((tUInt8)1u & (DEF_s1_reg_if_id___d13 >> 31u));
  DEF_s4_reg_mem_wb_47_BIT_37___d248 = (tUInt8)(DEF_s4_reg_mem_wb___d247 >> 37u);
  DEF_s3_reg_ex_mem_58_BITS_4_TO_0_27_CONCAT_s3_reg__ETC___d241 = 137438953471llu & ((((tUInt64)(DEF_rd__h3058)) << 32u) | (tUInt64)(DEF__read_val__h3005));
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1___d162 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69___d161 == (tUInt8)1u;
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69___d161 == (tUInt8)2u;
  DEF_rv___1_rd_val__h3215 = (tUInt32)(DEF_x__h3178);
  DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b10___d164 = DEF_f3__h3059 == (tUInt8)2u;
  DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b1___d178 = DEF_f3__h3059 == (tUInt8)1u;
  DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 = DEF_f3__h3059 == (tUInt8)0u;
  DEF_addr_byte__h3284 = primShiftR32(32u, 32u, (tUInt32)(DEF__read_addr__h3006), 32u, 2u);
  DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d187 = DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 ? DEF_addr_byte__h3284 : DEF__read_addr__h3006;
  DEF_rv___1_rd_val__h3203 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h3178));
  DEF_result___1__h2656 = primShiftL32(32u,
				       32u,
				       (tUInt32)(DEF__read_rs1_val__h2144),
				       5u,
				       (tUInt8)(DEF_x__h2660));
  DEF_result___1__h2753 = primShiftRA32(32u,
					32u,
					(tUInt32)(DEF__read_rs1_val__h2144),
					5u,
					(tUInt8)(DEF_x__h2660));
  DEF_result___1__h2796 = primShiftR32(32u,
				       32u,
				       (tUInt32)(DEF__read_rs1_val__h2144),
				       5u,
				       (tUInt8)(DEF_x__h2660));
  DEF_result___1__h2439 = DEF__read_rs1_val__h2144 + DEF__read_rs2_val__h2145;
  DEF_result___1__h2451 = primShiftL32(32u,
				       32u,
				       (tUInt32)(DEF__read_rs1_val__h2144),
				       5u,
				       (tUInt8)(DEF_x__h2454));
  DEF_result___1__h2445 = DEF__read_rs1_val__h2144 - DEF__read_rs2_val__h2145;
  DEF_result___1__h2497 = primSLT8(1u,
				   32u,
				   (tUInt32)(DEF__read_rs1_val__h2144),
				   32u,
				   (tUInt32)(DEF__read_rs2_val__h2145)) ? 1u : 0u;
  DEF_result___1__h2506 = DEF__read_rs1_val__h2144 < DEF__read_rs2_val__h2145 ? 1u : 0u;
  DEF_result___1__h2515 = DEF__read_rs1_val__h2144 ^ DEF__read_rs2_val__h2145;
  DEF_result___1__h2520 = primShiftR32(32u,
				       32u,
				       (tUInt32)(DEF__read_rs1_val__h2144),
				       5u,
				       (tUInt8)(DEF_x__h2454));
  DEF_result___1__h2566 = primShiftRA32(32u,
					32u,
					(tUInt32)(DEF__read_rs1_val__h2144),
					5u,
					(tUInt8)(DEF_x__h2454));
  DEF_result___1__h2613 = DEF__read_rs1_val__h2144 | DEF__read_rs2_val__h2145;
  DEF_result___1__h2618 = DEF__read_rs1_val__h2144 & DEF__read_rs2_val__h2145;
  DEF_x__h2203 = DEF_pc__h2204;
  DEF__theResult___snd_val__h2323 = DEF__read_rs2_val__h2145;
  DEF__theResult___snd_val__h2329 = DEF__theResult___snd_val__h2323;
  DEF_x__h2083 = DEF_rs1__h1542 == (tUInt8)0u ? 0u : DEF_x__h2087;
  DEF_x__h2088 = DEF_rs2__h1543 == (tUInt8)0u ? 0u : DEF_x__h2090;
  DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d209 = DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 ? DEF_x__h3347 : DEF_x__h3976;
  DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d194 = DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 ? DEF_x__h3347 : DEF_x__h3878;
  DEF_x_f3__h2339 = DEF_f3__h2210;
  DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d203 = DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 ? DEF_x__h3347 : DEF_x__h3934;
  DEF_x1_avValue_rd__h3227 = DEF_rd__h3058;
  DEF_x_rd__h2343 = DEF_rd__h2208;
  switch (DEF_op__h2209) {
  case (tUInt8)19u:
  case (tUInt8)51u:
    DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d74 = (tUInt8)0u;
    break;
  case (tUInt8)3u:
    DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d74 = (tUInt8)1u;
    break;
  case (tUInt8)35u:
    DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d74 = (tUInt8)2u;
    break;
  default:
    DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d74 = (tUInt8)3u;
  }
  DEF_x__h2433 = 1023u & ((((tUInt32)(DEF_f7__h2211)) << 3u) | (tUInt32)(DEF_f3__h2210));
  switch (DEF_x__h2433) {
  case 0u:
    DEF__theResult____h2259 = DEF_result___1__h2439;
    break;
  case 256u:
    DEF__theResult____h2259 = DEF_result___1__h2445;
    break;
  case 1u:
    DEF__theResult____h2259 = DEF_result___1__h2451;
    break;
  case 2u:
    DEF__theResult____h2259 = DEF_result___1__h2497;
    break;
  case 3u:
    DEF__theResult____h2259 = DEF_result___1__h2506;
    break;
  case 4u:
    DEF__theResult____h2259 = DEF_result___1__h2515;
    break;
  case 5u:
    DEF__theResult____h2259 = DEF_result___1__h2520;
    break;
  case 261u:
    DEF__theResult____h2259 = DEF_result___1__h2566;
    break;
  case 6u:
    DEF__theResult____h2259 = DEF_result___1__h2613;
    break;
  default:
    DEF__theResult____h2259 = DEF_result___1__h2618;
  }
  DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d205 = DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 && DEF_s3_reg_ex_mem_58_BITS_6_TO_5___d174 == (tUInt8)3u;
  DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d196 = DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 && DEF_s3_reg_ex_mem_58_BITS_6_TO_5___d174 == (tUInt8)2u;
  DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d190 = DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 && DEF_s3_reg_ex_mem_58_BITS_6_TO_5___d174 == (tUInt8)1u;
  DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d176 = DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 && DEF_s3_reg_ex_mem_58_BITS_6_TO_5___d174 == (tUInt8)0u;
  DEF_s4_reg_mem_wb_47_BIT_37_48_AND_NOT_s4_reg_mem__ETC___d253 = DEF_s4_reg_mem_wb_47_BIT_37___d248 && !(DEF__read_rd__h4493 == (tUInt8)0u);
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d213 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172 && DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d205;
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d212 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172 && DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d196;
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d211 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172 && DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d190;
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d210 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172 && DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d176;
  DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73___d177 = !DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173;
  DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_7_ETC___d199 = DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73___d177 && ((DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b1___d178 && DEF_s3_reg_ex_mem_58_BIT_5___d179) || DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b10___d164);
  DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_7_ETC___d183 = DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73___d177 && ((DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b1___d178 && !DEF_s3_reg_ex_mem_58_BIT_5___d179) || DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b10___d164);
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d207 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172 && (DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d205 || DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_7_ETC___d199);
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d201 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172 && (DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d196 || DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_7_ETC___d199);
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d185 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172 && (DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d176 || DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_7_ETC___d183);
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d192 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2___d172 && (DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_AN_ETC___d190 || DEF_NOT_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_7_ETC___d183);
  DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1_62_AND__ETC___d165 = DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1___d162 && DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b10___d164;
  DEF_b__h2900 = primSignExt32(32u, 12u, (tUInt32)(DEF_imm12_S__h2213));
  DEF_addr___1__h2302 = DEF__read_rs1_val__h2144 + DEF_b__h2900;
  DEF__theResult___snd_addr__h2324 = DEF_addr___1__h2302;
  DEF_s4_dmem1_sub_s3_reg_ex_mem_58_BITS_36_TO_5_59__ETC___d170 = 65535u & ((((tUInt32)(DEF_x__h3177)) << 8u) | (tUInt32)(DEF_x__h3178));
  DEF_rv___1_rd_val__h3220 = DEF_s4_dmem1_sub_s3_reg_ex_mem_58_BITS_36_TO_5_59__ETC___d170;
  DEF_load_data__h3153 = ((((tUInt32)(DEF_x__h3175)) << 24u) | (((tUInt32)(DEF_x__h3176)) << 16u)) | DEF_s4_dmem1_sub_s3_reg_ex_mem_58_BITS_36_TO_5_59__ETC___d170;
  DEF_rv___1_rd_val__h3208 = primSignExt32(32u,
					   16u,
					   (tUInt32)(DEF_s4_dmem1_sub_s3_reg_ex_mem_58_BITS_36_TO_5_59__ETC___d170));
  switch (DEF_f3__h3059) {
  case (tUInt8)0u:
    DEF_x1_avValue_rd_val__h3228 = DEF_rv___1_rd_val__h3203;
    break;
  case (tUInt8)1u:
    DEF_x1_avValue_rd_val__h3228 = DEF_rv___1_rd_val__h3208;
    break;
  case (tUInt8)2u:
    DEF_x1_avValue_rd_val__h3228 = DEF_load_data__h3153;
    break;
  case (tUInt8)4u:
    DEF_x1_avValue_rd_val__h3228 = DEF_rv___1_rd_val__h3215;
    break;
  case (tUInt8)5u:
    DEF_x1_avValue_rd_val__h3228 = DEF_rv___1_rd_val__h3220;
    break;
  default:
    DEF_x1_avValue_rd_val__h3228 = DEF__read_val__h3005;
  }
  switch (DEF_s3_reg_ex_mem_58_BITS_70_TO_69___d161) {
  case (tUInt8)1u:
    DEF_IF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1_62_T_ETC___d244 = 137438953471llu & ((((tUInt64)(DEF_x1_avValue_rd__h3227)) << 32u) | (tUInt64)(DEF_x1_avValue_rd_val__h3228));
    break;
  default:
    DEF_IF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1_62_T_ETC___d244 = DEF_s3_reg_ex_mem_58_BITS_4_TO_0_27_CONCAT_s3_reg__ETC___d241;
  }
  DEF_b__h2645 = primSignExt32(32u, 12u, (tUInt32)(DEF_imm12_I__h2212));
  DEF_result___1__h2639 = DEF__read_rs1_val__h2144 + DEF_b__h2645;
  DEF_result___1__h2702 = primSLT8(1u,
				   32u,
				   (tUInt32)(DEF__read_rs1_val__h2144),
				   32u,
				   (tUInt32)(DEF_b__h2645)) ? 1u : 0u;
  DEF__theResult___snd_addr__h2330 = DEF_op__h2209 == (tUInt8)3u ? DEF_result___1__h2639 : DEF__theResult___snd_addr__h2324;
  DEF_x__h2875 = DEF__theResult___snd_addr__h2330;
  DEF__0_CONCAT_s2_reg_id_ex_3_BITS_149_TO_138_11___d121 = DEF_imm12_I__h2212;
  DEF_result___1__h2714 = DEF__read_rs1_val__h2144 < DEF__0_CONCAT_s2_reg_id_ex_3_BITS_149_TO_138_11___d121 ? 1u : 0u;
  DEF_result___1__h2725 = DEF__read_rs1_val__h2144 ^ DEF__0_CONCAT_s2_reg_id_ex_3_BITS_149_TO_138_11___d121;
  DEF_result___1__h2842 = DEF__read_rs1_val__h2144 | DEF__0_CONCAT_s2_reg_id_ex_3_BITS_149_TO_138_11___d121;
  DEF_result___1__h2849 = DEF__read_rs1_val__h2144 & DEF__0_CONCAT_s2_reg_id_ex_3_BITS_149_TO_138_11___d121;
  switch (DEF_f3__h2210) {
  case (tUInt8)0u:
    DEF__theResult____h2275 = DEF_result___1__h2639;
    break;
  case (tUInt8)1u:
    DEF__theResult____h2275 = DEF_result___1__h2656;
    break;
  case (tUInt8)2u:
    DEF__theResult____h2275 = DEF_result___1__h2702;
    break;
  case (tUInt8)3u:
    DEF__theResult____h2275 = DEF_result___1__h2714;
    break;
  case (tUInt8)4u:
    DEF__theResult____h2275 = DEF_result___1__h2725;
    break;
  case (tUInt8)5u:
    DEF__theResult____h2275 = DEF_s2_reg_id_ex___d53.get_bits_in_word8(4u,
								       20u,
								       1u) ? DEF_result___1__h2753 : DEF_result___1__h2796;
    break;
  case (tUInt8)6u:
    DEF__theResult____h2275 = DEF_result___1__h2842;
    break;
  default:
    DEF__theResult____h2275 = DEF_result___1__h2849;
  }
  switch (DEF_op__h2209) {
  case (tUInt8)51u:
    DEF_x__h2429 = DEF__theResult____h2259;
    break;
  case (tUInt8)19u:
    DEF_x__h2429 = DEF__theResult____h2275;
    break;
  default:
    DEF_x__h2429 = DEF__theResult___snd_val__h2329;
  }
  DEF_step_54_PLUS_1___d255 = DEF_b__h4634 + 1u;
  DEF_x__h1409 = DEF_pc_temp__h1375 + 4u;
  DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156.set_bits_in_word((tUInt8)127u & ((DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d74 << 5u) | (tUInt8)(DEF_x__h2429 >> 27u)),
										 2u,
										 0u,
										 7u).set_whole_word((((tUInt32)(134217727u & DEF_x__h2429)) << 5u) | (tUInt32)((tUInt8)(DEF_x__h2875 >> 27u)),
												    1u).set_whole_word((((tUInt32)(134217727u & DEF_x__h2875)) << 5u) | (tUInt32)(DEF_x_rd__h2343),
														       0u);
  DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157.set_bits_in_word((tUInt32)(DEF_x__h2203 >> 22u),
										 3u,
										 0u,
										 10u).set_whole_word(((((tUInt32)(4194303u & DEF_x__h2203)) << 10u) | (((tUInt32)(DEF_x_f3__h2339)) << 7u)) | (tUInt32)(DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156.get_bits_in_word8(2u,
																																			0u,
																																			7u)),
												     2u).set_whole_word(DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156.get_whole_word(1u),
															1u).set_whole_word(DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156.get_whole_word(0u),
																	   0u);
  DEF_decoded_instr_funct10__h1581 = 1023u & ((((tUInt32)(DEF_x__h1717)) << 3u) | (tUInt32)(DEF_decoded_instr_funct3__h1579));
  DEF_x__h1797 = 4095u & ((((tUInt32)(DEF_x__h1717)) << 5u) | (tUInt32)(DEF_x__h1616));
  DEF_decoded_instr_imm13_SB__h1584 = 8191u & (((((((tUInt32)(DEF_s1_reg_if_id_3_BIT_31___d27)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_s1_reg_if_id___d13 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_s1_reg_if_id___d13 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_s1_reg_if_id___d13 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h1440 = (((((tUInt32)(DEF_x__h1445)) << 24u) | (((tUInt32)(DEF_x__h1447)) << 16u)) | (((tUInt32)(DEF_x__h1467)) << 8u)) | (tUInt32)(DEF_x__h1470);
  DEF_s1_reg_pc_PLUS_4_CONCAT_s1_imem_sub_s1_reg_pc__ETC___d12 = (((tUInt64)(DEF_x__h1409)) << 32u) | (tUInt64)(DEF_x__h1440);
  DEF_decoded_instr_imm21_UJ__h1586 = 2097151u & (((((((tUInt32)(DEF_s1_reg_if_id_3_BIT_31___d27)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_s1_reg_if_id___d13 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_s1_reg_if_id___d13 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_s1_reg_if_id___d13 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41.set_bits_in_word((tUInt32)(DEF_x__h1797 >> 2u),
										2u,
										0u,
										10u).set_whole_word(((((tUInt32)((tUInt8)((tUInt8)3u & DEF_x__h1797))) << 30u) | (DEF_decoded_instr_imm13_SB__h1584 << 17u)) | (tUInt32)(DEF_decoded_instr_imm20_U__h1585 >> 3u),
												    1u).set_whole_word(((((tUInt32)((tUInt8)((tUInt8)7u & DEF_decoded_instr_imm20_U__h1585))) << 29u) | (DEF_decoded_instr_imm21_UJ__h1586 << 8u)) | (tUInt32)((tUInt8)((tUInt8)255u & (DEF_s1_reg_if_id___d13 >> 20u))),
														       0u);
  DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42.set_whole_word(((DEF_decoded_instr_funct10__h1581 << 22u) | (DEF_x__h1678 << 10u)) | DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41.get_bits_in_word32(2u,
																												    0u,
																												    10u),
									      2u).set_whole_word(DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41.get_whole_word(1u),
												 1u).set_whole_word(DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41.get_whole_word(0u),
														    0u);
  DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43.build_concat(576460752303423487llu & (((((((tUInt64)(DEF_rs2__h1543)) << 54u) | (((tUInt64)(DEF_x__h1678)) << 42u)) | (((tUInt64)(DEF_decoded_instr_funct3__h1579)) << 39u)) | (((tUInt64)(DEF_x__h1717)) << 32u)) | (tUInt64)(DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42.get_whole_word(2u))),
									    64u,
									    59u).set_whole_word(DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42.get_whole_word(1u),
												1u).set_whole_word(DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42.get_whole_word(0u),
														   0u);
  DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44.build_concat(17592186044415llu & ((((((tUInt64)(DEF_x__h1573)) << 37u) | (((tUInt64)(DEF_x__h1616)) << 32u)) | (((tUInt64)(DEF_rs1__h1542)) << 27u)) | (tUInt64)(DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43.get_bits_in_word32(3u,
																																						0u,
																																						27u))),
									    96u,
									    44u).set_whole_word(DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43.get_whole_word(2u),
												2u).set_whole_word(DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43.get_whole_word(1u),
														   1u).set_whole_word(DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43.get_whole_word(0u),
																      0u);
  DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52.set_bits_in_word((tUInt32)(DEF_x__h1565 >> 20u),
										7u,
										0u,
										12u).set_whole_word((((tUInt32)(1048575u & DEF_x__h1565)) << 12u) | DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44.get_bits_in_word32(4u,
																												    0u,
																												    12u),
												    6u).set_whole_word(DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44.get_whole_word(3u),
														       5u).set_whole_word(DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44.get_whole_word(2u),
																	  4u).set_whole_word(DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44.get_whole_word(1u),
																			     3u).build_concat(bs_wide_tmp(96u).set_whole_word(DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44.get_whole_word(0u),
																									      2u).set_whole_word(DEF_x__h2083,
																												 1u).set_whole_word(DEF_x__h2088,
																														    0u),
																					      0u,
																					      96u);
  DEF_NOT_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_3_14__ETC___d246 = 274877906943llu & ((((tUInt64)(!(DEF_s3_reg_ex_mem_58_BITS_70_TO_69___d161 == (tUInt8)3u) && (DEF_s3_reg_ex_mem_58_BITS_70_TO_69___d161 == (tUInt8)0u || (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1___d162 && (DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0___d173 || (DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b1___d178 || (DEF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b10___d164 || (DEF_f3__h3059 == (tUInt8)4u || DEF_f3__h3059 == (tUInt8)5u)))))))) << 37u) | DEF_IF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1_62_T_ETC___d244);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_7);
    dollar_display(sim_hdl, this, "s", &__str_literal_8);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_9, DEF_pc_temp__h1375);
  }
  INST_s1_reg_pc.METH_write(DEF_x__h1409);
  INST_s1_reg_if_id.METH_write(DEF_s1_reg_pc_PLUS_4_CONCAT_s1_imem_sub_s1_reg_pc__ETC___d12);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_10);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_11, DEF__read_instr__h1522);
  }
  INST_s2_reg_id_ex.METH_write(DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_12);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_13, DEF__read_rs1_val__h2144);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_14, DEF__read_rs2_val__h2145);
  }
  INST_s3_reg_ex_mem.METH_write(DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_15);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_16, DEF__read_addr__h3006);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_17, DEF__read_val__h3005);
    if (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_1_62_AND__ETC___d165)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32",
		     &__str_literal_18,
		     DEF__read_addr__h3006,
		     DEF_load_data__h3153);
  }
  if (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d185)
    INST_s4_dmem0.METH_upd(DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d187, DEF_x__h3347);
  if (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d192)
    INST_s4_dmem1.METH_upd(DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d187,
			   DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d194);
  if (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d201)
    INST_s4_dmem2.METH_upd(DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d187,
			   DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d203);
  if (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d207)
    INST_s4_dmem3.METH_upd(DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d187,
			   DEF_IF_s3_reg_ex_mem_58_BITS_73_TO_71_63_EQ_0b0_73_ETC___d209);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d210)
      dollar_display(sim_hdl, this, "s,32,8", &__str_literal_19, DEF_addr_byte__h3284, DEF_x__h3347);
    if (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d211)
      dollar_display(sim_hdl, this, "s,32,8", &__str_literal_20, DEF_addr_byte__h3284, DEF_x__h3347);
    if (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d212)
      dollar_display(sim_hdl, this, "s,32,8", &__str_literal_21, DEF_addr_byte__h3284, DEF_x__h3347);
    if (DEF_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_2_72_AND__ETC___d213)
      dollar_display(sim_hdl, this, "s,32,8", &__str_literal_22, DEF_addr_byte__h3284, DEF_x__h3347);
  }
  INST_s4_reg_mem_wb.METH_write(DEF_NOT_s3_reg_ex_mem_58_BITS_70_TO_69_61_EQ_3_14__ETC___d246);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_23);
    dollar_display(sim_hdl, this, "s,1", &__str_literal_24, DEF_s4_reg_mem_wb_47_BIT_37___d248);
    dollar_display(sim_hdl,
		   this,
		   "s,32,5",
		   &__str_literal_25,
		   DEF__read_rd_val__h4494,
		   DEF__read_rd__h4493);
  }
  if (DEF_s4_reg_mem_wb_47_BIT_37_48_AND_NOT_s4_reg_mem__ETC___d253)
    INST_regfile_regfile.METH_upd(DEF__read_rd__h4493, DEF__read_rd_val__h4494);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_s4_reg_mem_wb_47_BIT_37___d248)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5",
		     &__str_literal_26,
		     DEF__read_rd_val__h4494,
		     DEF__read_rd__h4493);
  INST_step.METH_write(DEF_step_54_PLUS_1___d255);
}

void MOD_mkTestbench_pipe::RL_done()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_finish(sim_hdl, "32", 1u);
}


/* Methods */


/* Reset routines */

void MOD_mkTestbench_pipe::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_step.reset_RST(ARG_rst_in);
  INST_s1_reg_pc.reset_RST(ARG_rst_in);
  INST_regfile_flag.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTestbench_pipe::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTestbench_pipe::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_regfile_flag.dump_state(indent + 2u);
  INST_regfile_regfile.dump_state(indent + 2u);
  INST_s1_imem.dump_state(indent + 2u);
  INST_s1_reg_if_id.dump_state(indent + 2u);
  INST_s1_reg_pc.dump_state(indent + 2u);
  INST_s2_reg_id_ex.dump_state(indent + 2u);
  INST_s3_reg_ex_mem.dump_state(indent + 2u);
  INST_s4_dmem0.dump_state(indent + 2u);
  INST_s4_dmem1.dump_state(indent + 2u);
  INST_s4_dmem2.dump_state(indent + 2u);
  INST_s4_dmem3.dump_state(indent + 2u);
  INST_s4_reg_mem_wb.dump_state(indent + 2u);
  INST_step.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTestbench_pipe::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 28u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_pipe", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157", 106u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_pipe", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h4634", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43", 123u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52", 236u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44", 140u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s2_reg_id_ex___d53", 236u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s3_reg_ex_mem___d158", 106u);
  num = INST_regfile_flag.dump_VCD_defs(num);
  num = INST_regfile_regfile.dump_VCD_defs(num);
  num = INST_s1_imem.dump_VCD_defs(num);
  num = INST_s1_reg_if_id.dump_VCD_defs(num);
  num = INST_s1_reg_pc.dump_VCD_defs(num);
  num = INST_s2_reg_id_ex.dump_VCD_defs(num);
  num = INST_s3_reg_ex_mem.dump_VCD_defs(num);
  num = INST_s4_dmem0.dump_VCD_defs(num);
  num = INST_s4_dmem1.dump_VCD_defs(num);
  num = INST_s4_dmem2.dump_VCD_defs(num);
  num = INST_s4_dmem3.dump_VCD_defs(num);
  num = INST_s4_reg_mem_wb.dump_VCD_defs(num);
  num = INST_step.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTestbench_pipe::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_mkTestbench_pipe &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTestbench_pipe::vcd_defs(tVCDDumpType dt, MOD_mkTestbench_pipe &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 123u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 236u);
    vcd_write_x(sim_hdl, num++, 140u);
    vcd_write_x(sim_hdl, num++, 236u);
    vcd_write_x(sim_hdl, num++, 106u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_done) != DEF_CAN_FIRE_RL_done)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_done, 1u);
	backing.DEF_CAN_FIRE_RL_done = DEF_CAN_FIRE_RL_done;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_pipe) != DEF_CAN_FIRE_RL_pipe)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_pipe, 1u);
	backing.DEF_CAN_FIRE_RL_pipe = DEF_CAN_FIRE_RL_pipe;
      }
      ++num;
      if ((backing.DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156) != DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156, 71u);
	backing.DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156 = DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156;
      }
      ++num;
      if ((backing.DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157) != DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157, 106u);
	backing.DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157 = DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_done) != DEF_WILL_FIRE_RL_done)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_done, 1u);
	backing.DEF_WILL_FIRE_RL_done = DEF_WILL_FIRE_RL_done;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_pipe) != DEF_WILL_FIRE_RL_pipe)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_pipe, 1u);
	backing.DEF_WILL_FIRE_RL_pipe = DEF_WILL_FIRE_RL_pipe;
      }
      ++num;
      if ((backing.DEF_b__h4634) != DEF_b__h4634)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h4634, 32u);
	backing.DEF_b__h4634 = DEF_b__h4634;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43) != DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43, 123u);
	backing.DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43 = DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41) != DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41, 74u);
	backing.DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41 = DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42) != DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42, 96u);
	backing.DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42 = DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52) != DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52, 236u);
	backing.DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52 = DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44) != DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44, 140u);
	backing.DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44 = DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44;
      }
      ++num;
      if ((backing.DEF_s2_reg_id_ex___d53) != DEF_s2_reg_id_ex___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_s2_reg_id_ex___d53, 236u);
	backing.DEF_s2_reg_id_ex___d53 = DEF_s2_reg_id_ex___d53;
      }
      ++num;
      if ((backing.DEF_s3_reg_ex_mem___d158) != DEF_s3_reg_ex_mem___d158)
      {
	vcd_write_val(sim_hdl, num, DEF_s3_reg_ex_mem___d158, 106u);
	backing.DEF_s3_reg_ex_mem___d158 = DEF_s3_reg_ex_mem___d158;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_done, 1u);
      backing.DEF_CAN_FIRE_RL_done = DEF_CAN_FIRE_RL_done;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_pipe, 1u);
      backing.DEF_CAN_FIRE_RL_pipe = DEF_CAN_FIRE_RL_pipe;
      vcd_write_val(sim_hdl, num++, DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156, 71u);
      backing.DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156 = DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d156;
      vcd_write_val(sim_hdl, num++, DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157, 106u);
      backing.DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157 = DEF_IF_s2_reg_id_ex_3_BITS_203_TO_197_6_EQ_0b11001_ETC___d157;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_done, 1u);
      backing.DEF_WILL_FIRE_RL_done = DEF_WILL_FIRE_RL_done;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_pipe, 1u);
      backing.DEF_WILL_FIRE_RL_pipe = DEF_WILL_FIRE_RL_pipe;
      vcd_write_val(sim_hdl, num++, DEF_b__h4634, 32u);
      backing.DEF_b__h4634 = DEF_b__h4634;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43, 123u);
      backing.DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43 = DEF_s1_reg_if_id_3_BITS_24_TO_20_0_CONCAT_s1_reg_i_ETC___d43;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41, 74u);
      backing.DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41 = DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d41;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42, 96u);
      backing.DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42 = DEF_s1_reg_if_id_3_BITS_31_TO_25_3_CONCAT_s1_reg_i_ETC___d42;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52, 236u);
      backing.DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52 = DEF_s1_reg_if_id_3_BITS_63_TO_32_5_CONCAT_s1_reg_i_ETC___d52;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44, 140u);
      backing.DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44 = DEF_s1_reg_if_id_3_BITS_6_TO_0_6_CONCAT_s1_reg_if__ETC___d44;
      vcd_write_val(sim_hdl, num++, DEF_s2_reg_id_ex___d53, 236u);
      backing.DEF_s2_reg_id_ex___d53 = DEF_s2_reg_id_ex___d53;
      vcd_write_val(sim_hdl, num++, DEF_s3_reg_ex_mem___d158, 106u);
      backing.DEF_s3_reg_ex_mem___d158 = DEF_s3_reg_ex_mem___d158;
    }
}

void MOD_mkTestbench_pipe::vcd_prims(tVCDDumpType dt, MOD_mkTestbench_pipe &backing)
{
  INST_regfile_flag.dump_VCD(dt, backing.INST_regfile_flag);
  INST_regfile_regfile.dump_VCD(dt, backing.INST_regfile_regfile);
  INST_s1_imem.dump_VCD(dt, backing.INST_s1_imem);
  INST_s1_reg_if_id.dump_VCD(dt, backing.INST_s1_reg_if_id);
  INST_s1_reg_pc.dump_VCD(dt, backing.INST_s1_reg_pc);
  INST_s2_reg_id_ex.dump_VCD(dt, backing.INST_s2_reg_id_ex);
  INST_s3_reg_ex_mem.dump_VCD(dt, backing.INST_s3_reg_ex_mem);
  INST_s4_dmem0.dump_VCD(dt, backing.INST_s4_dmem0);
  INST_s4_dmem1.dump_VCD(dt, backing.INST_s4_dmem1);
  INST_s4_dmem2.dump_VCD(dt, backing.INST_s4_dmem2);
  INST_s4_dmem3.dump_VCD(dt, backing.INST_s4_dmem3);
  INST_s4_reg_mem_wb.dump_VCD(dt, backing.INST_s4_reg_mem_wb);
  INST_step.dump_VCD(dt, backing.INST_step);
}
