## C8.2.768 STNT1H (vector plus scalar)

Scatter store non-temporal halfwords

This instruction performs a non-temporal scatter store of halfwords from the active elements of a vector register to the memory addresses generated by a vector base plus a 64-bit unscaled scalar register offset. Inactive elements are not written to memory.

Anon-temporal store is a hint to the system that this data is unlikely to be referenced again soon.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT\_SME\_FA64 is implemented and enabled.

It has encodings from 2 classes: 32-bit unscaled offset and 64-bit unscaled offset

## 32-bit unscaled offset

(FEAT\_SVE2)

<!-- image -->

## Encoding

```
STNT1H { <Zt>.S }, <Pg>, [<Zn>.S{, <Xm>}]
```

## Decode for this encoding

```
if !IsFeatureImplemented(FEAT_SVE2) then EndOfDecode(Decode_UNDEF); constant integer t = UInt(Zt); constant integer n = UInt(Zn); constant integer m = UInt(Rm); constant integer g = UInt(Pg); constant integer esize = 32; constant integer msize = 16;
```

## 64-bit unscaled offset

(FEAT\_SVE2)

<!-- image -->

## Encoding

```
STNT1H { <Zt>.D }, <Pg>, [<Zn>.D{, <Xm>}]
```

## Decode for this encoding

```
if !IsFeatureImplemented(FEAT_SVE2) then constant integer t = UInt(Zt); constant integer n = UInt(Zn); constant integer m = UInt(Rm); constant integer g = UInt(Pg); constant integer esize = 64; constant integer msize = 16;
```

```
EndOfDecode(Decode_UNDEF);
```

msz

## Assembler Symbols

&lt;Zt&gt;

Is the name of the scalable vector register to be transferred, encoded in the 'Zt' field.

Is the name of the governing scalable predicate register P0-P7, encoded in the 'Pg' field.

&lt;Pg&gt;

&lt;Zn&gt;

Is the name of the base scalable vector register, encoded in the 'Zn' field.

## &lt;Xm&gt;

Is the optional 64-bit name of the general-purpose offset register, defaulting to XZR, encoded in the 'Rm' field.

## Operation

```
CheckNonStreamingSVEEnabled(); constant integer VL = CurrentVL; constant integer PL = VL DIV 8; constant integer elements = VL DIV esize; constant bits(PL) mask = P[g, PL]; bits(VL) base; bits(64) offset; bits(VL) src; constant integer mbytes = msize DIV 8; constant boolean contiguous = FALSE; constant boolean nontemporal = TRUE; constant boolean predicated = TRUE; constant boolean tagchecked = TRUE; constant AccessDescriptor accdesc = CreateAccDescSVE(MemOp_STORE, nontemporal, contiguous, predicated, tagchecked); if AnyActiveElement(mask, esize) then base = Z[n, VL]; offset = X[m, 64]; src = Z[t, VL]; for e = 0 to elements-1 if ActivePredicateElement(mask, e, esize) then constant bits(64) baddr = ZeroExtend(Elem[base, e, esize], 64); constant bits(64) addr = AddressAdd(baddr, offset, accdesc); Mem[addr, mbytes, accdesc] = Elem[src, e, esize]<msize-1:0>;
```

## Operational Information

This instruction is a data-independent-time instruction as described in About PSTATE.DIT.