|from_arduino
clk => ~NO_FANOUT~
rstn => rstn_led.DATAIN
rstn => counter[0].ACLR
rstn => counter[1].ACLR
rstn => counter[2].ACLR
rstn => counter[3].ACLR
rstn => register_4[0].ACLR
rstn => register_4[1].ACLR
rstn => register_4[2].ACLR
rstn => register_4[3].ACLR
rstn => register_4[4].ACLR
rstn => register_4[5].ACLR
rstn => register_4[6].ACLR
rstn => register_4[7].ACLR
rstn => register_4[8].ACLR
rstn => register_4[9].ACLR
rstn => register_4[10].ACLR
rstn => register_4[11].ACLR
rstn => register_4[12].ACLR
rstn => register_4[13].ACLR
rstn => register_4[14].ACLR
rstn => register_4[15].ACLR
rstn => register_4[16].ACLR
rstn => register_4[17].ACLR
rstn => register_4[18].ACLR
rstn => register_4[19].ACLR
rstn => register_4[20].ACLR
rstn => register_4[21].ACLR
rstn => register_4[22].ACLR
rstn => register_4[23].ACLR
rstn => register_4[24].ACLR
rstn => register_4[25].ACLR
rstn => register_4[26].ACLR
rstn => register_4[27].ACLR
rstn => register_4[28].ACLR
rstn => register_4[29].ACLR
rstn => register_4[30].ACLR
rstn => register_4[31].ACLR
rstn => register_3[0].ACLR
rstn => register_3[1].ACLR
rstn => register_3[2].ACLR
rstn => register_3[3].ACLR
rstn => register_3[4].ACLR
rstn => register_3[5].ACLR
rstn => register_3[6].ACLR
rstn => register_3[7].ACLR
rstn => register_3[8].ACLR
rstn => register_3[9].ACLR
rstn => register_3[10].ACLR
rstn => register_3[11].ACLR
rstn => register_3[12].ACLR
rstn => register_3[13].ACLR
rstn => register_3[14].ACLR
rstn => register_3[15].ACLR
rstn => register_3[16].ACLR
rstn => register_3[17].ACLR
rstn => register_3[18].ACLR
rstn => register_3[19].ACLR
rstn => register_3[20].ACLR
rstn => register_3[21].ACLR
rstn => register_3[22].ACLR
rstn => register_3[23].ACLR
rstn => register_3[24].ACLR
rstn => register_3[25].ACLR
rstn => register_3[26].ACLR
rstn => register_3[27].ACLR
rstn => register_3[28].ACLR
rstn => register_3[29].ACLR
rstn => register_3[30].ACLR
rstn => register_3[31].ACLR
rstn => register_2[0].ACLR
rstn => register_2[1].ACLR
rstn => register_2[2].ACLR
rstn => register_2[3].ACLR
rstn => register_2[4].ACLR
rstn => register_2[5].ACLR
rstn => register_2[6].ACLR
rstn => register_2[7].ACLR
rstn => register_2[8].ACLR
rstn => register_2[9].ACLR
rstn => register_2[10].ACLR
rstn => register_2[11].ACLR
rstn => register_2[12].ACLR
rstn => register_2[13].ACLR
rstn => register_2[14].ACLR
rstn => register_2[15].ACLR
rstn => register_2[16].ACLR
rstn => register_2[17].ACLR
rstn => register_2[18].ACLR
rstn => register_2[19].ACLR
rstn => register_2[20].ACLR
rstn => register_2[21].ACLR
rstn => register_2[22].ACLR
rstn => register_2[23].ACLR
rstn => register_2[24].ACLR
rstn => register_2[25].ACLR
rstn => register_2[26].ACLR
rstn => register_2[27].ACLR
rstn => register_2[28].ACLR
rstn => register_2[29].ACLR
rstn => register_2[30].ACLR
rstn => register_2[31].ACLR
rstn => register_1[0].ACLR
rstn => register_1[1].ACLR
rstn => register_1[2].ACLR
rstn => register_1[3].ACLR
rstn => register_1[4].ACLR
rstn => register_1[5].ACLR
rstn => register_1[6].ACLR
rstn => register_1[7].ACLR
rstn => register_1[8].ACLR
rstn => register_1[9].ACLR
rstn => register_1[10].ACLR
rstn => register_1[11].ACLR
rstn => register_1[12].ACLR
rstn => register_1[13].ACLR
rstn => register_1[14].ACLR
rstn => register_1[15].ACLR
rstn => register_1[16].ACLR
rstn => register_1[17].ACLR
rstn => register_1[18].ACLR
rstn => register_1[19].ACLR
rstn => register_1[20].ACLR
rstn => register_1[21].ACLR
rstn => register_1[22].ACLR
rstn => register_1[23].ACLR
rstn => register_1[24].ACLR
rstn => register_1[25].ACLR
rstn => register_1[26].ACLR
rstn => register_1[27].ACLR
rstn => register_1[28].ACLR
rstn => register_1[29].ACLR
rstn => register_1[30].ACLR
rstn => register_1[31].ACLR
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
data[8] <> data[8]
data[9] <> data[9]
data[10] <> data[10]
data[11] <> data[11]
data[12] <> data[12]
data[13] <> data[13]
data[14] <> data[14]
data[15] <> data[15]
data[16] <> data[16]
data[17] <> data[17]
data[18] <> data[18]
data[19] <> data[19]
data[20] <> data[20]
data[21] <> data[21]
data[22] <> data[22]
data[23] <> data[23]
data[24] <> data[24]
data[25] <> data[25]
data[26] <> data[26]
data[27] <> data[27]
data[28] <> data[28]
data[29] <> data[29]
data[30] <> data[30]
data[31] <> data[31]
write => counter[0].CLK
write => counter[1].CLK
write => counter[2].CLK
write => counter[3].CLK
write => register_4[0].CLK
write => register_4[1].CLK
write => register_4[2].CLK
write => register_4[3].CLK
write => register_4[4].CLK
write => register_4[5].CLK
write => register_4[6].CLK
write => register_4[7].CLK
write => register_4[8].CLK
write => register_4[9].CLK
write => register_4[10].CLK
write => register_4[11].CLK
write => register_4[12].CLK
write => register_4[13].CLK
write => register_4[14].CLK
write => register_4[15].CLK
write => register_4[16].CLK
write => register_4[17].CLK
write => register_4[18].CLK
write => register_4[19].CLK
write => register_4[20].CLK
write => register_4[21].CLK
write => register_4[22].CLK
write => register_4[23].CLK
write => register_4[24].CLK
write => register_4[25].CLK
write => register_4[26].CLK
write => register_4[27].CLK
write => register_4[28].CLK
write => register_4[29].CLK
write => register_4[30].CLK
write => register_4[31].CLK
write => register_3[0].CLK
write => register_3[1].CLK
write => register_3[2].CLK
write => register_3[3].CLK
write => register_3[4].CLK
write => register_3[5].CLK
write => register_3[6].CLK
write => register_3[7].CLK
write => register_3[8].CLK
write => register_3[9].CLK
write => register_3[10].CLK
write => register_3[11].CLK
write => register_3[12].CLK
write => register_3[13].CLK
write => register_3[14].CLK
write => register_3[15].CLK
write => register_3[16].CLK
write => register_3[17].CLK
write => register_3[18].CLK
write => register_3[19].CLK
write => register_3[20].CLK
write => register_3[21].CLK
write => register_3[22].CLK
write => register_3[23].CLK
write => register_3[24].CLK
write => register_3[25].CLK
write => register_3[26].CLK
write => register_3[27].CLK
write => register_3[28].CLK
write => register_3[29].CLK
write => register_3[30].CLK
write => register_3[31].CLK
write => register_2[0].CLK
write => register_2[1].CLK
write => register_2[2].CLK
write => register_2[3].CLK
write => register_2[4].CLK
write => register_2[5].CLK
write => register_2[6].CLK
write => register_2[7].CLK
write => register_2[8].CLK
write => register_2[9].CLK
write => register_2[10].CLK
write => register_2[11].CLK
write => register_2[12].CLK
write => register_2[13].CLK
write => register_2[14].CLK
write => register_2[15].CLK
write => register_2[16].CLK
write => register_2[17].CLK
write => register_2[18].CLK
write => register_2[19].CLK
write => register_2[20].CLK
write => register_2[21].CLK
write => register_2[22].CLK
write => register_2[23].CLK
write => register_2[24].CLK
write => register_2[25].CLK
write => register_2[26].CLK
write => register_2[27].CLK
write => register_2[28].CLK
write => register_2[29].CLK
write => register_2[30].CLK
write => register_2[31].CLK
write => register_1[0].CLK
write => register_1[1].CLK
write => register_1[2].CLK
write => register_1[3].CLK
write => register_1[4].CLK
write => register_1[5].CLK
write => register_1[6].CLK
write => register_1[7].CLK
write => register_1[8].CLK
write => register_1[9].CLK
write => register_1[10].CLK
write => register_1[11].CLK
write => register_1[12].CLK
write => register_1[13].CLK
write => register_1[14].CLK
write => register_1[15].CLK
write => register_1[16].CLK
write => register_1[17].CLK
write => register_1[18].CLK
write => register_1[19].CLK
write => register_1[20].CLK
write => register_1[21].CLK
write => register_1[22].CLK
write => register_1[23].CLK
write => register_1[24].CLK
write => register_1[25].CLK
write => register_1[26].CLK
write => register_1[27].CLK
write => register_1[28].CLK
write => register_1[29].CLK
write => register_1[30].CLK
write => register_1[31].CLK
write => write_led.DATAIN
oe => data[0].OE
oe => data[1].OE
oe => data[2].OE
oe => data[3].OE
oe => data[4].OE
oe => data[5].OE
oe => data[6].OE
oe => data[7].OE
oe => data[8].OE
oe => data[9].OE
oe => data[10].OE
oe => data[11].OE
oe => data[12].OE
oe => data[13].OE
oe => data[14].OE
oe => data[15].OE
oe => data[16].OE
oe => data[17].OE
oe => data[18].OE
oe => data[19].OE
oe => data[20].OE
oe => data[21].OE
oe => data[22].OE
oe => data[23].OE
oe => data[24].OE
oe => data[25].OE
oe => data[26].OE
oe => data[27].OE
oe => data[28].OE
oe => data[29].OE
oe => data[30].OE
oe => data[31].OE
oe => oe_led.DATAIN
rstn_led <= rstn.DB_MAX_OUTPUT_PORT_TYPE
write_led <= write.DB_MAX_OUTPUT_PORT_TYPE
oe_led <= oe.DB_MAX_OUTPUT_PORT_TYPE
comp1 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
comp2 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
comp3 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
data_out_led[0] <= data_out_led[0].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[1] <= data_out_led[1].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[2] <= data_out_led[2].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[3] <= data_out_led[3].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[4] <= data_out_led[4].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[5] <= data_out_led[5].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[6] <= data_out_led[6].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[7] <= data_out_led[7].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[8] <= data_out_led[8].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[9] <= data_out_led[9].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[10] <= data_out_led[10].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[11] <= data_out_led[11].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[12] <= data_out_led[12].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[13] <= data_out_led[13].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[14] <= data_out_led[14].DB_MAX_OUTPUT_PORT_TYPE
data_out_led[15] <= data_out_led[15].DB_MAX_OUTPUT_PORT_TYPE


