;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2/5/2019 8:30:44 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x35A10000  	13729
0x0008	0x37B90000  	14265
0x000C	0x37B90000  	14265
0x0010	0x37B90000  	14265
0x0014	0x37B90000  	14265
0x0018	0x37B90000  	14265
0x001C	0x37B90000  	14265
0x0020	0x37B90000  	14265
0x0024	0x37B90000  	14265
0x0028	0x37B90000  	14265
0x002C	0x37B90000  	14265
0x0030	0x37B90000  	14265
0x0034	0x37B90000  	14265
0x0038	0x37B90000  	14265
0x003C	0x37B90000  	14265
0x0040	0x37B90000  	14265
0x0044	0x37B90000  	14265
0x0048	0x37B90000  	14265
0x004C	0x37B90000  	14265
0x0050	0x37B90000  	14265
0x0054	0x37B90000  	14265
0x0058	0x37B90000  	14265
0x005C	0x37B90000  	14265
0x0060	0x37B90000  	14265
0x0064	0x37B90000  	14265
0x0068	0x37B90000  	14265
0x006C	0x37B90000  	14265
0x0070	0x37B90000  	14265
0x0074	0x37B90000  	14265
0x0078	0x37B90000  	14265
0x007C	0x37B90000  	14265
0x0080	0x37B90000  	14265
0x0084	0x37B90000  	14265
0x0088	0x37B90000  	14265
0x008C	0x37B90000  	14265
0x0090	0x37B90000  	14265
0x0094	0x37B90000  	14265
0x0098	0x37B90000  	14265
0x009C	0x37B90000  	14265
0x00A0	0x37B90000  	14265
0x00A4	0x37B90000  	14265
0x00A8	0x37B90000  	14265
0x00AC	0x37B90000  	14265
0x00B0	0x37B90000  	14265
0x00B4	0x37B90000  	14265
0x00B8	0x37B90000  	14265
0x00BC	0x37B90000  	14265
0x00C0	0x37B90000  	14265
0x00C4	0x37B90000  	14265
0x00C8	0x37B90000  	14265
0x00CC	0x37B90000  	14265
0x00D0	0x37B90000  	14265
0x00D4	0x37B90000  	14265
0x00D8	0x37B90000  	14265
0x00DC	0x2FFD0000  	12285
0x00E0	0x37B90000  	14265
0x00E4	0x37B90000  	14265
0x00E8	0x37B90000  	14265
0x00EC	0x37B90000  	14265
0x00F0	0x37B90000  	14265
0x00F4	0x37B90000  	14265
0x00F8	0x37B90000  	14265
0x00FC	0x37B90000  	14265
0x0100	0x37B90000  	14265
0x0104	0x37B90000  	14265
0x0108	0x37B90000  	14265
0x010C	0x37B90000  	14265
0x0110	0x37B90000  	14265
0x0114	0x37B90000  	14265
0x0118	0x37B90000  	14265
0x011C	0x37B90000  	14265
0x0120	0x37B90000  	14265
0x0124	0x37B90000  	14265
0x0128	0x37B90000  	14265
0x012C	0x37B90000  	14265
0x0130	0x37B90000  	14265
0x0134	0x37B90000  	14265
0x0138	0x37B90000  	14265
0x013C	0x37B90000  	14265
0x0140	0x37B90000  	14265
0x0144	0x37B90000  	14265
0x0148	0x37B90000  	14265
0x014C	0x37B90000  	14265
0x0150	0x37B90000  	14265
0x0154	0x37B90000  	14265
0x0158	0x37B90000  	14265
0x015C	0x37B90000  	14265
0x0160	0x37B90000  	14265
0x0164	0x37B90000  	14265
0x0168	0x37B90000  	14265
0x016C	0x37B90000  	14265
0x0170	0x37B90000  	14265
0x0174	0x37B90000  	14265
0x0178	0x37B90000  	14265
0x017C	0x37B90000  	14265
0x0180	0x37B90000  	14265
0x0184	0x37B90000  	14265
; end of ____SysVT
_main:
;e, 201 :: 		
0x35A0	0xF7FFFE4E  BL	12864
0x35A4	0xF7FFFD14  BL	12240
0x35A8	0xF002F9D6  BL	22872
0x35AC	0xF000F908  BL	14272
0x35B0	0xF002F992  BL	22744
;e, 202 :: 		
0x35B4	0x21F0    MOVS	R1, #240
0x35B6	0xF2401040  MOVW	R0, #320
0x35BA	0xF7FFFBDF  BL	_TFT_Init_ILI9341_8bit+0
;e, 203 :: 		
0x35BE	0xF7FFF993  BL	_DrawScr+0
;e, 206 :: 		
0x35C2	0x2001    MOVS	R0, #1
0x35C4	0x4A67    LDR	R2, [PC, #412]
0x35C6	0x7010    STRB	R0, [R2, #0]
;e, 207 :: 		
0x35C8	0x2100    MOVS	R1, #0
0x35CA	0x4867    LDR	R0, [PC, #412]
0x35CC	0x7001    STRB	R1, [R0, #0]
;e, 208 :: 		
0x35CE	0x2100    MOVS	R1, #0
0x35D0	0x4866    LDR	R0, [PC, #408]
0x35D2	0x7001    STRB	R1, [R0, #0]
;e, 209 :: 		
0x35D4	0x2100    MOVS	R1, #0
0x35D6	0x4866    LDR	R0, [PC, #408]
0x35D8	0x7001    STRB	R1, [R0, #0]
;e, 210 :: 		
0x35DA	0x2100    MOVS	R1, #0
0x35DC	0x4865    LDR	R0, [PC, #404]
0x35DE	0x7001    STRB	R1, [R0, #0]
;e, 211 :: 		
0x35E0	0x2100    MOVS	R1, #0
0x35E2	0x4865    LDR	R0, [PC, #404]
0x35E4	0x7001    STRB	R1, [R0, #0]
;e, 212 :: 		
0x35E6	0x2001    MOVS	R0, #1
0x35E8	0x7010    STRB	R0, [R2, #0]
;e, 213 :: 		
0x35EA	0x2100    MOVS	R1, #0
0x35EC	0x4863    LDR	R0, [PC, #396]
0x35EE	0x7001    STRB	R1, [R0, #0]
;e, 215 :: 		
0x35F0	0x4863    LDR	R0, [PC, #396]
0x35F2	0xB401    PUSH	(R0)
0x35F4	0xF2400300  MOVW	R3, #0
0x35F8	0xF2400200  MOVW	R2, #0
0x35FC	0xF2400100  MOVW	R1, #0
0x3600	0xF44F30E1  MOV	R0, #115200
0x3604	0xF7FFFBA6  BL	_UART3_Init_Advanced+0
0x3608	0xB001    ADD	SP, SP, #4
;e, 216 :: 		
0x360A	0xF2423753  MOVW	R7, #9043
0x360E	0xF2C00708  MOVT	R7, #8
L_main43:
0x3612	0x1E7F    SUBS	R7, R7, #1
0x3614	0xD1FD    BNE	L_main43
0x3616	0xBF00    NOP
0x3618	0xBF00    NOP
0x361A	0xBF00    NOP
0x361C	0xBF00    NOP
0x361E	0xBF00    NOP
0x3620	0xBF00    NOP
;e, 218 :: 		
0x3622	0x2101    MOVS	R1, #1
0x3624	0xB249    SXTB	R1, R1
0x3626	0x4857    LDR	R0, [PC, #348]
0x3628	0x6001    STR	R1, [R0, #0]
;e, 219 :: 		
0x362A	0xF2400037  MOVW	R0, #55
0x362E	0xF7FFFB1D  BL	_NVIC_IntEnable+0
;e, 220 :: 		
0x3632	0xF7FFFCC5  BL	_EnableInterrupts+0
;e, 222 :: 		
0x3636	0x4854    LDR	R0, [PC, #336]
0x3638	0x2232    MOVS	R2, #50
0x363A	0x2132    MOVS	R1, #50
0x363C	0xF7FEF964  BL	_TFT_Write_Text+0
;e, 223 :: 		
0x3640	0x4852    LDR	R0, [PC, #328]
0x3642	0x2246    MOVS	R2, #70
0x3644	0x2132    MOVS	R1, #50
0x3646	0xF7FEF95F  BL	_TFT_Write_Text+0
;e, 225 :: 		
0x364A	0x4851    LDR	R0, [PC, #324]
0x364C	0x225A    MOVS	R2, #90
0x364E	0x2132    MOVS	R1, #50
0x3650	0xF7FEF95A  BL	_TFT_Write_Text+0
;e, 226 :: 		
0x3654	0x484F    LDR	R0, [PC, #316]
0x3656	0x226E    MOVS	R2, #110
0x3658	0x2132    MOVS	R1, #50
0x365A	0xF7FEF955  BL	_TFT_Write_Text+0
;e, 227 :: 		
0x365E	0xF24B07A9  MOVW	R7, #45225
0x3662	0xF2C00728  MOVT	R7, #40
0x3666	0xBF00    NOP
0x3668	0xBF00    NOP
L_main45:
0x366A	0x1E7F    SUBS	R7, R7, #1
0x366C	0xD1FD    BNE	L_main45
0x366E	0xBF00    NOP
0x3670	0xBF00    NOP
;e, 230 :: 		
0x3672	0xF7FFFBF9  BL	_BT_Configure+0
;e, 233 :: 		
L_main47:
0x3676	0xF7FEFA1F  BL	_BT_Get_Response+0
0x367A	0x2803    CMP	R0, #3
0x367C	0xD000    BEQ	L_main48
0x367E	0xE7FA    B	L_main47
L_main48:
;e, 235 :: 		
0x3680	0x2100    MOVS	R1, #0
0x3682	0x4838    LDR	R0, [PC, #224]
0x3684	0x7001    STRB	R1, [R0, #0]
;e, 237 :: 		
0x3686	0xF7FFFBE7  BL	_DisableInterrupts+0
;e, 238 :: 		
0x368A	0x2100    MOVS	R1, #0
0x368C	0x483B    LDR	R0, [PC, #236]
0x368E	0x7001    STRB	R1, [R0, #0]
;e, 240 :: 		
0x3690	0x2200    MOVS	R2, #0
0x3692	0xF64F71FF  MOVW	R1, #65535
0x3696	0x4840    LDR	R0, [PC, #256]
0x3698	0xF7FEFFA4  BL	_TFT_Set_Font+0
;e, 241 :: 		
0x369C	0x483F    LDR	R0, [PC, #252]
0x369E	0x225A    MOVS	R2, #90
0x36A0	0x2132    MOVS	R1, #50
0x36A2	0xF7FEF931  BL	_TFT_Write_Text+0
;e, 242 :: 		
0x36A6	0x483E    LDR	R0, [PC, #248]
0x36A8	0x226E    MOVS	R2, #110
0x36AA	0x2132    MOVS	R1, #50
0x36AC	0xF7FEF92C  BL	_TFT_Write_Text+0
;e, 243 :: 		
0x36B0	0x2200    MOVS	R2, #0
0x36B2	0xF2400100  MOVW	R1, #0
0x36B6	0x4838    LDR	R0, [PC, #224]
0x36B8	0xF7FEFF94  BL	_TFT_Set_Font+0
;e, 244 :: 		
0x36BC	0x4839    LDR	R0, [PC, #228]
0x36BE	0x225A    MOVS	R2, #90
0x36C0	0x2132    MOVS	R1, #50
0x36C2	0xF7FEF921  BL	_TFT_Write_Text+0
;e, 246 :: 		
0x36C6	0x4838    LDR	R0, [PC, #224]
0x36C8	0xF7FEF910  BL	_UART3_Write_Text+0
;e, 247 :: 		
0x36CC	0x200D    MOVS	R0, #13
0x36CE	0xF7FCFF0F  BL	_UART3_Write+0
;e, 249 :: 		
0x36D2	0x2101    MOVS	R1, #1
0x36D4	0xF64F70FF  MOVW	R0, #65535
0x36D8	0xF7FEF97A  BL	_TFT_Set_Pen+0
;e, 250 :: 		
0x36DC	0x2100    MOVS	R1, #0
0x36DE	0x2000    MOVS	R0, #0
0x36E0	0xB402    PUSH	(R1)
0x36E2	0xB401    PUSH	(R0)
0x36E4	0x2300    MOVS	R3, #0
0x36E6	0x2200    MOVS	R2, #0
0x36E8	0xF64F71FF  MOVW	R1, #65535
0x36EC	0x2001    MOVS	R0, #1
0x36EE	0xF7FEF94F  BL	_TFT_Set_Brush+0
0x36F2	0xB002    ADD	SP, SP, #8
;e, 251 :: 		
0x36F4	0x236E    MOVS	R3, #110
0x36F6	0xB21B    SXTH	R3, R3
0x36F8	0x22FA    MOVS	R2, #250
0x36FA	0xB212    SXTH	R2, R2
0x36FC	0x2130    MOVS	R1, #48
0x36FE	0xB209    SXTH	R1, R1
0x3700	0x2028    MOVS	R0, #40
0x3702	0xB200    SXTH	R0, R0
0x3704	0xF7FFF94A  BL	_TFT_Rectangle+0
;e, 252 :: 		
0x3708	0x4828    LDR	R0, [PC, #160]
0x370A	0x2246    MOVS	R2, #70
0x370C	0x2132    MOVS	R1, #50
0x370E	0xF7FEF8FB  BL	_TFT_Write_Text+0
;e, 254 :: 		
L_main49:
;e, 255 :: 		
0x3712	0x2100    MOVS	R1, #0
0x3714	0x4826    LDR	R0, [PC, #152]
0x3716	0x7001    STRB	R1, [R0, #0]
;e, 257 :: 		
0x3718	0x2210    MOVS	R2, #16
0x371A	0xB212    SXTH	R2, R2
0x371C	0x2100    MOVS	R1, #0
0x371E	0x4825    LDR	R0, [PC, #148]
0x3720	0xF7FFFAE0  BL	_memset+0
;e, 258 :: 		
0x3724	0xF7FFFC4C  BL	_EnableInterrupts+0
;e, 260 :: 		
L_main51:
0x3728	0x4814    LDR	R0, [PC, #80]
0x372A	0x7800    LDRB	R0, [R0, #0]
0x372C	0xB900    CBNZ	R0, L_main52
0x372E	0xE7FB    B	L_main51
L_main52:
;e, 263 :: 		
0x3730	0xF7FFFB92  BL	_DisableInterrupts+0
;e, 264 :: 		
0x3734	0x2100    MOVS	R1, #0
0x3736	0x4811    LDR	R0, [PC, #68]
0x3738	0x7001    STRB	R1, [R0, #0]
;e, 266 :: 		
0x373A	0x2100    MOVS	R1, #0
0x373C	0x481C    LDR	R0, [PC, #112]
0x373E	0x7001    STRB	R1, [R0, #0]
;e, 268 :: 		
0x3740	0x23B4    MOVS	R3, #180
0x3742	0xB21B    SXTH	R3, R3
0x3744	0xF2401240  MOVW	R2, #320
0x3748	0xB212    SXTH	R2, R2
0x374A	0x215A    MOVS	R1, #90
0x374C	0xB209    SXTH	R1, R1
0x374E	0x2000    MOVS	R0, #0
0x3750	0xB200    SXTH	R0, R0
0x3752	0xF7FFF923  BL	_TFT_Rectangle+0
;e, 269 :: 		
0x3756	0x2296    MOVS	R2, #150
0x3758	0x2132    MOVS	R1, #50
0x375A	0x4816    LDR	R0, [PC, #88]
0x375C	0xF7FEF8D4  BL	_TFT_Write_Text+0
;e, 270 :: 		
0x3760	0xE7D7    B	L_main49
;e, 272 :: 		
L_end_main:
L__main_end_loop:
0x3762	0xE7FE    B	L__main_end_loop
0x3764	0x015A2000  	_CMD_mode+0
0x3768	0x015B2000  	_BT_state+0
0x376C	0x01582000  	_response_rcvd+0
0x3770	0x01592000  	_responseID+0
0x3774	0x00312000  	_response+0
0x3778	0x015C2000  	_tmp+0
0x377C	0x015D2000  	_DataReady+0
0x3780	0x586C0000  	__GPIO_MODULE_USART3_PD89+0
0x3784	0x01944209  	USART3_CR1bits+0
0x3788	0x00322000  	?lstr4_Bluetooth_click+0
0x378C	0x00432000  	?lstr5_Bluetooth_click+0
0x3790	0x004C2000  	?lstr6_Bluetooth_click+0
0x3794	0x006C2000  	?lstr7_Bluetooth_click+0
0x3798	0x47F20000  	_TFT_defaultFont+0
0x379C	0x007C2000  	?lstr8_Bluetooth_click+0
0x37A0	0x009C2000  	?lstr9_Bluetooth_click+0
0x37A4	0x00AC2000  	?lstr10_Bluetooth_click+0
0x37A8	0x00B72000  	?lstr11_Bluetooth_click+0
0x37AC	0x00D22000  	?lstr12_Bluetooth_click+0
0x37B0	0x015E2000  	_i+0
0x37B4	0x015F2000  	_txt+0
; end of _main
_NVIC_IntEnable:
;__Lib_System_4XX.c, 172 :: 		
; ivt start address is: 0 (R0)
0x2C6C	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 184 :: 		
0x2C6E	0x2804    CMP	R0, #4
0x2C70	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 189 :: 		
0x2C72	0x4919    LDR	R1, [PC, #100]
0x2C74	0x6809    LDR	R1, [R1, #0]
0x2C76	0xF4413280  ORR	R2, R1, #65536
0x2C7A	0x4917    LDR	R1, [PC, #92]
0x2C7C	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 190 :: 		
0x2C7E	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 191 :: 		
; ivt start address is: 0 (R0)
0x2C80	0x2805    CMP	R0, #5
0x2C82	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 196 :: 		
0x2C84	0x4914    LDR	R1, [PC, #80]
0x2C86	0x6809    LDR	R1, [R1, #0]
0x2C88	0xF4413200  ORR	R2, R1, #131072
0x2C8C	0x4912    LDR	R1, [PC, #72]
0x2C8E	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 197 :: 		
0x2C90	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 198 :: 		
; ivt start address is: 0 (R0)
0x2C92	0x2806    CMP	R0, #6
0x2C94	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 203 :: 		
0x2C96	0x4910    LDR	R1, [PC, #64]
0x2C98	0x6809    LDR	R1, [R1, #0]
0x2C9A	0xF4412280  ORR	R2, R1, #262144
0x2C9E	0x490E    LDR	R1, [PC, #56]
0x2CA0	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 204 :: 		
0x2CA2	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 205 :: 		
; ivt start address is: 0 (R0)
0x2CA4	0x280F    CMP	R0, #15
0x2CA6	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 210 :: 		
0x2CA8	0x490C    LDR	R1, [PC, #48]
0x2CAA	0x6809    LDR	R1, [R1, #0]
0x2CAC	0xF0410202  ORR	R2, R1, #2
0x2CB0	0x490A    LDR	R1, [PC, #40]
0x2CB2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 211 :: 		
0x2CB4	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 212 :: 		
; ivt start address is: 0 (R0)
0x2CB6	0x2810    CMP	R0, #16
0x2CB8	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 217 :: 		
0x2CBA	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x2CBE	0x0961    LSRS	R1, R4, #5
0x2CC0	0x008A    LSLS	R2, R1, #2
0x2CC2	0x4907    LDR	R1, [PC, #28]
0x2CC4	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 218 :: 		
0x2CC6	0xF004021F  AND	R2, R4, #31
0x2CCA	0xF04F0101  MOV	R1, #1
0x2CCE	0x4091    LSLS	R1, R2
0x2CD0	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 219 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 220 :: 		
L_end_NVIC_IntEnable:
0x2CD2	0xB001    ADD	SP, SP, #4
0x2CD4	0x4770    BX	LR
0x2CD6	0xBF00    NOP
0x2CD8	0xED24E000  	SCB_SHCRS+0
0x2CDC	0xE010E000  	STK_CTRL+0
0x2CE0	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_4XX.c, 123 :: 		
0x2FC0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 126 :: 		
0x2FC2	0xF3EF8C10  MRS	R12, #16
0x2FC6	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 127 :: 		
0x2FC8	0xB662    CPSIE	i
;__Lib_System_4XX.c, 129 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 130 :: 		
L_end_EnableInterrupts:
0x2FCA	0xB001    ADD	SP, SP, #4
0x2FCC	0x4770    BX	LR
; end of _EnableInterrupts
_DisableInterrupts:
;__Lib_System_4XX.c, 143 :: 		
0x2E58	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 146 :: 		
0x2E5A	0xF3EF8C10  MRS	R12, #16
0x2E5E	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 147 :: 		
0x2E60	0xB672    CPSID	i
;__Lib_System_4XX.c, 149 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 150 :: 		
L_end_DisableInterrupts:
0x2E62	0xB001    ADD	SP, SP, #4
0x2E64	0x4770    BX	LR
; end of _DisableInterrupts
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x2D40	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x2D42	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x2D46	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x2D4A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x2D4E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x2D50	0xB001    ADD	SP, SP, #4
0x2D52	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x2D04	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x2D06	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x2D0A	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x2D0E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x2D12	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x2D14	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x2D18	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x2D1A	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x2D1C	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x2D1E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x2D22	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x2D26	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x2D28	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x2D2C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x2D2E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x2D30	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x2D34	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x2D38	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x2D3A	0xB001    ADD	SP, SP, #4
0x2D3C	0x4770    BX	LR
; end of ___FillZeros
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2D7C	0xB081    SUB	SP, SP, #4
0x2D7E	0xF8CDE000  STR	LR, [SP, #0]
0x2D82	0xB28C    UXTH	R4, R1
0x2D84	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x2D86	0xF24003FF  MOVW	R3, #255
0x2D8A	0x4A24    LDR	R2, [PC, #144]
0x2D8C	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x2D8E	0xF7FEFE2B  BL	_Is_TFT_Set+0
0x2D92	0x2801    CMP	R0, #1
0x2D94	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x2D96	0x4B22    LDR	R3, [PC, #136]
0x2D98	0x4A22    LDR	R2, [PC, #136]
0x2D9A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x2D9C	0x4B22    LDR	R3, [PC, #136]
0x2D9E	0x4A23    LDR	R2, [PC, #140]
0x2DA0	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x2DA2	0x4B23    LDR	R3, [PC, #140]
0x2DA4	0x4A23    LDR	R2, [PC, #140]
0x2DA6	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x2DA8	0x4A23    LDR	R2, [PC, #140]
0x2DAA	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x2DAC	0x4A23    LDR	R2, [PC, #140]
0x2DAE	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x2DB0	0x42A1    CMP	R1, R4
0x2DB2	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x2DB4	0x2300    MOVS	R3, #0
0x2DB6	0x4A22    LDR	R2, [PC, #136]
0x2DB8	0x7013    STRB	R3, [R2, #0]
0x2DBA	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x2DBC	0x235A    MOVS	R3, #90
0x2DBE	0x4A20    LDR	R2, [PC, #128]
0x2DC0	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x2DC2	0x2101    MOVS	R1, #1
0x2DC4	0xF2400000  MOVW	R0, #0
0x2DC8	0xF7FEFE02  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x2DCC	0x2300    MOVS	R3, #0
0x2DCE	0x2200    MOVS	R2, #0
0x2DD0	0xB408    PUSH	(R3)
0x2DD2	0xB404    PUSH	(R2)
0x2DD4	0x2300    MOVS	R3, #0
0x2DD6	0x2200    MOVS	R2, #0
0x2DD8	0x2100    MOVS	R1, #0
0x2DDA	0x2000    MOVS	R0, #0
0x2DDC	0xF7FEFDD8  BL	_TFT_Set_Brush+0
0x2DE0	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x2DE2	0x2100    MOVS	R1, #0
0x2DE4	0x2000    MOVS	R0, #0
0x2DE6	0xF7FFFBD9  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x2DEA	0x2300    MOVS	R3, #0
0x2DEC	0x4A15    LDR	R2, [PC, #84]
0x2DEE	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x2DF0	0xF7FFFBE0  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x2DF4	0xF7FFF950  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x2DF8	0x4A13    LDR	R2, [PC, #76]
0x2DFA	0x4290    CMP	R0, R2
0x2DFC	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x2DFE	0xF7FEFFC1  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x2E02	0x4B12    LDR	R3, [PC, #72]
0x2E04	0x4A12    LDR	R2, [PC, #72]
0x2E06	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x2E08	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x2E0A	0xF7FFF9DF  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x2E0E	0x4B11    LDR	R3, [PC, #68]
0x2E10	0x4A0F    LDR	R2, [PC, #60]
0x2E12	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x2E14	0xF8DDE000  LDR	LR, [SP, #0]
0x2E18	0xB001    ADD	SP, SP, #4
0x2E1A	0x4770    BX	LR
0x2E1C	0x012A2000  	__Lib_TFT_Defs___controller+0
0x2E20	0x16290000  	_TFT_Set_Index+0
0x2E24	0x01E42000  	_TFT_Set_Index_Ptr+0
0x2E28	0x15F50000  	_TFT_Write_Command+0
0x2E2C	0x01E82000  	_TFT_Write_Command_Ptr+0
0x2E30	0x11850000  	_TFT_Write_Data+0
0x2E34	0x01B42000  	_TFT_Write_Data_Ptr+0
0x2E38	0x01A82000  	_TFT_DISP_WIDTH+0
0x2E3C	0x01A62000  	_TFT_DISP_HEIGHT+0
0x2E40	0x01282000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2E44	0x01DE2000  	_ExternalFontSet+0
0x2E48	0x85005285  	#1384482048
0x2E4C	0x17E10000  	_TFT_Set_Address_SST7715R+0
0x2E50	0x01B02000  	_TFT_Set_Address_Ptr+0
0x2E54	0x06E90000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x19E8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x19EA	0x4802    LDR	R0, [PC, #8]
0x19EC	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x19EE	0xB001    ADD	SP, SP, #4
0x19F0	0x4770    BX	LR
0x19F2	0xBF00    NOP
0x19F4	0x01242000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x19D0	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x19D2	0x4A03    LDR	R2, [PC, #12]
0x19D4	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x19D6	0x4A03    LDR	R2, [PC, #12]
0x19D8	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x19DA	0xB001    ADD	SP, SP, #4
0x19DC	0x4770    BX	LR
0x19DE	0xBF00    NOP
0x19E0	0x01A42000  	__Lib_TFT_PenColor+0
0x19E4	0x019B2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x1990	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x1992	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x1996	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x199A	0x4C07    LDR	R4, [PC, #28]
0x199C	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x199E	0x4C07    LDR	R4, [PC, #28]
0x19A0	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x19A2	0x4C07    LDR	R4, [PC, #28]
0x19A4	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x19A6	0x4C07    LDR	R4, [PC, #28]
0x19A8	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x19AA	0x4C07    LDR	R4, [PC, #28]
0x19AC	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x19AE	0x4C07    LDR	R4, [PC, #28]
0x19B0	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x19B2	0xB001    ADD	SP, SP, #4
0x19B4	0x4770    BX	LR
0x19B6	0xBF00    NOP
0x19B8	0x01BB2000  	__Lib_TFT_BrushEnabled+0
0x19BC	0x01DC2000  	__Lib_TFT_BrushColor+0
0x19C0	0x01D22000  	__Lib_TFT_GradientEnabled+0
0x19C4	0x01D32000  	__Lib_TFT_GradientOrientation+0
0x19C8	0x01D82000  	__Lib_TFT_GradColorFrom+0
0x19CC	0x01DA2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x259C	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x259E	0x4A03    LDR	R2, [PC, #12]
0x25A0	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x25A2	0x4A03    LDR	R2, [PC, #12]
0x25A4	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x25A6	0xB001    ADD	SP, SP, #4
0x25A8	0x4770    BX	LR
0x25AA	0xBF00    NOP
0x25AC	0x01C42000  	__Lib_TFT_x_cord+0
0x25B0	0x01C02000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x25B4	0xB082    SUB	SP, SP, #8
0x25B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x25BA	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x25BE	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x25C2	0x4806    LDR	R0, [PC, #24]
0x25C4	0x8800    LDRH	R0, [R0, #0]
0x25C6	0x9101    STR	R1, [SP, #4]
0x25C8	0x4A05    LDR	R2, [PC, #20]
0x25CA	0xB281    UXTH	R1, R0
0x25CC	0x9801    LDR	R0, [SP, #4]
0x25CE	0xF7FEFEF5  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x25D2	0xF8DDE000  LDR	LR, [SP, #0]
0x25D6	0xB002    ADD	SP, SP, #8
0x25D8	0x4770    BX	LR
0x25DA	0xBF00    NOP
0x25DC	0x012A2000  	__Lib_TFT_Defs___controller+0
0x25E0	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x13BC	0xB084    SUB	SP, SP, #16
0x13BE	0xF8CDE000  STR	LR, [SP, #0]
0x13C2	0xB28D    UXTH	R5, R1
0x13C4	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x13C6	0x4B86    LDR	R3, [PC, #536]
0x13C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x13CC	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x13CE	0x4618    MOV	R0, R3
0x13D0	0xF7FEFEDA  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x13D4	0xF1B50FFF  CMP	R5, #255
0x13D8	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x13DA	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x13DC	0x4B81    LDR	R3, [PC, #516]
0x13DE	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x13E2	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x13E4	0x4B80    LDR	R3, [PC, #512]
0x13E6	0x429E    CMP	R6, R3
0x13E8	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x13EA	0xF2455355  MOVW	R3, #21845
0x13EE	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x13F2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x13F4	0x1D3D    ADDS	R5, R7, #4
0x13F6	0x682C    LDR	R4, [R5, #0]
0x13F8	0xF06F03FF  MVN	R3, #255
0x13FC	0xEA040303  AND	R3, R4, R3, LSL #0
0x1400	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x1402	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x1406	0x682C    LDR	R4, [R5, #0]
0x1408	0xF64F73FF  MOVW	R3, #65535
0x140C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x1410	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x1412	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x1414	0x2E42    CMP	R6, #66
0x1416	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x1418	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x141A	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x141C	0x4B73    LDR	R3, [PC, #460]
0x141E	0x429D    CMP	R5, R3
0x1420	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x1422	0x4B71    LDR	R3, [PC, #452]
0x1424	0x429E    CMP	R6, R3
0x1426	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x1428	0xF04F3355  MOV	R3, #1431655765
0x142C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x142E	0x1D3C    ADDS	R4, R7, #4
0x1430	0x2300    MOVS	R3, #0
0x1432	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x1434	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x1438	0xF04F33FF  MOV	R3, #-1
0x143C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x143E	0xE0CB    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x1440	0x2E42    CMP	R6, #66
0x1442	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x1444	0x2300    MOVS	R3, #0
0x1446	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x1448	0xE0C6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x144A	0xF0060301  AND	R3, R6, #1
0x144E	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x1450	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x1452	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x1454	0xF0060308  AND	R3, R6, #8
0x1458	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x145A	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x145C	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x145E	0xF0060304  AND	R3, R6, #4
0x1462	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x1464	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x1466	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x1468	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x146A	0x4B61    LDR	R3, [PC, #388]
0x146C	0xEA060303  AND	R3, R6, R3, LSL #0
0x1470	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x1472	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x1474	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x1476	0xF4066380  AND	R3, R6, #1024
0x147A	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x147C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x147E	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x1480	0xF4067300  AND	R3, R6, #512
0x1484	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x1486	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x1488	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x148A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x148C	0xF0060320  AND	R3, R6, #32
0x1490	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x1492	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x1494	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x1496	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x1498	0xF4067380  AND	R3, R6, #256
0x149C	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x149E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x14A0	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x14A2	0xF0060380  AND	R3, R6, #128
0x14A6	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x14A8	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x14AA	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x14AC	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x14AE	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x14B2	0x9201    STR	R2, [SP, #4]
0x14B4	0xFA1FF985  UXTH	R9, R5
0x14B8	0x46B0    MOV	R8, R6
0x14BA	0x4606    MOV	R6, R0
0x14BC	0x4618    MOV	R0, R3
0x14BE	0x460A    MOV	R2, R1
0x14C0	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x14C2	0xF1BA0F10  CMP	R10, #16
0x14C6	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x14CA	0xF04F0301  MOV	R3, #1
0x14CE	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x14D2	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x14D6	0x42A3    CMP	R3, R4
0x14D8	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x14DC	0xEA4F044A  LSL	R4, R10, #1
0x14E0	0xF04F0303  MOV	R3, #3
0x14E4	0x40A3    LSLS	R3, R4
0x14E6	0x43DC    MVN	R4, R3
0x14E8	0x683B    LDR	R3, [R7, #0]
0x14EA	0x4023    ANDS	R3, R4
0x14EC	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x14EE	0xEA4F034A  LSL	R3, R10, #1
0x14F2	0xFA06F403  LSL	R4, R6, R3
0x14F6	0x683B    LDR	R3, [R7, #0]
0x14F8	0x4323    ORRS	R3, R4
0x14FA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x14FC	0xF008030C  AND	R3, R8, #12
0x1500	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x1502	0xF2070508  ADDW	R5, R7, #8
0x1506	0xEA4F044A  LSL	R4, R10, #1
0x150A	0xF04F0303  MOV	R3, #3
0x150E	0x40A3    LSLS	R3, R4
0x1510	0x43DC    MVN	R4, R3
0x1512	0x682B    LDR	R3, [R5, #0]
0x1514	0x4023    ANDS	R3, R4
0x1516	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x1518	0xF2070508  ADDW	R5, R7, #8
0x151C	0xEA4F034A  LSL	R3, R10, #1
0x1520	0xFA02F403  LSL	R4, R2, R3
0x1524	0x682B    LDR	R3, [R5, #0]
0x1526	0x4323    ORRS	R3, R4
0x1528	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x152A	0x1D3D    ADDS	R5, R7, #4
0x152C	0xFA1FF48A  UXTH	R4, R10
0x1530	0xF04F0301  MOV	R3, #1
0x1534	0x40A3    LSLS	R3, R4
0x1536	0x43DC    MVN	R4, R3
0x1538	0x682B    LDR	R3, [R5, #0]
0x153A	0x4023    ANDS	R3, R4
0x153C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x153E	0x1D3D    ADDS	R5, R7, #4
0x1540	0xFA1FF48A  UXTH	R4, R10
0x1544	0xB28B    UXTH	R3, R1
0x1546	0xFA03F404  LSL	R4, R3, R4
0x154A	0xB2A4    UXTH	R4, R4
0x154C	0x682B    LDR	R3, [R5, #0]
0x154E	0x4323    ORRS	R3, R4
0x1550	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x1552	0xF207050C  ADDW	R5, R7, #12
0x1556	0xFA1FF38A  UXTH	R3, R10
0x155A	0x005C    LSLS	R4, R3, #1
0x155C	0xB2A4    UXTH	R4, R4
0x155E	0xF04F0303  MOV	R3, #3
0x1562	0x40A3    LSLS	R3, R4
0x1564	0x43DC    MVN	R4, R3
0x1566	0x682B    LDR	R3, [R5, #0]
0x1568	0x4023    ANDS	R3, R4
0x156A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x156C	0xF207050C  ADDW	R5, R7, #12
0x1570	0xEA4F034A  LSL	R3, R10, #1
0x1574	0xFA00F403  LSL	R4, R0, R3
0x1578	0x682B    LDR	R3, [R5, #0]
0x157A	0x4323    ORRS	R3, R4
0x157C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x157E	0xF0080308  AND	R3, R8, #8
0x1582	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x1584	0xF4080370  AND	R3, R8, #15728640
0x1588	0x0D1B    LSRS	R3, R3, #20
0x158A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x158E	0xF1BA0F07  CMP	R10, #7
0x1592	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x1594	0xF2070324  ADDW	R3, R7, #36
0x1598	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x159A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x159E	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x15A0	0xF2070320  ADDW	R3, R7, #32
0x15A4	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x15A6	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x15A8	0x00AC    LSLS	R4, R5, #2
0x15AA	0xF04F030F  MOV	R3, #15
0x15AE	0x40A3    LSLS	R3, R4
0x15B0	0x43DC    MVN	R4, R3
0x15B2	0x9B02    LDR	R3, [SP, #8]
0x15B4	0x681B    LDR	R3, [R3, #0]
0x15B6	0xEA030404  AND	R4, R3, R4, LSL #0
0x15BA	0x9B02    LDR	R3, [SP, #8]
0x15BC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x15BE	0xF89D400C  LDRB	R4, [SP, #12]
0x15C2	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x15C4	0x409C    LSLS	R4, R3
0x15C6	0x9B02    LDR	R3, [SP, #8]
0x15C8	0x681B    LDR	R3, [R3, #0]
0x15CA	0xEA430404  ORR	R4, R3, R4, LSL #0
0x15CE	0x9B02    LDR	R3, [SP, #8]
0x15D0	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x15D2	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x15D6	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x15D8	0xF8DDE000  LDR	LR, [SP, #0]
0x15DC	0xB004    ADD	SP, SP, #16
0x15DE	0x4770    BX	LR
0x15E0	0xFC00FFFF  	#-1024
0x15E4	0x0000FFFF  	#-65536
0x15E8	0x00140008  	#524308
0x15EC	0xFFFF0000  	#65535
0x15F0	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x2098	0xB082    SUB	SP, SP, #8
0x209A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x209E	0xF04F0000  MOV	R0, #0
0x20A2	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x20A4	0xF7FFF89C  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x20A8	0xF000FA84  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x20AC	0x2101    MOVS	R1, #1
0x20AE	0xB249    SXTB	R1, R1
0x20B0	0x481F    LDR	R0, [PC, #124]
0x20B2	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x20B4	0xF2423753  MOVW	R7, #9043
0x20B8	0xF2C00708  MOVT	R7, #8
0x20BC	0xBF00    NOP
0x20BE	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x20C0	0x1E7F    SUBS	R7, R7, #1
0x20C2	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x20C4	0xBF00    NOP
0x20C6	0xBF00    NOP
0x20C8	0xBF00    NOP
0x20CA	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x20CC	0x2100    MOVS	R1, #0
0x20CE	0xB249    SXTB	R1, R1
0x20D0	0x4818    LDR	R0, [PC, #96]
0x20D2	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x20D4	0x2004    MOVS	R0, #4
0x20D6	0x4C18    LDR	R4, [PC, #96]
0x20D8	0x6824    LDR	R4, [R4, #0]
0x20DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x20DC	0xF7FFF924  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x20E0	0xF7FFF908  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x20E4	0xF7FFF906  BL	__Lib_TFT_Defs_Read_From_Port+0
0x20E8	0xF00000FF  AND	R0, R0, #255
0x20EC	0xB280    UXTH	R0, R0
0x20EE	0x0201    LSLS	R1, R0, #8
0x20F0	0x9801    LDR	R0, [SP, #4]
0x20F2	0x4308    ORRS	R0, R1
0x20F4	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x20F6	0xF7FFF8FD  BL	__Lib_TFT_Defs_Read_From_Port+0
0x20FA	0xF00000FF  AND	R0, R0, #255
0x20FE	0xB280    UXTH	R0, R0
0x2100	0x0401    LSLS	R1, R0, #16
0x2102	0x9801    LDR	R0, [SP, #4]
0x2104	0x4308    ORRS	R0, R1
0x2106	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x2108	0xF7FFF8F4  BL	__Lib_TFT_Defs_Read_From_Port+0
0x210C	0xF00000FF  AND	R0, R0, #255
0x2110	0xB280    UXTH	R0, R0
0x2112	0x0601    LSLS	R1, R0, #24
0x2114	0x9801    LDR	R0, [SP, #4]
0x2116	0x4308    ORRS	R0, R1
0x2118	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x211A	0x2101    MOVS	R1, #1
0x211C	0xB249    SXTB	R1, R1
0x211E	0x4805    LDR	R0, [PC, #20]
0x2120	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x2122	0xF000FA47  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x2126	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x2128	0xF8DDE000  LDR	LR, [SP, #0]
0x212C	0xB002    ADD	SP, SP, #8
0x212E	0x4770    BX	LR
0x2130	0x02A04242  	TFT_RST+0
0x2134	0x02BC4242  	TFT_CS+0
0x2138	0x01E42000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
__Lib_USB_32F4xx_USBD_USR_DeviceReset:
;usbd_usr.c, 176 :: 		
; speed start address is: 0 (R0)
0x13A4	0xB081    SUB	SP, SP, #4
; speed end address is: 0 (R0)
; speed start address is: 0 (R0)
;usbd_usr.c, 178 :: 		
0x13A6	0xE002    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset31
; speed end address is: 0 (R0)
;usbd_usr.c, 180 :: 		
L___Lib_USB_32F4xx_USBD_USR_DeviceReset33:
;usbd_usr.c, 182 :: 		
0x13A8	0xE006    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset32
;usbd_usr.c, 184 :: 		
L___Lib_USB_32F4xx_USBD_USR_DeviceReset34:
;usbd_usr.c, 186 :: 		
0x13AA	0xE005    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset32
;usbd_usr.c, 187 :: 		
L___Lib_USB_32F4xx_USBD_USR_DeviceReset35:
;usbd_usr.c, 189 :: 		
0x13AC	0xE004    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset32
;usbd_usr.c, 190 :: 		
L___Lib_USB_32F4xx_USBD_USR_DeviceReset31:
; speed start address is: 0 (R0)
0x13AE	0x2800    CMP	R0, #0
0x13B0	0xD0FA    BEQ	L___Lib_USB_32F4xx_USBD_USR_DeviceReset33
0x13B2	0x2801    CMP	R0, #1
0x13B4	0xD0F9    BEQ	L___Lib_USB_32F4xx_USBD_USR_DeviceReset34
; speed end address is: 0 (R0)
0x13B6	0xE7F9    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset35
L___Lib_USB_32F4xx_USBD_USR_DeviceReset32:
;usbd_usr.c, 191 :: 		
L_end_USBD_USR_DeviceReset:
0x13B8	0xB001    ADD	SP, SP, #4
0x13BA	0x4770    BX	LR
; end of __Lib_USB_32F4xx_USBD_USR_DeviceReset
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x1628	0xB081    SUB	SP, SP, #4
0x162A	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x162E	0x2200    MOVS	R2, #0
0x1630	0xB252    SXTB	R2, R2
0x1632	0x4908    LDR	R1, [PC, #32]
0x1634	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x1636	0xF7FEFE71  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x163A	0x2200    MOVS	R2, #0
0x163C	0xB252    SXTB	R2, R2
0x163E	0x4906    LDR	R1, [PC, #24]
0x1640	0x600A    STR	R2, [R1, #0]
0x1642	0xBF00    NOP
0x1644	0x2201    MOVS	R2, #1
0x1646	0xB252    SXTB	R2, R2
0x1648	0x4903    LDR	R1, [PC, #12]
0x164A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x164C	0xF8DDE000  LDR	LR, [SP, #0]
0x1650	0xB001    ADD	SP, SP, #4
0x1652	0x4770    BX	LR
0x1654	0x02B04242  	TFT_RS+0
0x1658	0x02AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x031C	0x4A04    LDR	R2, [PC, #16]
0x031E	0x8811    LDRH	R1, [R2, #0]
0x0320	0xF401417F  AND	R1, R1, #65280
0x0324	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x0326	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x032A	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x032C	0x4770    BX	LR
0x032E	0xBF00    NOP
0x0330	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x15F4	0xB081    SUB	SP, SP, #4
0x15F6	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x15FA	0x2201    MOVS	R2, #1
0x15FC	0xB252    SXTB	R2, R2
0x15FE	0x4908    LDR	R1, [PC, #32]
0x1600	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x1602	0xF7FEFE8B  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x1606	0x2200    MOVS	R2, #0
0x1608	0xB252    SXTB	R2, R2
0x160A	0x4906    LDR	R1, [PC, #24]
0x160C	0x600A    STR	R2, [R1, #0]
0x160E	0xBF00    NOP
0x1610	0x2201    MOVS	R2, #1
0x1612	0xB252    SXTB	R2, R2
0x1614	0x4903    LDR	R1, [PC, #12]
0x1616	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x1618	0xF8DDE000  LDR	LR, [SP, #0]
0x161C	0xB001    ADD	SP, SP, #4
0x161E	0x4770    BX	LR
0x1620	0x02B04242  	TFT_RS+0
0x1624	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x1354	0xB081    SUB	SP, SP, #4
0x1356	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x135A	0xF7FFF80D  BL	_Delay_1us+0
0x135E	0xF7FFF80B  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x1362	0x2300    MOVS	R3, #0
0x1364	0xB25B    SXTB	R3, R3
0x1366	0x490B    LDR	R1, [PC, #44]
0x1368	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x136A	0x2201    MOVS	R2, #1
0x136C	0xB252    SXTB	R2, R2
0x136E	0x490A    LDR	R1, [PC, #40]
0x1370	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x1372	0x490A    LDR	R1, [PC, #40]
0x1374	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x1376	0xF7FEFFD1  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x137A	0x2200    MOVS	R2, #0
0x137C	0xB252    SXTB	R2, R2
0x137E	0x4908    LDR	R1, [PC, #32]
0x1380	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x1382	0x2201    MOVS	R2, #1
0x1384	0xB252    SXTB	R2, R2
0x1386	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x1388	0x4902    LDR	R1, [PC, #8]
0x138A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x138C	0xF8DDE000  LDR	LR, [SP, #0]
0x1390	0xB001    ADD	SP, SP, #4
0x1392	0x4770    BX	LR
0x1394	0x02BC4242  	TFT_CS+0
0x1398	0x02A84242  	TFT_RD+0
0x139C	0x02B04242  	TFT_RS+0
0x13A0	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0378	0xF2400703  MOVW	R7, #3
0x037C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0380	0x1E7F    SUBS	R7, R7, #1
0x0382	0xD1FD    BNE	L_Delay_1us0
0x0384	0xBF00    NOP
0x0386	0xBF00    NOP
0x0388	0xBF00    NOP
0x038A	0xBF00    NOP
0x038C	0xBF00    NOP
0x038E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0390	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x12A4	0xB081    SUB	SP, SP, #4
0x12A6	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x12AA	0x2200    MOVS	R2, #0
0x12AC	0xB252    SXTB	R2, R2
0x12AE	0x490D    LDR	R1, [PC, #52]
0x12B0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x12B2	0x2201    MOVS	R2, #1
0x12B4	0xB252    SXTB	R2, R2
0x12B6	0x490C    LDR	R1, [PC, #48]
0x12B8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x12BA	0x490C    LDR	R1, [PC, #48]
0x12BC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x12BE	0xF7FFF82D  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x12C2	0x2200    MOVS	R2, #0
0x12C4	0xB252    SXTB	R2, R2
0x12C6	0x490A    LDR	R1, [PC, #40]
0x12C8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x12CA	0x2201    MOVS	R2, #1
0x12CC	0xB252    SXTB	R2, R2
0x12CE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x12D0	0x4904    LDR	R1, [PC, #16]
0x12D2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x12D4	0xF7FFF850  BL	_Delay_1us+0
0x12D8	0xF7FFF84E  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x12DC	0xF8DDE000  LDR	LR, [SP, #0]
0x12E0	0xB001    ADD	SP, SP, #4
0x12E2	0x4770    BX	LR
0x12E4	0x02BC4242  	TFT_CS+0
0x12E8	0x02A84242  	TFT_RD+0
0x12EC	0x02B04242  	TFT_RS+0
0x12F0	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x11E0	0xB081    SUB	SP, SP, #4
0x11E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x11E6	0xF2410014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x11EA	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x11EE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x11F2	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x11F6	0x4A25    LDR	R2, [PC, #148]
0x11F8	0xB289    UXTH	R1, R1
0x11FA	0xF000F8DF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x11FE	0x2100    MOVS	R1, #0
0x1200	0xB249    SXTB	R1, R1
0x1202	0x4823    LDR	R0, [PC, #140]
0x1204	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x1206	0xF2410014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x120A	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x120E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x1212	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1216	0x4A1D    LDR	R2, [PC, #116]
0x1218	0xB289    UXTH	R1, R1
0x121A	0xF000F8CF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x121E	0x2101    MOVS	R1, #1
0x1220	0xB249    SXTB	R1, R1
0x1222	0x481C    LDR	R0, [PC, #112]
0x1224	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x1226	0xF2410014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x122A	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x122E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x1232	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1236	0x4A15    LDR	R2, [PC, #84]
0x1238	0xB289    UXTH	R1, R1
0x123A	0xF000F8BF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x123E	0x2101    MOVS	R1, #1
0x1240	0xB249    SXTB	R1, R1
0x1242	0x4815    LDR	R0, [PC, #84]
0x1244	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x1246	0xF2410014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x124A	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x124E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x1252	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1256	0x4A0D    LDR	R2, [PC, #52]
0x1258	0xB289    UXTH	R1, R1
0x125A	0xF000F8AF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x125E	0xF2410014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x1262	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x1266	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x126A	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x126E	0x4A07    LDR	R2, [PC, #28]
0x1270	0xB289    UXTH	R1, R1
0x1272	0xF000F8A3  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x1276	0x2101    MOVS	R1, #1
0x1278	0xB249    SXTB	R1, R1
0x127A	0x4808    LDR	R0, [PC, #32]
0x127C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x127E	0x4808    LDR	R0, [PC, #32]
0x1280	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x1282	0xF8DDE000  LDR	LR, [SP, #0]
0x1286	0xB001    ADD	SP, SP, #4
0x1288	0x4770    BX	LR
0x128A	0xBF00    NOP
0x128C	0x00140008  	#524308
0x1290	0x02A04242  	TFT_RST+0
0x1294	0x02B04242  	TFT_RS+0
0x1298	0x02BC4242  	TFT_CS+0
0x129C	0x02A84242  	TFT_RD+0
0x12A0	0x02AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x1328	0xB082    SUB	SP, SP, #8
0x132A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x132E	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x1332	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x1336	0x4806    LDR	R0, [PC, #24]
0x1338	0x8800    LDRH	R0, [R0, #0]
0x133A	0x9101    STR	R1, [SP, #4]
0x133C	0xF04F0242  MOV	R2, #66
0x1340	0xB281    UXTH	R1, R0
0x1342	0x9801    LDR	R0, [SP, #4]
0x1344	0xF000F83A  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x1348	0xF8DDE000  LDR	LR, [SP, #0]
0x134C	0xB002    ADD	SP, SP, #8
0x134E	0x4770    BX	LR
0x1350	0x012A2000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x12F4	0x4A09    LDR	R2, [PC, #36]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x12F6	0x2101    MOVS	R1, #1
0x12F8	0xB249    SXTB	R1, R1
0x12FA	0x4809    LDR	R0, [PC, #36]
0x12FC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x12FE	0x2100    MOVS	R1, #0
0x1300	0xB249    SXTB	R1, R1
0x1302	0x4808    LDR	R0, [PC, #32]
0x1304	0x6001    STR	R1, [R0, #0]
0x1306	0xBF00    NOP
0x1308	0xBF00    NOP
0x130A	0xBF00    NOP
0x130C	0xBF00    NOP
0x130E	0xBF00    NOP
0x1310	0x2101    MOVS	R1, #1
0x1312	0xB249    SXTB	R1, R1
0x1314	0x4803    LDR	R0, [PC, #12]
0x1316	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x1318	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x131A	0x4770    BX	LR
0x131C	0x10104002  	TFT_DataPort+-4
0x1320	0x02B04242  	TFT_RS+0
0x1324	0x02A84242  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x1D84	0xB081    SUB	SP, SP, #4
0x1D86	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x1D8A	0xF7FFFA29  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x1D8E	0x2101    MOVS	R1, #1
0x1D90	0xB249    SXTB	R1, R1
0x1D92	0x4894    LDR	R0, [PC, #592]
0x1D94	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x1D96	0xF7FFFC63  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x1D9A	0x2100    MOVS	R1, #0
0x1D9C	0xB249    SXTB	R1, R1
0x1D9E	0x4891    LDR	R0, [PC, #580]
0x1DA0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x1DA2	0xF7FFFD95  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x1DA6	0x2101    MOVS	R1, #1
0x1DA8	0xB249    SXTB	R1, R1
0x1DAA	0x488E    LDR	R0, [PC, #568]
0x1DAC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x1DAE	0xF7FFFD8F  BL	_Delay_100ms+0
0x1DB2	0xF7FFFC55  BL	_Delay_10ms+0
0x1DB6	0xF7FFFC53  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x1DBA	0x2100    MOVS	R1, #0
0x1DBC	0xB249    SXTB	R1, R1
0x1DBE	0x488A    LDR	R0, [PC, #552]
0x1DC0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x1DC2	0x2011    MOVS	R0, #17
0x1DC4	0x4C89    LDR	R4, [PC, #548]
0x1DC6	0x6824    LDR	R4, [R4, #0]
0x1DC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x1DCA	0xF7FFFD81  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x1DCE	0xF7FFFC47  BL	_Delay_10ms+0
0x1DD2	0xF7FFFC45  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x1DD6	0x2036    MOVS	R0, #54
0x1DD8	0x4C84    LDR	R4, [PC, #528]
0x1DDA	0x6824    LDR	R4, [R4, #0]
0x1DDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x1DDE	0x2000    MOVS	R0, #0
0x1DE0	0x4C83    LDR	R4, [PC, #524]
0x1DE2	0x6824    LDR	R4, [R4, #0]
0x1DE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x1DE6	0x203A    MOVS	R0, #58
0x1DE8	0x4C80    LDR	R4, [PC, #512]
0x1DEA	0x6824    LDR	R4, [R4, #0]
0x1DEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x1DEE	0x2005    MOVS	R0, #5
0x1DF0	0x4C7F    LDR	R4, [PC, #508]
0x1DF2	0x6824    LDR	R4, [R4, #0]
0x1DF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x1DF6	0x20B2    MOVS	R0, #178
0x1DF8	0x4C7C    LDR	R4, [PC, #496]
0x1DFA	0x6824    LDR	R4, [R4, #0]
0x1DFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x1DFE	0x200C    MOVS	R0, #12
0x1E00	0x4C7B    LDR	R4, [PC, #492]
0x1E02	0x6824    LDR	R4, [R4, #0]
0x1E04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x1E06	0x200C    MOVS	R0, #12
0x1E08	0x4C79    LDR	R4, [PC, #484]
0x1E0A	0x6824    LDR	R4, [R4, #0]
0x1E0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x1E0E	0x2000    MOVS	R0, #0
0x1E10	0x4C77    LDR	R4, [PC, #476]
0x1E12	0x6824    LDR	R4, [R4, #0]
0x1E14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x1E16	0x2033    MOVS	R0, #51
0x1E18	0x4C75    LDR	R4, [PC, #468]
0x1E1A	0x6824    LDR	R4, [R4, #0]
0x1E1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x1E1E	0x2033    MOVS	R0, #51
0x1E20	0x4C73    LDR	R4, [PC, #460]
0x1E22	0x6824    LDR	R4, [R4, #0]
0x1E24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x1E26	0x20B7    MOVS	R0, #183
0x1E28	0x4C70    LDR	R4, [PC, #448]
0x1E2A	0x6824    LDR	R4, [R4, #0]
0x1E2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x1E2E	0x2070    MOVS	R0, #112
0x1E30	0x4C6F    LDR	R4, [PC, #444]
0x1E32	0x6824    LDR	R4, [R4, #0]
0x1E34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x1E36	0x20BB    MOVS	R0, #187
0x1E38	0x4C6C    LDR	R4, [PC, #432]
0x1E3A	0x6824    LDR	R4, [R4, #0]
0x1E3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x1E3E	0x201B    MOVS	R0, #27
0x1E40	0x4C6B    LDR	R4, [PC, #428]
0x1E42	0x6824    LDR	R4, [R4, #0]
0x1E44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x1E46	0x20C0    MOVS	R0, #192
0x1E48	0x4C68    LDR	R4, [PC, #416]
0x1E4A	0x6824    LDR	R4, [R4, #0]
0x1E4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x1E4E	0x202C    MOVS	R0, #44
0x1E50	0x4C67    LDR	R4, [PC, #412]
0x1E52	0x6824    LDR	R4, [R4, #0]
0x1E54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x1E56	0x20C2    MOVS	R0, #194
0x1E58	0x4C64    LDR	R4, [PC, #400]
0x1E5A	0x6824    LDR	R4, [R4, #0]
0x1E5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x1E5E	0x2001    MOVS	R0, #1
0x1E60	0x4C63    LDR	R4, [PC, #396]
0x1E62	0x6824    LDR	R4, [R4, #0]
0x1E64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x1E66	0x20C3    MOVS	R0, #195
0x1E68	0x4C60    LDR	R4, [PC, #384]
0x1E6A	0x6824    LDR	R4, [R4, #0]
0x1E6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x1E6E	0x200B    MOVS	R0, #11
0x1E70	0x4C5F    LDR	R4, [PC, #380]
0x1E72	0x6824    LDR	R4, [R4, #0]
0x1E74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x1E76	0x20C4    MOVS	R0, #196
0x1E78	0x4C5C    LDR	R4, [PC, #368]
0x1E7A	0x6824    LDR	R4, [R4, #0]
0x1E7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x1E7E	0x2027    MOVS	R0, #39
0x1E80	0x4C5B    LDR	R4, [PC, #364]
0x1E82	0x6824    LDR	R4, [R4, #0]
0x1E84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x1E86	0x20C6    MOVS	R0, #198
0x1E88	0x4C58    LDR	R4, [PC, #352]
0x1E8A	0x6824    LDR	R4, [R4, #0]
0x1E8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x1E8E	0x200F    MOVS	R0, #15
0x1E90	0x4C57    LDR	R4, [PC, #348]
0x1E92	0x6824    LDR	R4, [R4, #0]
0x1E94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x1E96	0x20D0    MOVS	R0, #208
0x1E98	0x4C54    LDR	R4, [PC, #336]
0x1E9A	0x6824    LDR	R4, [R4, #0]
0x1E9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x1E9E	0x20A4    MOVS	R0, #164
0x1EA0	0x4C53    LDR	R4, [PC, #332]
0x1EA2	0x6824    LDR	R4, [R4, #0]
0x1EA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x1EA6	0x20A1    MOVS	R0, #161
0x1EA8	0x4C51    LDR	R4, [PC, #324]
0x1EAA	0x6824    LDR	R4, [R4, #0]
0x1EAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x1EAE	0x20E0    MOVS	R0, #224
0x1EB0	0x4C4E    LDR	R4, [PC, #312]
0x1EB2	0x6824    LDR	R4, [R4, #0]
0x1EB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x1EB6	0x20D0    MOVS	R0, #208
0x1EB8	0x4C4D    LDR	R4, [PC, #308]
0x1EBA	0x6824    LDR	R4, [R4, #0]
0x1EBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x1EBE	0x2006    MOVS	R0, #6
0x1EC0	0x4C4B    LDR	R4, [PC, #300]
0x1EC2	0x6824    LDR	R4, [R4, #0]
0x1EC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x1EC6	0x200B    MOVS	R0, #11
0x1EC8	0x4C49    LDR	R4, [PC, #292]
0x1ECA	0x6824    LDR	R4, [R4, #0]
0x1ECC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x1ECE	0x2009    MOVS	R0, #9
0x1ED0	0x4C47    LDR	R4, [PC, #284]
0x1ED2	0x6824    LDR	R4, [R4, #0]
0x1ED4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x1ED6	0x2008    MOVS	R0, #8
0x1ED8	0x4C45    LDR	R4, [PC, #276]
0x1EDA	0x6824    LDR	R4, [R4, #0]
0x1EDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x1EDE	0x2030    MOVS	R0, #48
0x1EE0	0x4C43    LDR	R4, [PC, #268]
0x1EE2	0x6824    LDR	R4, [R4, #0]
0x1EE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x1EE6	0x2030    MOVS	R0, #48
0x1EE8	0x4C41    LDR	R4, [PC, #260]
0x1EEA	0x6824    LDR	R4, [R4, #0]
0x1EEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x1EEE	0x205B    MOVS	R0, #91
0x1EF0	0x4C3F    LDR	R4, [PC, #252]
0x1EF2	0x6824    LDR	R4, [R4, #0]
0x1EF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x1EF6	0x204B    MOVS	R0, #75
0x1EF8	0x4C3D    LDR	R4, [PC, #244]
0x1EFA	0x6824    LDR	R4, [R4, #0]
0x1EFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x1EFE	0x2018    MOVS	R0, #24
0x1F00	0x4C3B    LDR	R4, [PC, #236]
0x1F02	0x6824    LDR	R4, [R4, #0]
0x1F04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x1F06	0x2014    MOVS	R0, #20
0x1F08	0x4C39    LDR	R4, [PC, #228]
0x1F0A	0x6824    LDR	R4, [R4, #0]
0x1F0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x1F0E	0x2014    MOVS	R0, #20
0x1F10	0x4C37    LDR	R4, [PC, #220]
0x1F12	0x6824    LDR	R4, [R4, #0]
0x1F14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x1F16	0x202C    MOVS	R0, #44
0x1F18	0x4C35    LDR	R4, [PC, #212]
0x1F1A	0x6824    LDR	R4, [R4, #0]
0x1F1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x1F1E	0x2032    MOVS	R0, #50
0x1F20	0x4C33    LDR	R4, [PC, #204]
0x1F22	0x6824    LDR	R4, [R4, #0]
0x1F24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x1F26	0x20E1    MOVS	R0, #225
0x1F28	0x4C30    LDR	R4, [PC, #192]
0x1F2A	0x6824    LDR	R4, [R4, #0]
0x1F2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x1F2E	0x20D0    MOVS	R0, #208
0x1F30	0x4C2F    LDR	R4, [PC, #188]
0x1F32	0x6824    LDR	R4, [R4, #0]
0x1F34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x1F36	0x2005    MOVS	R0, #5
0x1F38	0x4C2D    LDR	R4, [PC, #180]
0x1F3A	0x6824    LDR	R4, [R4, #0]
0x1F3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x1F3E	0x200A    MOVS	R0, #10
0x1F40	0x4C2B    LDR	R4, [PC, #172]
0x1F42	0x6824    LDR	R4, [R4, #0]
0x1F44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x1F46	0x200A    MOVS	R0, #10
0x1F48	0x4C29    LDR	R4, [PC, #164]
0x1F4A	0x6824    LDR	R4, [R4, #0]
0x1F4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x1F4E	0x2007    MOVS	R0, #7
0x1F50	0x4C27    LDR	R4, [PC, #156]
0x1F52	0x6824    LDR	R4, [R4, #0]
0x1F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x1F56	0x2028    MOVS	R0, #40
0x1F58	0x4C25    LDR	R4, [PC, #148]
0x1F5A	0x6824    LDR	R4, [R4, #0]
0x1F5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x1F5E	0x2032    MOVS	R0, #50
0x1F60	0x4C23    LDR	R4, [PC, #140]
0x1F62	0x6824    LDR	R4, [R4, #0]
0x1F64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x1F66	0x202C    MOVS	R0, #44
0x1F68	0x4C21    LDR	R4, [PC, #132]
0x1F6A	0x6824    LDR	R4, [R4, #0]
0x1F6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x1F6E	0x2049    MOVS	R0, #73
0x1F70	0x4C1F    LDR	R4, [PC, #124]
0x1F72	0x6824    LDR	R4, [R4, #0]
0x1F74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x1F76	0x2018    MOVS	R0, #24
0x1F78	0x4C1D    LDR	R4, [PC, #116]
0x1F7A	0x6824    LDR	R4, [R4, #0]
0x1F7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x1F7E	0x2013    MOVS	R0, #19
0x1F80	0x4C1B    LDR	R4, [PC, #108]
0x1F82	0x6824    LDR	R4, [R4, #0]
0x1F84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x1F86	0x2013    MOVS	R0, #19
0x1F88	0x4C19    LDR	R4, [PC, #100]
0x1F8A	0x6824    LDR	R4, [R4, #0]
0x1F8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x1F8E	0x202C    MOVS	R0, #44
0x1F90	0x4C17    LDR	R4, [PC, #92]
0x1F92	0x6824    LDR	R4, [R4, #0]
0x1F94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x1F96	0x2033    MOVS	R0, #51
0x1F98	0x4C15    LDR	R4, [PC, #84]
0x1F9A	0x6824    LDR	R4, [R4, #0]
0x1F9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x1F9E	0x2021    MOVS	R0, #33
0x1FA0	0x4C12    LDR	R4, [PC, #72]
0x1FA2	0x6824    LDR	R4, [R4, #0]
0x1FA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x1FA6	0x202A    MOVS	R0, #42
0x1FA8	0x4C10    LDR	R4, [PC, #64]
0x1FAA	0x6824    LDR	R4, [R4, #0]
0x1FAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x1FAE	0x2000    MOVS	R0, #0
0x1FB0	0x4C0F    LDR	R4, [PC, #60]
0x1FB2	0x6824    LDR	R4, [R4, #0]
0x1FB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x1FB6	0x2000    MOVS	R0, #0
0x1FB8	0x4C0D    LDR	R4, [PC, #52]
0x1FBA	0x6824    LDR	R4, [R4, #0]
0x1FBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x1FBE	0x480D    LDR	R0, [PC, #52]
0x1FC0	0x8800    LDRH	R0, [R0, #0]
0x1FC2	0x0A04    LSRS	R4, R0, #8
0x1FC4	0xB2E0    UXTB	R0, R4
0x1FC6	0x4C0A    LDR	R4, [PC, #40]
0x1FC8	0x6824    LDR	R4, [R4, #0]
0x1FCA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x1FCC	0x4809    LDR	R0, [PC, #36]
0x1FCE	0x8804    LDRH	R4, [R0, #0]
0x1FD0	0xB2E0    UXTB	R0, R4
0x1FD2	0x4C07    LDR	R4, [PC, #28]
0x1FD4	0x6824    LDR	R4, [R4, #0]
0x1FD6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x1FD8	0x202B    MOVS	R0, #43
0x1FDA	0x4C04    LDR	R4, [PC, #16]
0x1FDC	0x6824    LDR	R4, [R4, #0]
0x1FDE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x1FE0	0x2000    MOVS	R0, #0
0x1FE2	0xE009    B	#18
0x1FE4	0x02A04242  	TFT_RST+0
0x1FE8	0x02BC4242  	TFT_CS+0
0x1FEC	0x01E42000  	_TFT_Set_Index_Ptr+0
0x1FF0	0x01E82000  	_TFT_Write_Command_Ptr+0
0x1FF4	0x01A82000  	_TFT_DISP_WIDTH+0
0x1FF8	0x4C22    LDR	R4, [PC, #136]
0x1FFA	0x6824    LDR	R4, [R4, #0]
0x1FFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x1FFE	0x2000    MOVS	R0, #0
0x2000	0x4C20    LDR	R4, [PC, #128]
0x2002	0x6824    LDR	R4, [R4, #0]
0x2004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x2006	0x4820    LDR	R0, [PC, #128]
0x2008	0x8800    LDRH	R0, [R0, #0]
0x200A	0x0A04    LSRS	R4, R0, #8
0x200C	0xB2E0    UXTB	R0, R4
0x200E	0x4C1D    LDR	R4, [PC, #116]
0x2010	0x6824    LDR	R4, [R4, #0]
0x2012	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x2014	0x481C    LDR	R0, [PC, #112]
0x2016	0x8804    LDRH	R4, [R0, #0]
0x2018	0xB2E0    UXTB	R0, R4
0x201A	0x4C1A    LDR	R4, [PC, #104]
0x201C	0x6824    LDR	R4, [R4, #0]
0x201E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x2020	0x2036    MOVS	R0, #54
0x2022	0x4C1A    LDR	R4, [PC, #104]
0x2024	0x6824    LDR	R4, [R4, #0]
0x2026	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x2028	0x4819    LDR	R0, [PC, #100]
0x202A	0x7800    LDRB	R0, [R0, #0]
0x202C	0x285A    CMP	R0, #90
0x202E	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x2030	0xF7FFFC46  BL	_Is_TFT_Rotated_180+0
0x2034	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x2036	0x20C0    MOVS	R0, #192
0x2038	0x4C12    LDR	R4, [PC, #72]
0x203A	0x6824    LDR	R4, [R4, #0]
0x203C	0x47A0    BLX	R4
0x203E	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x2040	0x2000    MOVS	R0, #0
0x2042	0x4C10    LDR	R4, [PC, #64]
0x2044	0x6824    LDR	R4, [R4, #0]
0x2046	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x2048	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x204A	0xF7FFFC39  BL	_Is_TFT_Rotated_180+0
0x204E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x2050	0x20A0    MOVS	R0, #160
0x2052	0x4C0C    LDR	R4, [PC, #48]
0x2054	0x6824    LDR	R4, [R4, #0]
0x2056	0x47A0    BLX	R4
0x2058	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x205A	0x2060    MOVS	R0, #96
0x205C	0x4C09    LDR	R4, [PC, #36]
0x205E	0x6824    LDR	R4, [R4, #0]
0x2060	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x2062	0x2029    MOVS	R0, #41
0x2064	0x4C09    LDR	R4, [PC, #36]
0x2066	0x6824    LDR	R4, [R4, #0]
0x2068	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x206A	0x202C    MOVS	R0, #44
0x206C	0x4C07    LDR	R4, [PC, #28]
0x206E	0x6824    LDR	R4, [R4, #0]
0x2070	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x2072	0x2101    MOVS	R1, #1
0x2074	0xB249    SXTB	R1, R1
0x2076	0x4807    LDR	R0, [PC, #28]
0x2078	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x207A	0xF8DDE000  LDR	LR, [SP, #0]
0x207E	0xB001    ADD	SP, SP, #4
0x2080	0x4770    BX	LR
0x2082	0xBF00    NOP
0x2084	0x01E82000  	_TFT_Write_Command_Ptr+0
0x2088	0x01A62000  	_TFT_DISP_HEIGHT+0
0x208C	0x01E42000  	_TFT_Set_Index_Ptr+0
0x2090	0x01282000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2094	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x1660	0xF24D0753  MOVW	R7, #53331
0x1664	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x1668	0x1E7F    SUBS	R7, R7, #1
0x166A	0xD1FD    BNE	L_Delay_10ms22
0x166C	0xBF00    NOP
0x166E	0xBF00    NOP
0x1670	0xBF00    NOP
0x1672	0xBF00    NOP
0x1674	0xBF00    NOP
0x1676	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x1678	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x18D0	0xF2423753  MOVW	R7, #9043
0x18D4	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x18D8	0x1E7F    SUBS	R7, R7, #1
0x18DA	0xD1FD    BNE	L_Delay_100ms20
0x18DC	0xBF00    NOP
0x18DE	0xBF00    NOP
0x18E0	0xBF00    NOP
0x18E2	0xBF00    NOP
0x18E4	0xBF00    NOP
0x18E6	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x18E8	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x18C0	0x4801    LDR	R0, [PC, #4]
0x18C2	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x18C4	0x4770    BX	LR
0x18C6	0xBF00    NOP
0x18C8	0x01292000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x21CC	0xB081    SUB	SP, SP, #4
0x21CE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x21D2	0xF7FFF805  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x21D6	0xF7FFFB7B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x21DA	0x2101    MOVS	R1, #1
0x21DC	0xB249    SXTB	R1, R1
0x21DE	0x4895    LDR	R0, [PC, #596]
0x21E0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x21E2	0xF7FFFB75  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x21E6	0xF7FFFB73  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x21EA	0x2100    MOVS	R1, #0
0x21EC	0xB249    SXTB	R1, R1
0x21EE	0x4892    LDR	R0, [PC, #584]
0x21F0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x21F2	0x2001    MOVS	R0, #1
0x21F4	0x4C91    LDR	R4, [PC, #580]
0x21F6	0x6824    LDR	R4, [R4, #0]
0x21F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x21FA	0xF7FFFAE5  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x21FE	0x2028    MOVS	R0, #40
0x2200	0x4C8E    LDR	R4, [PC, #568]
0x2202	0x6824    LDR	R4, [R4, #0]
0x2204	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x2206	0x20CF    MOVS	R0, #207
0x2208	0x4C8C    LDR	R4, [PC, #560]
0x220A	0x6824    LDR	R4, [R4, #0]
0x220C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x220E	0x2000    MOVS	R0, #0
0x2210	0x4C8B    LDR	R4, [PC, #556]
0x2212	0x6824    LDR	R4, [R4, #0]
0x2214	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x2216	0x2083    MOVS	R0, #131
0x2218	0x4C89    LDR	R4, [PC, #548]
0x221A	0x6824    LDR	R4, [R4, #0]
0x221C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x221E	0x2030    MOVS	R0, #48
0x2220	0x4C87    LDR	R4, [PC, #540]
0x2222	0x6824    LDR	R4, [R4, #0]
0x2224	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x2226	0x20ED    MOVS	R0, #237
0x2228	0x4C84    LDR	R4, [PC, #528]
0x222A	0x6824    LDR	R4, [R4, #0]
0x222C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x222E	0x2064    MOVS	R0, #100
0x2230	0x4C83    LDR	R4, [PC, #524]
0x2232	0x6824    LDR	R4, [R4, #0]
0x2234	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x2236	0x2003    MOVS	R0, #3
0x2238	0x4C81    LDR	R4, [PC, #516]
0x223A	0x6824    LDR	R4, [R4, #0]
0x223C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x223E	0x2012    MOVS	R0, #18
0x2240	0x4C7F    LDR	R4, [PC, #508]
0x2242	0x6824    LDR	R4, [R4, #0]
0x2244	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x2246	0x2081    MOVS	R0, #129
0x2248	0x4C7D    LDR	R4, [PC, #500]
0x224A	0x6824    LDR	R4, [R4, #0]
0x224C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x224E	0x20E8    MOVS	R0, #232
0x2250	0x4C7A    LDR	R4, [PC, #488]
0x2252	0x6824    LDR	R4, [R4, #0]
0x2254	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x2256	0x2085    MOVS	R0, #133
0x2258	0x4C79    LDR	R4, [PC, #484]
0x225A	0x6824    LDR	R4, [R4, #0]
0x225C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x225E	0x2001    MOVS	R0, #1
0x2260	0x4C77    LDR	R4, [PC, #476]
0x2262	0x6824    LDR	R4, [R4, #0]
0x2264	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x2266	0x2079    MOVS	R0, #121
0x2268	0x4C75    LDR	R4, [PC, #468]
0x226A	0x6824    LDR	R4, [R4, #0]
0x226C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x226E	0x20CB    MOVS	R0, #203
0x2270	0x4C72    LDR	R4, [PC, #456]
0x2272	0x6824    LDR	R4, [R4, #0]
0x2274	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x2276	0x2039    MOVS	R0, #57
0x2278	0x4C71    LDR	R4, [PC, #452]
0x227A	0x6824    LDR	R4, [R4, #0]
0x227C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x227E	0x202C    MOVS	R0, #44
0x2280	0x4C6F    LDR	R4, [PC, #444]
0x2282	0x6824    LDR	R4, [R4, #0]
0x2284	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x2286	0x2000    MOVS	R0, #0
0x2288	0x4C6D    LDR	R4, [PC, #436]
0x228A	0x6824    LDR	R4, [R4, #0]
0x228C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x228E	0x2034    MOVS	R0, #52
0x2290	0x4C6B    LDR	R4, [PC, #428]
0x2292	0x6824    LDR	R4, [R4, #0]
0x2294	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x2296	0x2002    MOVS	R0, #2
0x2298	0x4C69    LDR	R4, [PC, #420]
0x229A	0x6824    LDR	R4, [R4, #0]
0x229C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x229E	0x20F7    MOVS	R0, #247
0x22A0	0x4C66    LDR	R4, [PC, #408]
0x22A2	0x6824    LDR	R4, [R4, #0]
0x22A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x22A6	0x2020    MOVS	R0, #32
0x22A8	0x4C65    LDR	R4, [PC, #404]
0x22AA	0x6824    LDR	R4, [R4, #0]
0x22AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x22AE	0x20EA    MOVS	R0, #234
0x22B0	0x4C62    LDR	R4, [PC, #392]
0x22B2	0x6824    LDR	R4, [R4, #0]
0x22B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x22B6	0x2000    MOVS	R0, #0
0x22B8	0x4C61    LDR	R4, [PC, #388]
0x22BA	0x6824    LDR	R4, [R4, #0]
0x22BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x22BE	0x2000    MOVS	R0, #0
0x22C0	0x4C5F    LDR	R4, [PC, #380]
0x22C2	0x6824    LDR	R4, [R4, #0]
0x22C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x22C6	0x20C0    MOVS	R0, #192
0x22C8	0x4C5C    LDR	R4, [PC, #368]
0x22CA	0x6824    LDR	R4, [R4, #0]
0x22CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x22CE	0x2026    MOVS	R0, #38
0x22D0	0x4C5B    LDR	R4, [PC, #364]
0x22D2	0x6824    LDR	R4, [R4, #0]
0x22D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x22D6	0x20C1    MOVS	R0, #193
0x22D8	0x4C58    LDR	R4, [PC, #352]
0x22DA	0x6824    LDR	R4, [R4, #0]
0x22DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x22DE	0x2011    MOVS	R0, #17
0x22E0	0x4C57    LDR	R4, [PC, #348]
0x22E2	0x6824    LDR	R4, [R4, #0]
0x22E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x22E6	0x20C5    MOVS	R0, #197
0x22E8	0x4C54    LDR	R4, [PC, #336]
0x22EA	0x6824    LDR	R4, [R4, #0]
0x22EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x22EE	0x2035    MOVS	R0, #53
0x22F0	0x4C53    LDR	R4, [PC, #332]
0x22F2	0x6824    LDR	R4, [R4, #0]
0x22F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x22F6	0x203E    MOVS	R0, #62
0x22F8	0x4C51    LDR	R4, [PC, #324]
0x22FA	0x6824    LDR	R4, [R4, #0]
0x22FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x22FE	0x20C7    MOVS	R0, #199
0x2300	0x4C4E    LDR	R4, [PC, #312]
0x2302	0x6824    LDR	R4, [R4, #0]
0x2304	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x2306	0x20BE    MOVS	R0, #190
0x2308	0x4C4D    LDR	R4, [PC, #308]
0x230A	0x6824    LDR	R4, [R4, #0]
0x230C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x230E	0x2036    MOVS	R0, #54
0x2310	0x4C4A    LDR	R4, [PC, #296]
0x2312	0x6824    LDR	R4, [R4, #0]
0x2314	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x2316	0x484B    LDR	R0, [PC, #300]
0x2318	0x7800    LDRB	R0, [R0, #0]
0x231A	0x285A    CMP	R0, #90
0x231C	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x231E	0xF7FFFACF  BL	_Is_TFT_Rotated_180+0
0x2322	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x2324	0x2088    MOVS	R0, #136
0x2326	0x4C46    LDR	R4, [PC, #280]
0x2328	0x6824    LDR	R4, [R4, #0]
0x232A	0x47A0    BLX	R4
0x232C	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x232E	0x2048    MOVS	R0, #72
0x2330	0x4C43    LDR	R4, [PC, #268]
0x2332	0x6824    LDR	R4, [R4, #0]
0x2334	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x2336	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x2338	0xF7FFFAC2  BL	_Is_TFT_Rotated_180+0
0x233C	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x233E	0x20E8    MOVS	R0, #232
0x2340	0x4C3F    LDR	R4, [PC, #252]
0x2342	0x6824    LDR	R4, [R4, #0]
0x2344	0x47A0    BLX	R4
0x2346	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x2348	0x2028    MOVS	R0, #40
0x234A	0x4C3D    LDR	R4, [PC, #244]
0x234C	0x6824    LDR	R4, [R4, #0]
0x234E	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x2350	0x203A    MOVS	R0, #58
0x2352	0x4C3A    LDR	R4, [PC, #232]
0x2354	0x6824    LDR	R4, [R4, #0]
0x2356	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x2358	0x2055    MOVS	R0, #85
0x235A	0x4C39    LDR	R4, [PC, #228]
0x235C	0x6824    LDR	R4, [R4, #0]
0x235E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x2360	0x20B1    MOVS	R0, #177
0x2362	0x4C36    LDR	R4, [PC, #216]
0x2364	0x6824    LDR	R4, [R4, #0]
0x2366	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x2368	0x2000    MOVS	R0, #0
0x236A	0x4C35    LDR	R4, [PC, #212]
0x236C	0x6824    LDR	R4, [R4, #0]
0x236E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x2370	0x201B    MOVS	R0, #27
0x2372	0x4C33    LDR	R4, [PC, #204]
0x2374	0x6824    LDR	R4, [R4, #0]
0x2376	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x2378	0x20F2    MOVS	R0, #242
0x237A	0x4C30    LDR	R4, [PC, #192]
0x237C	0x6824    LDR	R4, [R4, #0]
0x237E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x2380	0x2008    MOVS	R0, #8
0x2382	0x4C2F    LDR	R4, [PC, #188]
0x2384	0x6824    LDR	R4, [R4, #0]
0x2386	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x2388	0x2026    MOVS	R0, #38
0x238A	0x4C2C    LDR	R4, [PC, #176]
0x238C	0x6824    LDR	R4, [R4, #0]
0x238E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x2390	0x2001    MOVS	R0, #1
0x2392	0x4C2B    LDR	R4, [PC, #172]
0x2394	0x6824    LDR	R4, [R4, #0]
0x2396	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x2398	0x20E0    MOVS	R0, #224
0x239A	0x4C28    LDR	R4, [PC, #160]
0x239C	0x6824    LDR	R4, [R4, #0]
0x239E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x23A0	0x201F    MOVS	R0, #31
0x23A2	0x4C27    LDR	R4, [PC, #156]
0x23A4	0x6824    LDR	R4, [R4, #0]
0x23A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x23A8	0x201A    MOVS	R0, #26
0x23AA	0x4C25    LDR	R4, [PC, #148]
0x23AC	0x6824    LDR	R4, [R4, #0]
0x23AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x23B0	0x2018    MOVS	R0, #24
0x23B2	0x4C23    LDR	R4, [PC, #140]
0x23B4	0x6824    LDR	R4, [R4, #0]
0x23B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x23B8	0x200A    MOVS	R0, #10
0x23BA	0x4C21    LDR	R4, [PC, #132]
0x23BC	0x6824    LDR	R4, [R4, #0]
0x23BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x23C0	0x200F    MOVS	R0, #15
0x23C2	0x4C1F    LDR	R4, [PC, #124]
0x23C4	0x6824    LDR	R4, [R4, #0]
0x23C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x23C8	0x2006    MOVS	R0, #6
0x23CA	0x4C1D    LDR	R4, [PC, #116]
0x23CC	0x6824    LDR	R4, [R4, #0]
0x23CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x23D0	0x2045    MOVS	R0, #69
0x23D2	0x4C1B    LDR	R4, [PC, #108]
0x23D4	0x6824    LDR	R4, [R4, #0]
0x23D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x23D8	0x2087    MOVS	R0, #135
0x23DA	0x4C19    LDR	R4, [PC, #100]
0x23DC	0x6824    LDR	R4, [R4, #0]
0x23DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x23E0	0x2032    MOVS	R0, #50
0x23E2	0x4C17    LDR	R4, [PC, #92]
0x23E4	0x6824    LDR	R4, [R4, #0]
0x23E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x23E8	0x200A    MOVS	R0, #10
0x23EA	0x4C15    LDR	R4, [PC, #84]
0x23EC	0x6824    LDR	R4, [R4, #0]
0x23EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x23F0	0x2007    MOVS	R0, #7
0x23F2	0x4C13    LDR	R4, [PC, #76]
0x23F4	0x6824    LDR	R4, [R4, #0]
0x23F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x23F8	0x2002    MOVS	R0, #2
0x23FA	0x4C11    LDR	R4, [PC, #68]
0x23FC	0x6824    LDR	R4, [R4, #0]
0x23FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x2400	0x2007    MOVS	R0, #7
0x2402	0x4C0F    LDR	R4, [PC, #60]
0x2404	0x6824    LDR	R4, [R4, #0]
0x2406	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x2408	0x2005    MOVS	R0, #5
0x240A	0x4C0D    LDR	R4, [PC, #52]
0x240C	0x6824    LDR	R4, [R4, #0]
0x240E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x2410	0x2000    MOVS	R0, #0
0x2412	0x4C0B    LDR	R4, [PC, #44]
0x2414	0x6824    LDR	R4, [R4, #0]
0x2416	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x2418	0x20E1    MOVS	R0, #225
0x241A	0x4C08    LDR	R4, [PC, #32]
0x241C	0x6824    LDR	R4, [R4, #0]
0x241E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x2420	0x2000    MOVS	R0, #0
0x2422	0x4C07    LDR	R4, [PC, #28]
0x2424	0x6824    LDR	R4, [R4, #0]
0x2426	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x2428	0x2025    MOVS	R0, #37
0x242A	0x4C05    LDR	R4, [PC, #20]
0x242C	0x6824    LDR	R4, [R4, #0]
0x242E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x2430	0x2027    MOVS	R0, #39
0x2432	0xE009    B	#18
0x2434	0x02A04242  	TFT_RST+0
0x2438	0x02BC4242  	TFT_CS+0
0x243C	0x01E42000  	_TFT_Set_Index_Ptr+0
0x2440	0x01E82000  	_TFT_Write_Command_Ptr+0
0x2444	0x01282000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2448	0x4C4F    LDR	R4, [PC, #316]
0x244A	0x6824    LDR	R4, [R4, #0]
0x244C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x244E	0x2005    MOVS	R0, #5
0x2450	0x4C4D    LDR	R4, [PC, #308]
0x2452	0x6824    LDR	R4, [R4, #0]
0x2454	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x2456	0x2010    MOVS	R0, #16
0x2458	0x4C4B    LDR	R4, [PC, #300]
0x245A	0x6824    LDR	R4, [R4, #0]
0x245C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x245E	0x2009    MOVS	R0, #9
0x2460	0x4C49    LDR	R4, [PC, #292]
0x2462	0x6824    LDR	R4, [R4, #0]
0x2464	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x2466	0x203A    MOVS	R0, #58
0x2468	0x4C47    LDR	R4, [PC, #284]
0x246A	0x6824    LDR	R4, [R4, #0]
0x246C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x246E	0x2078    MOVS	R0, #120
0x2470	0x4C45    LDR	R4, [PC, #276]
0x2472	0x6824    LDR	R4, [R4, #0]
0x2474	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x2476	0x204D    MOVS	R0, #77
0x2478	0x4C43    LDR	R4, [PC, #268]
0x247A	0x6824    LDR	R4, [R4, #0]
0x247C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x247E	0x2005    MOVS	R0, #5
0x2480	0x4C41    LDR	R4, [PC, #260]
0x2482	0x6824    LDR	R4, [R4, #0]
0x2484	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x2486	0x2018    MOVS	R0, #24
0x2488	0x4C3F    LDR	R4, [PC, #252]
0x248A	0x6824    LDR	R4, [R4, #0]
0x248C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x248E	0x200D    MOVS	R0, #13
0x2490	0x4C3D    LDR	R4, [PC, #244]
0x2492	0x6824    LDR	R4, [R4, #0]
0x2494	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x2496	0x2038    MOVS	R0, #56
0x2498	0x4C3B    LDR	R4, [PC, #236]
0x249A	0x6824    LDR	R4, [R4, #0]
0x249C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x249E	0x203A    MOVS	R0, #58
0x24A0	0x4C39    LDR	R4, [PC, #228]
0x24A2	0x6824    LDR	R4, [R4, #0]
0x24A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x24A6	0x201F    MOVS	R0, #31
0x24A8	0x4C37    LDR	R4, [PC, #220]
0x24AA	0x6824    LDR	R4, [R4, #0]
0x24AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x24AE	0x202A    MOVS	R0, #42
0x24B0	0x4C36    LDR	R4, [PC, #216]
0x24B2	0x6824    LDR	R4, [R4, #0]
0x24B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x24B6	0x2000    MOVS	R0, #0
0x24B8	0x4C33    LDR	R4, [PC, #204]
0x24BA	0x6824    LDR	R4, [R4, #0]
0x24BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x24BE	0x2000    MOVS	R0, #0
0x24C0	0x4C31    LDR	R4, [PC, #196]
0x24C2	0x6824    LDR	R4, [R4, #0]
0x24C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x24C6	0x4832    LDR	R0, [PC, #200]
0x24C8	0x8800    LDRH	R0, [R0, #0]
0x24CA	0x1E40    SUBS	R0, R0, #1
0x24CC	0xB280    UXTH	R0, R0
0x24CE	0x0A04    LSRS	R4, R0, #8
0x24D0	0xB2E0    UXTB	R0, R4
0x24D2	0x4C2D    LDR	R4, [PC, #180]
0x24D4	0x6824    LDR	R4, [R4, #0]
0x24D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x24D8	0x482D    LDR	R0, [PC, #180]
0x24DA	0x8800    LDRH	R0, [R0, #0]
0x24DC	0x1E44    SUBS	R4, R0, #1
0x24DE	0xB2E0    UXTB	R0, R4
0x24E0	0x4C29    LDR	R4, [PC, #164]
0x24E2	0x6824    LDR	R4, [R4, #0]
0x24E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x24E6	0x202B    MOVS	R0, #43
0x24E8	0x4C28    LDR	R4, [PC, #160]
0x24EA	0x6824    LDR	R4, [R4, #0]
0x24EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x24EE	0x2000    MOVS	R0, #0
0x24F0	0x4C25    LDR	R4, [PC, #148]
0x24F2	0x6824    LDR	R4, [R4, #0]
0x24F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x24F6	0x2000    MOVS	R0, #0
0x24F8	0x4C23    LDR	R4, [PC, #140]
0x24FA	0x6824    LDR	R4, [R4, #0]
0x24FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x24FE	0x4825    LDR	R0, [PC, #148]
0x2500	0x8800    LDRH	R0, [R0, #0]
0x2502	0x1E40    SUBS	R0, R0, #1
0x2504	0xB280    UXTH	R0, R0
0x2506	0x0A04    LSRS	R4, R0, #8
0x2508	0xB2E0    UXTB	R0, R4
0x250A	0x4C1F    LDR	R4, [PC, #124]
0x250C	0x6824    LDR	R4, [R4, #0]
0x250E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x2510	0x4820    LDR	R0, [PC, #128]
0x2512	0x8800    LDRH	R0, [R0, #0]
0x2514	0x1E44    SUBS	R4, R0, #1
0x2516	0xB2E0    UXTB	R0, R4
0x2518	0x4C1B    LDR	R4, [PC, #108]
0x251A	0x6824    LDR	R4, [R4, #0]
0x251C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x251E	0x20B7    MOVS	R0, #183
0x2520	0x4C1A    LDR	R4, [PC, #104]
0x2522	0x6824    LDR	R4, [R4, #0]
0x2524	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x2526	0x2007    MOVS	R0, #7
0x2528	0x4C17    LDR	R4, [PC, #92]
0x252A	0x6824    LDR	R4, [R4, #0]
0x252C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x252E	0x20B6    MOVS	R0, #182
0x2530	0x4C16    LDR	R4, [PC, #88]
0x2532	0x6824    LDR	R4, [R4, #0]
0x2534	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x2536	0x200A    MOVS	R0, #10
0x2538	0x4C13    LDR	R4, [PC, #76]
0x253A	0x6824    LDR	R4, [R4, #0]
0x253C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x253E	0x2082    MOVS	R0, #130
0x2540	0x4C11    LDR	R4, [PC, #68]
0x2542	0x6824    LDR	R4, [R4, #0]
0x2544	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x2546	0x2027    MOVS	R0, #39
0x2548	0x4C0F    LDR	R4, [PC, #60]
0x254A	0x6824    LDR	R4, [R4, #0]
0x254C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x254E	0x2000    MOVS	R0, #0
0x2550	0x4C0D    LDR	R4, [PC, #52]
0x2552	0x6824    LDR	R4, [R4, #0]
0x2554	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x2556	0x2011    MOVS	R0, #17
0x2558	0x4C0C    LDR	R4, [PC, #48]
0x255A	0x6824    LDR	R4, [R4, #0]
0x255C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x255E	0xF7FFF9B7  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x2562	0x2029    MOVS	R0, #41
0x2564	0x4C09    LDR	R4, [PC, #36]
0x2566	0x6824    LDR	R4, [R4, #0]
0x2568	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x256A	0xF7FFF9B1  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x256E	0x202C    MOVS	R0, #44
0x2570	0x4C06    LDR	R4, [PC, #24]
0x2572	0x6824    LDR	R4, [R4, #0]
0x2574	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x2576	0x2101    MOVS	R1, #1
0x2578	0xB249    SXTB	R1, R1
0x257A	0x4807    LDR	R0, [PC, #28]
0x257C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x257E	0xF8DDE000  LDR	LR, [SP, #0]
0x2582	0xB001    ADD	SP, SP, #4
0x2584	0x4770    BX	LR
0x2586	0xBF00    NOP
0x2588	0x01E82000  	_TFT_Write_Command_Ptr+0
0x258C	0x01E42000  	_TFT_Set_Index_Ptr+0
0x2590	0x01A82000  	_TFT_DISP_WIDTH+0
0x2594	0x01A62000  	_TFT_DISP_HEIGHT+0
0x2598	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x17C8	0xF6460729  MOVW	R7, #26665
0x17CC	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x17D0	0x1E7F    SUBS	R7, R7, #1
0x17D2	0xD1FD    BNE	L_Delay_5ms16
0x17D4	0xBF00    NOP
0x17D6	0xBF00    NOP
0x17D8	0xBF00    NOP
0x17DA	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x17DC	0x4770    BX	LR
; end of _Delay_5ms
_DrawScr:
;e, 33 :: 		
0x28E8	0xB081    SUB	SP, SP, #4
0x28EA	0xF8CDE000  STR	LR, [SP, #0]
;e, 34 :: 		
0x28EE	0xF64F70FF  MOVW	R0, #65535
0x28F2	0xF7FFFC23  BL	_TFT_Fill_Screen+0
;e, 35 :: 		
0x28F6	0x2101    MOVS	R1, #1
0x28F8	0xF2400000  MOVW	R0, #0
0x28FC	0xF7FFF868  BL	_TFT_Set_Pen+0
;e, 36 :: 		
0x2900	0x23DC    MOVS	R3, #220
0x2902	0xB21B    SXTH	R3, R3
0x2904	0xF240122C  MOVW	R2, #300
0x2908	0xB212    SXTH	R2, R2
0x290A	0x21DC    MOVS	R1, #220
0x290C	0xB209    SXTH	R1, R1
0x290E	0x2014    MOVS	R0, #20
0x2910	0xB200    SXTH	R0, R0
0x2912	0xF7FFFE9D  BL	_TFT_Line+0
;e, 37 :: 		
0x2916	0x232E    MOVS	R3, #46
0x2918	0xB21B    SXTH	R3, R3
0x291A	0xF240122C  MOVW	R2, #300
0x291E	0xB212    SXTH	R2, R2
0x2920	0x212E    MOVS	R1, #46
0x2922	0xB209    SXTH	R1, R1
0x2924	0x2014    MOVS	R0, #20
0x2926	0xB200    SXTH	R0, R0
0x2928	0xF7FFFE92  BL	_TFT_Line+0
;e, 38 :: 		
0x292C	0x2200    MOVS	R2, #0
0x292E	0xF64F0100  MOVW	R1, #63488
0x2932	0x4814    LDR	R0, [PC, #80]
0x2934	0xF7FFFE56  BL	_TFT_Set_Font+0
;e, 39 :: 		
0x2938	0x4813    LDR	R0, [PC, #76]
0x293A	0x220E    MOVS	R2, #14
0x293C	0x214B    MOVS	R1, #75
0x293E	0xF7FEFFE3  BL	_TFT_Write_Text+0
;e, 40 :: 		
0x2942	0x2200    MOVS	R2, #0
0x2944	0xF2400100  MOVW	R1, #0
0x2948	0x4810    LDR	R0, [PC, #64]
0x294A	0xF7FFFE4B  BL	_TFT_Set_Font+0
;e, 41 :: 		
0x294E	0x4810    LDR	R0, [PC, #64]
0x2950	0x22DF    MOVS	R2, #223
0x2952	0x2113    MOVS	R1, #19
0x2954	0xF7FEFFD8  BL	_TFT_Write_Text+0
;e, 42 :: 		
0x2958	0x2200    MOVS	R2, #0
0x295A	0xF64F0100  MOVW	R1, #63488
0x295E	0x480B    LDR	R0, [PC, #44]
0x2960	0xF7FFFE40  BL	_TFT_Set_Font+0
;e, 43 :: 		
0x2964	0x480B    LDR	R0, [PC, #44]
0x2966	0x22DF    MOVS	R2, #223
0x2968	0x21C8    MOVS	R1, #200
0x296A	0xF7FEFFCD  BL	_TFT_Write_Text+0
;e, 44 :: 		
0x296E	0x2200    MOVS	R2, #0
0x2970	0xF2400100  MOVW	R1, #0
0x2974	0x4808    LDR	R0, [PC, #32]
0x2976	0xF7FFFE35  BL	_TFT_Set_Font+0
;e, 45 :: 		
L_end_DrawScr:
0x297A	0xF8DDE000  LDR	LR, [SP, #0]
0x297E	0xB001    ADD	SP, SP, #4
0x2980	0x4770    BX	LR
0x2982	0xBF00    NOP
0x2984	0x37E40000  	_HandelGothic_BT21x22_Regular+0
0x2988	0x00002000  	?lstr1_Bluetooth_click+0
0x298C	0x506A0000  	_Verdana12x13_Regular+0
0x2990	0x00102000  	?lstr2_Bluetooth_click+0
0x2994	0x00212000  	?lstr3_Bluetooth_click+0
0x2998	0x47F20000  	_TFT_defaultFont+0
; end of _DrawScr
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x213C	0xB084    SUB	SP, SP, #16
0x213E	0xF8CDE000  STR	LR, [SP, #0]
0x2142	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x2146	0x2200    MOVS	R2, #0
0x2148	0xB252    SXTB	R2, R2
0x214A	0x491A    LDR	R1, [PC, #104]
0x214C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x214E	0xF7FEFF95  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2152	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x2154	0x4918    LDR	R1, [PC, #96]
0x2156	0x8809    LDRH	R1, [R1, #0]
0x2158	0x1E4C    SUBS	R4, R1, #1
0x215A	0x4918    LDR	R1, [PC, #96]
0x215C	0x8809    LDRH	R1, [R1, #0]
0x215E	0x1E49    SUBS	R1, R1, #1
0x2160	0xB2A3    UXTH	R3, R4
0x2162	0xB28A    UXTH	R2, R1
0x2164	0x2100    MOVS	R1, #0
0x2166	0x2000    MOVS	R0, #0
0x2168	0x4C15    LDR	R4, [PC, #84]
0x216A	0x6824    LDR	R4, [R4, #0]
0x216C	0x47A0    BLX	R4
0x216E	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x2170	0x2100    MOVS	R1, #0
0x2172	0x2000    MOVS	R0, #0
0x2174	0x4C13    LDR	R4, [PC, #76]
0x2176	0x6824    LDR	R4, [R4, #0]
0x2178	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x217A	0x4910    LDR	R1, [PC, #64]
0x217C	0x880A    LDRH	R2, [R1, #0]
0x217E	0x490E    LDR	R1, [PC, #56]
0x2180	0x8809    LDRH	R1, [R1, #0]
0x2182	0x4351    MULS	R1, R2, R1
0x2184	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x2186	0x2100    MOVS	R1, #0
0x2188	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x218A	0x9A02    LDR	R2, [SP, #8]
0x218C	0x9901    LDR	R1, [SP, #4]
0x218E	0x4291    CMP	R1, R2
0x2190	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x2192	0xF8BD000C  LDRH	R0, [SP, #12]
0x2196	0x4C0C    LDR	R4, [PC, #48]
0x2198	0x6824    LDR	R4, [R4, #0]
0x219A	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x219C	0x9901    LDR	R1, [SP, #4]
0x219E	0x1C49    ADDS	R1, R1, #1
0x21A0	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x21A2	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x21A4	0x2201    MOVS	R2, #1
0x21A6	0xB252    SXTB	R2, R2
0x21A8	0x4902    LDR	R1, [PC, #8]
0x21AA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x21AC	0xF8DDE000  LDR	LR, [SP, #0]
0x21B0	0xB004    ADD	SP, SP, #16
0x21B2	0x4770    BX	LR
0x21B4	0x02BC4242  	TFT_CS+0
0x21B8	0x01A62000  	_TFT_DISP_HEIGHT+0
0x21BC	0x01A82000  	_TFT_DISP_WIDTH+0
0x21C0	0x01AC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x21C4	0x01B02000  	_TFT_Set_Address_Ptr+0
0x21C8	0x01B42000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x167C	0xB083    SUB	SP, SP, #12
0x167E	0xF8CDE000  STR	LR, [SP, #0]
0x1682	0xB29E    UXTH	R6, R3
0x1684	0xB293    UXTH	R3, R2
0x1686	0xB28A    UXTH	R2, R1
0x1688	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x168A	0x4C49    LDR	R4, [PC, #292]
0x168C	0x8824    LDRH	R4, [R4, #0]
0x168E	0xF5B47FF0  CMP	R4, #480
0x1692	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x1694	0x4C47    LDR	R4, [PC, #284]
0x1696	0x8824    LDRH	R4, [R4, #0]
0x1698	0xF5B47FF0  CMP	R4, #480
0x169C	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x169E	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x16A0	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x16A4	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x16A8	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x16AA	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x16AE	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x16B2	0x4C41    LDR	R4, [PC, #260]
0x16B4	0x7824    LDRB	R4, [R4, #0]
0x16B6	0x2C5A    CMP	R4, #90
0x16B8	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x16BA	0xF000F901  BL	_Is_TFT_Rotated_180+0
0x16BE	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x16C0	0xF1A80501  SUB	R5, R8, #1
0x16C4	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x16C6	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x16C8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x16CC	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x16CE	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x16D2	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x16D6	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x16DA	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x16DC	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x16E0	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x16E4	0x1E7D    SUBS	R5, R7, #1
0x16E6	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x16E8	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x16EA	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x16EE	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x16F0	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x16F4	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x16F6	0xF000F8E3  BL	_Is_TFT_Rotated_180+0
0x16FA	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x16FC	0xF1A80501  SUB	R5, R8, #1
0x1700	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1702	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1704	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x1708	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x170A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x170E	0x1E7D    SUBS	R5, R7, #1
0x1710	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1712	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1714	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x1718	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x171A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x171E	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1720	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x1724	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x1728	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x172C	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1730	0x202A    MOVS	R0, #42
0x1732	0x4C22    LDR	R4, [PC, #136]
0x1734	0x6824    LDR	R4, [R4, #0]
0x1736	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1738	0xF8BD4004  LDRH	R4, [SP, #4]
0x173C	0x0A24    LSRS	R4, R4, #8
0x173E	0xB2E0    UXTB	R0, R4
0x1740	0x4C1F    LDR	R4, [PC, #124]
0x1742	0x6824    LDR	R4, [R4, #0]
0x1744	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x1746	0xF8BD0004  LDRH	R0, [SP, #4]
0x174A	0x4C1D    LDR	R4, [PC, #116]
0x174C	0x6824    LDR	R4, [R4, #0]
0x174E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1750	0xF8BD4006  LDRH	R4, [SP, #6]
0x1754	0x0A24    LSRS	R4, R4, #8
0x1756	0xB2E0    UXTB	R0, R4
0x1758	0x4C19    LDR	R4, [PC, #100]
0x175A	0x6824    LDR	R4, [R4, #0]
0x175C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x175E	0xF8BD0006  LDRH	R0, [SP, #6]
0x1762	0x4C17    LDR	R4, [PC, #92]
0x1764	0x6824    LDR	R4, [R4, #0]
0x1766	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1768	0x202B    MOVS	R0, #43
0x176A	0x4C14    LDR	R4, [PC, #80]
0x176C	0x6824    LDR	R4, [R4, #0]
0x176E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1770	0xF8BD4008  LDRH	R4, [SP, #8]
0x1774	0x0A24    LSRS	R4, R4, #8
0x1776	0xB2E0    UXTB	R0, R4
0x1778	0x4C11    LDR	R4, [PC, #68]
0x177A	0x6824    LDR	R4, [R4, #0]
0x177C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x177E	0xF8BD0008  LDRH	R0, [SP, #8]
0x1782	0x4C0F    LDR	R4, [PC, #60]
0x1784	0x6824    LDR	R4, [R4, #0]
0x1786	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x1788	0xF8BD400A  LDRH	R4, [SP, #10]
0x178C	0x0A24    LSRS	R4, R4, #8
0x178E	0xB2E0    UXTB	R0, R4
0x1790	0x4C0B    LDR	R4, [PC, #44]
0x1792	0x6824    LDR	R4, [R4, #0]
0x1794	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x1796	0xF8BD000A  LDRH	R0, [SP, #10]
0x179A	0x4C09    LDR	R4, [PC, #36]
0x179C	0x6824    LDR	R4, [R4, #0]
0x179E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x17A0	0x202C    MOVS	R0, #44
0x17A2	0x4C06    LDR	R4, [PC, #24]
0x17A4	0x6824    LDR	R4, [R4, #0]
0x17A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x17A8	0xF8DDE000  LDR	LR, [SP, #0]
0x17AC	0xB003    ADD	SP, SP, #12
0x17AE	0x4770    BX	LR
0x17B0	0x01A82000  	_TFT_DISP_WIDTH+0
0x17B4	0x01A62000  	_TFT_DISP_HEIGHT+0
0x17B8	0x01282000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x17BC	0x01E42000  	_TFT_Set_Index_Ptr+0
0x17C0	0x01E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x1848	0xB083    SUB	SP, SP, #12
0x184A	0xF8CDE000  STR	LR, [SP, #0]
0x184E	0xF8AD0004  STRH	R0, [SP, #4]
0x1852	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x1856	0x2002    MOVS	R0, #2
0x1858	0x4C17    LDR	R4, [PC, #92]
0x185A	0x6824    LDR	R4, [R4, #0]
0x185C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x185E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1862	0x0A14    LSRS	R4, R2, #8
0x1864	0xB2E0    UXTB	R0, R4
0x1866	0x4C15    LDR	R4, [PC, #84]
0x1868	0x6824    LDR	R4, [R4, #0]
0x186A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x186C	0x2003    MOVS	R0, #3
0x186E	0x4C12    LDR	R4, [PC, #72]
0x1870	0x6824    LDR	R4, [R4, #0]
0x1872	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x1874	0xF8BD0004  LDRH	R0, [SP, #4]
0x1878	0x4C10    LDR	R4, [PC, #64]
0x187A	0x6824    LDR	R4, [R4, #0]
0x187C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x187E	0x2006    MOVS	R0, #6
0x1880	0x4C0D    LDR	R4, [PC, #52]
0x1882	0x6824    LDR	R4, [R4, #0]
0x1884	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x1886	0xF8BD2008  LDRH	R2, [SP, #8]
0x188A	0x0A14    LSRS	R4, R2, #8
0x188C	0xB2E0    UXTB	R0, R4
0x188E	0x4C0B    LDR	R4, [PC, #44]
0x1890	0x6824    LDR	R4, [R4, #0]
0x1892	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x1894	0x2007    MOVS	R0, #7
0x1896	0x4C08    LDR	R4, [PC, #32]
0x1898	0x6824    LDR	R4, [R4, #0]
0x189A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x189C	0xF8BD0008  LDRH	R0, [SP, #8]
0x18A0	0x4C06    LDR	R4, [PC, #24]
0x18A2	0x6824    LDR	R4, [R4, #0]
0x18A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x18A6	0x2022    MOVS	R0, #34
0x18A8	0x4C03    LDR	R4, [PC, #12]
0x18AA	0x6824    LDR	R4, [R4, #0]
0x18AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x18AE	0xF8DDE000  LDR	LR, [SP, #0]
0x18B2	0xB003    ADD	SP, SP, #12
0x18B4	0x4770    BX	LR
0x18B6	0xBF00    NOP
0x18B8	0x01E42000  	_TFT_Set_Index_Ptr+0
0x18BC	0x01E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x17E0	0xB083    SUB	SP, SP, #12
0x17E2	0xF8CDE000  STR	LR, [SP, #0]
0x17E6	0xF8AD0004  STRH	R0, [SP, #4]
0x17EA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x17EE	0x202A    MOVS	R0, #42
0x17F0	0x4C13    LDR	R4, [PC, #76]
0x17F2	0x6824    LDR	R4, [R4, #0]
0x17F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x17F6	0xF8BD2004  LDRH	R2, [SP, #4]
0x17FA	0x0A14    LSRS	R4, R2, #8
0x17FC	0xB2E0    UXTB	R0, R4
0x17FE	0x4C11    LDR	R4, [PC, #68]
0x1800	0x6824    LDR	R4, [R4, #0]
0x1802	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x1804	0xF8BD0004  LDRH	R0, [SP, #4]
0x1808	0x4C0E    LDR	R4, [PC, #56]
0x180A	0x6824    LDR	R4, [R4, #0]
0x180C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x180E	0x202B    MOVS	R0, #43
0x1810	0x4C0B    LDR	R4, [PC, #44]
0x1812	0x6824    LDR	R4, [R4, #0]
0x1814	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x1816	0xF8BD2008  LDRH	R2, [SP, #8]
0x181A	0x0A14    LSRS	R4, R2, #8
0x181C	0xB2E0    UXTB	R0, R4
0x181E	0x4C09    LDR	R4, [PC, #36]
0x1820	0x6824    LDR	R4, [R4, #0]
0x1822	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x1824	0xF8BD0008  LDRH	R0, [SP, #8]
0x1828	0x4C06    LDR	R4, [PC, #24]
0x182A	0x6824    LDR	R4, [R4, #0]
0x182C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x182E	0x202C    MOVS	R0, #44
0x1830	0x4C03    LDR	R4, [PC, #12]
0x1832	0x6824    LDR	R4, [R4, #0]
0x1834	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x1836	0xF8DDE000  LDR	LR, [SP, #0]
0x183A	0xB003    ADD	SP, SP, #12
0x183C	0x4770    BX	LR
0x183E	0xBF00    NOP
0x1840	0x01E42000  	_TFT_Set_Index_Ptr+0
0x1844	0x01E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x0614	0xB083    SUB	SP, SP, #12
0x0616	0xF8CDE000  STR	LR, [SP, #0]
0x061A	0xF8AD0004  STRH	R0, [SP, #4]
0x061E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x0622	0x4A2E    LDR	R2, [PC, #184]
0x0624	0x7812    LDRB	R2, [R2, #0]
0x0626	0x2A5A    CMP	R2, #90
0x0628	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x062A	0x2002    MOVS	R0, #2
0x062C	0x4C2C    LDR	R4, [PC, #176]
0x062E	0x6824    LDR	R4, [R4, #0]
0x0630	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x0632	0xF8BD2004  LDRH	R2, [SP, #4]
0x0636	0x0A14    LSRS	R4, R2, #8
0x0638	0xB2E0    UXTB	R0, R4
0x063A	0x4C2A    LDR	R4, [PC, #168]
0x063C	0x6824    LDR	R4, [R4, #0]
0x063E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x0640	0x2003    MOVS	R0, #3
0x0642	0x4C27    LDR	R4, [PC, #156]
0x0644	0x6824    LDR	R4, [R4, #0]
0x0646	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x0648	0xF8BD0004  LDRH	R0, [SP, #4]
0x064C	0x4C25    LDR	R4, [PC, #148]
0x064E	0x6824    LDR	R4, [R4, #0]
0x0650	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x0652	0x2006    MOVS	R0, #6
0x0654	0x4C22    LDR	R4, [PC, #136]
0x0656	0x6824    LDR	R4, [R4, #0]
0x0658	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x065A	0xF8BD2008  LDRH	R2, [SP, #8]
0x065E	0x0A14    LSRS	R4, R2, #8
0x0660	0xB2E0    UXTB	R0, R4
0x0662	0x4C20    LDR	R4, [PC, #128]
0x0664	0x6824    LDR	R4, [R4, #0]
0x0666	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x0668	0x2007    MOVS	R0, #7
0x066A	0x4C1D    LDR	R4, [PC, #116]
0x066C	0x6824    LDR	R4, [R4, #0]
0x066E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x0670	0xF8BD0008  LDRH	R0, [SP, #8]
0x0674	0x4C1B    LDR	R4, [PC, #108]
0x0676	0x6824    LDR	R4, [R4, #0]
0x0678	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x067A	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x067C	0x2002    MOVS	R0, #2
0x067E	0x4C18    LDR	R4, [PC, #96]
0x0680	0x6824    LDR	R4, [R4, #0]
0x0682	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x0684	0xF8BD2008  LDRH	R2, [SP, #8]
0x0688	0x0A14    LSRS	R4, R2, #8
0x068A	0xB2E0    UXTB	R0, R4
0x068C	0x4C15    LDR	R4, [PC, #84]
0x068E	0x6824    LDR	R4, [R4, #0]
0x0690	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x0692	0x2003    MOVS	R0, #3
0x0694	0x4C12    LDR	R4, [PC, #72]
0x0696	0x6824    LDR	R4, [R4, #0]
0x0698	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x069A	0xF8BD0008  LDRH	R0, [SP, #8]
0x069E	0x4C11    LDR	R4, [PC, #68]
0x06A0	0x6824    LDR	R4, [R4, #0]
0x06A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x06A4	0x2006    MOVS	R0, #6
0x06A6	0x4C0E    LDR	R4, [PC, #56]
0x06A8	0x6824    LDR	R4, [R4, #0]
0x06AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x06AC	0xF8BD2004  LDRH	R2, [SP, #4]
0x06B0	0x0A14    LSRS	R4, R2, #8
0x06B2	0xB2E0    UXTB	R0, R4
0x06B4	0x4C0B    LDR	R4, [PC, #44]
0x06B6	0x6824    LDR	R4, [R4, #0]
0x06B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x06BA	0x2007    MOVS	R0, #7
0x06BC	0x4C08    LDR	R4, [PC, #32]
0x06BE	0x6824    LDR	R4, [R4, #0]
0x06C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x06C2	0xF8BD0004  LDRH	R0, [SP, #4]
0x06C6	0x4C07    LDR	R4, [PC, #28]
0x06C8	0x6824    LDR	R4, [R4, #0]
0x06CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x06CC	0x2022    MOVS	R0, #34
0x06CE	0x4C04    LDR	R4, [PC, #16]
0x06D0	0x6824    LDR	R4, [R4, #0]
0x06D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x06D4	0xF8DDE000  LDR	LR, [SP, #0]
0x06D8	0xB003    ADD	SP, SP, #12
0x06DA	0x4770    BX	LR
0x06DC	0x01282000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x06E0	0x01E42000  	_TFT_Set_Index_Ptr+0
0x06E4	0x01E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x05AC	0xB083    SUB	SP, SP, #12
0x05AE	0xF8CDE000  STR	LR, [SP, #0]
0x05B2	0xF8AD0004  STRH	R0, [SP, #4]
0x05B6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x05BA	0x202A    MOVS	R0, #42
0x05BC	0x4C13    LDR	R4, [PC, #76]
0x05BE	0x6824    LDR	R4, [R4, #0]
0x05C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x05C2	0xF8BD2004  LDRH	R2, [SP, #4]
0x05C6	0x0A14    LSRS	R4, R2, #8
0x05C8	0xB2E0    UXTB	R0, R4
0x05CA	0x4C11    LDR	R4, [PC, #68]
0x05CC	0x6824    LDR	R4, [R4, #0]
0x05CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x05D0	0xF8BD0004  LDRH	R0, [SP, #4]
0x05D4	0x4C0E    LDR	R4, [PC, #56]
0x05D6	0x6824    LDR	R4, [R4, #0]
0x05D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x05DA	0x202B    MOVS	R0, #43
0x05DC	0x4C0B    LDR	R4, [PC, #44]
0x05DE	0x6824    LDR	R4, [R4, #0]
0x05E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x05E2	0xF8BD2008  LDRH	R2, [SP, #8]
0x05E6	0x0A14    LSRS	R4, R2, #8
0x05E8	0xB2E0    UXTB	R0, R4
0x05EA	0x4C09    LDR	R4, [PC, #36]
0x05EC	0x6824    LDR	R4, [R4, #0]
0x05EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x05F0	0xF8BD0008  LDRH	R0, [SP, #8]
0x05F4	0x4C06    LDR	R4, [PC, #24]
0x05F6	0x6824    LDR	R4, [R4, #0]
0x05F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x05FA	0x202C    MOVS	R0, #44
0x05FC	0x4C03    LDR	R4, [PC, #12]
0x05FE	0x6824    LDR	R4, [R4, #0]
0x0600	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x0602	0xF8DDE000  LDR	LR, [SP, #0]
0x0606	0xB003    ADD	SP, SP, #12
0x0608	0x4770    BX	LR
0x060A	0xBF00    NOP
0x060C	0x01E42000  	_TFT_Set_Index_Ptr+0
0x0610	0x01E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x0544	0xB083    SUB	SP, SP, #12
0x0546	0xF8CDE000  STR	LR, [SP, #0]
0x054A	0xF8AD0004  STRH	R0, [SP, #4]
0x054E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x0552	0x202A    MOVS	R0, #42
0x0554	0x4C13    LDR	R4, [PC, #76]
0x0556	0x6824    LDR	R4, [R4, #0]
0x0558	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x055A	0xF8BD2004  LDRH	R2, [SP, #4]
0x055E	0x0A14    LSRS	R4, R2, #8
0x0560	0xB2E0    UXTB	R0, R4
0x0562	0x4C11    LDR	R4, [PC, #68]
0x0564	0x6824    LDR	R4, [R4, #0]
0x0566	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x0568	0xF8BD0004  LDRH	R0, [SP, #4]
0x056C	0x4C0E    LDR	R4, [PC, #56]
0x056E	0x6824    LDR	R4, [R4, #0]
0x0570	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x0572	0x202B    MOVS	R0, #43
0x0574	0x4C0B    LDR	R4, [PC, #44]
0x0576	0x6824    LDR	R4, [R4, #0]
0x0578	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x057A	0xF8BD2008  LDRH	R2, [SP, #8]
0x057E	0x0A14    LSRS	R4, R2, #8
0x0580	0xB2E0    UXTB	R0, R4
0x0582	0x4C09    LDR	R4, [PC, #36]
0x0584	0x6824    LDR	R4, [R4, #0]
0x0586	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x0588	0xF8BD0008  LDRH	R0, [SP, #8]
0x058C	0x4C06    LDR	R4, [PC, #24]
0x058E	0x6824    LDR	R4, [R4, #0]
0x0590	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x0592	0x202C    MOVS	R0, #44
0x0594	0x4C03    LDR	R4, [PC, #12]
0x0596	0x6824    LDR	R4, [R4, #0]
0x0598	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x059A	0xF8DDE000  LDR	LR, [SP, #0]
0x059E	0xB003    ADD	SP, SP, #12
0x05A0	0x4770    BX	LR
0x05A2	0xBF00    NOP
0x05A4	0x01E42000  	_TFT_Set_Index_Ptr+0
0x05A8	0x01E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x06E8	0xB083    SUB	SP, SP, #12
0x06EA	0xF8CDE000  STR	LR, [SP, #0]
0x06EE	0xF8AD0004  STRH	R0, [SP, #4]
0x06F2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x06F6	0x202A    MOVS	R0, #42
0x06F8	0x4C13    LDR	R4, [PC, #76]
0x06FA	0x6824    LDR	R4, [R4, #0]
0x06FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x06FE	0xF8BD2004  LDRH	R2, [SP, #4]
0x0702	0x0A14    LSRS	R4, R2, #8
0x0704	0xB2E0    UXTB	R0, R4
0x0706	0x4C11    LDR	R4, [PC, #68]
0x0708	0x6824    LDR	R4, [R4, #0]
0x070A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x070C	0xF8BD0004  LDRH	R0, [SP, #4]
0x0710	0x4C0E    LDR	R4, [PC, #56]
0x0712	0x6824    LDR	R4, [R4, #0]
0x0714	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x0716	0x202B    MOVS	R0, #43
0x0718	0x4C0B    LDR	R4, [PC, #44]
0x071A	0x6824    LDR	R4, [R4, #0]
0x071C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x071E	0xF8BD2008  LDRH	R2, [SP, #8]
0x0722	0x0A14    LSRS	R4, R2, #8
0x0724	0xB2E0    UXTB	R0, R4
0x0726	0x4C09    LDR	R4, [PC, #36]
0x0728	0x6824    LDR	R4, [R4, #0]
0x072A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x072C	0xF8BD0008  LDRH	R0, [SP, #8]
0x0730	0x4C06    LDR	R4, [PC, #24]
0x0732	0x6824    LDR	R4, [R4, #0]
0x0734	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x0736	0x202C    MOVS	R0, #44
0x0738	0x4C03    LDR	R4, [PC, #12]
0x073A	0x6824    LDR	R4, [R4, #0]
0x073C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x073E	0xF8DDE000  LDR	LR, [SP, #0]
0x0742	0xB003    ADD	SP, SP, #12
0x0744	0x4770    BX	LR
0x0746	0xBF00    NOP
0x0748	0x01E42000  	_TFT_Set_Index_Ptr+0
0x074C	0x01E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x0790	0xB083    SUB	SP, SP, #12
0x0792	0xF8CDE000  STR	LR, [SP, #0]
0x0796	0xF8AD0004  STRH	R0, [SP, #4]
0x079A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x079E	0x202A    MOVS	R0, #42
0x07A0	0x4C13    LDR	R4, [PC, #76]
0x07A2	0x6824    LDR	R4, [R4, #0]
0x07A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x07A6	0xF8BD2004  LDRH	R2, [SP, #4]
0x07AA	0x0A14    LSRS	R4, R2, #8
0x07AC	0xB2E0    UXTB	R0, R4
0x07AE	0x4C11    LDR	R4, [PC, #68]
0x07B0	0x6824    LDR	R4, [R4, #0]
0x07B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x07B4	0xF8BD0004  LDRH	R0, [SP, #4]
0x07B8	0x4C0E    LDR	R4, [PC, #56]
0x07BA	0x6824    LDR	R4, [R4, #0]
0x07BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x07BE	0x202B    MOVS	R0, #43
0x07C0	0x4C0B    LDR	R4, [PC, #44]
0x07C2	0x6824    LDR	R4, [R4, #0]
0x07C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x07C6	0xF8BD2008  LDRH	R2, [SP, #8]
0x07CA	0x0A14    LSRS	R4, R2, #8
0x07CC	0xB2E0    UXTB	R0, R4
0x07CE	0x4C09    LDR	R4, [PC, #36]
0x07D0	0x6824    LDR	R4, [R4, #0]
0x07D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x07D4	0xF8BD0008  LDRH	R0, [SP, #8]
0x07D8	0x4C06    LDR	R4, [PC, #24]
0x07DA	0x6824    LDR	R4, [R4, #0]
0x07DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x07DE	0x202C    MOVS	R0, #44
0x07E0	0x4C03    LDR	R4, [PC, #12]
0x07E2	0x6824    LDR	R4, [R4, #0]
0x07E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x07E6	0xF8DDE000  LDR	LR, [SP, #0]
0x07EA	0xB003    ADD	SP, SP, #12
0x07EC	0x4770    BX	LR
0x07EE	0xBF00    NOP
0x07F0	0x01E42000  	_TFT_Set_Index_Ptr+0
0x07F4	0x01E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x0774	0xB081    SUB	SP, SP, #4
0x0776	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x077A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x077C	0x4803    LDR	R0, [PC, #12]
0x077E	0xF7FFFDD9  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x0782	0xF8DDE000  LDR	LR, [SP, #0]
0x0786	0xB001    ADD	SP, SP, #4
0x0788	0x4770    BX	LR
0x078A	0xBF00    NOP
0x078C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0334	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0336	0xF200020C  ADDW	R2, R0, #12
0x033A	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x033C	0xF2000208  ADDW	R2, R0, #8
0x0340	0x6813    LDR	R3, [R2, #0]
0x0342	0xF3C30200  UBFX	R2, R3, #0, #1
0x0346	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0348	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x034A	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x034E	0x6812    LDR	R2, [R2, #0]
0x0350	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0352	0xB001    ADD	SP, SP, #4
0x0354	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x049C	0xB081    SUB	SP, SP, #4
0x049E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x04A2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x04A4	0x4803    LDR	R0, [PC, #12]
0x04A6	0xF7FFFF45  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x04AA	0xF8DDE000  LDR	LR, [SP, #0]
0x04AE	0xB001    ADD	SP, SP, #4
0x04B0	0x4770    BX	LR
0x04B2	0xBF00    NOP
0x04B4	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x04B8	0xB081    SUB	SP, SP, #4
0x04BA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x04BE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x04C0	0x4803    LDR	R0, [PC, #12]
0x04C2	0xF7FFFF37  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x04C6	0xF8DDE000  LDR	LR, [SP, #0]
0x04CA	0xB001    ADD	SP, SP, #4
0x04CC	0x4770    BX	LR
0x04CE	0xBF00    NOP
0x04D0	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x050C	0xB081    SUB	SP, SP, #4
0x050E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x0512	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0514	0x4803    LDR	R0, [PC, #12]
0x0516	0xF7FFFF1F  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x051A	0xF8DDE000  LDR	LR, [SP, #0]
0x051E	0xB001    ADD	SP, SP, #4
0x0520	0x4770    BX	LR
0x0522	0xBF00    NOP
0x0524	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0358	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x035A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x035E	0x4601    MOV	R1, R0
0x0360	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0364	0x680B    LDR	R3, [R1, #0]
0x0366	0xF3C312C0  UBFX	R2, R3, #7, #1
0x036A	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x036C	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x036E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0370	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x0372	0xB001    ADD	SP, SP, #4
0x0374	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x04D4	0xB081    SUB	SP, SP, #4
0x04D6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x04DA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x04DC	0x4803    LDR	R0, [PC, #12]
0x04DE	0xF7FFFF3B  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x04E2	0xF8DDE000  LDR	LR, [SP, #0]
0x04E6	0xB001    ADD	SP, SP, #4
0x04E8	0x4770    BX	LR
0x04EA	0xBF00    NOP
0x04EC	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x04F0	0xB081    SUB	SP, SP, #4
0x04F2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x04F6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x04F8	0x4803    LDR	R0, [PC, #12]
0x04FA	0xF7FFFF2D  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x04FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0502	0xB001    ADD	SP, SP, #4
0x0504	0x4770    BX	LR
0x0506	0xBF00    NOP
0x0508	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x07F8	0xB081    SUB	SP, SP, #4
0x07FA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x07FE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0800	0x4803    LDR	R0, [PC, #12]
0x0802	0xF7FFFDA9  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x0806	0xF8DDE000  LDR	LR, [SP, #0]
0x080A	0xB001    ADD	SP, SP, #4
0x080C	0x4770    BX	LR
0x080E	0xBF00    NOP
0x0810	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x10DC	0xB081    SUB	SP, SP, #4
0x10DE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x10E2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x10E4	0x4803    LDR	R0, [PC, #12]
0x10E6	0xF7FFF937  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x10EA	0xF8DDE000  LDR	LR, [SP, #0]
0x10EE	0xB001    ADD	SP, SP, #4
0x10F0	0x4770    BX	LR
0x10F2	0xBF00    NOP
0x10F4	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x108C	0xB081    SUB	SP, SP, #4
0x108E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x1092	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1094	0x4803    LDR	R0, [PC, #12]
0x1096	0xF7FFF95F  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x109A	0xF8DDE000  LDR	LR, [SP, #0]
0x109E	0xB001    ADD	SP, SP, #4
0x10A0	0x4770    BX	LR
0x10A2	0xBF00    NOP
0x10A4	0x14004001  	USART6_SR+0
; end of _UART6_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x1184	0xB082    SUB	SP, SP, #8
0x1186	0xF8CDE000  STR	LR, [SP, #0]
0x118A	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x118E	0x2201    MOVS	R2, #1
0x1190	0xB252    SXTB	R2, R2
0x1192	0x4911    LDR	R1, [PC, #68]
0x1194	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x1196	0xA901    ADD	R1, SP, #4
0x1198	0x1C49    ADDS	R1, R1, #1
0x119A	0x7809    LDRB	R1, [R1, #0]
0x119C	0xB2C8    UXTB	R0, R1
0x119E	0xF7FFF8BD  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x11A2	0x2200    MOVS	R2, #0
0x11A4	0xB252    SXTB	R2, R2
0x11A6	0x490D    LDR	R1, [PC, #52]
0x11A8	0x600A    STR	R2, [R1, #0]
0x11AA	0xBF00    NOP
0x11AC	0x2201    MOVS	R2, #1
0x11AE	0xB252    SXTB	R2, R2
0x11B0	0x490A    LDR	R1, [PC, #40]
0x11B2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x11B4	0xA901    ADD	R1, SP, #4
0x11B6	0x7809    LDRB	R1, [R1, #0]
0x11B8	0xB2C8    UXTB	R0, R1
0x11BA	0xF7FFF8AF  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x11BE	0x2200    MOVS	R2, #0
0x11C0	0xB252    SXTB	R2, R2
0x11C2	0x4906    LDR	R1, [PC, #24]
0x11C4	0x600A    STR	R2, [R1, #0]
0x11C6	0xBF00    NOP
0x11C8	0x2201    MOVS	R2, #1
0x11CA	0xB252    SXTB	R2, R2
0x11CC	0x4903    LDR	R1, [PC, #12]
0x11CE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x11D0	0xF8DDE000  LDR	LR, [SP, #0]
0x11D4	0xB002    ADD	SP, SP, #8
0x11D6	0x4770    BX	LR
0x11D8	0x02B04242  	TFT_RS+0
0x11DC	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x1158	0x2201    MOVS	R2, #1
0x115A	0xB252    SXTB	R2, R2
0x115C	0x4906    LDR	R1, [PC, #24]
0x115E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x1160	0x4906    LDR	R1, [PC, #24]
0x1162	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x1164	0x2200    MOVS	R2, #0
0x1166	0xB252    SXTB	R2, R2
0x1168	0x4905    LDR	R1, [PC, #20]
0x116A	0x600A    STR	R2, [R1, #0]
0x116C	0xBF00    NOP
0x116E	0x2201    MOVS	R2, #1
0x1170	0xB252    SXTB	R2, R2
0x1172	0x4903    LDR	R1, [PC, #12]
0x1174	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x1176	0x4770    BX	LR
0x1178	0x02B04242  	TFT_RS+0
0x117C	0x10144002  	TFT_DataPort+0
0x1180	0x02AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x10F8	0xB081    SUB	SP, SP, #4
0x10FA	0xF8CDE000  STR	LR, [SP, #0]
0x10FE	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x1100	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x1102	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x1104	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1106	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x1108	0x09E1    LSRS	R1, R4, #7
0x110A	0xB2C9    UXTB	R1, R1
0x110C	0x2901    CMP	R1, #1
0x110E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x1110	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1112	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x1114	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x1116	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1118	0xF000F8C4  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x111C	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x111E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x1120	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1122	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x1124	0x09E1    LSRS	R1, R4, #7
0x1126	0xB2C9    UXTB	R1, R1
0x1128	0x2901    CMP	R1, #1
0x112A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x112C	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x112E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x1130	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x1132	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1134	0xF000F8B6  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x1138	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x113A	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x113C	0x09D9    LSRS	R1, R3, #7
0x113E	0xB2C9    UXTB	R1, R1
0x1140	0x2901    CMP	R1, #1
0x1142	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x1144	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x1146	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x1148	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x114A	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x114C	0xF000F8AA  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x1150	0xF8DDE000  LDR	LR, [SP, #0]
0x1154	0xB001    ADD	SP, SP, #4
0x1156	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x107C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x107E	0x4802    LDR	R0, [PC, #8]
0x1080	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x1082	0xB001    ADD	SP, SP, #4
0x1084	0x4770    BX	LR
0x1086	0xBF00    NOP
0x1088	0x01232000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Line:
;__Lib_TFT.c, 657 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
0x2650	0xB088    SUB	SP, SP, #32
0x2652	0xF8CDE000  STR	LR, [SP, #0]
0x2656	0xF8AD0018  STRH	R0, [SP, #24]
0x265A	0xF8AD101C  STRH	R1, [SP, #28]
0x265E	0xB215    SXTH	R5, R2
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; x2 start address is: 20 (R5)
; y2 start address is: 12 (R3)
;__Lib_TFT.c, 667 :: 		
0x2660	0xB299    UXTH	R1, R3
0x2662	0xB2A8    UXTH	R0, R5
0x2664	0xF7FFFF9A  BL	_TFT_Move_Cursor+0
;__Lib_TFT.c, 670 :: 		
0x2668	0xF9BD4018  LDRSH	R4, [SP, #24]
0x266C	0x42AC    CMP	R4, R5
0x266E	0xD107    BNE	L_TFT_Line53
; x2 end address is: 20 (R5)
;__Lib_TFT.c, 671 :: 		
0x2670	0xF9BD2018  LDRSH	R2, [SP, #24]
0x2674	0xB219    SXTH	R1, R3
; y2 end address is: 12 (R3)
0x2676	0xF9BD001C  LDRSH	R0, [SP, #28]
0x267A	0xF7FEF995  BL	_TFT_V_Line+0
;__Lib_TFT.c, 672 :: 		
0x267E	0xE12A    B	L_end_TFT_Line
;__Lib_TFT.c, 673 :: 		
L_TFT_Line53:
;__Lib_TFT.c, 675 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x2680	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2684	0x429C    CMP	R4, R3
0x2686	0xD107    BNE	L_TFT_Line54
; y2 end address is: 12 (R3)
;__Lib_TFT.c, 676 :: 		
0x2688	0xF9BD201C  LDRSH	R2, [SP, #28]
0x268C	0xB229    SXTH	R1, R5
; x2 end address is: 20 (R5)
0x268E	0xF9BD0018  LDRSH	R0, [SP, #24]
0x2692	0xF7FEF8BF  BL	_TFT_H_Line+0
;__Lib_TFT.c, 677 :: 		
0x2696	0xE11E    B	L_end_TFT_Line
;__Lib_TFT.c, 678 :: 		
L_TFT_Line54:
;__Lib_TFT.c, 681 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x2698	0x2400    MOVS	R4, #0
0x269A	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 682 :: 		
0x269E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x26A2	0x1B2C    SUB	R4, R5, R4
0x26A4	0xB224    SXTH	R4, R4
; x2 end address is: 20 (R5)
0x26A6	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 683 :: 		
0x26AA	0x2C00    CMP	R4, #0
0x26AC	0xDA0A    BGE	L_TFT_Line55
;__Lib_TFT.c, 684 :: 		
0x26AE	0xF9BD4008  LDRSH	R4, [SP, #8]
0x26B2	0x4264    RSBS	R4, R4, #0
0x26B4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 685 :: 		
0x26B8	0xF8BD4012  LDRH	R4, [SP, #18]
0x26BC	0x1E64    SUBS	R4, R4, #1
0x26BE	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 686 :: 		
0x26C2	0xE004    B	L_TFT_Line56
L_TFT_Line55:
;__Lib_TFT.c, 687 :: 		
0x26C4	0xF8BD4012  LDRH	R4, [SP, #18]
0x26C8	0x1C64    ADDS	R4, R4, #1
0x26CA	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 688 :: 		
L_TFT_Line56:
;__Lib_TFT.c, 690 :: 		
0x26CE	0x2400    MOVS	R4, #0
0x26D0	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 691 :: 		
0x26D4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x26D8	0x1B1C    SUB	R4, R3, R4
0x26DA	0xB224    SXTH	R4, R4
; y2 end address is: 12 (R3)
0x26DC	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 692 :: 		
0x26E0	0x2C00    CMP	R4, #0
0x26E2	0xDA0A    BGE	L_TFT_Line57
;__Lib_TFT.c, 693 :: 		
0x26E4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x26E8	0x4264    RSBS	R4, R4, #0
0x26EA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 694 :: 		
0x26EE	0xF8BD4014  LDRH	R4, [SP, #20]
0x26F2	0x1E64    SUBS	R4, R4, #1
0x26F4	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 695 :: 		
0x26F8	0xE004    B	L_TFT_Line58
L_TFT_Line57:
;__Lib_TFT.c, 696 :: 		
0x26FA	0xF8BD4014  LDRH	R4, [SP, #20]
0x26FE	0x1C64    ADDS	R4, R4, #1
0x2700	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 697 :: 		
L_TFT_Line58:
;__Lib_TFT.c, 699 :: 		
0x2704	0x2400    MOVS	R4, #0
0x2706	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 700 :: 		
0x270A	0xF9BD500A  LDRSH	R5, [SP, #10]
0x270E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x2712	0x42AC    CMP	R4, R5
0x2714	0xDA46    BGE	L_TFT_Line59
;__Lib_TFT.c, 701 :: 		
0x2716	0xF8BD4016  LDRH	R4, [SP, #22]
0x271A	0x1C64    ADDS	R4, R4, #1
0x271C	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 702 :: 		
; temp start address is: 0 (R0)
0x2720	0xF9BD0008  LDRSH	R0, [SP, #8]
;__Lib_TFT.c, 703 :: 		
0x2724	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2728	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 704 :: 		
0x272C	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 705 :: 		
0x2730	0xF9BD0018  LDRSH	R0, [SP, #24]
;__Lib_TFT.c, 706 :: 		
0x2734	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2738	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 707 :: 		
0x273C	0xF8AD001C  STRH	R0, [SP, #28]
;__Lib_TFT.c, 708 :: 		
0x2740	0xF8BD0012  LDRH	R0, [SP, #18]
;__Lib_TFT.c, 709 :: 		
0x2744	0xF8BD4014  LDRH	R4, [SP, #20]
0x2748	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 710 :: 		
0x274C	0xF8AD0014  STRH	R0, [SP, #20]
; temp end address is: 0 (R0)
;__Lib_TFT.c, 711 :: 		
; thick start address is: 40 (R10)
0x2750	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x2754	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line60:
; thick start address is: 0 (R0)
0x2758	0x4C61    LDR	R4, [PC, #388]
0x275A	0x7824    LDRB	R4, [R4, #0]
0x275C	0x42A0    CMP	R0, R4
0x275E	0xD820    BHI	L_TFT_Line61
;__Lib_TFT.c, 712 :: 		
; offset start address is: 4 (R1)
0x2760	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 713 :: 		
0x2762	0xF0010401  AND	R4, R1, #1
0x2766	0xB224    SXTH	R4, R4
0x2768	0xB91C    CBNZ	R4, L__TFT_Line962
;__Lib_TFT.c, 714 :: 		
0x276A	0x424A    RSBS	R2, R1, #0
0x276C	0xB212    SXTH	R2, R2
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
; offset end address is: 8 (R2)
0x276E	0xB211    SXTH	R1, R2
0x2770	0xE7FF    B	L_TFT_Line63
L__TFT_Line962:
;__Lib_TFT.c, 713 :: 		
;__Lib_TFT.c, 714 :: 		
L_TFT_Line63:
;__Lib_TFT.c, 715 :: 		
; offset start address is: 4 (R1)
0x2772	0x104E    ASRS	R6, R1, #1
0x2774	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 717 :: 		
0x2776	0x4C5B    LDR	R4, [PC, #364]
0x2778	0x8825    LDRH	R5, [R4, #0]
0x277A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x277E	0x19A4    ADDS	R4, R4, R6
0x2780	0xF88D0004  STRB	R0, [SP, #4]
0x2784	0xB2AA    UXTH	R2, R5
0x2786	0xF9BD1018  LDRSH	R1, [SP, #24]
0x278A	0xB220    SXTH	R0, R4
0x278C	0xF7FDFD50  BL	_TFT_Dot+0
0x2790	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 711 :: 		
0x2794	0xF1000A01  ADD	R10, R0, #1
0x2798	0xFA5FFA8A  UXTB	R10, R10
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
;__Lib_TFT.c, 718 :: 		
0x279C	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x27A0	0xE7DA    B	L_TFT_Line60
L_TFT_Line61:
;__Lib_TFT.c, 719 :: 		
0x27A2	0xE027    B	L_TFT_Line64
L_TFT_Line59:
;__Lib_TFT.c, 720 :: 		
; thick start address is: 40 (R10)
0x27A4	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x27A8	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line65:
; thick start address is: 0 (R0)
0x27AC	0x4C4C    LDR	R4, [PC, #304]
0x27AE	0x7824    LDRB	R4, [R4, #0]
0x27B0	0x42A0    CMP	R0, R4
0x27B2	0xD81F    BHI	L_TFT_Line66
;__Lib_TFT.c, 721 :: 		
; offset start address is: 4 (R1)
0x27B4	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 722 :: 		
0x27B6	0xF0010401  AND	R4, R1, #1
0x27BA	0xB224    SXTH	R4, R4
0x27BC	0xB91C    CBNZ	R4, L__TFT_Line963
;__Lib_TFT.c, 723 :: 		
0x27BE	0x424C    RSBS	R4, R1, #0
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
0x27C0	0xB222    SXTH	R2, R4
; offset end address is: 8 (R2)
0x27C2	0xB211    SXTH	R1, R2
0x27C4	0xE7FF    B	L_TFT_Line68
L__TFT_Line963:
;__Lib_TFT.c, 722 :: 		
;__Lib_TFT.c, 723 :: 		
L_TFT_Line68:
;__Lib_TFT.c, 724 :: 		
; offset start address is: 4 (R1)
0x27C6	0x104E    ASRS	R6, R1, #1
0x27C8	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 726 :: 		
0x27CA	0x4C46    LDR	R4, [PC, #280]
0x27CC	0x8825    LDRH	R5, [R4, #0]
0x27CE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x27D2	0x19A4    ADDS	R4, R4, R6
0x27D4	0xF88D0004  STRB	R0, [SP, #4]
0x27D8	0xB2AA    UXTH	R2, R5
0x27DA	0xB221    SXTH	R1, R4
0x27DC	0xF9BD0018  LDRSH	R0, [SP, #24]
0x27E0	0xF7FDFD26  BL	_TFT_Dot+0
0x27E4	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 720 :: 		
0x27E8	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
0x27EA	0xFA5FFA84  UXTB	R10, R4
;__Lib_TFT.c, 727 :: 		
0x27EE	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x27F2	0xE7DB    B	L_TFT_Line65
L_TFT_Line66:
;__Lib_TFT.c, 728 :: 		
L_TFT_Line64:
;__Lib_TFT.c, 731 :: 		
0x27F4	0xF9BD4008  LDRSH	R4, [SP, #8]
0x27F8	0x0064    LSLS	R4, R4, #1
0x27FA	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 734 :: 		
0x27FE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2802	0x0065    LSLS	R5, R4, #1
0x2804	0xB22D    SXTH	R5, R5
0x2806	0xF8AD500E  STRH	R5, [SP, #14]
;__Lib_TFT.c, 737 :: 		
0x280A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x280E	0x1B2C    SUB	R4, R5, R4
0x2810	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 739 :: 		
L_TFT_Line69:
0x2814	0xF9BD4008  LDRSH	R4, [SP, #8]
0x2818	0x1E64    SUBS	R4, R4, #1
0x281A	0xB224    SXTH	R4, R4
0x281C	0xF8AD4008  STRH	R4, [SP, #8]
0x2820	0x2C00    CMP	R4, #0
0x2822	0xDB58    BLT	L_TFT_Line70
;__Lib_TFT.c, 740 :: 		
0x2824	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2828	0x2C00    CMP	R4, #0
0x282A	0xDB0D    BLT	L_TFT_Line71
;__Lib_TFT.c, 741 :: 		
0x282C	0xF8BD5014  LDRH	R5, [SP, #20]
0x2830	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2834	0x1964    ADDS	R4, R4, R5
0x2836	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 742 :: 		
0x283A	0xF9BD5010  LDRSH	R5, [SP, #16]
0x283E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2842	0x1B64    SUB	R4, R4, R5
0x2844	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 743 :: 		
L_TFT_Line71:
;__Lib_TFT.c, 745 :: 		
0x2848	0xF8BD5012  LDRH	R5, [SP, #18]
0x284C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2850	0x1964    ADDS	R4, R4, R5
0x2852	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 746 :: 		
0x2856	0xF9BD500E  LDRSH	R5, [SP, #14]
0x285A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x285E	0x1964    ADDS	R4, R4, R5
0x2860	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 748 :: 		
; thick start address is: 0 (R0)
0x2864	0x2001    MOVS	R0, #1
; thick end address is: 0 (R0)
L_TFT_Line72:
; thick start address is: 0 (R0)
0x2866	0x4C1E    LDR	R4, [PC, #120]
0x2868	0x7824    LDRB	R4, [R4, #0]
0x286A	0x42A0    CMP	R0, R4
0x286C	0xD832    BHI	L_TFT_Line73
;__Lib_TFT.c, 749 :: 		
; offset start address is: 20 (R5)
0x286E	0xB2C5    UXTB	R5, R0
;__Lib_TFT.c, 750 :: 		
0x2870	0xF0050401  AND	R4, R5, #1
0x2874	0xB224    SXTH	R4, R4
0x2876	0xB914    CBNZ	R4, L__TFT_Line964
;__Lib_TFT.c, 751 :: 		
0x2878	0x4269    RSBS	R1, R5, #0
0x287A	0xB209    SXTH	R1, R1
; offset end address is: 20 (R5)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x287C	0xE000    B	L_TFT_Line75
L__TFT_Line964:
;__Lib_TFT.c, 750 :: 		
0x287E	0xB229    SXTH	R1, R5
;__Lib_TFT.c, 751 :: 		
L_TFT_Line75:
;__Lib_TFT.c, 752 :: 		
; offset start address is: 4 (R1)
0x2880	0x1049    ASRS	R1, R1, #1
0x2882	0xB209    SXTH	R1, R1
;__Lib_TFT.c, 754 :: 		
0x2884	0xF8BD4016  LDRH	R4, [SP, #22]
0x2888	0xB17C    CBZ	R4, L_TFT_Line76
;__Lib_TFT.c, 755 :: 		
0x288A	0x4C16    LDR	R4, [PC, #88]
0x288C	0x8825    LDRH	R5, [R4, #0]
0x288E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2892	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x2894	0xF88D0004  STRB	R0, [SP, #4]
0x2898	0xB2AA    UXTH	R2, R5
0x289A	0xF9BD1018  LDRSH	R1, [SP, #24]
0x289E	0xB220    SXTH	R0, R4
0x28A0	0xF7FDFCC6  BL	_TFT_Dot+0
0x28A4	0xF89D0004  LDRB	R0, [SP, #4]
0x28A8	0xE00E    B	L_TFT_Line77
L_TFT_Line76:
;__Lib_TFT.c, 757 :: 		
; offset start address is: 4 (R1)
0x28AA	0x4C0E    LDR	R4, [PC, #56]
0x28AC	0x8825    LDRH	R5, [R4, #0]
0x28AE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x28B2	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x28B4	0xF88D0004  STRB	R0, [SP, #4]
0x28B8	0xB2AA    UXTH	R2, R5
0x28BA	0xB221    SXTH	R1, R4
0x28BC	0xF9BD0018  LDRSH	R0, [SP, #24]
0x28C0	0xF7FDFCB6  BL	_TFT_Dot+0
0x28C4	0xF89D0004  LDRB	R0, [SP, #4]
L_TFT_Line77:
;__Lib_TFT.c, 748 :: 		
0x28C8	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 32 (R8)
0x28CA	0xFA5FF884  UXTB	R8, R4
;__Lib_TFT.c, 759 :: 		
0x28CE	0xFA5FF088  UXTB	R0, R8
; thick end address is: 32 (R8)
0x28D2	0xE7C8    B	L_TFT_Line72
L_TFT_Line73:
;__Lib_TFT.c, 760 :: 		
0x28D4	0xE79E    B	L_TFT_Line69
L_TFT_Line70:
;__Lib_TFT.c, 761 :: 		
L_end_TFT_Line:
0x28D6	0xF8DDE000  LDR	LR, [SP, #0]
0x28DA	0xB008    ADD	SP, SP, #32
0x28DC	0x4770    BX	LR
0x28DE	0xBF00    NOP
0x28E0	0x019B2000  	__Lib_TFT_PenWidth+0
0x28E4	0x01A42000  	__Lib_TFT_PenColor+0
; end of _TFT_Line
_TFT_V_Line:
;__Lib_TFT.c, 621 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x09A8	0xB086    SUB	SP, SP, #24
0x09AA	0xF8CDE000  STR	LR, [SP, #0]
0x09AE	0xF8AD1004  STRH	R1, [SP, #4]
0x09B2	0xB201    SXTH	R1, R0
0x09B4	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 626 :: 		
0x09B8	0x4281    CMP	R1, R0
0x09BA	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 627 :: 		
; loc start address is: 12 (R3)
0x09BC	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 628 :: 		
0x09BE	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 629 :: 		
0x09C0	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 630 :: 		
0x09C2	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 626 :: 		
;__Lib_TFT.c, 630 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 632 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x09C4	0x2900    CMP	R1, #0
0x09C6	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 633 :: 		
0x09C8	0x2100    MOVS	R1, #0
0x09CA	0xB209    SXTH	R1, R1
0x09CC	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 634 :: 		
0x09CE	0x4B2F    LDR	R3, [PC, #188]
0x09D0	0x881B    LDRH	R3, [R3, #0]
0x09D2	0x4299    CMP	R1, R3
0x09D4	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 635 :: 		
0x09D6	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 637 :: 		
; y_start start address is: 4 (R1)
0x09D8	0x2800    CMP	R0, #0
0x09DA	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 638 :: 		
0x09DC	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 639 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x09DE	0x4B2B    LDR	R3, [PC, #172]
0x09E0	0x881B    LDRH	R3, [R3, #0]
0x09E2	0x4298    CMP	R0, R3
0x09E4	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 640 :: 		
0x09E6	0x4B29    LDR	R3, [PC, #164]
0x09E8	0x881B    LDRH	R3, [R3, #0]
0x09EA	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x09EC	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x09EE	0xB203    SXTH	R3, R0
0x09F0	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 639 :: 		
0x09F2	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 640 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 642 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x09F4	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x09F6	0xB215    SXTH	R5, R2
0x09F8	0xB20A    SXTH	R2, R1
0x09FA	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x09FC	0x4B24    LDR	R3, [PC, #144]
0x09FE	0x781B    LDRB	R3, [R3, #0]
0x0A00	0x4298    CMP	R0, R3
0x0A02	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 643 :: 		
; offset start address is: 16 (R4)
0x0A04	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 644 :: 		
0x0A06	0xF0040301  AND	R3, R4, #1
0x0A0A	0xB21B    SXTH	R3, R3
0x0A0C	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 645 :: 		
0x0A0E	0x4264    RSBS	R4, R4, #0
0x0A10	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x0A12	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 644 :: 		
;__Lib_TFT.c, 645 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 646 :: 		
; offset start address is: 16 (R4)
0x0A14	0x1063    ASRS	R3, R4, #1
0x0A16	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x0A18	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 648 :: 		
0x0A1A	0x18EB    ADDS	R3, R5, R3
0x0A1C	0xB21B    SXTH	R3, R3
0x0A1E	0x2B00    CMP	R3, #0
0x0A20	0xDB06    BLT	L__TFT_V_Line958
0x0A22	0x19AC    ADDS	R4, R5, R6
0x0A24	0xB224    SXTH	R4, R4
0x0A26	0x4B1B    LDR	R3, [PC, #108]
0x0A28	0x881B    LDRH	R3, [R3, #0]
0x0A2A	0x429C    CMP	R4, R3
0x0A2C	0xD200    BCS	L__TFT_V_Line957
0x0A2E	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 649 :: 		
0x0A30	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 651 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x0A32	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0A34	0x428F    CMP	R7, R1
0x0A36	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 652 :: 		
; offset start address is: 24 (R6)
0x0A38	0x4B17    LDR	R3, [PC, #92]
0x0A3A	0x881C    LDRH	R4, [R3, #0]
0x0A3C	0x19AB    ADDS	R3, R5, R6
0x0A3E	0xF88D0004  STRB	R0, [SP, #4]
0x0A42	0xF8AD1008  STRH	R1, [SP, #8]
0x0A46	0xF8AD200C  STRH	R2, [SP, #12]
0x0A4A	0xF8AD5010  STRH	R5, [SP, #16]
0x0A4E	0xF8AD6012  STRH	R6, [SP, #18]
0x0A52	0xF8AD7014  STRH	R7, [SP, #20]
0x0A56	0xB2A2    UXTH	R2, R4
0x0A58	0xB239    SXTH	R1, R7
0x0A5A	0xB218    SXTH	R0, R3
0x0A5C	0xF7FFFBE8  BL	_TFT_Dot+0
0x0A60	0xF8BD7014  LDRH	R7, [SP, #20]
0x0A64	0xF9BD6012  LDRSH	R6, [SP, #18]
0x0A68	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0A6C	0xF9BD200C  LDRSH	R2, [SP, #12]
0x0A70	0xF9BD1008  LDRSH	R1, [SP, #8]
0x0A74	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 651 :: 		
0x0A78	0x1C7F    ADDS	R7, R7, #1
0x0A7A	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 653 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0A7C	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 654 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 642 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0A7E	0x1C40    ADDS	R0, R0, #1
0x0A80	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 654 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x0A82	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 655 :: 		
L_end_TFT_V_Line:
0x0A84	0xF8DDE000  LDR	LR, [SP, #0]
0x0A88	0xB006    ADD	SP, SP, #24
0x0A8A	0x4770    BX	LR
0x0A8C	0x01A62000  	_TFT_DISP_HEIGHT+0
0x0A90	0x019B2000  	__Lib_TFT_PenWidth+0
0x0A94	0x01A82000  	_TFT_DISP_WIDTH+0
0x0A98	0x01A42000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0230	0xB082    SUB	SP, SP, #8
0x0232	0xF8CDE000  STR	LR, [SP, #0]
0x0236	0xF8AD2004  STRH	R2, [SP, #4]
0x023A	0xB20A    SXTH	R2, R1
0x023C	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x023E	0x2900    CMP	R1, #0
0x0240	0xDB04    BLT	L__TFT_Dot949
0x0242	0x4B17    LDR	R3, [PC, #92]
0x0244	0x881B    LDRH	R3, [R3, #0]
0x0246	0x4299    CMP	R1, R3
0x0248	0xD200    BCS	L__TFT_Dot948
0x024A	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x024C	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x024E	0x2A00    CMP	R2, #0
0x0250	0xDB04    BLT	L__TFT_Dot951
0x0252	0x4B14    LDR	R3, [PC, #80]
0x0254	0x881B    LDRH	R3, [R3, #0]
0x0256	0x429A    CMP	R2, R3
0x0258	0xD200    BCS	L__TFT_Dot950
0x025A	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x025C	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x025E	0x2400    MOVS	R4, #0
0x0260	0xB264    SXTB	R4, R4
0x0262	0x4B11    LDR	R3, [PC, #68]
0x0264	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x0266	0xF000FF09  BL	__Lib_TFT_Is_SSD1963_Set+0
0x026A	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x026C	0xB293    UXTH	R3, R2
0x026E	0xB28A    UXTH	R2, R1
0x0270	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0272	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0274	0x4C0D    LDR	R4, [PC, #52]
0x0276	0x6824    LDR	R4, [R4, #0]
0x0278	0x47A0    BLX	R4
0x027A	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x027C	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x027E	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0280	0x4C0B    LDR	R4, [PC, #44]
0x0282	0x6824    LDR	R4, [R4, #0]
0x0284	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x0286	0xF8BD0004  LDRH	R0, [SP, #4]
0x028A	0x4C0A    LDR	R4, [PC, #40]
0x028C	0x6824    LDR	R4, [R4, #0]
0x028E	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x0290	0x2401    MOVS	R4, #1
0x0292	0xB264    SXTB	R4, R4
0x0294	0x4B04    LDR	R3, [PC, #16]
0x0296	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x0298	0xF8DDE000  LDR	LR, [SP, #0]
0x029C	0xB002    ADD	SP, SP, #8
0x029E	0x4770    BX	LR
0x02A0	0x01A82000  	_TFT_DISP_WIDTH+0
0x02A4	0x01A62000  	_TFT_DISP_HEIGHT+0
0x02A8	0x02BC4242  	TFT_CS+0
0x02AC	0x01AC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x02B0	0x01B02000  	_TFT_Set_Address_Ptr+0
0x02B4	0x01B42000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_H_Line:
;__Lib_TFT.c, 571 :: 		
0x0814	0xB086    SUB	SP, SP, #24
0x0816	0xF8CDE000  STR	LR, [SP, #0]
0x081A	0xF8AD000C  STRH	R0, [SP, #12]
0x081E	0xF8AD1010  STRH	R1, [SP, #16]
0x0822	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 576 :: 		
0x0826	0xF9BD4010  LDRSH	R4, [SP, #16]
0x082A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x082E	0x42A3    CMP	R3, R4
0x0830	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 577 :: 		
; loc start address is: 0 (R0)
0x0832	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 578 :: 		
0x0836	0xF9BD3010  LDRSH	R3, [SP, #16]
0x083A	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 579 :: 		
0x083E	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 580 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 582 :: 		
0x0842	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0846	0x2B00    CMP	R3, #0
0x0848	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 583 :: 		
0x084A	0x2300    MOVS	R3, #0
0x084C	0xB21B    SXTH	R3, R3
0x084E	0xF8AD300C  STRH	R3, [SP, #12]
0x0852	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 584 :: 		
0x0854	0x4B4B    LDR	R3, [PC, #300]
0x0856	0x881C    LDRH	R4, [R3, #0]
0x0858	0xF9BD300C  LDRSH	R3, [SP, #12]
0x085C	0x42A3    CMP	R3, R4
0x085E	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 585 :: 		
0x0860	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 587 :: 		
0x0862	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0866	0x2B00    CMP	R3, #0
0x0868	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 588 :: 		
0x086A	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 589 :: 		
0x086C	0x4B45    LDR	R3, [PC, #276]
0x086E	0x881C    LDRH	R4, [R3, #0]
0x0870	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0874	0x42A3    CMP	R3, R4
0x0876	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 590 :: 		
0x0878	0x4B42    LDR	R3, [PC, #264]
0x087A	0x881B    LDRH	R3, [R3, #0]
0x087C	0x1E5B    SUBS	R3, R3, #1
0x087E	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 592 :: 		
0x0882	0x2301    MOVS	R3, #1
0x0884	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x0888	0x4B3F    LDR	R3, [PC, #252]
0x088A	0x781C    LDRB	R4, [R3, #0]
0x088C	0xF89D3008  LDRB	R3, [SP, #8]
0x0890	0x42A3    CMP	R3, R4
0x0892	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 593 :: 		
; offset start address is: 0 (R0)
0x0896	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 594 :: 		
0x089A	0xF0000301  AND	R3, R0, #1
0x089E	0xB21B    SXTH	R3, R3
0x08A0	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 595 :: 		
0x08A2	0x4241    RSBS	R1, R0, #0
0x08A4	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x08A6	0xB208    SXTH	R0, R1
0x08A8	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 594 :: 		
;__Lib_TFT.c, 595 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 596 :: 		
; offset start address is: 0 (R0)
0x08AA	0x1044    ASRS	R4, R0, #1
0x08AC	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x08AE	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 598 :: 		
0x08B0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x08B4	0x191B    ADDS	R3, R3, R4
0x08B6	0xB21B    SXTH	R3, R3
0x08B8	0x2B00    CMP	R3, #0
0x08BA	0xDB08    BLT	L__TFT_H_Line954
0x08BC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x08C0	0x185C    ADDS	R4, R3, R1
0x08C2	0xB224    SXTH	R4, R4
0x08C4	0x4B31    LDR	R3, [PC, #196]
0x08C6	0x881B    LDRH	R3, [R3, #0]
0x08C8	0x429C    CMP	R4, R3
0x08CA	0xD200    BCS	L__TFT_H_Line953
0x08CC	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 599 :: 		
0x08CE	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 601 :: 		
; offset start address is: 4 (R1)
0x08D0	0x4B2F    LDR	R3, [PC, #188]
0x08D2	0x781B    LDRB	R3, [R3, #0]
0x08D4	0x2B00    CMP	R3, #0
0x08D6	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 602 :: 		
0x08D8	0x2400    MOVS	R4, #0
0x08DA	0xB264    SXTB	R4, R4
0x08DC	0x4B2D    LDR	R3, [PC, #180]
0x08DE	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 603 :: 		
0x08E0	0xF000FBCC  BL	__Lib_TFT_Is_SSD1963_Set+0
0x08E4	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 604 :: 		
0x08E6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x08EA	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x08EC	0xB2A3    UXTH	R3, R4
0x08EE	0xF9BD2010  LDRSH	R2, [SP, #16]
0x08F2	0xB2A1    UXTH	R1, R4
0x08F4	0xF9BD000C  LDRSH	R0, [SP, #12]
0x08F8	0x4C27    LDR	R4, [PC, #156]
0x08FA	0x6824    LDR	R4, [R4, #0]
0x08FC	0x47A0    BLX	R4
0x08FE	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 606 :: 		
; offset start address is: 4 (R1)
0x0900	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0904	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x0906	0xB2A1    UXTH	R1, R4
0x0908	0xF9BD000C  LDRSH	R0, [SP, #12]
0x090C	0x4C23    LDR	R4, [PC, #140]
0x090E	0x6824    LDR	R4, [R4, #0]
0x0910	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 607 :: 		
; loc start address is: 0 (R0)
0x0912	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x0916	0xF9BD3010  LDRSH	R3, [SP, #16]
0x091A	0x4298    CMP	R0, R3
0x091C	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 608 :: 		
0x091E	0x4B20    LDR	R3, [PC, #128]
0x0920	0x881C    LDRH	R4, [R3, #0]
0x0922	0xF8AD0004  STRH	R0, [SP, #4]
0x0926	0xB2A0    UXTH	R0, R4
0x0928	0x4C1E    LDR	R4, [PC, #120]
0x092A	0x6824    LDR	R4, [R4, #0]
0x092C	0x47A0    BLX	R4
0x092E	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 607 :: 		
0x0932	0x1C41    ADDS	R1, R0, #1
0x0934	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 609 :: 		
0x0936	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0938	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 610 :: 		
0x093A	0x2401    MOVS	R4, #1
0x093C	0xB264    SXTB	R4, R4
0x093E	0x4B15    LDR	R3, [PC, #84]
0x0940	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 611 :: 		
0x0942	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 612 :: 		
; loc start address is: 0 (R0)
0x0944	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x0948	0xF9BD3010  LDRSH	R3, [SP, #16]
0x094C	0x4298    CMP	R0, R3
0x094E	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 613 :: 		
0x0950	0x4B13    LDR	R3, [PC, #76]
0x0952	0x881B    LDRH	R3, [R3, #0]
0x0954	0xF8AD0004  STRH	R0, [SP, #4]
0x0958	0xB29A    UXTH	R2, R3
0x095A	0xF9BD1014  LDRSH	R1, [SP, #20]
0x095E	0xB200    SXTH	R0, R0
0x0960	0xF7FFFC66  BL	_TFT_Dot+0
0x0964	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 612 :: 		
0x0968	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x096A	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 614 :: 		
0x096C	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x096E	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 615 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 616 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 592 :: 		
0x0970	0xF89D3008  LDRB	R3, [SP, #8]
0x0974	0x1C5B    ADDS	R3, R3, #1
0x0976	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 616 :: 		
0x097A	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 617 :: 		
L_end_TFT_H_Line:
0x097C	0xF8DDE000  LDR	LR, [SP, #0]
0x0980	0xB006    ADD	SP, SP, #24
0x0982	0x4770    BX	LR
0x0984	0x01A82000  	_TFT_DISP_WIDTH+0
0x0988	0x019B2000  	__Lib_TFT_PenWidth+0
0x098C	0x01A62000  	_TFT_DISP_HEIGHT+0
0x0990	0x01272000  	__Lib_TFT___no_acceleration+0
0x0994	0x02BC4242  	TFT_CS+0
0x0998	0x01AC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x099C	0x01B02000  	_TFT_Set_Address_Ptr+0
0x09A0	0x01A42000  	__Lib_TFT_PenColor+0
0x09A4	0x01B42000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Set_Font:
;__Lib_TFT.c, 178 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x25E4	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 179 :: 		
0x25E6	0x4B12    LDR	R3, [PC, #72]
0x25E8	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 180 :: 		
0x25EA	0x1C83    ADDS	R3, R0, #2
0x25EC	0x781C    LDRB	R4, [R3, #0]
0x25EE	0x1CC3    ADDS	R3, R0, #3
0x25F0	0x781B    LDRB	R3, [R3, #0]
0x25F2	0x021B    LSLS	R3, R3, #8
0x25F4	0xB29B    UXTH	R3, R3
0x25F6	0x18E4    ADDS	R4, R4, R3
0x25F8	0x4B0E    LDR	R3, [PC, #56]
0x25FA	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 181 :: 		
0x25FC	0x1D03    ADDS	R3, R0, #4
0x25FE	0x781C    LDRB	R4, [R3, #0]
0x2600	0x1D43    ADDS	R3, R0, #5
0x2602	0x781B    LDRB	R3, [R3, #0]
0x2604	0x021B    LSLS	R3, R3, #8
0x2606	0xB29B    UXTH	R3, R3
0x2608	0x18E4    ADDS	R4, R4, R3
0x260A	0x4B0B    LDR	R3, [PC, #44]
0x260C	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 182 :: 		
0x260E	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x2610	0x781C    LDRB	R4, [R3, #0]
0x2612	0x4B0A    LDR	R3, [PC, #40]
0x2614	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 184 :: 		
0x2616	0x4B0A    LDR	R3, [PC, #40]
0x2618	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 185 :: 		
0x261A	0x4B0A    LDR	R3, [PC, #40]
0x261C	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 186 :: 		
0x261E	0x2401    MOVS	R4, #1
0x2620	0x4B09    LDR	R3, [PC, #36]
0x2622	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 187 :: 		
0x2624	0x2400    MOVS	R4, #0
0x2626	0x4B09    LDR	R3, [PC, #36]
0x2628	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 188 :: 		
L_end_TFT_Set_Font:
0x262A	0xB001    ADD	SP, SP, #4
0x262C	0x4770    BX	LR
0x262E	0xBF00    NOP
0x2630	0x01BC2000  	__Lib_TFT__font+0
0x2634	0x01AA2000  	__Lib_TFT__fontFirstChar+0
0x2638	0x01B82000  	__Lib_TFT__fontLastChar+0
0x263C	0x01C22000  	__Lib_TFT__fontHeight+0
0x2640	0x01C62000  	__Lib_TFT_FontColor+0
0x2644	0x01BA2000  	__Lib_TFT_FontOrientation+0
0x2648	0x01262000  	__Lib_TFT_FontInitialized+0
0x264C	0x01DE2000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Text:
;__Lib_TFT.c, 1275 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1908	0xB083    SUB	SP, SP, #12
0x190A	0xF8CDE000  STR	LR, [SP, #0]
0x190E	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1278 :: 		
0x1910	0x4B1C    LDR	R3, [PC, #112]
0x1912	0x881B    LDRH	R3, [R3, #0]
0x1914	0x4299    CMP	R1, R3
0x1916	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1279 :: 		
0x1918	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1280 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x191A	0x4B1B    LDR	R3, [PC, #108]
0x191C	0x881B    LDRH	R3, [R3, #0]
0x191E	0x429A    CMP	R2, R3
0x1920	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1281 :: 		
0x1922	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1283 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1924	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1284 :: 		
0x1926	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x192A	0xB288    UXTH	R0, R1
0x192C	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x192E	0xF000FE35  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x1932	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1285 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x1936	0x9B02    LDR	R3, [SP, #8]
0x1938	0x181B    ADDS	R3, R3, R0
0x193A	0x781B    LDRB	R3, [R3, #0]
0x193C	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1286 :: 		
0x193E	0x4B13    LDR	R3, [PC, #76]
0x1940	0x781B    LDRB	R3, [R3, #0]
0x1942	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1287 :: 		
0x1944	0x9B02    LDR	R3, [SP, #8]
0x1946	0x181B    ADDS	R3, R3, R0
0x1948	0x781B    LDRB	R3, [R3, #0]
0x194A	0xF8AD0004  STRH	R0, [SP, #4]
0x194E	0xB298    UXTH	R0, R3
0x1950	0xF7FFFA0A  BL	__Lib_TFT__TFT_Write_Char_E+0
0x1954	0xF8BD0004  LDRH	R0, [SP, #4]
0x1958	0x1C41    ADDS	R1, R0, #1
0x195A	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x195C	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1289 :: 		
; i start address is: 0 (R0)
0x195E	0x9B02    LDR	R3, [SP, #8]
0x1960	0x181B    ADDS	R3, R3, R0
0x1962	0x781B    LDRB	R3, [R3, #0]
0x1964	0xF8AD0004  STRH	R0, [SP, #4]
0x1968	0xB298    UXTH	R0, R3
0x196A	0xF7FFF8BB  BL	__Lib_TFT__TFT_Write_Char+0
0x196E	0xF8BD0004  LDRH	R0, [SP, #4]
0x1972	0x1C41    ADDS	R1, R0, #1
0x1974	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x1976	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x1978	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1290 :: 		
L_end_TFT_Write_Text:
0x197A	0xF8DDE000  LDR	LR, [SP, #0]
0x197E	0xB003    ADD	SP, SP, #12
0x1980	0x4770    BX	LR
0x1982	0xBF00    NOP
0x1984	0x01A82000  	_TFT_DISP_WIDTH+0
0x1988	0x01A62000  	_TFT_DISP_HEIGHT+0
0x198C	0x01DE2000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3370 :: 		
; ch start address is: 0 (R0)
0x0D68	0xB08A    SUB	SP, SP, #40
0x0D6A	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3372 :: 		
;__Lib_TFT.c, 3374 :: 		
0x0D6E	0xF2400100  MOVW	R1, #0
0x0D72	0xF8AD1024  STRH	R1, [SP, #36]
0x0D76	0x2100    MOVS	R1, #0
0x0D78	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3375 :: 		
;__Lib_TFT.c, 3382 :: 		
0x0D7C	0x49B5    LDR	R1, [PC, #724]
0x0D7E	0x8809    LDRH	R1, [R1, #0]
0x0D80	0x4288    CMP	R0, R1
0x0D82	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3383 :: 		
0x0D84	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3384 :: 		
; ch start address is: 0 (R0)
0x0D86	0x49B4    LDR	R1, [PC, #720]
0x0D88	0x8809    LDRH	R1, [R1, #0]
0x0D8A	0x4288    CMP	R0, R1
0x0D8C	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3385 :: 		
0x0D8E	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3388 :: 		
; ch start address is: 0 (R0)
0x0D90	0x49B0    LDR	R1, [PC, #704]
0x0D92	0x8809    LDRH	R1, [R1, #0]
0x0D94	0x1A41    SUB	R1, R0, R1
0x0D96	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x0D98	0x008A    LSLS	R2, R1, #2
0x0D9A	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3389 :: 		
0x0D9C	0x49AF    LDR	R1, [PC, #700]
0x0D9E	0x6809    LDR	R1, [R1, #0]
0x0DA0	0x3108    ADDS	R1, #8
0x0DA2	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3392 :: 		
0x0DA4	0x4608    MOV	R0, R1
0x0DA6	0x2104    MOVS	R1, #4
0x0DA8	0xF7FFFA86  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3393 :: 		
; ptr start address is: 0 (R0)
0x0DAC	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3395 :: 		
0x0DAE	0x7803    LDRB	R3, [R0, #0]
0x0DB0	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3397 :: 		
0x0DB4	0x1C41    ADDS	R1, R0, #1
0x0DB6	0x7809    LDRB	R1, [R1, #0]
0x0DB8	0xB2CA    UXTB	R2, R1
0x0DBA	0x1C81    ADDS	R1, R0, #2
0x0DBC	0x7809    LDRB	R1, [R1, #0]
0x0DBE	0x0209    LSLS	R1, R1, #8
0x0DC0	0x1852    ADDS	R2, R2, R1
0x0DC2	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x0DC4	0x7809    LDRB	R1, [R1, #0]
0x0DC6	0x0409    LSLS	R1, R1, #16
0x0DC8	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3399 :: 		
0x0DCA	0x49A4    LDR	R1, [PC, #656]
0x0DCC	0x6809    LDR	R1, [R1, #0]
0x0DCE	0x1889    ADDS	R1, R1, R2
0x0DD0	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3401 :: 		
0x0DD2	0x08DA    LSRS	R2, R3, #3
0x0DD4	0xB2D2    UXTB	R2, R2
0x0DD6	0x49A3    LDR	R1, [PC, #652]
0x0DD8	0x8809    LDRH	R1, [R1, #0]
0x0DDA	0x4351    MULS	R1, R2, R1
0x0DDC	0xB289    UXTH	R1, R1
0x0DDE	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3402 :: 		
0x0DE0	0xF0030107  AND	R1, R3, #7
0x0DE4	0xB2C9    UXTB	R1, R1
0x0DE6	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3403 :: 		
0x0DE8	0x499E    LDR	R1, [PC, #632]
0x0DEA	0x880A    LDRH	R2, [R1, #0]
0x0DEC	0x9906    LDR	R1, [SP, #24]
0x0DEE	0x1889    ADDS	R1, R1, R2
0x0DF0	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3404 :: 		
0x0DF2	0x9906    LDR	R1, [SP, #24]
0x0DF4	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3405 :: 		
0x0DF6	0xAC05    ADD	R4, SP, #20
0x0DF8	0x4622    MOV	R2, R4
0x0DFA	0x9906    LDR	R1, [SP, #24]
0x0DFC	0x9804    LDR	R0, [SP, #16]
0x0DFE	0x4C9A    LDR	R4, [PC, #616]
0x0E00	0x6824    LDR	R4, [R4, #0]
0x0E02	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0E04	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3406 :: 		
0x0E06	0x9A05    LDR	R2, [SP, #20]
0x0E08	0x9904    LDR	R1, [SP, #16]
0x0E0A	0x1889    ADDS	R1, R1, R2
0x0E0C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3407 :: 		
0x0E0E	0x9A05    LDR	R2, [SP, #20]
0x0E10	0x9906    LDR	R1, [SP, #24]
0x0E12	0x1A89    SUB	R1, R1, R2
0x0E14	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3409 :: 		
0x0E16	0x2100    MOVS	R1, #0
0x0E18	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3410 :: 		
0x0E1A	0x4994    LDR	R1, [PC, #592]
0x0E1C	0x7809    LDRB	R1, [R1, #0]
0x0E1E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x0E20	0x4992    LDR	R1, [PC, #584]
0x0E22	0x7809    LDRB	R1, [R1, #0]
0x0E24	0x2902    CMP	R1, #2
0x0E26	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x0E28	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3411 :: 		
0x0E2A	0x4991    LDR	R1, [PC, #580]
0x0E2C	0x8809    LDRH	R1, [R1, #0]
0x0E2E	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x0E32	0x2100    MOVS	R1, #0
0x0E34	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0E38	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x0E3A	0x498A    LDR	R1, [PC, #552]
0x0E3C	0x880A    LDRH	R2, [R1, #0]
0x0E3E	0xF89D1009  LDRB	R1, [SP, #9]
0x0E42	0x4291    CMP	R1, R2
0x0E44	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3413 :: 		
0x0E48	0x498A    LDR	R1, [PC, #552]
0x0E4A	0x8809    LDRH	R1, [R1, #0]
0x0E4C	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3414 :: 		
0x0E50	0x2100    MOVS	R1, #0
0x0E52	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x0E56	0x2100    MOVS	R1, #0
0x0E58	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0E5C	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x0E5E	0xF89D2027  LDRB	R2, [SP, #39]
0x0E62	0xF89D1008  LDRB	R1, [SP, #8]
0x0E66	0x4291    CMP	R1, R2
0x0E68	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3416 :: 		
0x0E6A	0xF89D100C  LDRB	R1, [SP, #12]
0x0E6E	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3417 :: 		
0x0E70	0x9907    LDR	R1, [SP, #28]
0x0E72	0x1C49    ADDS	R1, R1, #1
0x0E74	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3418 :: 		
0x0E76	0x9A08    LDR	R2, [SP, #32]
0x0E78	0x9905    LDR	R1, [SP, #20]
0x0E7A	0x4291    CMP	R1, R2
0x0E7C	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3419 :: 		
0x0E7E	0x9A05    LDR	R2, [SP, #20]
0x0E80	0x9907    LDR	R1, [SP, #28]
0x0E82	0x4291    CMP	R1, R2
0x0E84	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3420 :: 		
0x0E86	0x2101    MOVS	R1, #1
0x0E88	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3421 :: 		
0x0E8A	0xAC05    ADD	R4, SP, #20
0x0E8C	0x4622    MOV	R2, R4
0x0E8E	0x9906    LDR	R1, [SP, #24]
0x0E90	0x9804    LDR	R0, [SP, #16]
0x0E92	0x4C75    LDR	R4, [PC, #468]
0x0E94	0x6824    LDR	R4, [R4, #0]
0x0E96	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0E98	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3422 :: 		
0x0E9A	0x9906    LDR	R1, [SP, #24]
0x0E9C	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3423 :: 		
0x0E9E	0x9A05    LDR	R2, [SP, #20]
0x0EA0	0x9904    LDR	R1, [SP, #16]
0x0EA2	0x1889    ADDS	R1, R1, R2
0x0EA4	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3424 :: 		
0x0EA6	0x9A05    LDR	R2, [SP, #20]
0x0EA8	0x9906    LDR	R1, [SP, #24]
0x0EAA	0x1A89    SUB	R1, R1, R2
0x0EAC	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0EAE	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
0x0EB0	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3419 :: 		
0x0EB2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3426 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0EB4	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3418 :: 		
0x0EB6	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3426 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3427 :: 		
; ptr start address is: 0 (R0)
0x0EB8	0x7801    LDRB	R1, [R0, #0]
0x0EBA	0xF88D1026  STRB	R1, [SP, #38]
0x0EBE	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3428 :: 		
0x0EC0	0x2101    MOVS	R1, #1
0x0EC2	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3429 :: 		
0x0EC6	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3416 :: 		
0x0EC8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3429 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3431 :: 		
; ptr start address is: 0 (R0)
0x0ECA	0xF89D200C  LDRB	R2, [SP, #12]
0x0ECE	0xF89D1026  LDRB	R1, [SP, #38]
0x0ED2	0x4011    ANDS	R1, R2
0x0ED4	0xB2C9    UXTB	R1, R1
0x0ED6	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3432 :: 		
0x0ED8	0x4967    LDR	R1, [PC, #412]
0x0EDA	0x8809    LDRH	R1, [R1, #0]
0x0EDC	0x9001    STR	R0, [SP, #4]
0x0EDE	0xB28A    UXTH	R2, R1
0x0EE0	0xF8BD100A  LDRH	R1, [SP, #10]
0x0EE4	0xF8BD0024  LDRH	R0, [SP, #36]
0x0EE8	0xF7FFF9A2  BL	_TFT_Dot+0
0x0EEC	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3433 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3435 :: 		
0x0EEE	0xF8BD1024  LDRH	R1, [SP, #36]
0x0EF2	0x1C49    ADDS	R1, R1, #1
0x0EF4	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3436 :: 		
0x0EF8	0xF89D100C  LDRB	R1, [SP, #12]
0x0EFC	0x0049    LSLS	R1, R1, #1
0x0EFE	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x0F02	0xF89D1008  LDRB	R1, [SP, #8]
0x0F06	0x1C49    ADDS	R1, R1, #1
0x0F08	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3437 :: 		
0x0F0C	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x0F0E	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3438 :: 		
; ptr start address is: 16 (R4)
0x0F10	0xF8BD100A  LDRH	R1, [SP, #10]
0x0F14	0x1C49    ADDS	R1, R1, #1
0x0F16	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x0F1A	0xF89D1009  LDRB	R1, [SP, #9]
0x0F1E	0x1C49    ADDS	R1, R1, #1
0x0F20	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3439 :: 		
0x0F24	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x0F26	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3441 :: 		
0x0F28	0x4950    LDR	R1, [PC, #320]
0x0F2A	0x7809    LDRB	R1, [R1, #0]
0x0F2C	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3442 :: 		
0x0F2E	0xF8BD1024  LDRH	R1, [SP, #36]
0x0F32	0x1C4A    ADDS	R2, R1, #1
0x0F34	0x494F    LDR	R1, [PC, #316]
0x0F36	0x800A    STRH	R2, [R1, #0]
0x0F38	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3444 :: 		
0x0F3A	0xF8BD200A  LDRH	R2, [SP, #10]
0x0F3E	0x494C    LDR	R1, [PC, #304]
0x0F40	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3445 :: 		
0x0F42	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3446 :: 		
; ptr start address is: 16 (R4)
0x0F44	0x494B    LDR	R1, [PC, #300]
0x0F46	0x8809    LDRH	R1, [R1, #0]
0x0F48	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x0F4C	0x2100    MOVS	R1, #0
0x0F4E	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0F52	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x0F54	0x4943    LDR	R1, [PC, #268]
0x0F56	0x880A    LDRH	R2, [R1, #0]
0x0F58	0xF89D1009  LDRB	R1, [SP, #9]
0x0F5C	0x4291    CMP	R1, R2
0x0F5E	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3448 :: 		
0x0F62	0x4943    LDR	R1, [PC, #268]
0x0F64	0x8809    LDRH	R1, [R1, #0]
0x0F66	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3449 :: 		
0x0F6A	0x2100    MOVS	R1, #0
0x0F6C	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x0F70	0x2100    MOVS	R1, #0
0x0F72	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0F76	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x0F78	0xF89D2027  LDRB	R2, [SP, #39]
0x0F7C	0xF89D1008  LDRB	R1, [SP, #8]
0x0F80	0x4291    CMP	R1, R2
0x0F82	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3451 :: 		
0x0F84	0xF89D100C  LDRB	R1, [SP, #12]
0x0F88	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3452 :: 		
0x0F8A	0x9907    LDR	R1, [SP, #28]
0x0F8C	0x1C49    ADDS	R1, R1, #1
0x0F8E	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3453 :: 		
0x0F90	0x9A08    LDR	R2, [SP, #32]
0x0F92	0x9905    LDR	R1, [SP, #20]
0x0F94	0x4291    CMP	R1, R2
0x0F96	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3454 :: 		
0x0F98	0x9A05    LDR	R2, [SP, #20]
0x0F9A	0x9907    LDR	R1, [SP, #28]
0x0F9C	0x4291    CMP	R1, R2
0x0F9E	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3455 :: 		
0x0FA0	0x2101    MOVS	R1, #1
0x0FA2	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3456 :: 		
0x0FA4	0xAC05    ADD	R4, SP, #20
0x0FA6	0x4622    MOV	R2, R4
0x0FA8	0x9906    LDR	R1, [SP, #24]
0x0FAA	0x9804    LDR	R0, [SP, #16]
0x0FAC	0x4C2E    LDR	R4, [PC, #184]
0x0FAE	0x6824    LDR	R4, [R4, #0]
0x0FB0	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0FB2	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3457 :: 		
0x0FB4	0x9906    LDR	R1, [SP, #24]
0x0FB6	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3458 :: 		
0x0FB8	0x9A05    LDR	R2, [SP, #20]
0x0FBA	0x9904    LDR	R1, [SP, #16]
0x0FBC	0x1889    ADDS	R1, R1, R2
0x0FBE	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3459 :: 		
0x0FC0	0x9A05    LDR	R2, [SP, #20]
0x0FC2	0x9906    LDR	R1, [SP, #24]
0x0FC4	0x1A89    SUB	R1, R1, R2
0x0FC6	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0FC8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
0x0FCA	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3454 :: 		
0x0FCC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3461 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0FCE	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3453 :: 		
0x0FD0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3461 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3462 :: 		
; ptr start address is: 0 (R0)
0x0FD2	0x7801    LDRB	R1, [R0, #0]
0x0FD4	0xF88D1026  STRB	R1, [SP, #38]
0x0FD8	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3463 :: 		
0x0FDA	0x2101    MOVS	R1, #1
0x0FDC	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3464 :: 		
0x0FE0	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3451 :: 		
0x0FE2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3464 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3466 :: 		
; ptr start address is: 0 (R0)
0x0FE4	0xF89D200C  LDRB	R2, [SP, #12]
0x0FE8	0xF89D1026  LDRB	R1, [SP, #38]
0x0FEC	0x4011    ANDS	R1, R2
0x0FEE	0xB2C9    UXTB	R1, R1
0x0FF0	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3467 :: 		
0x0FF2	0x4921    LDR	R1, [PC, #132]
0x0FF4	0x8809    LDRH	R1, [R1, #0]
0x0FF6	0x9001    STR	R0, [SP, #4]
0x0FF8	0xB28A    UXTH	R2, R1
0x0FFA	0xF8BD1024  LDRH	R1, [SP, #36]
0x0FFE	0xF8BD000A  LDRH	R0, [SP, #10]
0x1002	0xF7FFF915  BL	_TFT_Dot+0
0x1006	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3468 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3470 :: 		
0x1008	0xF8BD1024  LDRH	R1, [SP, #36]
0x100C	0x1E49    SUBS	R1, R1, #1
0x100E	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3471 :: 		
0x1012	0xF89D100C  LDRB	R1, [SP, #12]
0x1016	0x0049    LSLS	R1, R1, #1
0x1018	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x101C	0xF89D1008  LDRB	R1, [SP, #8]
0x1020	0x1C49    ADDS	R1, R1, #1
0x1022	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3472 :: 		
0x1026	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x1028	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3474 :: 		
; ptr start address is: 16 (R4)
0x102A	0xF8BD100A  LDRH	R1, [SP, #10]
0x102E	0x1C49    ADDS	R1, R1, #1
0x1030	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x1034	0xF89D1009  LDRB	R1, [SP, #9]
0x1038	0x1C49    ADDS	R1, R1, #1
0x103A	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3475 :: 		
0x103E	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x1040	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3478 :: 		
0x1042	0xF8BD1024  LDRH	R1, [SP, #36]
0x1046	0x1E4A    SUBS	R2, R1, #1
0x1048	0x4909    LDR	R1, [PC, #36]
0x104A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3479 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3480 :: 		
L_end__TFT_Write_Char_E:
0x104C	0xF8DDE000  LDR	LR, [SP, #0]
0x1050	0xB00A    ADD	SP, SP, #40
0x1052	0x4770    BX	LR
0x1054	0x01AA2000  	__Lib_TFT__fontFirstChar+0
0x1058	0x01B82000  	__Lib_TFT__fontLastChar+0
0x105C	0x01E02000  	__Lib_TFT_activeExtFont+0
0x1060	0x01C82000  	__Lib_TFT_headerBuffer+0
0x1064	0x01C22000  	__Lib_TFT__fontHeight+0
0x1068	0x01D42000  	_TFT_Get_Ext_Data_Ptr+0
0x106C	0x01BA2000  	__Lib_TFT_FontOrientation+0
0x1070	0x01C02000  	__Lib_TFT_y_cord+0
0x1074	0x01C42000  	__Lib_TFT_x_cord+0
0x1078	0x01C62000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3334 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x02B8	0xB085    SUB	SP, SP, #20
0x02BA	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3338 :: 		
; ptrH start address is: 20 (R5)
0x02BE	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x02C0	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3339 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x02C2	0x2900    CMP	R1, #0
0x02C4	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3340 :: 		
0x02C6	0xAC04    ADD	R4, SP, #16
0x02C8	0x9301    STR	R3, [SP, #4]
0x02CA	0xF8AD1008  STRH	R1, [SP, #8]
0x02CE	0x9503    STR	R5, [SP, #12]
0x02D0	0x4622    MOV	R2, R4
0x02D2	0x4618    MOV	R0, R3
0x02D4	0x4C10    LDR	R4, [PC, #64]
0x02D6	0x6824    LDR	R4, [R4, #0]
0x02D8	0x47A0    BLX	R4
0x02DA	0x9D03    LDR	R5, [SP, #12]
0x02DC	0xF8BD1008  LDRH	R1, [SP, #8]
0x02E0	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x02E2	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3341 :: 		
; i start address is: 0 (R0)
0x02E4	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x02E6	0xF8BD2010  LDRH	R2, [SP, #16]
0x02EA	0x4290    CMP	R0, R2
0x02EC	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3342 :: 		
0x02EE	0x7822    LDRB	R2, [R4, #0]
0x02F0	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3343 :: 		
0x02F2	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3344 :: 		
0x02F4	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3341 :: 		
0x02F6	0x1C40    ADDS	R0, R0, #1
0x02F8	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3345 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x02FA	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3346 :: 		
0x02FC	0xF8BD2010  LDRH	R2, [SP, #16]
0x0300	0x1A89    SUB	R1, R1, R2
0x0302	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3347 :: 		
0x0304	0xF8BD2010  LDRH	R2, [SP, #16]
0x0308	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3348 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x030A	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3350 :: 		
L_end__TFT_getHeader:
0x030C	0xF8DDE000  LDR	LR, [SP, #0]
0x0310	0xB005    ADD	SP, SP, #20
0x0312	0x4770    BX	LR
0x0314	0x01C82000  	__Lib_TFT_headerBuffer+0
0x0318	0x01D42000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1158 :: 		
; ch start address is: 0 (R0)
0x0AE4	0xB086    SUB	SP, SP, #24
0x0AE6	0xF8CDE000  STR	LR, [SP, #0]
0x0AEA	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1160 :: 		
;__Lib_TFT.c, 1162 :: 		
; x start address is: 20 (R5)
0x0AEC	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1163 :: 		
; temp start address is: 24 (R6)
0x0AF0	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1169 :: 		
0x0AF2	0x4972    LDR	R1, [PC, #456]
0x0AF4	0x7809    LDRB	R1, [R1, #0]
0x0AF6	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1170 :: 		
0x0AF8	0x4971    LDR	R1, [PC, #452]
0x0AFA	0x2200    MOVS	R2, #0
0x0AFC	0x4608    MOV	R0, R1
0x0AFE	0xF2400100  MOVW	R1, #0
0x0B02	0xF001FD6F  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1171 :: 		
0x0B06	0x2201    MOVS	R2, #1
0x0B08	0x496C    LDR	R1, [PC, #432]
0x0B0A	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1172 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1174 :: 		
0x0B0C	0x496D    LDR	R1, [PC, #436]
0x0B0E	0x8809    LDRH	R1, [R1, #0]
0x0B10	0x428F    CMP	R7, R1
0x0B12	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1175 :: 		
0x0B14	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1176 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0B16	0x496C    LDR	R1, [PC, #432]
0x0B18	0x8809    LDRH	R1, [R1, #0]
0x0B1A	0x428F    CMP	R7, R1
0x0B1C	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1177 :: 		
0x0B1E	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1180 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0B20	0x4968    LDR	R1, [PC, #416]
0x0B22	0x8809    LDRH	R1, [R1, #0]
0x0B24	0x1A79    SUB	R1, R7, R1
0x0B26	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x0B28	0x008A    LSLS	R2, R1, #2
0x0B2A	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1181 :: 		
0x0B2C	0x4C67    LDR	R4, [PC, #412]
0x0B2E	0x6821    LDR	R1, [R4, #0]
0x0B30	0x3108    ADDS	R1, #8
0x0B32	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1182 :: 		
0x0B34	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1184 :: 		
0x0B36	0x1C59    ADDS	R1, R3, #1
0x0B38	0x7809    LDRB	R1, [R1, #0]
0x0B3A	0xB2CA    UXTB	R2, R1
0x0B3C	0x1C99    ADDS	R1, R3, #2
0x0B3E	0x7809    LDRB	R1, [R1, #0]
0x0B40	0x0209    LSLS	R1, R1, #8
0x0B42	0x1852    ADDS	R2, R2, R1
0x0B44	0x1CD9    ADDS	R1, R3, #3
0x0B46	0x7809    LDRB	R1, [R1, #0]
0x0B48	0x0409    LSLS	R1, R1, #16
0x0B4A	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1186 :: 		
0x0B4C	0x4621    MOV	R1, R4
0x0B4E	0x6809    LDR	R1, [R1, #0]
0x0B50	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1188 :: 		
0x0B52	0x495F    LDR	R1, [PC, #380]
0x0B54	0x7809    LDRB	R1, [R1, #0]
0x0B56	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x0B58	0x495D    LDR	R1, [PC, #372]
0x0B5A	0x7809    LDRB	R1, [R1, #0]
0x0B5C	0x2902    CMP	R1, #2
0x0B5E	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x0B60	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1189 :: 		
0x0B62	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x0B64	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1190 :: 		
; yCnt start address is: 8 (R2)
0x0B66	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0B68	0x46A0    MOV	R8, R4
0x0B6A	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x0B6C	0x495A    LDR	R1, [PC, #360]
0x0B6E	0x8809    LDRH	R1, [R1, #0]
0x0B70	0x428A    CMP	R2, R1
0x0B72	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1191 :: 		
0x0B74	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x0B76	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1192 :: 		
; mask start address is: 28 (R7)
0x0B78	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1193 :: 		
; xCnt start address is: 16 (R4)
0x0B7A	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x0B7C	0x4284    CMP	R4, R0
0x0B7E	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1194 :: 		
0x0B80	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1195 :: 		
0x0B82	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x0B86	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1196 :: 		
; mask start address is: 28 (R7)
0x0B8A	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1197 :: 		
0x0B8C	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1194 :: 		
;__Lib_TFT.c, 1197 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1199 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x0B8E	0xEA060107  AND	R1, R6, R7, LSL #0
0x0B92	0xB2C9    UXTB	R1, R1
0x0B94	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1200 :: 		
0x0B96	0x4952    LDR	R1, [PC, #328]
0x0B98	0x8809    LDRH	R1, [R1, #0]
0x0B9A	0xF88D6004  STRB	R6, [SP, #4]
0x0B9E	0xF8CD8008  STR	R8, [SP, #8]
0x0BA2	0xF88D700C  STRB	R7, [SP, #12]
0x0BA6	0xF88D200D  STRB	R2, [SP, #13]
0x0BAA	0xF8AD300E  STRH	R3, [SP, #14]
0x0BAE	0xF88D0010  STRB	R0, [SP, #16]
0x0BB2	0xF8AD5012  STRH	R5, [SP, #18]
0x0BB6	0xF88D4014  STRB	R4, [SP, #20]
0x0BBA	0xB28A    UXTH	R2, R1
0x0BBC	0xB219    SXTH	R1, R3
0x0BBE	0xB228    SXTH	R0, R5
0x0BC0	0xF7FFFB36  BL	_TFT_Dot+0
0x0BC4	0xF89D4014  LDRB	R4, [SP, #20]
0x0BC8	0xF8BD5012  LDRH	R5, [SP, #18]
0x0BCC	0xF89D0010  LDRB	R0, [SP, #16]
0x0BD0	0xF8BD300E  LDRH	R3, [SP, #14]
0x0BD4	0xF89D200D  LDRB	R2, [SP, #13]
0x0BD8	0xF89D700C  LDRB	R7, [SP, #12]
0x0BDC	0xF8DD8008  LDR	R8, [SP, #8]
0x0BE0	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1201 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1203 :: 		
0x0BE4	0x1C6D    ADDS	R5, R5, #1
0x0BE6	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1204 :: 		
0x0BE8	0x0079    LSLS	R1, R7, #1
0x0BEA	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1193 :: 		
0x0BEC	0x1C64    ADDS	R4, R4, #1
0x0BEE	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1205 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x0BF0	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1206 :: 		
0x0BF2	0x1C5B    ADDS	R3, R3, #1
0x0BF4	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1190 :: 		
0x0BF6	0x1C52    ADDS	R2, R2, #1
0x0BF8	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1207 :: 		
0x0BFA	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x0BFC	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1209 :: 		
; x start address is: 16 (R4)
0x0BFE	0x4934    LDR	R1, [PC, #208]
0x0C00	0x7809    LDRB	R1, [R1, #0]
0x0C02	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1210 :: 		
0x0C04	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x0C06	0x4935    LDR	R1, [PC, #212]
0x0C08	0x800A    STRH	R2, [R1, #0]
0x0C0A	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1212 :: 		
; y start address is: 12 (R3)
0x0C0C	0x4931    LDR	R1, [PC, #196]
0x0C0E	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1213 :: 		
0x0C10	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1214 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x0C12	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x0C14	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1215 :: 		
; yCnt start address is: 8 (R2)
0x0C16	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x0C18	0x492F    LDR	R1, [PC, #188]
0x0C1A	0x8809    LDRH	R1, [R1, #0]
0x0C1C	0x428A    CMP	R2, R1
0x0C1E	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1216 :: 		
0x0C20	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x0C22	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1217 :: 		
; mask start address is: 28 (R7)
0x0C24	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1218 :: 		
; xCnt start address is: 4 (R1)
0x0C26	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0C28	0x46A0    MOV	R8, R4
0x0C2A	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x0C2C	0x4284    CMP	R4, R0
0x0C2E	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1219 :: 		
0x0C30	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1220 :: 		
0x0C32	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x0C36	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1221 :: 		
; mask start address is: 28 (R7)
0x0C3A	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1222 :: 		
0x0C3C	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1219 :: 		
;__Lib_TFT.c, 1222 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1224 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x0C3E	0xEA060107  AND	R1, R6, R7, LSL #0
0x0C42	0xB2C9    UXTB	R1, R1
0x0C44	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1225 :: 		
0x0C46	0x4926    LDR	R1, [PC, #152]
0x0C48	0x8809    LDRH	R1, [R1, #0]
0x0C4A	0xF88D6004  STRB	R6, [SP, #4]
0x0C4E	0xF8CD8008  STR	R8, [SP, #8]
0x0C52	0xF88D700C  STRB	R7, [SP, #12]
0x0C56	0xF88D200D  STRB	R2, [SP, #13]
0x0C5A	0xF8AD300E  STRH	R3, [SP, #14]
0x0C5E	0xF88D0010  STRB	R0, [SP, #16]
0x0C62	0xF8AD5012  STRH	R5, [SP, #18]
0x0C66	0xF88D4014  STRB	R4, [SP, #20]
0x0C6A	0xB28A    UXTH	R2, R1
0x0C6C	0xB229    SXTH	R1, R5
0x0C6E	0xB218    SXTH	R0, R3
0x0C70	0xF7FFFADE  BL	_TFT_Dot+0
0x0C74	0xF89D4014  LDRB	R4, [SP, #20]
0x0C78	0xF8BD5012  LDRH	R5, [SP, #18]
0x0C7C	0xF89D0010  LDRB	R0, [SP, #16]
0x0C80	0xF8BD300E  LDRH	R3, [SP, #14]
0x0C84	0xF89D200D  LDRB	R2, [SP, #13]
0x0C88	0xF89D700C  LDRB	R7, [SP, #12]
0x0C8C	0xF8DD8008  LDR	R8, [SP, #8]
0x0C90	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1226 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1228 :: 		
0x0C94	0x1E6D    SUBS	R5, R5, #1
0x0C96	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1229 :: 		
0x0C98	0x0079    LSLS	R1, R7, #1
0x0C9A	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1218 :: 		
0x0C9C	0x1C64    ADDS	R4, R4, #1
0x0C9E	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1230 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x0CA0	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1232 :: 		
0x0CA2	0x1C5B    ADDS	R3, R3, #1
0x0CA4	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1215 :: 		
0x0CA6	0x1C52    ADDS	R2, R2, #1
0x0CA8	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1233 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0CAA	0x4644    MOV	R4, R8
0x0CAC	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1236 :: 		
0x0CAE	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x0CB0	0x4908    LDR	R1, [PC, #32]
0x0CB2	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1237 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1238 :: 		
L_end__TFT_Write_Char:
0x0CB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CB8	0xB006    ADD	SP, SP, #24
0x0CBA	0x4770    BX	LR
0x0CBC	0x01262000  	__Lib_TFT_FontInitialized+0
0x0CC0	0x47F20000  	_TFT_defaultFont+0
0x0CC4	0x01AA2000  	__Lib_TFT__fontFirstChar+0
0x0CC8	0x01B82000  	__Lib_TFT__fontLastChar+0
0x0CCC	0x01BC2000  	__Lib_TFT__font+0
0x0CD0	0x01BA2000  	__Lib_TFT_FontOrientation+0
0x0CD4	0x01C02000  	__Lib_TFT_y_cord+0
0x0CD8	0x01C22000  	__Lib_TFT__fontHeight+0
0x0CDC	0x01C42000  	__Lib_TFT_x_cord+0
0x0CE0	0x01C62000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x2D54	0xB081    SUB	SP, SP, #4
0x2D56	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x2D5A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x2D5C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x2D5E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x2D60	0xB408    PUSH	(R3)
0x2D62	0xB293    UXTH	R3, R2
0x2D64	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x2D66	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x2D68	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x2D6A	0xF7FEFEB5  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x2D6E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x2D70	0xF8DDE000  LDR	LR, [SP, #0]
0x2D74	0xB001    ADD	SP, SP, #4
0x2D76	0x4770    BX	LR
0x2D78	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1AD8	0xB08B    SUB	SP, SP, #44
0x1ADA	0xF8CDE000  STR	LR, [SP, #0]
0x1ADE	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x1AE0	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x1AE4	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x1AE6	0xAC06    ADD	R4, SP, #24
0x1AE8	0xF8AD3004  STRH	R3, [SP, #4]
0x1AEC	0xF8AD2008  STRH	R2, [SP, #8]
0x1AF0	0x9103    STR	R1, [SP, #12]
0x1AF2	0x9004    STR	R0, [SP, #16]
0x1AF4	0x4620    MOV	R0, R4
0x1AF6	0xF7FFF8F5  BL	_RCC_GetClocksFrequency+0
0x1AFA	0x9804    LDR	R0, [SP, #16]
0x1AFC	0x9903    LDR	R1, [SP, #12]
0x1AFE	0xF8BD2008  LDRH	R2, [SP, #8]
0x1B02	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x1B06	0x4C71    LDR	R4, [PC, #452]
0x1B08	0x42A0    CMP	R0, R4
0x1B0A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x1B0C	0x2501    MOVS	R5, #1
0x1B0E	0xB26D    SXTB	R5, R5
0x1B10	0x4C6F    LDR	R4, [PC, #444]
0x1B12	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x1B14	0x4D6F    LDR	R5, [PC, #444]
0x1B16	0x4C70    LDR	R4, [PC, #448]
0x1B18	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x1B1A	0x4D70    LDR	R5, [PC, #448]
0x1B1C	0x4C70    LDR	R4, [PC, #448]
0x1B1E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x1B20	0x4D70    LDR	R5, [PC, #448]
0x1B22	0x4C71    LDR	R4, [PC, #452]
0x1B24	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x1B26	0x4D71    LDR	R5, [PC, #452]
0x1B28	0x4C71    LDR	R4, [PC, #452]
0x1B2A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x1B2C	0x9C09    LDR	R4, [SP, #36]
0x1B2E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x1B30	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x1B32	0x4C70    LDR	R4, [PC, #448]
0x1B34	0x42A0    CMP	R0, R4
0x1B36	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x1B38	0x2501    MOVS	R5, #1
0x1B3A	0xB26D    SXTB	R5, R5
0x1B3C	0x4C6E    LDR	R4, [PC, #440]
0x1B3E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x1B40	0x4D6E    LDR	R5, [PC, #440]
0x1B42	0x4C65    LDR	R4, [PC, #404]
0x1B44	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x1B46	0x4D6E    LDR	R5, [PC, #440]
0x1B48	0x4C65    LDR	R4, [PC, #404]
0x1B4A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x1B4C	0x4D6D    LDR	R5, [PC, #436]
0x1B4E	0x4C66    LDR	R4, [PC, #408]
0x1B50	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x1B52	0x4D6D    LDR	R5, [PC, #436]
0x1B54	0x4C66    LDR	R4, [PC, #408]
0x1B56	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x1B58	0x9C08    LDR	R4, [SP, #32]
0x1B5A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x1B5C	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x1B5E	0x4C6B    LDR	R4, [PC, #428]
0x1B60	0x42A0    CMP	R0, R4
0x1B62	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x1B64	0x2501    MOVS	R5, #1
0x1B66	0xB26D    SXTB	R5, R5
0x1B68	0x4C69    LDR	R4, [PC, #420]
0x1B6A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x1B6C	0x4D69    LDR	R5, [PC, #420]
0x1B6E	0x4C5A    LDR	R4, [PC, #360]
0x1B70	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x1B72	0x4D69    LDR	R5, [PC, #420]
0x1B74	0x4C5A    LDR	R4, [PC, #360]
0x1B76	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x1B78	0x4D68    LDR	R5, [PC, #416]
0x1B7A	0x4C5B    LDR	R4, [PC, #364]
0x1B7C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x1B7E	0x4D68    LDR	R5, [PC, #416]
0x1B80	0x4C5B    LDR	R4, [PC, #364]
0x1B82	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x1B84	0x9C08    LDR	R4, [SP, #32]
0x1B86	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x1B88	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x1B8A	0x4C66    LDR	R4, [PC, #408]
0x1B8C	0x42A0    CMP	R0, R4
0x1B8E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x1B90	0x2501    MOVS	R5, #1
0x1B92	0xB26D    SXTB	R5, R5
0x1B94	0x4C64    LDR	R4, [PC, #400]
0x1B96	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x1B98	0x4D64    LDR	R5, [PC, #400]
0x1B9A	0x4C4F    LDR	R4, [PC, #316]
0x1B9C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x1B9E	0x4D64    LDR	R5, [PC, #400]
0x1BA0	0x4C4F    LDR	R4, [PC, #316]
0x1BA2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x1BA4	0x4D63    LDR	R5, [PC, #396]
0x1BA6	0x4C50    LDR	R4, [PC, #320]
0x1BA8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x1BAA	0x4D63    LDR	R5, [PC, #396]
0x1BAC	0x4C50    LDR	R4, [PC, #320]
0x1BAE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x1BB0	0x9C08    LDR	R4, [SP, #32]
0x1BB2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x1BB4	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x1BB6	0x4C61    LDR	R4, [PC, #388]
0x1BB8	0x42A0    CMP	R0, R4
0x1BBA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x1BBC	0x2501    MOVS	R5, #1
0x1BBE	0xB26D    SXTB	R5, R5
0x1BC0	0x4C5F    LDR	R4, [PC, #380]
0x1BC2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x1BC4	0x4D5F    LDR	R5, [PC, #380]
0x1BC6	0x4C44    LDR	R4, [PC, #272]
0x1BC8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x1BCA	0x4D5F    LDR	R5, [PC, #380]
0x1BCC	0x4C44    LDR	R4, [PC, #272]
0x1BCE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x1BD0	0x4D5E    LDR	R5, [PC, #376]
0x1BD2	0x4C45    LDR	R4, [PC, #276]
0x1BD4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x1BD6	0x4D5E    LDR	R5, [PC, #376]
0x1BD8	0x4C45    LDR	R4, [PC, #276]
0x1BDA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x1BDC	0x9C08    LDR	R4, [SP, #32]
0x1BDE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x1BE0	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x1BE2	0x4C5C    LDR	R4, [PC, #368]
0x1BE4	0x42A0    CMP	R0, R4
0x1BE6	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x1BE8	0x2501    MOVS	R5, #1
0x1BEA	0xB26D    SXTB	R5, R5
0x1BEC	0x4C5A    LDR	R4, [PC, #360]
0x1BEE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x1BF0	0x4D5A    LDR	R5, [PC, #360]
0x1BF2	0x4C39    LDR	R4, [PC, #228]
0x1BF4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x1BF6	0x4D5A    LDR	R5, [PC, #360]
0x1BF8	0x4C39    LDR	R4, [PC, #228]
0x1BFA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x1BFC	0x4D59    LDR	R5, [PC, #356]
0x1BFE	0x4C3A    LDR	R4, [PC, #232]
0x1C00	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x1C02	0x4D59    LDR	R5, [PC, #356]
0x1C04	0x4C3A    LDR	R4, [PC, #232]
0x1C06	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x1C08	0x9C09    LDR	R4, [SP, #36]
0x1C0A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x1C0C	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x1C10	0xF8AD2008  STRH	R2, [SP, #8]
0x1C14	0x9103    STR	R1, [SP, #12]
0x1C16	0x9004    STR	R0, [SP, #16]
0x1C18	0x4630    MOV	R0, R6
0x1C1A	0xF7FEFF3F  BL	_GPIO_Alternate_Function_Enable+0
0x1C1E	0x9804    LDR	R0, [SP, #16]
0x1C20	0x9903    LDR	R1, [SP, #12]
0x1C22	0xF8BD2008  LDRH	R2, [SP, #8]
0x1C26	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x1C2A	0xF2000510  ADDW	R5, R0, #16
0x1C2E	0x2400    MOVS	R4, #0
0x1C30	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x1C32	0xF2000510  ADDW	R5, R0, #16
0x1C36	0x682C    LDR	R4, [R5, #0]
0x1C38	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x1C3A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x1C3C	0xF200050C  ADDW	R5, R0, #12
0x1C40	0x2400    MOVS	R4, #0
0x1C42	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x1C44	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x1C46	0xF4426280  ORR	R2, R2, #1024
0x1C4A	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x1C4C	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x1C4E	0xF200050C  ADDW	R5, R0, #12
0x1C52	0x682C    LDR	R4, [R5, #0]
0x1C54	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x1C56	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x1C58	0xF200060C  ADDW	R6, R0, #12
0x1C5C	0x2501    MOVS	R5, #1
0x1C5E	0x6834    LDR	R4, [R6, #0]
0x1C60	0xF365344D  BFI	R4, R5, #13, #1
0x1C64	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x1C66	0xF200060C  ADDW	R6, R0, #12
0x1C6A	0x2501    MOVS	R5, #1
0x1C6C	0x6834    LDR	R4, [R6, #0]
0x1C6E	0xF36504C3  BFI	R4, R5, #3, #1
0x1C72	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x1C74	0xF200060C  ADDW	R6, R0, #12
0x1C78	0x2501    MOVS	R5, #1
0x1C7A	0x6834    LDR	R4, [R6, #0]
0x1C7C	0xF3650482  BFI	R4, R5, #2, #1
0x1C80	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x1C82	0xF2000514  ADDW	R5, R0, #20
0x1C86	0x2400    MOVS	R4, #0
0x1C88	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x1C8A	0x9D05    LDR	R5, [SP, #20]
0x1C8C	0x2419    MOVS	R4, #25
0x1C8E	0x4365    MULS	R5, R4, R5
0x1C90	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x1C92	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x1C96	0x2464    MOVS	R4, #100
0x1C98	0xFBB7F4F4  UDIV	R4, R7, R4
0x1C9C	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x1C9E	0x0935    LSRS	R5, R6, #4
0x1CA0	0x2464    MOVS	R4, #100
0x1CA2	0x436C    MULS	R4, R5, R4
0x1CA4	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x1CA6	0x0124    LSLS	R4, R4, #4
0x1CA8	0xF2040532  ADDW	R5, R4, #50
0x1CAC	0x2464    MOVS	R4, #100
0x1CAE	0xFBB5F4F4  UDIV	R4, R5, R4
0x1CB2	0xF004040F  AND	R4, R4, #15
0x1CB6	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x1CBA	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x1CBE	0xB2A4    UXTH	R4, R4
0x1CC0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x1CC2	0xF8DDE000  LDR	LR, [SP, #0]
0x1CC6	0xB00B    ADD	SP, SP, #44
0x1CC8	0x4770    BX	LR
0x1CCA	0xBF00    NOP
0x1CCC	0x10004001  	USART1_SR+0
0x1CD0	0x08904247  	RCC_APB2ENR+0
0x1CD4	0x050D0000  	_UART1_Write+0
0x1CD8	0x01EC2000  	_UART_Wr_Ptr+0
0x1CDC	0xFFFFFFFF  	_UART1_Read+0
0x1CE0	0x01F02000  	_UART_Rd_Ptr+0
0x1CE4	0xFFFFFFFF  	_UART1_Data_Ready+0
0x1CE8	0x01F42000  	_UART_Rdy_Ptr+0
0x1CEC	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x1CF0	0x01F82000  	_UART_Tx_Idle_Ptr+0
0x1CF4	0x44004000  	USART2_SR+0
0x1CF8	0x08444247  	RCC_APB1ENR+0
0x1CFC	0x04D50000  	_UART2_Write+0
0x1D00	0xFFFFFFFF  	_UART2_Read+0
0x1D04	0xFFFFFFFF  	_UART2_Data_Ready+0
0x1D08	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1D0C	0x48004000  	USART3_SR+0
0x1D10	0x08484247  	RCC_APB1ENR+0
0x1D14	0x04F10000  	_UART3_Write+0
0x1D18	0x2C550000  	_UART3_Read+0
0x1D1C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x1D20	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x1D24	0x4C004000  	UART4_SR+0
0x1D28	0x084C4247  	RCC_APB1ENR+0
0x1D2C	0x07F90000  	_UART4_Write+0
0x1D30	0xFFFFFFFF  	_UART4_Read+0
0x1D34	0xFFFFFFFF  	_UART4_Data_Ready+0
0x1D38	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x1D3C	0x50004000  	UART5_SR+0
0x1D40	0x08504247  	RCC_APB1ENR+0
0x1D44	0x10DD0000  	_UART5_Write+0
0x1D48	0xFFFFFFFF  	_UART5_Read+0
0x1D4C	0xFFFFFFFF  	_UART5_Data_Ready+0
0x1D50	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x1D54	0x14004001  	USART6_SR+0
0x1D58	0x08944247  	RCC_APB2ENR+0
0x1D5C	0x108D0000  	_UART6_Write+0
0x1D60	0xFFFFFFFF  	_UART6_Read+0
0x1D64	0xFFFFFFFF  	_UART6_Data_Ready+0
0x1D68	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 398 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0CE4	0xB082    SUB	SP, SP, #8
0x0CE6	0xF8CDE000  STR	LR, [SP, #0]
0x0CEA	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 400 :: 		
;__Lib_System_4XX.c, 402 :: 		
0x0CEC	0x4619    MOV	R1, R3
0x0CEE	0x9101    STR	R1, [SP, #4]
0x0CF0	0xF7FFFBCE  BL	_Get_Fosc_kHz+0
0x0CF4	0xF24031E8  MOVW	R1, #1000
0x0CF8	0xFB00F201  MUL	R2, R0, R1
0x0CFC	0x9901    LDR	R1, [SP, #4]
0x0CFE	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 405 :: 		
0x0D00	0x4917    LDR	R1, [PC, #92]
0x0D02	0x6809    LDR	R1, [R1, #0]
0x0D04	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 406 :: 		
0x0D08	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 407 :: 		
0x0D0A	0x4916    LDR	R1, [PC, #88]
0x0D0C	0x1889    ADDS	R1, R1, R2
0x0D0E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0D10	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 409 :: 		
0x0D12	0x1D1A    ADDS	R2, R3, #4
0x0D14	0x6819    LDR	R1, [R3, #0]
0x0D16	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0D18	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 412 :: 		
0x0D1A	0x4911    LDR	R1, [PC, #68]
0x0D1C	0x6809    LDR	R1, [R1, #0]
0x0D1E	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 413 :: 		
0x0D22	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 414 :: 		
0x0D24	0x490F    LDR	R1, [PC, #60]
0x0D26	0x1889    ADDS	R1, R1, R2
0x0D28	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0D2A	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 416 :: 		
0x0D2C	0xF2030208  ADDW	R2, R3, #8
0x0D30	0x1D19    ADDS	R1, R3, #4
0x0D32	0x6809    LDR	R1, [R1, #0]
0x0D34	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0D36	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 419 :: 		
0x0D38	0x4909    LDR	R1, [PC, #36]
0x0D3A	0x6809    LDR	R1, [R1, #0]
0x0D3C	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 420 :: 		
0x0D40	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 421 :: 		
0x0D42	0x4908    LDR	R1, [PC, #32]
0x0D44	0x1889    ADDS	R1, R1, R2
0x0D46	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0D48	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 423 :: 		
0x0D4A	0xF203020C  ADDW	R2, R3, #12
0x0D4E	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0D50	0x6809    LDR	R1, [R1, #0]
0x0D52	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0D54	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 424 :: 		
L_end_RCC_GetClocksFrequency:
0x0D56	0xF8DDE000  LDR	LR, [SP, #0]
0x0D5A	0xB002    ADD	SP, SP, #8
0x0D5C	0x4770    BX	LR
0x0D5E	0xBF00    NOP
0x0D60	0x38084002  	RCC_CFGR+0
0x0D64	0x01132000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0490	0x4801    LDR	R0, [PC, #4]
0x0492	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0494	0x4770    BX	LR
0x0496	0xBF00    NOP
0x0498	0x019C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0A9C	0xB083    SUB	SP, SP, #12
0x0A9E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0AA2	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0AA4	0x00A1    LSLS	R1, R4, #2
0x0AA6	0x1841    ADDS	R1, R0, R1
0x0AA8	0x6809    LDR	R1, [R1, #0]
0x0AAA	0xF1B13FFF  CMP	R1, #-1
0x0AAE	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0AB0	0xF2000134  ADDW	R1, R0, #52
0x0AB4	0x00A3    LSLS	R3, R4, #2
0x0AB6	0x18C9    ADDS	R1, R1, R3
0x0AB8	0x6809    LDR	R1, [R1, #0]
0x0ABA	0x460A    MOV	R2, R1
0x0ABC	0x18C1    ADDS	R1, R0, R3
0x0ABE	0x6809    LDR	R1, [R1, #0]
0x0AC0	0x9001    STR	R0, [SP, #4]
0x0AC2	0xF8AD4008  STRH	R4, [SP, #8]
0x0AC6	0x4608    MOV	R0, R1
0x0AC8	0x4611    MOV	R1, R2
0x0ACA	0xF7FFFC63  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x0ACE	0xF8BD4008  LDRH	R4, [SP, #8]
0x0AD2	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0AD4	0x1C64    ADDS	R4, R4, #1
0x0AD6	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0AD8	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0ADA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ADE	0xB003    ADD	SP, SP, #12
0x0AE0	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0394	0xB083    SUB	SP, SP, #12
0x0396	0xF8CDE000  STR	LR, [SP, #0]
0x039A	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x039C	0xF00403FF  AND	R3, R4, #255
0x03A0	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03A2	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x03A4	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x03A8	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x03AA	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x03AC	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x03B0	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x03B2	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x03B4	0x4A2D    LDR	R2, [PC, #180]
0x03B6	0x9202    STR	R2, [SP, #8]
0x03B8	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x03BA	0x4A2D    LDR	R2, [PC, #180]
0x03BC	0x9202    STR	R2, [SP, #8]
0x03BE	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x03C0	0x4A2C    LDR	R2, [PC, #176]
0x03C2	0x9202    STR	R2, [SP, #8]
0x03C4	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x03C6	0x4A2C    LDR	R2, [PC, #176]
0x03C8	0x9202    STR	R2, [SP, #8]
0x03CA	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x03CC	0x4A2B    LDR	R2, [PC, #172]
0x03CE	0x9202    STR	R2, [SP, #8]
0x03D0	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x03D2	0x4A2B    LDR	R2, [PC, #172]
0x03D4	0x9202    STR	R2, [SP, #8]
0x03D6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x03D8	0x4A2A    LDR	R2, [PC, #168]
0x03DA	0x9202    STR	R2, [SP, #8]
0x03DC	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x03DE	0x4A2A    LDR	R2, [PC, #168]
0x03E0	0x9202    STR	R2, [SP, #8]
0x03E2	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x03E4	0x4A29    LDR	R2, [PC, #164]
0x03E6	0x9202    STR	R2, [SP, #8]
0x03E8	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x03EA	0x2800    CMP	R0, #0
0x03EC	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x03EE	0x2801    CMP	R0, #1
0x03F0	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x03F2	0x2802    CMP	R0, #2
0x03F4	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x03F6	0x2803    CMP	R0, #3
0x03F8	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x03FA	0x2804    CMP	R0, #4
0x03FC	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x03FE	0x2805    CMP	R0, #5
0x0400	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x0402	0x2806    CMP	R0, #6
0x0404	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x0406	0x2807    CMP	R0, #7
0x0408	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x040A	0x2808    CMP	R0, #8
0x040C	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x040E	0x2201    MOVS	R2, #1
0x0410	0xB212    SXTH	R2, R2
0x0412	0xFA02F20C  LSL	R2, R2, R12
0x0416	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x041A	0x9802    LDR	R0, [SP, #8]
0x041C	0x460A    MOV	R2, R1
0x041E	0xF8BD1004  LDRH	R1, [SP, #4]
0x0422	0xF000FFCB  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x0426	0x9A02    LDR	R2, [SP, #8]
0x0428	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x042C	0xF1BC0F07  CMP	R12, #7
0x0430	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0432	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0434	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0436	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x043A	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x043C	0x9101    STR	R1, [SP, #4]
0x043E	0x4601    MOV	R1, R0
0x0440	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0442	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0444	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0446	0x0083    LSLS	R3, R0, #2
0x0448	0xF04F020F  MOV	R2, #15
0x044C	0x409A    LSLS	R2, R3
0x044E	0x43D3    MVN	R3, R2
0x0450	0x680A    LDR	R2, [R1, #0]
0x0452	0x401A    ANDS	R2, R3
0x0454	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0456	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0458	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x045C	0x680A    LDR	R2, [R1, #0]
0x045E	0x431A    ORRS	R2, R3
0x0460	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0462	0xF8DDE000  LDR	LR, [SP, #0]
0x0466	0xB003    ADD	SP, SP, #12
0x0468	0x4770    BX	LR
0x046A	0xBF00    NOP
0x046C	0x00004002  	#1073872896
0x0470	0x04004002  	#1073873920
0x0474	0x08004002  	#1073874944
0x0478	0x0C004002  	#1073875968
0x047C	0x10004002  	#1073876992
0x0480	0x14004002  	#1073878016
0x0484	0x18004002  	#1073879040
0x0488	0x1C004002  	#1073880064
0x048C	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_BT_Configure:
;E, 9 :: 		
0x2E68	0xB081    SUB	SP, SP, #4
0x2E6A	0xF8CDE000  STR	LR, [SP, #0]
;E, 11 :: 		
L_BT_Configure0:
;E, 12 :: 		
0x2E6E	0x484A    LDR	R0, [PC, #296]
0x2E70	0xF7FEFD3C  BL	_UART3_Write_Text+0
;E, 13 :: 		
0x2E74	0xF24B07A9  MOVW	R7, #45225
0x2E78	0xF2C00728  MOVT	R7, #40
0x2E7C	0xBF00    NOP
0x2E7E	0xBF00    NOP
L_BT_Configure3:
0x2E80	0x1E7F    SUBS	R7, R7, #1
0x2E82	0xD1FD    BNE	L_BT_Configure3
0x2E84	0xBF00    NOP
0x2E86	0xBF00    NOP
;E, 14 :: 		
0x2E88	0xF7FEFE16  BL	_BT_Get_Response+0
0x2E8C	0x4943    LDR	R1, [PC, #268]
0x2E8E	0x4288    CMP	R0, R1
0x2E90	0xD1ED    BNE	L_BT_Configure0
;E, 16 :: 		
L_BT_Configure5:
;E, 17 :: 		
0x2E92	0x4843    LDR	R0, [PC, #268]
0x2E94	0xF7FEFD2A  BL	_UART3_Write_Text+0
;E, 18 :: 		
0x2E98	0x200D    MOVS	R0, #13
0x2E9A	0xF7FDFB29  BL	_UART3_Write+0
;E, 19 :: 		
0x2E9E	0xF24B07A9  MOVW	R7, #45225
0x2EA2	0xF2C00728  MOVT	R7, #40
0x2EA6	0xBF00    NOP
0x2EA8	0xBF00    NOP
L_BT_Configure8:
0x2EAA	0x1E7F    SUBS	R7, R7, #1
0x2EAC	0xD1FD    BNE	L_BT_Configure8
0x2EAE	0xBF00    NOP
0x2EB0	0xBF00    NOP
;E, 20 :: 		
0x2EB2	0xF7FEFE01  BL	_BT_Get_Response+0
0x2EB6	0x493B    LDR	R1, [PC, #236]
0x2EB8	0x4288    CMP	R0, R1
0x2EBA	0xD1EA    BNE	L_BT_Configure5
;E, 22 :: 		
L_BT_Configure10:
;E, 23 :: 		
0x2EBC	0x483A    LDR	R0, [PC, #232]
0x2EBE	0xF7FEFD15  BL	_UART3_Write_Text+0
;E, 24 :: 		
0x2EC2	0x200D    MOVS	R0, #13
0x2EC4	0xF7FDFB14  BL	_UART3_Write+0
;E, 25 :: 		
0x2EC8	0xF24B07A9  MOVW	R7, #45225
0x2ECC	0xF2C00728  MOVT	R7, #40
L_BT_Configure13:
0x2ED0	0x1E7F    SUBS	R7, R7, #1
0x2ED2	0xD1FD    BNE	L_BT_Configure13
0x2ED4	0xBF00    NOP
0x2ED6	0xBF00    NOP
0x2ED8	0xBF00    NOP
0x2EDA	0xBF00    NOP
;E, 26 :: 		
0x2EDC	0xF7FEFDEC  BL	_BT_Get_Response+0
0x2EE0	0x4930    LDR	R1, [PC, #192]
0x2EE2	0x4288    CMP	R0, R1
0x2EE4	0xD1EA    BNE	L_BT_Configure10
;E, 28 :: 		
L_BT_Configure15:
;E, 29 :: 		
0x2EE6	0x4831    LDR	R0, [PC, #196]
0x2EE8	0xF7FEFD00  BL	_UART3_Write_Text+0
;E, 30 :: 		
0x2EEC	0x200D    MOVS	R0, #13
0x2EEE	0xF7FDFAFF  BL	_UART3_Write+0
;E, 31 :: 		
0x2EF2	0xF24B07A9  MOVW	R7, #45225
0x2EF6	0xF2C00728  MOVT	R7, #40
L_BT_Configure18:
0x2EFA	0x1E7F    SUBS	R7, R7, #1
0x2EFC	0xD1FD    BNE	L_BT_Configure18
0x2EFE	0xBF00    NOP
0x2F00	0xBF00    NOP
0x2F02	0xBF00    NOP
0x2F04	0xBF00    NOP
;E, 32 :: 		
0x2F06	0xF7FEFDD7  BL	_BT_Get_Response+0
0x2F0A	0x4926    LDR	R1, [PC, #152]
0x2F0C	0x4288    CMP	R0, R1
0x2F0E	0xD1EA    BNE	L_BT_Configure15
;E, 34 :: 		
L_BT_Configure20:
;E, 35 :: 		
0x2F10	0x4827    LDR	R0, [PC, #156]
0x2F12	0xF7FEFCEB  BL	_UART3_Write_Text+0
;E, 36 :: 		
0x2F16	0x200D    MOVS	R0, #13
0x2F18	0xF7FDFAEA  BL	_UART3_Write+0
;E, 37 :: 		
0x2F1C	0xF24B07A9  MOVW	R7, #45225
0x2F20	0xF2C00728  MOVT	R7, #40
0x2F24	0xBF00    NOP
0x2F26	0xBF00    NOP
L_BT_Configure23:
0x2F28	0x1E7F    SUBS	R7, R7, #1
0x2F2A	0xD1FD    BNE	L_BT_Configure23
0x2F2C	0xBF00    NOP
0x2F2E	0xBF00    NOP
;E, 38 :: 		
0x2F30	0xF7FEFDC2  BL	_BT_Get_Response+0
0x2F34	0x491B    LDR	R1, [PC, #108]
0x2F36	0x4288    CMP	R0, R1
0x2F38	0xD1EA    BNE	L_BT_Configure20
;E, 40 :: 		
L_BT_Configure25:
;E, 41 :: 		
0x2F3A	0x481E    LDR	R0, [PC, #120]
0x2F3C	0xF7FEFCD6  BL	_UART3_Write_Text+0
;E, 42 :: 		
0x2F40	0x200D    MOVS	R0, #13
0x2F42	0xF7FDFAD5  BL	_UART3_Write+0
;E, 43 :: 		
0x2F46	0xF24B07A9  MOVW	R7, #45225
0x2F4A	0xF2C00728  MOVT	R7, #40
0x2F4E	0xBF00    NOP
0x2F50	0xBF00    NOP
L_BT_Configure28:
0x2F52	0x1E7F    SUBS	R7, R7, #1
0x2F54	0xD1FD    BNE	L_BT_Configure28
0x2F56	0xBF00    NOP
0x2F58	0xBF00    NOP
;E, 44 :: 		
0x2F5A	0xF7FEFDAD  BL	_BT_Get_Response+0
0x2F5E	0x4911    LDR	R1, [PC, #68]
0x2F60	0x4288    CMP	R0, R1
0x2F62	0xD1EA    BNE	L_BT_Configure25
;E, 46 :: 		
L_BT_Configure30:
;E, 47 :: 		
0x2F64	0x4814    LDR	R0, [PC, #80]
0x2F66	0xF7FEFCC1  BL	_UART3_Write_Text+0
;E, 48 :: 		
0x2F6A	0x200D    MOVS	R0, #13
0x2F6C	0xF7FDFAC0  BL	_UART3_Write+0
;E, 49 :: 		
0x2F70	0xF24B07A9  MOVW	R7, #45225
0x2F74	0xF2C00728  MOVT	R7, #40
L_BT_Configure33:
0x2F78	0x1E7F    SUBS	R7, R7, #1
0x2F7A	0xD1FD    BNE	L_BT_Configure33
0x2F7C	0xBF00    NOP
0x2F7E	0xBF00    NOP
0x2F80	0xBF00    NOP
0x2F82	0xBF00    NOP
;E, 50 :: 		
0x2F84	0xF7FEFD98  BL	_BT_Get_Response+0
0x2F88	0x490C    LDR	R1, [PC, #48]
0x2F8A	0x4288    CMP	R0, R1
0x2F8C	0xD1EA    BNE	L_BT_Configure30
;E, 51 :: 		
L_end_BT_Configure:
0x2F8E	0xF8DDE000  LDR	LR, [SP, #0]
0x2F92	0xB001    ADD	SP, SP, #4
0x2F94	0x4770    BX	LR
0x2F96	0xBF00    NOP
0x2F98	0x00DC2000  	?lstr1_BT_Routines+0
0x2F9C	0x00010000  	_BT_CMD
0x2FA0	0x00E02000  	?lstr2_BT_Routines+0
0x2FA4	0x00020000  	_BT_AOK
0x2FA8	0x00F42000  	?lstr3_BT_Routines+0
0x2FAC	0x00FD2000  	?lstr4_BT_Routines+0
0x2FB0	0x01022000  	?lstr5_BT_Routines+0
0x2FB4	0x01072000  	?lstr6_BT_Routines+0
0x2FB8	0x010F2000  	?lstr7_BT_Routines+0
0x2FBC	0x00040000  	_BT_END
; end of _BT_Configure
_UART3_Write_Text:
;__Lib_UART_123_45_6.c, 86 :: 		
; uart_text start address is: 0 (R0)
0x18EC	0xB081    SUB	SP, SP, #4
0x18EE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 87 :: 		
0x18F2	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x18F4	0x4803    LDR	R0, [PC, #12]
0x18F6	0xF7FFFBD7  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 88 :: 		
L_end_UART3_Write_Text:
0x18FA	0xF8DDE000  LDR	LR, [SP, #0]
0x18FE	0xB001    ADD	SP, SP, #4
0x1900	0x4770    BX	LR
0x1902	0xBF00    NOP
0x1904	0x48004000  	USART3_SR+0
; end of _UART3_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x10A8	0xB081    SUB	SP, SP, #4
0x10AA	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x10AE	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x10B0	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x10B2	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x10B4	0x4605    MOV	R5, R0
0x10B6	0xB2D8    UXTB	R0, R3
0x10B8	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x10BA	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x10BC	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x10BE	0x4628    MOV	R0, R5
0x10C0	0xF7FFF94A  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x10C4	0x1C72    ADDS	R2, R6, #1
0x10C6	0xB2D2    UXTB	R2, R2
0x10C8	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x10CA	0x18A2    ADDS	R2, R4, R2
0x10CC	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x10CE	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x10D0	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x10D2	0xF8DDE000  LDR	LR, [SP, #0]
0x10D6	0xB001    ADD	SP, SP, #4
0x10D8	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
_BT_Get_Response:
;e, 192 :: 		
;e, 193 :: 		
0x1AB8	0x4805    LDR	R0, [PC, #20]
0x1ABA	0x7800    LDRB	R0, [R0, #0]
0x1ABC	0xB128    CBZ	R0, L_BT_Get_Response41
;e, 194 :: 		
0x1ABE	0x2100    MOVS	R1, #0
0x1AC0	0x4803    LDR	R0, [PC, #12]
0x1AC2	0x7001    STRB	R1, [R0, #0]
;e, 195 :: 		
0x1AC4	0x4803    LDR	R0, [PC, #12]
0x1AC6	0x7800    LDRB	R0, [R0, #0]
0x1AC8	0xE000    B	L_end_BT_Get_Response
;e, 196 :: 		
L_BT_Get_Response41:
;e, 198 :: 		
0x1ACA	0x2000    MOVS	R0, #0
;e, 199 :: 		
L_end_BT_Get_Response:
0x1ACC	0x4770    BX	LR
0x1ACE	0xBF00    NOP
0x1AD0	0x01582000  	_response_rcvd+0
0x1AD4	0x01592000  	_responseID+0
; end of _BT_Get_Response
_TFT_Rectangle:
;__Lib_TFT.c, 925 :: 		
0x299C	0xB088    SUB	SP, SP, #32
0x299E	0xF8CDE000  STR	LR, [SP, #0]
0x29A2	0xF8AD0010  STRH	R0, [SP, #16]
0x29A6	0xF8AD1014  STRH	R1, [SP, #20]
0x29AA	0xF8AD2018  STRH	R2, [SP, #24]
0x29AE	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 931 :: 		
0x29B2	0x4C8C    LDR	R4, [PC, #560]
0x29B4	0x7824    LDRB	R4, [R4, #0]
0x29B6	0x0865    LSRS	R5, R4, #1
0x29B8	0xB2ED    UXTB	R5, R5
0x29BA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x29BE	0x1B64    SUB	R4, R4, R5
0x29C0	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x29C2	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 932 :: 		
0x29C4	0x2C00    CMP	R4, #0
0x29C6	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 933 :: 		
0x29C8	0x2300    MOVS	R3, #0
0x29CA	0xB21B    SXTH	R3, R3
0x29CC	0xB218    SXTH	R0, R3
0x29CE	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 934 :: 		
0x29D0	0x4C85    LDR	R4, [PC, #532]
0x29D2	0x8824    LDRH	R4, [R4, #0]
0x29D4	0x42A3    CMP	R3, R4
0x29D6	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 935 :: 		
0x29D8	0x4C83    LDR	R4, [PC, #524]
0x29DA	0x8824    LDRH	R4, [R4, #0]
0x29DC	0x1E63    SUBS	R3, R4, #1
0x29DE	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x29E0	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 934 :: 		
;__Lib_TFT.c, 935 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x29E2	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 937 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x29E4	0x4C7F    LDR	R4, [PC, #508]
0x29E6	0x7824    LDRB	R4, [R4, #0]
0x29E8	0x1E64    SUBS	R4, R4, #1
0x29EA	0xB224    SXTH	R4, R4
0x29EC	0x1065    ASRS	R5, R4, #1
0x29EE	0xB22D    SXTH	R5, R5
0x29F0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x29F4	0x1964    ADDS	R4, R4, R5
0x29F6	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x29F8	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 938 :: 		
0x29FA	0x2C00    CMP	R4, #0
0x29FC	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 939 :: 		
0x29FE	0x2500    MOVS	R5, #0
0x2A00	0xB22D    SXTH	R5, R5
0x2A02	0xB229    SXTH	R1, R5
0x2A04	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 940 :: 		
0x2A06	0x4C78    LDR	R4, [PC, #480]
0x2A08	0x8824    LDRH	R4, [R4, #0]
0x2A0A	0x42A5    CMP	R5, R4
0x2A0C	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 941 :: 		
0x2A0E	0x4C76    LDR	R4, [PC, #472]
0x2A10	0x8824    LDRH	R4, [R4, #0]
0x2A12	0x1E65    SUBS	R5, R4, #1
0x2A14	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x2A16	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 940 :: 		
;__Lib_TFT.c, 941 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x2A18	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 943 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x2A1A	0x4C72    LDR	R4, [PC, #456]
0x2A1C	0x7824    LDRB	R4, [R4, #0]
0x2A1E	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 944 :: 		
0x2A20	0xF8AD1004  STRH	R1, [SP, #4]
0x2A24	0xF8AD0006  STRH	R0, [SP, #6]
0x2A28	0xF9BD2014  LDRSH	R2, [SP, #20]
0x2A2C	0xF7FDFEF2  BL	_TFT_H_Line+0
0x2A30	0xF9BD0006  LDRSH	R0, [SP, #6]
0x2A34	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 945 :: 		
0x2A38	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x2A3C	0xF7FDFEEA  BL	_TFT_H_Line+0
;__Lib_TFT.c, 946 :: 		
0x2A40	0xF9BD2010  LDRSH	R2, [SP, #16]
0x2A44	0xF9BD101C  LDRSH	R1, [SP, #28]
0x2A48	0xF9BD0014  LDRSH	R0, [SP, #20]
0x2A4C	0xF7FDFFAC  BL	_TFT_V_Line+0
;__Lib_TFT.c, 947 :: 		
0x2A50	0xF9BD2018  LDRSH	R2, [SP, #24]
0x2A54	0xF9BD101C  LDRSH	R1, [SP, #28]
0x2A58	0xF9BD0014  LDRSH	R0, [SP, #20]
0x2A5C	0xF7FDFFA4  BL	_TFT_V_Line+0
;__Lib_TFT.c, 948 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 950 :: 		
0x2A60	0x4C62    LDR	R4, [PC, #392]
0x2A62	0x7824    LDRB	R4, [R4, #0]
0x2A64	0x2C00    CMP	R4, #0
0x2A66	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 951 :: 		
0x2A6A	0x4C61    LDR	R4, [PC, #388]
0x2A6C	0x8824    LDRH	R4, [R4, #0]
0x2A6E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 952 :: 		
0x2A72	0x4F5C    LDR	R7, [PC, #368]
0x2A74	0x783C    LDRB	R4, [R7, #0]
0x2A76	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 954 :: 		
0x2A7A	0x463C    MOV	R4, R7
0x2A7C	0x7824    LDRB	R4, [R4, #0]
0x2A7E	0x1C64    ADDS	R4, R4, #1
0x2A80	0xB224    SXTH	R4, R4
0x2A82	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 955 :: 		
0x2A84	0xB2B5    UXTH	R5, R6
0x2A86	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2A8A	0x1964    ADDS	R4, R4, R5
0x2A8C	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 956 :: 		
0x2A90	0xB2B5    UXTH	R5, R6
0x2A92	0xF9BD4014  LDRSH	R4, [SP, #20]
0x2A96	0x1964    ADDS	R4, R4, R5
0x2A98	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 958 :: 		
0x2A9C	0x463C    MOV	R4, R7
0x2A9E	0x7824    LDRB	R4, [R4, #0]
0x2AA0	0x1CA4    ADDS	R4, R4, #2
0x2AA2	0xB224    SXTH	R4, R4
0x2AA4	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 959 :: 		
0x2AA6	0xB2B5    UXTH	R5, R6
0x2AA8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2AAC	0x1B64    SUB	R4, R4, R5
0x2AAE	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 960 :: 		
0x2AB2	0xB2B5    UXTH	R5, R6
0x2AB4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2AB8	0x1B64    SUB	R4, R4, R5
0x2ABA	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 962 :: 		
0x2ABE	0x4C4D    LDR	R4, [PC, #308]
0x2AC0	0x7824    LDRB	R4, [R4, #0]
0x2AC2	0x2C00    CMP	R4, #0
0x2AC4	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 963 :: 		
0x2AC8	0x4C4B    LDR	R4, [PC, #300]
0x2ACA	0x7824    LDRB	R4, [R4, #0]
0x2ACC	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 964 :: 		
0x2ACE	0xF9BD4014  LDRSH	R4, [SP, #20]
0x2AD2	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x2AD6	0xF9BD501C  LDRSH	R5, [SP, #28]
0x2ADA	0xF8BD400A  LDRH	R4, [SP, #10]
0x2ADE	0x42AC    CMP	R4, R5
0x2AE0	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 965 :: 		
0x2AE2	0xF9BD5014  LDRSH	R5, [SP, #20]
0x2AE6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2AEA	0x1B67    SUB	R7, R4, R5
0x2AEC	0xF9BD5014  LDRSH	R5, [SP, #20]
0x2AF0	0xF8BD400A  LDRH	R4, [SP, #10]
0x2AF4	0x1B66    SUB	R6, R4, R5
0x2AF6	0x4C41    LDR	R4, [PC, #260]
0x2AF8	0x8825    LDRH	R5, [R4, #0]
0x2AFA	0x4C41    LDR	R4, [PC, #260]
0x2AFC	0x8824    LDRH	R4, [R4, #0]
0x2AFE	0xB2BB    UXTH	R3, R7
0x2B00	0xB2B2    UXTH	R2, R6
0x2B02	0xB2A9    UXTH	R1, R5
0x2B04	0xB2A0    UXTH	R0, R4
0x2B06	0xF7FEFF77  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 966 :: 		
0x2B0A	0x2101    MOVS	R1, #1
0x2B0C	0xF7FEFF60  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 967 :: 		
0x2B10	0xF8BD200A  LDRH	R2, [SP, #10]
0x2B14	0xF9BD1018  LDRSH	R1, [SP, #24]
0x2B18	0xF9BD0010  LDRSH	R0, [SP, #16]
0x2B1C	0xF7FDFE7A  BL	_TFT_H_Line+0
;__Lib_TFT.c, 964 :: 		
0x2B20	0xF8BD400A  LDRH	R4, [SP, #10]
0x2B24	0x1C64    ADDS	R4, R4, #1
0x2B26	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 968 :: 		
0x2B2A	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 969 :: 		
0x2B2C	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 970 :: 		
0x2B2E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2B32	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x2B36	0xF9BD5018  LDRSH	R5, [SP, #24]
0x2B3A	0xF8BD4008  LDRH	R4, [SP, #8]
0x2B3E	0x42AC    CMP	R4, R5
0x2B40	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 971 :: 		
0x2B42	0xF9BD5010  LDRSH	R5, [SP, #16]
0x2B46	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2B4A	0x1B67    SUB	R7, R4, R5
0x2B4C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x2B50	0xF8BD4008  LDRH	R4, [SP, #8]
0x2B54	0x1B66    SUB	R6, R4, R5
0x2B56	0x4C29    LDR	R4, [PC, #164]
0x2B58	0x8825    LDRH	R5, [R4, #0]
0x2B5A	0x4C29    LDR	R4, [PC, #164]
0x2B5C	0x8824    LDRH	R4, [R4, #0]
0x2B5E	0xB2BB    UXTH	R3, R7
0x2B60	0xB2B2    UXTH	R2, R6
0x2B62	0xB2A9    UXTH	R1, R5
0x2B64	0xB2A0    UXTH	R0, R4
0x2B66	0xF7FEFF47  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 972 :: 		
0x2B6A	0x2101    MOVS	R1, #1
0x2B6C	0xF7FEFF30  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 973 :: 		
0x2B70	0xF8BD2008  LDRH	R2, [SP, #8]
0x2B74	0xF9BD101C  LDRSH	R1, [SP, #28]
0x2B78	0xF9BD0014  LDRSH	R0, [SP, #20]
0x2B7C	0xF7FDFF14  BL	_TFT_V_Line+0
;__Lib_TFT.c, 970 :: 		
0x2B80	0xF8BD4008  LDRH	R4, [SP, #8]
0x2B84	0x1C64    ADDS	R4, R4, #1
0x2B86	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 974 :: 		
0x2B8A	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 976 :: 		
0x2B8C	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 977 :: 		
0x2B8E	0x4C1D    LDR	R4, [PC, #116]
0x2B90	0x8824    LDRH	R4, [R4, #0]
0x2B92	0x2101    MOVS	R1, #1
0x2B94	0xB2A0    UXTH	R0, R4
0x2B96	0xF7FEFF1B  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 978 :: 		
0x2B9A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x2B9E	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x2BA2	0xF9BD501C  LDRSH	R5, [SP, #28]
0x2BA6	0xF8BD400A  LDRH	R4, [SP, #10]
0x2BAA	0x42AC    CMP	R4, R5
0x2BAC	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 979 :: 		
0x2BAE	0xF8BD200A  LDRH	R2, [SP, #10]
0x2BB2	0xF9BD1018  LDRSH	R1, [SP, #24]
0x2BB6	0xF9BD0010  LDRSH	R0, [SP, #16]
0x2BBA	0xF7FDFE2B  BL	_TFT_H_Line+0
;__Lib_TFT.c, 978 :: 		
0x2BBE	0xF8BD400A  LDRH	R4, [SP, #10]
0x2BC2	0x1C64    ADDS	R4, R4, #1
0x2BC4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 979 :: 		
0x2BC8	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 980 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 982 :: 		
0x2BCA	0xF8BD500C  LDRH	R5, [SP, #12]
0x2BCE	0x4C08    LDR	R4, [PC, #32]
0x2BD0	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 983 :: 		
0x2BD2	0xF89D500E  LDRB	R5, [SP, #14]
0x2BD6	0x4C03    LDR	R4, [PC, #12]
0x2BD8	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 984 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 985 :: 		
L_end_TFT_Rectangle:
0x2BDA	0xF8DDE000  LDR	LR, [SP, #0]
0x2BDE	0xB008    ADD	SP, SP, #32
0x2BE0	0x4770    BX	LR
0x2BE2	0xBF00    NOP
0x2BE4	0x019B2000  	__Lib_TFT_PenWidth+0
0x2BE8	0x01A82000  	_TFT_DISP_WIDTH+0
0x2BEC	0x01BB2000  	__Lib_TFT_BrushEnabled+0
0x2BF0	0x01A42000  	__Lib_TFT_PenColor+0
0x2BF4	0x01D22000  	__Lib_TFT_GradientEnabled+0
0x2BF8	0x01D32000  	__Lib_TFT_GradientOrientation+0
0x2BFC	0x01DA2000  	__Lib_TFT_GradColorTo+0
0x2C00	0x01D82000  	__Lib_TFT_GradColorFrom+0
0x2C04	0x01DC2000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_GetCurrentColor:
;__Lib_TFT.c, 231 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x19F8	0xB083    SUB	SP, SP, #12
0x19FA	0xF8CDE000  STR	LR, [SP, #0]
0x19FE	0xB287    UXTH	R7, R0
0x1A00	0xFA1FF881  UXTH	R8, R1
0x1A04	0xFA1FF982  UXTH	R9, R2
0x1A08	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 237 :: 		
0x1A0C	0xF1B90F00  CMP	R9, #0
0x1A10	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 238 :: 		
0x1A12	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x1A14	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 239 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x1A16	0x45D1    CMP	R9, R10
0x1A18	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 240 :: 		
0x1A1A	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x1A1E	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 242 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x1A20	0xAE02    ADD	R6, SP, #8
0x1A22	0xF10D0506  ADD	R5, SP, #6
0x1A26	0xAC01    ADD	R4, SP, #4
0x1A28	0x4633    MOV	R3, R6
0x1A2A	0x462A    MOV	R2, R5
0x1A2C	0x4621    MOV	R1, R4
0x1A2E	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x1A30	0xF7FEFD7A  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 243 :: 		
0x1A34	0xF10D0609  ADD	R6, SP, #9
0x1A38	0xF10D0507  ADD	R5, SP, #7
0x1A3C	0xF10D0405  ADD	R4, SP, #5
0x1A40	0x4633    MOV	R3, R6
0x1A42	0x462A    MOV	R2, R5
0x1A44	0x4621    MOV	R1, R4
0x1A46	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x1A4A	0xF7FEFD6D  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 245 :: 		
0x1A4E	0xFA1FF689  UXTH	R6, R9
0x1A52	0xF89D5005  LDRB	R5, [SP, #5]
0x1A56	0xF89D4004  LDRB	R4, [SP, #4]
0x1A5A	0x1B2C    SUB	R4, R5, R4
0x1A5C	0xB224    SXTH	R4, R4
0x1A5E	0x4374    MULS	R4, R6, R4
0x1A60	0xFB94F5FA  SDIV	R5, R4, R10
0x1A64	0xF89D4004  LDRB	R4, [SP, #4]
0x1A68	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 246 :: 		
0x1A6C	0xFA1FF689  UXTH	R6, R9
0x1A70	0xF89D5007  LDRB	R5, [SP, #7]
0x1A74	0xF89D4006  LDRB	R4, [SP, #6]
0x1A78	0x1B2C    SUB	R4, R5, R4
0x1A7A	0xB224    SXTH	R4, R4
0x1A7C	0x4374    MULS	R4, R6, R4
0x1A7E	0xFB94F5FA  SDIV	R5, R4, R10
0x1A82	0xF89D4006  LDRB	R4, [SP, #6]
0x1A86	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 247 :: 		
0x1A88	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x1A8C	0xF89D5009  LDRB	R5, [SP, #9]
0x1A90	0xF89D4008  LDRB	R4, [SP, #8]
0x1A94	0x1B2C    SUB	R4, R5, R4
0x1A96	0xB224    SXTH	R4, R4
0x1A98	0x4374    MULS	R4, R6, R4
0x1A9A	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x1A9E	0xF89D4008  LDRB	R4, [SP, #8]
0x1AA2	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 248 :: 		
0x1AA4	0xB2E2    UXTB	R2, R4
0x1AA6	0xB2F9    UXTB	R1, R7
0x1AA8	0xFA5FF088  UXTB	R0, R8
0x1AAC	0xF7FEFE50  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 250 :: 		
L_end_TFT_GetCurrentColor:
0x1AB0	0xF8DDE000  LDR	LR, [SP, #0]
0x1AB4	0xB003    ADD	SP, SP, #12
0x1AB6	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 224 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0528	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 225 :: 		
0x052A	0x0AC4    LSRS	R4, R0, #11
0x052C	0xB2A4    UXTH	R4, R4
0x052E	0x00E4    LSLS	R4, R4, #3
0x0530	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 226 :: 		
0x0532	0x0944    LSRS	R4, R0, #5
0x0534	0xB2A4    UXTH	R4, R4
0x0536	0x00A4    LSLS	R4, R4, #2
0x0538	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 227 :: 		
0x053A	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x053C	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 228 :: 		
L_end_TFT_Color16bitToRGB:
0x053E	0xB001    ADD	SP, SP, #4
0x0540	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 208 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x0750	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x0752	0x08C3    LSRS	R3, R0, #3
0x0754	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 212 :: 		
0x0756	0x02DC    LSLS	R4, R3, #11
0x0758	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 214 :: 		
0x075A	0x088B    LSRS	R3, R1, #2
0x075C	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 215 :: 		
0x075E	0x015B    LSLS	R3, R3, #5
0x0760	0xB29B    UXTH	R3, R3
0x0762	0x431C    ORRS	R4, R3
0x0764	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 218 :: 		
0x0766	0x08D3    LSRS	R3, R2, #3
0x0768	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 220 :: 		
0x076A	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 221 :: 		
0x076E	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 222 :: 		
L_end_TFT_RGBToColor16bit:
0x0770	0xB001    ADD	SP, SP, #4
0x0772	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x2CE4	0xB081    SUB	SP, SP, #4
0x2CE6	0xB213    SXTH	R3, R2
0x2CE8	0x4602    MOV	R2, R0
0x2CEA	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x2CEC	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x2CEE	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x2CF0	0xB22C    SXTH	R4, R5
0x2CF2	0x1E6B    SUBS	R3, R5, #1
0x2CF4	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x2CF6	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x2CF8	0x7008    STRB	R0, [R1, #0]
0x2CFA	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x2CFC	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x2CFE	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x2D00	0xB001    ADD	SP, SP, #4
0x2D02	0x4770    BX	LR
; end of _memset
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 461 :: 		
0x3240	0xB082    SUB	SP, SP, #8
0x3242	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 464 :: 		
; ulRCC_CR start address is: 8 (R2)
0x3246	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 465 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x3248	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 466 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x324A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 467 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x324C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x324E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 470 :: 		
0x3250	0x2803    CMP	R0, #3
0x3252	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC232
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 471 :: 		
0x3256	0x4893    LDR	R0, [PC, #588]
0x3258	0x4281    CMP	R1, R0
0x325A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 472 :: 		
0x325C	0x4892    LDR	R0, [PC, #584]
0x325E	0x6800    LDR	R0, [R0, #0]
0x3260	0xF0400105  ORR	R1, R0, #5
0x3264	0x4890    LDR	R0, [PC, #576]
0x3266	0x6001    STR	R1, [R0, #0]
0x3268	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC234
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 473 :: 		
; Fosc_kHz start address is: 4 (R1)
0x326A	0x4890    LDR	R0, [PC, #576]
0x326C	0x4281    CMP	R1, R0
0x326E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 474 :: 		
0x3270	0x488D    LDR	R0, [PC, #564]
0x3272	0x6800    LDR	R0, [R0, #0]
0x3274	0xF0400104  ORR	R1, R0, #4
0x3278	0x488B    LDR	R0, [PC, #556]
0x327A	0x6001    STR	R1, [R0, #0]
0x327C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
0x327E	0x488C    LDR	R0, [PC, #560]
0x3280	0x4281    CMP	R1, R0
0x3282	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x3284	0x4888    LDR	R0, [PC, #544]
0x3286	0x6800    LDR	R0, [R0, #0]
0x3288	0xF0400103  ORR	R1, R0, #3
0x328C	0x4886    LDR	R0, [PC, #536]
0x328E	0x6001    STR	R1, [R0, #0]
0x3290	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3292	0xF64E2060  MOVW	R0, #60000
0x3296	0x4281    CMP	R1, R0
0x3298	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x329A	0x4883    LDR	R0, [PC, #524]
0x329C	0x6800    LDR	R0, [R0, #0]
0x329E	0xF0400102  ORR	R1, R0, #2
0x32A2	0x4881    LDR	R0, [PC, #516]
0x32A4	0x6001    STR	R1, [R0, #0]
0x32A6	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x32A8	0xF2475030  MOVW	R0, #30000
0x32AC	0x4281    CMP	R1, R0
0x32AE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x32B0	0x487D    LDR	R0, [PC, #500]
0x32B2	0x6800    LDR	R0, [R0, #0]
0x32B4	0xF0400101  ORR	R1, R0, #1
0x32B8	0x487B    LDR	R0, [PC, #492]
0x32BA	0x6001    STR	R1, [R0, #0]
0x32BC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 482 :: 		
0x32BE	0x487A    LDR	R0, [PC, #488]
0x32C0	0x6801    LDR	R1, [R0, #0]
0x32C2	0xF06F0007  MVN	R0, #7
0x32C6	0x4001    ANDS	R1, R0
0x32C8	0x4877    LDR	R0, [PC, #476]
0x32CA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 483 :: 		
0x32CC	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC243
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x32CE	0x2802    CMP	R0, #2
0x32D0	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC244
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 485 :: 		
0x32D4	0x4877    LDR	R0, [PC, #476]
0x32D6	0x4281    CMP	R1, R0
0x32D8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC245
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 486 :: 		
0x32DA	0x4873    LDR	R0, [PC, #460]
0x32DC	0x6800    LDR	R0, [R0, #0]
0x32DE	0xF0400106  ORR	R1, R0, #6
0x32E2	0x4871    LDR	R0, [PC, #452]
0x32E4	0x6001    STR	R1, [R0, #0]
0x32E6	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC246
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 487 :: 		
; Fosc_kHz start address is: 4 (R1)
0x32E8	0x4870    LDR	R0, [PC, #448]
0x32EA	0x4281    CMP	R1, R0
0x32EC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 488 :: 		
0x32EE	0x486E    LDR	R0, [PC, #440]
0x32F0	0x6800    LDR	R0, [R0, #0]
0x32F2	0xF0400105  ORR	R1, R0, #5
0x32F6	0x486C    LDR	R0, [PC, #432]
0x32F8	0x6001    STR	R1, [R0, #0]
0x32FA	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 489 :: 		
; Fosc_kHz start address is: 4 (R1)
0x32FC	0x486E    LDR	R0, [PC, #440]
0x32FE	0x4281    CMP	R1, R0
0x3300	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x3302	0x4869    LDR	R0, [PC, #420]
0x3304	0x6800    LDR	R0, [R0, #0]
0x3306	0xF0400104  ORR	R1, R0, #4
0x330A	0x4867    LDR	R0, [PC, #412]
0x330C	0x6001    STR	R1, [R0, #0]
0x330E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3310	0x486A    LDR	R0, [PC, #424]
0x3312	0x4281    CMP	R1, R0
0x3314	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x3316	0x4864    LDR	R0, [PC, #400]
0x3318	0x6800    LDR	R0, [R0, #0]
0x331A	0xF0400103  ORR	R1, R0, #3
0x331E	0x4862    LDR	R0, [PC, #392]
0x3320	0x6001    STR	R1, [R0, #0]
0x3322	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3324	0xF64B3080  MOVW	R0, #48000
0x3328	0x4281    CMP	R1, R0
0x332A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x332C	0x485E    LDR	R0, [PC, #376]
0x332E	0x6800    LDR	R0, [R0, #0]
0x3330	0xF0400102  ORR	R1, R0, #2
0x3334	0x485C    LDR	R0, [PC, #368]
0x3336	0x6001    STR	R1, [R0, #0]
0x3338	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x333A	0xF64550C0  MOVW	R0, #24000
0x333E	0x4281    CMP	R1, R0
0x3340	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x3342	0x4859    LDR	R0, [PC, #356]
0x3344	0x6800    LDR	R0, [R0, #0]
0x3346	0xF0400101  ORR	R1, R0, #1
0x334A	0x4857    LDR	R0, [PC, #348]
0x334C	0x6001    STR	R1, [R0, #0]
0x334E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 498 :: 		
0x3350	0x4855    LDR	R0, [PC, #340]
0x3352	0x6801    LDR	R1, [R0, #0]
0x3354	0xF06F0007  MVN	R0, #7
0x3358	0x4001    ANDS	R1, R0
0x335A	0x4853    LDR	R0, [PC, #332]
0x335C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 499 :: 		
0x335E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC257
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3360	0x2801    CMP	R0, #1
0x3362	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC258
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 501 :: 		
0x3366	0x4851    LDR	R0, [PC, #324]
0x3368	0x4281    CMP	R1, R0
0x336A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC259
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 502 :: 		
0x336C	0x484E    LDR	R0, [PC, #312]
0x336E	0x6800    LDR	R0, [R0, #0]
0x3370	0xF0400107  ORR	R1, R0, #7
0x3374	0x484C    LDR	R0, [PC, #304]
0x3376	0x6001    STR	R1, [R0, #0]
0x3378	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC260
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 503 :: 		
; Fosc_kHz start address is: 4 (R1)
0x337A	0x4851    LDR	R0, [PC, #324]
0x337C	0x4281    CMP	R1, R0
0x337E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 504 :: 		
0x3380	0x4849    LDR	R0, [PC, #292]
0x3382	0x6800    LDR	R0, [R0, #0]
0x3384	0xF0400106  ORR	R1, R0, #6
0x3388	0x4847    LDR	R0, [PC, #284]
0x338A	0x6001    STR	R1, [R0, #0]
0x338C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 505 :: 		
; Fosc_kHz start address is: 4 (R1)
0x338E	0x4848    LDR	R0, [PC, #288]
0x3390	0x4281    CMP	R1, R0
0x3392	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x3394	0x4844    LDR	R0, [PC, #272]
0x3396	0x6800    LDR	R0, [R0, #0]
0x3398	0xF0400105  ORR	R1, R0, #5
0x339C	0x4842    LDR	R0, [PC, #264]
0x339E	0x6001    STR	R1, [R0, #0]
0x33A0	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x33A2	0x4846    LDR	R0, [PC, #280]
0x33A4	0x4281    CMP	R1, R0
0x33A6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x33A8	0x483F    LDR	R0, [PC, #252]
0x33AA	0x6800    LDR	R0, [R0, #0]
0x33AC	0xF0400104  ORR	R1, R0, #4
0x33B0	0x483D    LDR	R0, [PC, #244]
0x33B2	0x6001    STR	R1, [R0, #0]
0x33B4	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x33B6	0xF24D20F0  MOVW	R0, #54000
0x33BA	0x4281    CMP	R1, R0
0x33BC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x33BE	0x483A    LDR	R0, [PC, #232]
0x33C0	0x6800    LDR	R0, [R0, #0]
0x33C2	0xF0400103  ORR	R1, R0, #3
0x33C6	0x4838    LDR	R0, [PC, #224]
0x33C8	0x6001    STR	R1, [R0, #0]
0x33CA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x33CC	0xF64840A0  MOVW	R0, #36000
0x33D0	0x4281    CMP	R1, R0
0x33D2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x33D4	0x4834    LDR	R0, [PC, #208]
0x33D6	0x6800    LDR	R0, [R0, #0]
0x33D8	0xF0400102  ORR	R1, R0, #2
0x33DC	0x4832    LDR	R0, [PC, #200]
0x33DE	0x6001    STR	R1, [R0, #0]
0x33E0	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x33E2	0xF2446050  MOVW	R0, #18000
0x33E6	0x4281    CMP	R1, R0
0x33E8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x33EA	0x482F    LDR	R0, [PC, #188]
0x33EC	0x6800    LDR	R0, [R0, #0]
0x33EE	0xF0400101  ORR	R1, R0, #1
0x33F2	0x482D    LDR	R0, [PC, #180]
0x33F4	0x6001    STR	R1, [R0, #0]
0x33F6	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 516 :: 		
0x33F8	0x482B    LDR	R0, [PC, #172]
0x33FA	0x6801    LDR	R1, [R0, #0]
0x33FC	0xF06F0007  MVN	R0, #7
0x3400	0x4001    ANDS	R1, R0
0x3402	0x4829    LDR	R0, [PC, #164]
0x3404	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 517 :: 		
0x3406	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC273
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3408	0x2800    CMP	R0, #0
0x340A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC274
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 519 :: 		
0x340E	0x482D    LDR	R0, [PC, #180]
0x3410	0x4281    CMP	R1, R0
0x3412	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC275
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 520 :: 		
0x3414	0x4824    LDR	R0, [PC, #144]
0x3416	0x6800    LDR	R0, [R0, #0]
0x3418	0xF0400107  ORR	R1, R0, #7
0x341C	0x4822    LDR	R0, [PC, #136]
0x341E	0x6001    STR	R1, [R0, #0]
0x3420	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC276
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 521 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3422	0x4825    LDR	R0, [PC, #148]
0x3424	0x4281    CMP	R1, R0
0x3426	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 522 :: 		
0x3428	0x481F    LDR	R0, [PC, #124]
0x342A	0x6800    LDR	R0, [R0, #0]
0x342C	0xF0400106  ORR	R1, R0, #6
0x3430	0x481D    LDR	R0, [PC, #116]
0x3432	0x6001    STR	R1, [R0, #0]
0x3434	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 523 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3436	0x4824    LDR	R0, [PC, #144]
0x3438	0x4281    CMP	R1, R0
0x343A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x343C	0x481A    LDR	R0, [PC, #104]
0x343E	0x6800    LDR	R0, [R0, #0]
0x3440	0xF0400105  ORR	R1, R0, #5
0x3444	0x4818    LDR	R0, [PC, #96]
0x3446	0x6001    STR	R1, [R0, #0]
0x3448	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x344A	0xF5B14F7A  CMP	R1, #64000
0x344E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x3450	0x4815    LDR	R0, [PC, #84]
0x3452	0x6800    LDR	R0, [R0, #0]
0x3454	0xF0400104  ORR	R1, R0, #4
0x3458	0x4813    LDR	R0, [PC, #76]
0x345A	0x6001    STR	R1, [R0, #0]
0x345C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x345E	0xF64B3080  MOVW	R0, #48000
0x3462	0x4281    CMP	R1, R0
0x3464	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x3466	0x4810    LDR	R0, [PC, #64]
0x3468	0x6800    LDR	R0, [R0, #0]
0x346A	0xF0400103  ORR	R1, R0, #3
0x346E	0x480E    LDR	R0, [PC, #56]
0x3470	0x6001    STR	R1, [R0, #0]
0x3472	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3474	0xF5B14FFA  CMP	R1, #32000
0x3478	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x347A	0x480B    LDR	R0, [PC, #44]
0x347C	0x6800    LDR	R0, [R0, #0]
0x347E	0xF0400102  ORR	R1, R0, #2
0x3482	0x4809    LDR	R0, [PC, #36]
0x3484	0x6001    STR	R1, [R0, #0]
0x3486	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3488	0xF5B15F7A  CMP	R1, #16000
0x348C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
0x348E	0xE01D    B	#58
0x3490	0x00810000  	#129
0x3494	0x00100400  	#67108880
0x3498	0x00000000  	#0
0x349C	0x00030000  	#3
0x34A0	0x3E800000  	#16000
0x34A4	0x49F00002  	#150000
0x34A8	0x3C004002  	FLASH_ACR+0
0x34AC	0xD4C00001  	#120000
0x34B0	0x5F900001  	#90000
0x34B4	0x32800002  	#144000
0x34B8	0x77000001  	#96000
0x34BC	0x19400001  	#72000
0x34C0	0xA5E00001  	#108000
0x34C4	0xB5800001  	#112000
0x34C8	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x34CC	0x482D    LDR	R0, [PC, #180]
0x34CE	0x6800    LDR	R0, [R0, #0]
0x34D0	0xF0400101  ORR	R1, R0, #1
0x34D4	0x482B    LDR	R0, [PC, #172]
0x34D6	0x6001    STR	R1, [R0, #0]
0x34D8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 534 :: 		
0x34DA	0x482A    LDR	R0, [PC, #168]
0x34DC	0x6801    LDR	R1, [R0, #0]
0x34DE	0xF06F0007  MVN	R0, #7
0x34E2	0x4001    ANDS	R1, R0
0x34E4	0x4827    LDR	R0, [PC, #156]
0x34E6	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 535 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC257:
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 537 :: 		
0x34E8	0x2101    MOVS	R1, #1
0x34EA	0xB249    SXTB	R1, R1
0x34EC	0x4826    LDR	R0, [PC, #152]
0x34EE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 538 :: 		
0x34F0	0x4826    LDR	R0, [PC, #152]
0x34F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 540 :: 		
0x34F4	0xF7FFFB88  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 542 :: 		
0x34F8	0x4825    LDR	R0, [PC, #148]
0x34FA	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 543 :: 		
0x34FC	0x4825    LDR	R0, [PC, #148]
0x34FE	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x3500	0x4825    LDR	R0, [PC, #148]
0x3502	0xEA020100  AND	R1, R2, R0, LSL #0
0x3506	0x4825    LDR	R0, [PC, #148]
0x3508	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 546 :: 		
0x350A	0xF0020001  AND	R0, R2, #1
0x350E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x3510	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 547 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC290:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3512	0x4822    LDR	R0, [PC, #136]
0x3514	0x6800    LDR	R0, [R0, #0]
0x3516	0xF0000002  AND	R0, R0, #2
0x351A	0x2800    CMP	R0, #0
0x351C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC291
;__Lib_System_4XX.c, 548 :: 		
0x351E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 549 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3520	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 546 :: 		
0x3522	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 551 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3524	0xF4023080  AND	R0, R2, #65536
0x3528	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 552 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC293:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x352A	0x481C    LDR	R0, [PC, #112]
0x352C	0x6800    LDR	R0, [R0, #0]
0x352E	0xF4003000  AND	R0, R0, #131072
0x3532	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC294
;__Lib_System_4XX.c, 553 :: 		
0x3534	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC293
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
0x3536	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x3538	0x460A    MOV	R2, R1
0x353A	0x9901    LDR	R1, [SP, #4]
0x353C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 551 :: 		
0x353E	0x9101    STR	R1, [SP, #4]
0x3540	0x4611    MOV	R1, R2
0x3542	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 554 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
;__Lib_System_4XX.c, 556 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3544	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x3548	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
;__Lib_System_4XX.c, 557 :: 		
0x354A	0x4814    LDR	R0, [PC, #80]
0x354C	0x6800    LDR	R0, [R0, #0]
0x354E	0xF0407180  ORR	R1, R0, #16777216
0x3552	0x4812    LDR	R0, [PC, #72]
0x3554	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x3556	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC296:
; ulRCC_CFGR start address is: 4 (R1)
0x3558	0x4810    LDR	R0, [PC, #64]
0x355A	0x6800    LDR	R0, [R0, #0]
0x355C	0xF0007000  AND	R0, R0, #33554432
0x3560	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC297
;__Lib_System_4XX.c, 559 :: 		
0x3562	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC296
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 560 :: 		
0x3564	0x460A    MOV	R2, R1
0x3566	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 556 :: 		
;__Lib_System_4XX.c, 560 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
;__Lib_System_4XX.c, 563 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 8 (R2)
0x3568	0x480A    LDR	R0, [PC, #40]
0x356A	0x6800    LDR	R0, [R0, #0]
0x356C	0xF000010C  AND	R1, R0, #12
0x3570	0x0090    LSLS	R0, R2, #2
0x3572	0xF000000C  AND	R0, R0, #12
0x3576	0x4281    CMP	R1, R0
0x3578	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 564 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x357A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 566 :: 		
L_end_InitialSetUpRCCRCC2:
0x357C	0xF8DDE000  LDR	LR, [SP, #0]
0x3580	0xB002    ADD	SP, SP, #8
0x3582	0x4770    BX	LR
0x3584	0x3C004002  	FLASH_ACR+0
0x3588	0x80204247  	FLASH_ACR+0
0x358C	0x80244247  	FLASH_ACR+0
0x3590	0x38044002  	RCC_PLLCFGR+0
0x3594	0x38084002  	RCC_CFGR+0
0x3598	0xFFFF000F  	#1048575
0x359C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 440 :: 		
0x2C08	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 443 :: 		
0x2C0A	0x480D    LDR	R0, [PC, #52]
0x2C0C	0x6800    LDR	R0, [R0, #0]
0x2C0E	0xF0400101  ORR	R1, R0, #1
0x2C12	0x480B    LDR	R0, [PC, #44]
0x2C14	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x2C16	0x2100    MOVS	R1, #0
0x2C18	0x480A    LDR	R0, [PC, #40]
0x2C1A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 449 :: 		
0x2C1C	0x4808    LDR	R0, [PC, #32]
0x2C1E	0x6801    LDR	R1, [R0, #0]
0x2C20	0x4809    LDR	R0, [PC, #36]
0x2C22	0x4001    ANDS	R1, R0
0x2C24	0x4806    LDR	R0, [PC, #24]
0x2C26	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 452 :: 		
0x2C28	0x4908    LDR	R1, [PC, #32]
0x2C2A	0x4809    LDR	R0, [PC, #36]
0x2C2C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 455 :: 		
0x2C2E	0x4804    LDR	R0, [PC, #16]
0x2C30	0x6801    LDR	R1, [R0, #0]
0x2C32	0xF46F2080  MVN	R0, #262144
0x2C36	0x4001    ANDS	R1, R0
0x2C38	0x4801    LDR	R0, [PC, #4]
0x2C3A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
L_end_SystemClockSetDefault:
0x2C3C	0xB001    ADD	SP, SP, #4
0x2C3E	0x4770    BX	LR
0x2C40	0x38004002  	RCC_CR+0
0x2C44	0x38084002  	RCC_CFGR+0
0x2C48	0xFFFFFEF6  	#-17367041
0x2C4C	0x30102400  	#603992080
0x2C50	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 378 :: 		
0x37C0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 379 :: 		
0x37C2	0x4904    LDR	R1, [PC, #16]
0x37C4	0x4804    LDR	R0, [PC, #16]
0x37C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 380 :: 		
0x37C8	0x4904    LDR	R1, [PC, #16]
0x37CA	0x4805    LDR	R0, [PC, #20]
0x37CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 381 :: 		
L_end_InitialSetUpFosc:
0x37CE	0xB001    ADD	SP, SP, #4
0x37D0	0x4770    BX	LR
0x37D2	0xBF00    NOP
0x37D4	0x3E800000  	#16000
0x37D8	0x019C2000  	___System_CLOCK_IN_KHZ+0
0x37DC	0x00030000  	#3
0x37E0	0x01A02000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 323 :: 		
0x37B8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 324 :: 		
L___GenExcept28:
0x37BA	0xE7FE    B	L___GenExcept28
;__Lib_System_4XX.c, 325 :: 		
L_end___GenExcept:
0x37BC	0xB001    ADD	SP, SP, #4
0x37BE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 356 :: 		
0x2FD0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 359 :: 		
0x2FD2	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 360 :: 		
0x2FD6	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 362 :: 		
0x2FDA	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 364 :: 		
0x2FDC	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 366 :: 		
0x2FE0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x2FE2	0xBF00    NOP
;__Lib_System_4XX.c, 369 :: 		
0x2FE4	0xBF00    NOP
;__Lib_System_4XX.c, 370 :: 		
0x2FE6	0xBF00    NOP
;__Lib_System_4XX.c, 371 :: 		
0x2FE8	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x2FEA	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 374 :: 		
0x2FEE	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 375 :: 		
0x2FF2	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 376 :: 		
L_end___EnableFPU:
0x2FF6	0xB001    ADD	SP, SP, #4
0x2FF8	0x4770    BX	LR
; end of ___EnableFPU
0x58D8	0xB500    PUSH	(R14)
0x58DA	0xF8DFB014  LDR	R11, [PC, #20]
0x58DE	0xF8DFA014  LDR	R10, [PC, #20]
0x58E2	0xF8DFC014  LDR	R12, [PC, #20]
0x58E6	0xF7FDFA2B  BL	11584
0x58EA	0xBD00    POP	(R15)
0x58EC	0x4770    BX	LR
0x58EE	0xBF00    NOP
0x58F0	0x00002000  	#536870912
0x58F4	0x01582000  	#536871256
0x58F8	0x57130000  	#22291
0x5958	0xB500    PUSH	(R14)
0x595A	0xF8DFB010  LDR	R11, [PC, #16]
0x595E	0xF8DFA010  LDR	R10, [PC, #16]
0x5962	0xF7FDF9CF  BL	11524
0x5966	0xBD00    POP	(R15)
0x5968	0x4770    BX	LR
0x596A	0xBF00    NOP
0x596C	0x00002000  	#536870912
0x5970	0x01FC2000  	#536871420
_interrupt:
;e, 50 :: 		
0x2FFC	0xB081    SUB	SP, SP, #4
0x2FFE	0xF8CDE000  STR	LR, [SP, #0]
;e, 51 :: 		
0x3002	0xF7FFFE27  BL	_UART3_Read+0
0x3006	0x4985    LDR	R1, [PC, #532]
0x3008	0x7008    STRB	R0, [R1, #0]
;e, 53 :: 		
0x300A	0x4885    LDR	R0, [PC, #532]
0x300C	0x7800    LDRB	R0, [R0, #0]
0x300E	0x2800    CMP	R0, #0
0x3010	0xF00080E7  BEQ	L_interrupt0
;e, 70 :: 		
0x3014	0xE0AD    B	L_interrupt1
;e, 71 :: 		
L_interrupt3:
;e, 72 :: 		
0x3016	0x2100    MOVS	R1, #0
0x3018	0x4882    LDR	R0, [PC, #520]
0x301A	0x7001    STRB	R1, [R0, #0]
;e, 73 :: 		
0x301C	0x487F    LDR	R0, [PC, #508]
0x301E	0x7800    LDRB	R0, [R0, #0]
0x3020	0x2843    CMP	R0, #67
0x3022	0xD102    BNE	L_interrupt4
;e, 74 :: 		
0x3024	0x2101    MOVS	R1, #1
0x3026	0x4880    LDR	R0, [PC, #512]
0x3028	0x7001    STRB	R1, [R0, #0]
L_interrupt4:
;e, 75 :: 		
0x302A	0x487C    LDR	R0, [PC, #496]
0x302C	0x7800    LDRB	R0, [R0, #0]
0x302E	0x2841    CMP	R0, #65
0x3030	0xD102    BNE	L_interrupt5
;e, 76 :: 		
0x3032	0x210B    MOVS	R1, #11
0x3034	0x487C    LDR	R0, [PC, #496]
0x3036	0x7001    STRB	R1, [R0, #0]
L_interrupt5:
;e, 77 :: 		
0x3038	0x4878    LDR	R0, [PC, #480]
0x303A	0x7800    LDRB	R0, [R0, #0]
0x303C	0x2845    CMP	R0, #69
0x303E	0xD102    BNE	L_interrupt6
;e, 78 :: 		
0x3040	0x211F    MOVS	R1, #31
0x3042	0x4879    LDR	R0, [PC, #484]
0x3044	0x7001    STRB	R1, [R0, #0]
L_interrupt6:
;e, 79 :: 		
0x3046	0xE0CB    B	L_interrupt2
;e, 82 :: 		
L_interrupt7:
;e, 83 :: 		
0x3048	0x4874    LDR	R0, [PC, #464]
0x304A	0x7800    LDRB	R0, [R0, #0]
0x304C	0x284D    CMP	R0, #77
0x304E	0xD103    BNE	L_interrupt8
;e, 84 :: 		
0x3050	0x2102    MOVS	R1, #2
0x3052	0x4875    LDR	R0, [PC, #468]
0x3054	0x7001    STRB	R1, [R0, #0]
0x3056	0xE00A    B	L_interrupt9
L_interrupt8:
;e, 85 :: 		
0x3058	0x4870    LDR	R0, [PC, #448]
0x305A	0x7800    LDRB	R0, [R0, #0]
0x305C	0x284F    CMP	R0, #79
0x305E	0xD103    BNE	L_interrupt10
;e, 86 :: 		
0x3060	0x2116    MOVS	R1, #22
0x3062	0x4871    LDR	R0, [PC, #452]
0x3064	0x7001    STRB	R1, [R0, #0]
0x3066	0xE002    B	L_interrupt11
L_interrupt10:
;e, 88 :: 		
0x3068	0x2100    MOVS	R1, #0
0x306A	0x486F    LDR	R0, [PC, #444]
0x306C	0x7001    STRB	R1, [R0, #0]
L_interrupt11:
L_interrupt9:
;e, 89 :: 		
0x306E	0xE0B7    B	L_interrupt2
;e, 92 :: 		
L_interrupt12:
;e, 93 :: 		
0x3070	0x486A    LDR	R0, [PC, #424]
0x3072	0x7800    LDRB	R0, [R0, #0]
0x3074	0x2844    CMP	R0, #68
0x3076	0xD106    BNE	L_interrupt13
;e, 94 :: 		
0x3078	0x2101    MOVS	R1, #1
0x307A	0x486A    LDR	R0, [PC, #424]
0x307C	0x7001    STRB	R1, [R0, #0]
;e, 95 :: 		
0x307E	0x2128    MOVS	R1, #40
0x3080	0x4869    LDR	R0, [PC, #420]
0x3082	0x7001    STRB	R1, [R0, #0]
;e, 96 :: 		
0x3084	0xE002    B	L_interrupt14
L_interrupt13:
;e, 98 :: 		
0x3086	0x2100    MOVS	R1, #0
0x3088	0x4867    LDR	R0, [PC, #412]
0x308A	0x7001    STRB	R1, [R0, #0]
L_interrupt14:
;e, 99 :: 		
0x308C	0xE0A8    B	L_interrupt2
;e, 102 :: 		
L_interrupt15:
;e, 103 :: 		
0x308E	0x4863    LDR	R0, [PC, #396]
0x3090	0x7800    LDRB	R0, [R0, #0]
0x3092	0x284F    CMP	R0, #79
0x3094	0xD103    BNE	L_interrupt16
;e, 104 :: 		
0x3096	0x210C    MOVS	R1, #12
0x3098	0x4863    LDR	R0, [PC, #396]
0x309A	0x7001    STRB	R1, [R0, #0]
0x309C	0xE002    B	L_interrupt17
L_interrupt16:
;e, 106 :: 		
0x309E	0x2100    MOVS	R1, #0
0x30A0	0x4861    LDR	R0, [PC, #388]
0x30A2	0x7001    STRB	R1, [R0, #0]
L_interrupt17:
;e, 107 :: 		
0x30A4	0xE09C    B	L_interrupt2
;e, 110 :: 		
L_interrupt18:
;e, 111 :: 		
0x30A6	0x485D    LDR	R0, [PC, #372]
0x30A8	0x7800    LDRB	R0, [R0, #0]
0x30AA	0x284B    CMP	R0, #75
0x30AC	0xD106    BNE	L_interrupt19
;e, 112 :: 		
0x30AE	0x2102    MOVS	R1, #2
0x30B0	0x485C    LDR	R0, [PC, #368]
0x30B2	0x7001    STRB	R1, [R0, #0]
;e, 113 :: 		
0x30B4	0x2128    MOVS	R1, #40
0x30B6	0x485C    LDR	R0, [PC, #368]
0x30B8	0x7001    STRB	R1, [R0, #0]
;e, 114 :: 		
0x30BA	0xE002    B	L_interrupt20
L_interrupt19:
;e, 116 :: 		
0x30BC	0x2100    MOVS	R1, #0
0x30BE	0x485A    LDR	R0, [PC, #360]
0x30C0	0x7001    STRB	R1, [R0, #0]
L_interrupt20:
;e, 117 :: 		
0x30C2	0xE08D    B	L_interrupt2
;e, 120 :: 		
L_interrupt21:
;e, 121 :: 		
0x30C4	0x4855    LDR	R0, [PC, #340]
0x30C6	0x7800    LDRB	R0, [R0, #0]
0x30C8	0x284E    CMP	R0, #78
0x30CA	0xD103    BNE	L_interrupt22
;e, 122 :: 		
0x30CC	0x2117    MOVS	R1, #23
0x30CE	0x4856    LDR	R0, [PC, #344]
0x30D0	0x7001    STRB	R1, [R0, #0]
0x30D2	0xE002    B	L_interrupt23
L_interrupt22:
;e, 124 :: 		
0x30D4	0x2100    MOVS	R1, #0
0x30D6	0x4854    LDR	R0, [PC, #336]
0x30D8	0x7001    STRB	R1, [R0, #0]
L_interrupt23:
;e, 125 :: 		
0x30DA	0xE081    B	L_interrupt2
;e, 128 :: 		
L_interrupt24:
;e, 129 :: 		
0x30DC	0x484F    LDR	R0, [PC, #316]
0x30DE	0x7800    LDRB	R0, [R0, #0]
0x30E0	0x284E    CMP	R0, #78
0x30E2	0xD108    BNE	L_interrupt25
;e, 130 :: 		
0x30E4	0x2103    MOVS	R1, #3
0x30E6	0x484F    LDR	R0, [PC, #316]
0x30E8	0x7001    STRB	R1, [R0, #0]
;e, 131 :: 		
0x30EA	0x2101    MOVS	R1, #1
0x30EC	0x484F    LDR	R0, [PC, #316]
0x30EE	0x7001    STRB	R1, [R0, #0]
;e, 132 :: 		
0x30F0	0x2103    MOVS	R1, #3
0x30F2	0x484F    LDR	R0, [PC, #316]
0x30F4	0x7001    STRB	R1, [R0, #0]
;e, 133 :: 		
L_interrupt25:
;e, 134 :: 		
0x30F6	0x2100    MOVS	R1, #0
0x30F8	0x484B    LDR	R0, [PC, #300]
0x30FA	0x7001    STRB	R1, [R0, #0]
;e, 135 :: 		
0x30FC	0xE070    B	L_interrupt2
;e, 138 :: 		
L_interrupt26:
;e, 139 :: 		
0x30FE	0x4847    LDR	R0, [PC, #284]
0x3100	0x7800    LDRB	R0, [R0, #0]
0x3102	0x284E    CMP	R0, #78
0x3104	0xD103    BNE	L_interrupt27
;e, 140 :: 		
0x3106	0x2120    MOVS	R1, #32
0x3108	0x4847    LDR	R0, [PC, #284]
0x310A	0x7001    STRB	R1, [R0, #0]
0x310C	0xE002    B	L_interrupt28
L_interrupt27:
;e, 142 :: 		
0x310E	0x2100    MOVS	R1, #0
0x3110	0x4845    LDR	R0, [PC, #276]
0x3112	0x7001    STRB	R1, [R0, #0]
L_interrupt28:
;e, 143 :: 		
0x3114	0xE064    B	L_interrupt2
;e, 146 :: 		
L_interrupt29:
;e, 147 :: 		
0x3116	0x4841    LDR	R0, [PC, #260]
0x3118	0x7800    LDRB	R0, [R0, #0]
0x311A	0x2844    CMP	R0, #68
0x311C	0xD106    BNE	L_interrupt30
;e, 148 :: 		
0x311E	0x2104    MOVS	R1, #4
0x3120	0x4840    LDR	R0, [PC, #256]
0x3122	0x7001    STRB	R1, [R0, #0]
;e, 149 :: 		
0x3124	0x2128    MOVS	R1, #40
0x3126	0x4840    LDR	R0, [PC, #256]
0x3128	0x7001    STRB	R1, [R0, #0]
;e, 150 :: 		
0x312A	0xE002    B	L_interrupt31
L_interrupt30:
;e, 152 :: 		
0x312C	0x2100    MOVS	R1, #0
0x312E	0x483E    LDR	R0, [PC, #248]
0x3130	0x7001    STRB	R1, [R0, #0]
L_interrupt31:
;e, 153 :: 		
0x3132	0xE055    B	L_interrupt2
;e, 156 :: 		
L_interrupt32:
;e, 157 :: 		
0x3134	0x4839    LDR	R0, [PC, #228]
0x3136	0x7800    LDRB	R0, [R0, #0]
0x3138	0x280D    CMP	R0, #13
0x313A	0xD103    BNE	L_interrupt33
;e, 158 :: 		
0x313C	0x2129    MOVS	R1, #41
0x313E	0x483A    LDR	R0, [PC, #232]
0x3140	0x7001    STRB	R1, [R0, #0]
0x3142	0xE002    B	L_interrupt34
L_interrupt33:
;e, 160 :: 		
0x3144	0x2100    MOVS	R1, #0
0x3146	0x4838    LDR	R0, [PC, #224]
0x3148	0x7001    STRB	R1, [R0, #0]
L_interrupt34:
;e, 161 :: 		
0x314A	0xE049    B	L_interrupt2
;e, 164 :: 		
L_interrupt35:
;e, 165 :: 		
0x314C	0x4833    LDR	R0, [PC, #204]
0x314E	0x7800    LDRB	R0, [R0, #0]
0x3150	0x280A    CMP	R0, #10
0x3152	0xD106    BNE	L_interrupt36
;e, 166 :: 		
0x3154	0x2101    MOVS	R1, #1
0x3156	0x4835    LDR	R0, [PC, #212]
0x3158	0x7001    STRB	R1, [R0, #0]
;e, 167 :: 		
0x315A	0x4832    LDR	R0, [PC, #200]
0x315C	0x7801    LDRB	R1, [R0, #0]
0x315E	0x4834    LDR	R0, [PC, #208]
0x3160	0x7001    STRB	R1, [R0, #0]
;e, 168 :: 		
L_interrupt36:
;e, 169 :: 		
0x3162	0x2100    MOVS	R1, #0
0x3164	0x4830    LDR	R0, [PC, #192]
0x3166	0x7001    STRB	R1, [R0, #0]
;e, 170 :: 		
0x3168	0xE03A    B	L_interrupt2
;e, 173 :: 		
L_interrupt37:
;e, 174 :: 		
0x316A	0x2100    MOVS	R1, #0
0x316C	0x482E    LDR	R0, [PC, #184]
0x316E	0x7001    STRB	R1, [R0, #0]
;e, 175 :: 		
0x3170	0xE036    B	L_interrupt2
;e, 177 :: 		
L_interrupt1:
0x3172	0x482D    LDR	R0, [PC, #180]
0x3174	0x7800    LDRB	R0, [R0, #0]
0x3176	0x2800    CMP	R0, #0
0x3178	0xF43FAF4D  BEQ	L_interrupt3
0x317C	0x482A    LDR	R0, [PC, #168]
0x317E	0x7800    LDRB	R0, [R0, #0]
0x3180	0x2801    CMP	R0, #1
0x3182	0xF43FAF61  BEQ	L_interrupt7
0x3186	0x4828    LDR	R0, [PC, #160]
0x3188	0x7800    LDRB	R0, [R0, #0]
0x318A	0x2802    CMP	R0, #2
0x318C	0xF43FAF70  BEQ	L_interrupt12
0x3190	0x4825    LDR	R0, [PC, #148]
0x3192	0x7800    LDRB	R0, [R0, #0]
0x3194	0x280B    CMP	R0, #11
0x3196	0xF43FAF7A  BEQ	L_interrupt15
0x319A	0x4823    LDR	R0, [PC, #140]
0x319C	0x7800    LDRB	R0, [R0, #0]
0x319E	0x280C    CMP	R0, #12
0x31A0	0xF43FAF81  BEQ	L_interrupt18
0x31A4	0x4820    LDR	R0, [PC, #128]
0x31A6	0x7800    LDRB	R0, [R0, #0]
0x31A8	0x2816    CMP	R0, #22
0x31AA	0xF43FAF8B  BEQ	L_interrupt21
0x31AE	0x481E    LDR	R0, [PC, #120]
0x31B0	0x7800    LDRB	R0, [R0, #0]
0x31B2	0x2817    CMP	R0, #23
0x31B4	0xF43FAF92  BEQ	L_interrupt24
0x31B8	0x481B    LDR	R0, [PC, #108]
0x31BA	0x7800    LDRB	R0, [R0, #0]
0x31BC	0x281F    CMP	R0, #31
0x31BE	0xF43FAF9E  BEQ	L_interrupt26
0x31C2	0x4819    LDR	R0, [PC, #100]
0x31C4	0x7800    LDRB	R0, [R0, #0]
0x31C6	0x2820    CMP	R0, #32
0x31C8	0xF43FAFA5  BEQ	L_interrupt29
0x31CC	0x4816    LDR	R0, [PC, #88]
0x31CE	0x7800    LDRB	R0, [R0, #0]
0x31D0	0x2828    CMP	R0, #40
0x31D2	0xF43FAFAF  BEQ	L_interrupt32
0x31D6	0x4814    LDR	R0, [PC, #80]
0x31D8	0x7800    LDRB	R0, [R0, #0]
0x31DA	0x2829    CMP	R0, #41
0x31DC	0xD0B6    BEQ	L_interrupt35
0x31DE	0xE7C4    B	L_interrupt37
L_interrupt2:
;e, 178 :: 		
0x31E0	0xE018    B	L_interrupt38
L_interrupt0:
;e, 180 :: 		
0x31E2	0x480E    LDR	R0, [PC, #56]
0x31E4	0x7800    LDRB	R0, [R0, #0]
0x31E6	0x280D    CMP	R0, #13
0x31E8	0xD109    BNE	L_interrupt39
;e, 181 :: 		
0x31EA	0x4812    LDR	R0, [PC, #72]
0x31EC	0x7801    LDRB	R1, [R0, #0]
0x31EE	0x4812    LDR	R0, [PC, #72]
0x31F0	0x1841    ADDS	R1, R0, R1
0x31F2	0x2000    MOVS	R0, #0
0x31F4	0x7008    STRB	R0, [R1, #0]
;e, 182 :: 		
0x31F6	0x2101    MOVS	R1, #1
0x31F8	0x4810    LDR	R0, [PC, #64]
0x31FA	0x7001    STRB	R1, [R0, #0]
;e, 183 :: 		
0x31FC	0xE00A    B	L_interrupt40
L_interrupt39:
;e, 185 :: 		
0x31FE	0x4A0D    LDR	R2, [PC, #52]
0x3200	0x7811    LDRB	R1, [R2, #0]
0x3202	0x480D    LDR	R0, [PC, #52]
0x3204	0x1841    ADDS	R1, R0, R1
0x3206	0x4805    LDR	R0, [PC, #20]
0x3208	0x7800    LDRB	R0, [R0, #0]
0x320A	0x7008    STRB	R0, [R1, #0]
;e, 186 :: 		
0x320C	0x4610    MOV	R0, R2
0x320E	0x7800    LDRB	R0, [R0, #0]
0x3210	0x1C40    ADDS	R0, R0, #1
0x3212	0x7010    STRB	R0, [R2, #0]
;e, 187 :: 		
L_interrupt40:
;e, 188 :: 		
L_interrupt38:
;e, 189 :: 		
L_end_interrupt:
0x3214	0xF8DDE000  LDR	LR, [SP, #0]
0x3218	0xB001    ADD	SP, SP, #4
0x321A	0x4770    BX	LR
0x321C	0x015C2000  	_tmp+0
0x3220	0x015A2000  	_CMD_mode+0
0x3224	0x00312000  	_response+0
0x3228	0x015B2000  	_BT_state+0
0x322C	0x01582000  	_response_rcvd+0
0x3230	0x01592000  	_responseID+0
0x3234	0x015E2000  	_i+0
0x3238	0x015F2000  	_txt+0
0x323C	0x015D2000  	_DataReady+0
; end of _interrupt
_UART3_Read:
;__Lib_UART_123_45_6.c, 118 :: 		
0x2C54	0xB081    SUB	SP, SP, #4
0x2C56	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 119 :: 		
0x2C5A	0x4803    LDR	R0, [PC, #12]
0x2C5C	0xF7FFF886  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 120 :: 		
L_end_UART3_Read:
0x2C60	0xF8DDE000  LDR	LR, [SP, #0]
0x2C64	0xB001    ADD	SP, SP, #4
0x2C66	0x4770    BX	LR
0x2C68	0x48004000  	USART3_SR+0
; end of _UART3_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x1D6C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x1D6E	0x6802    LDR	R2, [R0, #0]
0x1D70	0xF3C21140  UBFX	R1, R2, #5, #1
0x1D74	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x1D76	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x1D78	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x1D7A	0x6809    LDR	R1, [R1, #0]
0x1D7C	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x1D7E	0xB001    ADD	SP, SP, #4
0x1D80	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
;Bluetooth_click.c,12 :: _HandelGothic_BT21x22_Regular [4110]
0x37E4	0x00200000 ;_HandelGothic_BT21x22_Regular+0
0x37E8	0x0016007F ;_HandelGothic_BT21x22_Regular+4
0x37EC	0x00018801 ;_HandelGothic_BT21x22_Regular+8
0x37F0	0x00019E05 ;_HandelGothic_BT21x22_Regular+12
0x37F4	0x0001B406 ;_HandelGothic_BT21x22_Regular+16
0x37F8	0x0001CA0E ;_HandelGothic_BT21x22_Regular+20
0x37FC	0x0001F60E ;_HandelGothic_BT21x22_Regular+24
0x3800	0x00022211 ;_HandelGothic_BT21x22_Regular+28
0x3804	0x0002640F ;_HandelGothic_BT21x22_Regular+32
0x3808	0x00029003 ;_HandelGothic_BT21x22_Regular+36
0x380C	0x0002A606 ;_HandelGothic_BT21x22_Regular+40
0x3810	0x0002BC06 ;_HandelGothic_BT21x22_Regular+44
0x3814	0x0002D209 ;_HandelGothic_BT21x22_Regular+48
0x3818	0x0002FE0E ;_HandelGothic_BT21x22_Regular+52
0x381C	0x00032A03 ;_HandelGothic_BT21x22_Regular+56
0x3820	0x00034006 ;_HandelGothic_BT21x22_Regular+60
0x3824	0x00035603 ;_HandelGothic_BT21x22_Regular+64
0x3828	0x00036C08 ;_HandelGothic_BT21x22_Regular+68
0x382C	0x0003820E ;_HandelGothic_BT21x22_Regular+72
0x3830	0x0003AE04 ;_HandelGothic_BT21x22_Regular+76
0x3834	0x0003C40C ;_HandelGothic_BT21x22_Regular+80
0x3838	0x0003F00B ;_HandelGothic_BT21x22_Regular+84
0x383C	0x00041C0F ;_HandelGothic_BT21x22_Regular+88
0x3840	0x0004480C ;_HandelGothic_BT21x22_Regular+92
0x3844	0x0004740E ;_HandelGothic_BT21x22_Regular+96
0x3848	0x0004A00C ;_HandelGothic_BT21x22_Regular+100
0x384C	0x0004CC0D ;_HandelGothic_BT21x22_Regular+104
0x3850	0x0004F80D ;_HandelGothic_BT21x22_Regular+108
0x3854	0x00052403 ;_HandelGothic_BT21x22_Regular+112
0x3858	0x00053A03 ;_HandelGothic_BT21x22_Regular+116
0x385C	0x0005500D ;_HandelGothic_BT21x22_Regular+120
0x3860	0x00057C0D ;_HandelGothic_BT21x22_Regular+124
0x3864	0x0005A80D ;_HandelGothic_BT21x22_Regular+128
0x3868	0x0005D40D ;_HandelGothic_BT21x22_Regular+132
0x386C	0x00060012 ;_HandelGothic_BT21x22_Regular+136
0x3870	0x0006420F ;_HandelGothic_BT21x22_Regular+140
0x3874	0x00066E0D ;_HandelGothic_BT21x22_Regular+144
0x3878	0x00069A0C ;_HandelGothic_BT21x22_Regular+148
0x387C	0x0006C60E ;_HandelGothic_BT21x22_Regular+152
0x3880	0x0006F20C ;_HandelGothic_BT21x22_Regular+156
0x3884	0x00071E0C ;_HandelGothic_BT21x22_Regular+160
0x3888	0x00074A0E ;_HandelGothic_BT21x22_Regular+164
0x388C	0x0007760C ;_HandelGothic_BT21x22_Regular+168
0x3890	0x0007A204 ;_HandelGothic_BT21x22_Regular+172
0x3894	0x0007B809 ;_HandelGothic_BT21x22_Regular+176
0x3898	0x0007E40D ;_HandelGothic_BT21x22_Regular+180
0x389C	0x0008100A ;_HandelGothic_BT21x22_Regular+184
0x38A0	0x00083C10 ;_HandelGothic_BT21x22_Regular+188
0x38A4	0x0008680D ;_HandelGothic_BT21x22_Regular+192
0x38A8	0x0008940F ;_HandelGothic_BT21x22_Regular+196
0x38AC	0x0008C00D ;_HandelGothic_BT21x22_Regular+200
0x38B0	0x0008EC10 ;_HandelGothic_BT21x22_Regular+204
0x38B4	0x0009180E ;_HandelGothic_BT21x22_Regular+208
0x38B8	0x0009440E ;_HandelGothic_BT21x22_Regular+212
0x38BC	0x0009700B ;_HandelGothic_BT21x22_Regular+216
0x38C0	0x00099C0D ;_HandelGothic_BT21x22_Regular+220
0x38C4	0x0009C80E ;_HandelGothic_BT21x22_Regular+224
0x38C8	0x0009F415 ;_HandelGothic_BT21x22_Regular+228
0x38CC	0x000A360D ;_HandelGothic_BT21x22_Regular+232
0x38D0	0x000A620C ;_HandelGothic_BT21x22_Regular+236
0x38D4	0x000A8E0D ;_HandelGothic_BT21x22_Regular+240
0x38D8	0x000ABA06 ;_HandelGothic_BT21x22_Regular+244
0x38DC	0x000AD008 ;_HandelGothic_BT21x22_Regular+248
0x38E0	0x000AE605 ;_HandelGothic_BT21x22_Regular+252
0x38E4	0x000AFC0F ;_HandelGothic_BT21x22_Regular+256
0x38E8	0x000B280A ;_HandelGothic_BT21x22_Regular+260
0x38EC	0x000B5407 ;_HandelGothic_BT21x22_Regular+264
0x38F0	0x000B6A0B ;_HandelGothic_BT21x22_Regular+268
0x38F4	0x000B960B ;_HandelGothic_BT21x22_Regular+272
0x38F8	0x000BC20A ;_HandelGothic_BT21x22_Regular+276
0x38FC	0x000BEE0B ;_HandelGothic_BT21x22_Regular+280
0x3900	0x000C1A0A ;_HandelGothic_BT21x22_Regular+284
0x3904	0x000C4608 ;_HandelGothic_BT21x22_Regular+288
0x3908	0x000C5C0B ;_HandelGothic_BT21x22_Regular+292
0x390C	0x000C880A ;_HandelGothic_BT21x22_Regular+296
0x3910	0x000CB404 ;_HandelGothic_BT21x22_Regular+300
0x3914	0x000CCA04 ;_HandelGothic_BT21x22_Regular+304
0x3918	0x000CE00B ;_HandelGothic_BT21x22_Regular+308
0x391C	0x000D0C04 ;_HandelGothic_BT21x22_Regular+312
0x3920	0x000D220E ;_HandelGothic_BT21x22_Regular+316
0x3924	0x000D4E0A ;_HandelGothic_BT21x22_Regular+320
0x3928	0x000D7A0C ;_HandelGothic_BT21x22_Regular+324
0x392C	0x000DA60B ;_HandelGothic_BT21x22_Regular+328
0x3930	0x000DD20B ;_HandelGothic_BT21x22_Regular+332
0x3934	0x000DFE08 ;_HandelGothic_BT21x22_Regular+336
0x3938	0x000E140B ;_HandelGothic_BT21x22_Regular+340
0x393C	0x000E4008 ;_HandelGothic_BT21x22_Regular+344
0x3940	0x000E560A ;_HandelGothic_BT21x22_Regular+348
0x3944	0x000E820B ;_HandelGothic_BT21x22_Regular+352
0x3948	0x000EAE11 ;_HandelGothic_BT21x22_Regular+356
0x394C	0x000EF00A ;_HandelGothic_BT21x22_Regular+360
0x3950	0x000F1C0A ;_HandelGothic_BT21x22_Regular+364
0x3954	0x000F480A ;_HandelGothic_BT21x22_Regular+368
0x3958	0x000F7408 ;_HandelGothic_BT21x22_Regular+372
0x395C	0x000F8A06 ;_HandelGothic_BT21x22_Regular+376
0x3960	0x000FA007 ;_HandelGothic_BT21x22_Regular+380
0x3964	0x000FB60D ;_HandelGothic_BT21x22_Regular+384
0x3968	0x000FE20B ;_HandelGothic_BT21x22_Regular+388
0x396C	0x00000000 ;_HandelGothic_BT21x22_Regular+392
0x3970	0x00000000 ;_HandelGothic_BT21x22_Regular+396
0x3974	0x00000000 ;_HandelGothic_BT21x22_Regular+400
0x3978	0x00000000 ;_HandelGothic_BT21x22_Regular+404
0x397C	0x00000000 ;_HandelGothic_BT21x22_Regular+408
0x3980	0x00000000 ;_HandelGothic_BT21x22_Regular+412
0x3984	0x1C1C0000 ;_HandelGothic_BT21x22_Regular+416
0x3988	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+420
0x398C	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+424
0x3990	0x1C1C001C ;_HandelGothic_BT21x22_Regular+428
0x3994	0x00000000 ;_HandelGothic_BT21x22_Regular+432
0x3998	0x00000000 ;_HandelGothic_BT21x22_Regular+436
0x399C	0x36363600 ;_HandelGothic_BT21x22_Regular+440
0x39A0	0x00003636 ;_HandelGothic_BT21x22_Regular+444
0x39A4	0x00000000 ;_HandelGothic_BT21x22_Regular+448
0x39A8	0x00000000 ;_HandelGothic_BT21x22_Regular+452
0x39AC	0x00000000 ;_HandelGothic_BT21x22_Regular+456
0x39B0	0x00000000 ;_HandelGothic_BT21x22_Regular+460
0x39B4	0x1CC00000 ;_HandelGothic_BT21x22_Regular+464
0x39B8	0x0C600CC0 ;_HandelGothic_BT21x22_Regular+468
0x39BC	0x3FFC0E60 ;_HandelGothic_BT21x22_Regular+472
0x39C0	0x03321FFC ;_HandelGothic_BT21x22_Regular+476
0x39C4	0x1FFE0330 ;_HandelGothic_BT21x22_Regular+480
0x39C8	0x01980FFF ;_HandelGothic_BT21x22_Regular+484
0x39CC	0x00CC018C ;_HandelGothic_BT21x22_Regular+488
0x39D0	0x000000CE ;_HandelGothic_BT21x22_Regular+492
0x39D4	0x00000000 ;_HandelGothic_BT21x22_Regular+496
0x39D8	0x00000000 ;_HandelGothic_BT21x22_Regular+500
0x39DC	0x00000000 ;_HandelGothic_BT21x22_Regular+504
0x39E0	0x1FF80080 ;_HandelGothic_BT21x22_Regular+508
0x39E4	0x009E1FFC ;_HandelGothic_BT21x22_Regular+512
0x39E8	0x008E008E ;_HandelGothic_BT21x22_Regular+516
0x39EC	0x0FFC009E ;_HandelGothic_BT21x22_Regular+520
0x39F0	0x38801FF8 ;_HandelGothic_BT21x22_Regular+524
0x39F4	0x38803880 ;_HandelGothic_BT21x22_Regular+528
0x39F8	0x1FFC3C80 ;_HandelGothic_BT21x22_Regular+532
0x39FC	0x00800FFC ;_HandelGothic_BT21x22_Regular+536
0x3A00	0x00000000 ;_HandelGothic_BT21x22_Regular+540
0x3A04	0x00000000 ;_HandelGothic_BT21x22_Regular+544
0x3A08	0x00000000 ;_HandelGothic_BT21x22_Regular+548
0x3A0C	0x00000000 ;_HandelGothic_BT21x22_Regular+552
0x3A10	0x083E0000 ;_HandelGothic_BT21x22_Regular+556
0x3A14	0x000C7F00 ;_HandelGothic_BT21x22_Regular+560
0x3A18	0x63000463 ;_HandelGothic_BT21x22_Regular+564
0x3A1C	0x02630006 ;_HandelGothic_BT21x22_Regular+568
0x3A20	0x00037F00 ;_HandelGothic_BT21x22_Regular+572
0x3A24	0x8000013E ;_HandelGothic_BT21x22_Regular+576
0x3A28	0xFD8000F9 ;_HandelGothic_BT21x22_Regular+580
0x3A2C	0x018C8001 ;_HandelGothic_BT21x22_Regular+584
0x3A30	0x40018CC0 ;_HandelGothic_BT21x22_Regular+588
0x3A34	0xFC60018C ;_HandelGothic_BT21x22_Regular+592
0x3A38	0x00F82001 ;_HandelGothic_BT21x22_Regular+596
0x3A3C	0x00000000 ;_HandelGothic_BT21x22_Regular+600
0x3A40	0x00000000 ;_HandelGothic_BT21x22_Regular+604
0x3A44	0x00000000 ;_HandelGothic_BT21x22_Regular+608
0x3A48	0x00000000 ;_HandelGothic_BT21x22_Regular+612
0x3A4C	0x00000000 ;_HandelGothic_BT21x22_Regular+616
0x3A50	0x03FC03F8 ;_HandelGothic_BT21x22_Regular+620
0x3A54	0x000E001E ;_HandelGothic_BT21x22_Regular+624
0x3A58	0x001E000E ;_HandelGothic_BT21x22_Regular+628
0x3A5C	0x7E7C7E7C ;_HandelGothic_BT21x22_Regular+632
0x3A60	0x1C0E1C1E ;_HandelGothic_BT21x22_Regular+636
0x3A64	0x0F1E0E0E ;_HandelGothic_BT21x22_Regular+640
0x3A68	0x01F807FC ;_HandelGothic_BT21x22_Regular+644
0x3A6C	0x00000000 ;_HandelGothic_BT21x22_Regular+648
0x3A70	0x00000000 ;_HandelGothic_BT21x22_Regular+652
0x3A74	0x00000000 ;_HandelGothic_BT21x22_Regular+656
0x3A78	0x06060600 ;_HandelGothic_BT21x22_Regular+660
0x3A7C	0x00000606 ;_HandelGothic_BT21x22_Regular+664
0x3A80	0x00000000 ;_HandelGothic_BT21x22_Regular+668
0x3A84	0x00000000 ;_HandelGothic_BT21x22_Regular+672
0x3A88	0x00000000 ;_HandelGothic_BT21x22_Regular+676
0x3A8C	0x18380000 ;_HandelGothic_BT21x22_Regular+680
0x3A90	0x060C0C0C ;_HandelGothic_BT21x22_Regular+684
0x3A94	0x06060606 ;_HandelGothic_BT21x22_Regular+688
0x3A98	0x0C0C0C06 ;_HandelGothic_BT21x22_Regular+692
0x3A9C	0x00003818 ;_HandelGothic_BT21x22_Regular+696
0x3AA0	0x00000000 ;_HandelGothic_BT21x22_Regular+700
0x3AA4	0x18180C0E ;_HandelGothic_BT21x22_Regular+704
0x3AA8	0x30303018 ;_HandelGothic_BT21x22_Regular+708
0x3AAC	0x18303030 ;_HandelGothic_BT21x22_Regular+712
0x3AB0	0x0E0C1818 ;_HandelGothic_BT21x22_Regular+716
0x3AB4	0x00000000 ;_HandelGothic_BT21x22_Regular+720
0x3AB8	0x00000000 ;_HandelGothic_BT21x22_Regular+724
0x3ABC	0x00300000 ;_HandelGothic_BT21x22_Regular+728
0x3AC0	0x01FE00B4 ;_HandelGothic_BT21x22_Regular+732
0x3AC4	0x01FE0078 ;_HandelGothic_BT21x22_Regular+736
0x3AC8	0x003000B4 ;_HandelGothic_BT21x22_Regular+740
0x3ACC	0x00000000 ;_HandelGothic_BT21x22_Regular+744
0x3AD0	0x00000000 ;_HandelGothic_BT21x22_Regular+748
0x3AD4	0x00000000 ;_HandelGothic_BT21x22_Regular+752
0x3AD8	0x00000000 ;_HandelGothic_BT21x22_Regular+756
0x3ADC	0x00000000 ;_HandelGothic_BT21x22_Regular+760
0x3AE0	0x00000000 ;_HandelGothic_BT21x22_Regular+764
0x3AE4	0x00000000 ;_HandelGothic_BT21x22_Regular+768
0x3AE8	0x00000000 ;_HandelGothic_BT21x22_Regular+772
0x3AEC	0x01800000 ;_HandelGothic_BT21x22_Regular+776
0x3AF0	0x01800180 ;_HandelGothic_BT21x22_Regular+780
0x3AF4	0x01800180 ;_HandelGothic_BT21x22_Regular+784
0x3AF8	0x3FFC3FFC ;_HandelGothic_BT21x22_Regular+788
0x3AFC	0x01800180 ;_HandelGothic_BT21x22_Regular+792
0x3B00	0x01800180 ;_HandelGothic_BT21x22_Regular+796
0x3B04	0x00000180 ;_HandelGothic_BT21x22_Regular+800
0x3B08	0x00000000 ;_HandelGothic_BT21x22_Regular+804
0x3B0C	0x00000000 ;_HandelGothic_BT21x22_Regular+808
0x3B10	0x00000000 ;_HandelGothic_BT21x22_Regular+812
0x3B14	0x00000000 ;_HandelGothic_BT21x22_Regular+816
0x3B18	0x00000000 ;_HandelGothic_BT21x22_Regular+820
0x3B1C	0x06060000 ;_HandelGothic_BT21x22_Regular+824
0x3B20	0x00000204 ;_HandelGothic_BT21x22_Regular+828
0x3B24	0x00000000 ;_HandelGothic_BT21x22_Regular+832
0x3B28	0x00000000 ;_HandelGothic_BT21x22_Regular+836
0x3B2C	0x00000000 ;_HandelGothic_BT21x22_Regular+840
0x3B30	0x00003F3F ;_HandelGothic_BT21x22_Regular+844
0x3B34	0x00000000 ;_HandelGothic_BT21x22_Regular+848
0x3B38	0x00000000 ;_HandelGothic_BT21x22_Regular+852
0x3B3C	0x00000000 ;_HandelGothic_BT21x22_Regular+856
0x3B40	0x00000000 ;_HandelGothic_BT21x22_Regular+860
0x3B44	0x00000000 ;_HandelGothic_BT21x22_Regular+864
0x3B48	0x06060000 ;_HandelGothic_BT21x22_Regular+868
0x3B4C	0x00000000 ;_HandelGothic_BT21x22_Regular+872
0x3B50	0x00000000 ;_HandelGothic_BT21x22_Regular+876
0x3B54	0x604040C0 ;_HandelGothic_BT21x22_Regular+880
0x3B58	0x18103020 ;_HandelGothic_BT21x22_Regular+884
0x3B5C	0x040C0808 ;_HandelGothic_BT21x22_Regular+888
0x3B60	0x03020206 ;_HandelGothic_BT21x22_Regular+892
0x3B64	0x00000000 ;_HandelGothic_BT21x22_Regular+896
0x3B68	0x00000000 ;_HandelGothic_BT21x22_Regular+900
0x3B6C	0x03F00000 ;_HandelGothic_BT21x22_Regular+904
0x3B70	0x1E1E0FFC ;_HandelGothic_BT21x22_Regular+908
0x3B74	0x38071C0E ;_HandelGothic_BT21x22_Regular+912
0x3B78	0x38073807 ;_HandelGothic_BT21x22_Regular+916
0x3B7C	0x38073807 ;_HandelGothic_BT21x22_Regular+920
0x3B80	0x1C0E3807 ;_HandelGothic_BT21x22_Regular+924
0x3B84	0x0FFC1E1E ;_HandelGothic_BT21x22_Regular+928
0x3B88	0x000003F0 ;_HandelGothic_BT21x22_Regular+932
0x3B8C	0x00000000 ;_HandelGothic_BT21x22_Regular+936
0x3B90	0x00000000 ;_HandelGothic_BT21x22_Regular+940
0x3B94	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+944
0x3B98	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+948
0x3B9C	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+952
0x3BA0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+956
0x3BA4	0x00000000 ;_HandelGothic_BT21x22_Regular+960
0x3BA8	0x00000000 ;_HandelGothic_BT21x22_Regular+964
0x3BAC	0x00000000 ;_HandelGothic_BT21x22_Regular+968
0x3BB0	0x07FF03FF ;_HandelGothic_BT21x22_Regular+972
0x3BB4	0x0E000E00 ;_HandelGothic_BT21x22_Regular+976
0x3BB8	0x0E000E00 ;_HandelGothic_BT21x22_Regular+980
0x3BBC	0x03FE07FC ;_HandelGothic_BT21x22_Regular+984
0x3BC0	0x0007000F ;_HandelGothic_BT21x22_Regular+988
0x3BC4	0x00070007 ;_HandelGothic_BT21x22_Regular+992
0x3BC8	0x0FFF0FFF ;_HandelGothic_BT21x22_Regular+996
0x3BCC	0x00000000 ;_HandelGothic_BT21x22_Regular+1000
0x3BD0	0x00000000 ;_HandelGothic_BT21x22_Regular+1004
0x3BD4	0x00000000 ;_HandelGothic_BT21x22_Regular+1008
0x3BD8	0x00000000 ;_HandelGothic_BT21x22_Regular+1012
0x3BDC	0x03FF01FF ;_HandelGothic_BT21x22_Regular+1016
0x3BE0	0x07000780 ;_HandelGothic_BT21x22_Regular+1020
0x3BE4	0x07800700 ;_HandelGothic_BT21x22_Regular+1024
0x3BE8	0x03FE03FE ;_HandelGothic_BT21x22_Regular+1028
0x3BEC	0x07000780 ;_HandelGothic_BT21x22_Regular+1032
0x3BF0	0x07800700 ;_HandelGothic_BT21x22_Regular+1036
0x3BF4	0x01FF03FF ;_HandelGothic_BT21x22_Regular+1040
0x3BF8	0x00000000 ;_HandelGothic_BT21x22_Regular+1044
0x3BFC	0x00000000 ;_HandelGothic_BT21x22_Regular+1048
0x3C00	0x00000000 ;_HandelGothic_BT21x22_Regular+1052
0x3C04	0x00000000 ;_HandelGothic_BT21x22_Regular+1056
0x3C08	0x1F001E00 ;_HandelGothic_BT21x22_Regular+1060
0x3C0C	0x1FC01F80 ;_HandelGothic_BT21x22_Regular+1064
0x3C10	0x1CF01DE0 ;_HandelGothic_BT21x22_Regular+1068
0x3C14	0x1C3C1C78 ;_HandelGothic_BT21x22_Regular+1072
0x3C18	0x7FFE1C1E ;_HandelGothic_BT21x22_Regular+1076
0x3C1C	0x1C007FFE ;_HandelGothic_BT21x22_Regular+1080
0x3C20	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1084
0x3C24	0x00000000 ;_HandelGothic_BT21x22_Regular+1088
0x3C28	0x00000000 ;_HandelGothic_BT21x22_Regular+1092
0x3C2C	0x00000000 ;_HandelGothic_BT21x22_Regular+1096
0x3C30	0x00000000 ;_HandelGothic_BT21x22_Regular+1100
0x3C34	0x07FF07FF ;_HandelGothic_BT21x22_Regular+1104
0x3C38	0x00070007 ;_HandelGothic_BT21x22_Regular+1108
0x3C3C	0x00070007 ;_HandelGothic_BT21x22_Regular+1112
0x3C40	0x07FF03FF ;_HandelGothic_BT21x22_Regular+1116
0x3C44	0x0E000E00 ;_HandelGothic_BT21x22_Regular+1120
0x3C48	0x0E000E00 ;_HandelGothic_BT21x22_Regular+1124
0x3C4C	0x03FF07FF ;_HandelGothic_BT21x22_Regular+1128
0x3C50	0x00000000 ;_HandelGothic_BT21x22_Regular+1132
0x3C54	0x00000000 ;_HandelGothic_BT21x22_Regular+1136
0x3C58	0x00000000 ;_HandelGothic_BT21x22_Regular+1140
0x3C5C	0x00000000 ;_HandelGothic_BT21x22_Regular+1144
0x3C60	0x1FF81FE0 ;_HandelGothic_BT21x22_Regular+1148
0x3C64	0x001C003C ;_HandelGothic_BT21x22_Regular+1152
0x3C68	0x000E000E ;_HandelGothic_BT21x22_Regular+1156
0x3C6C	0x1FFE0FFE ;_HandelGothic_BT21x22_Regular+1160
0x3C70	0x380E380E ;_HandelGothic_BT21x22_Regular+1164
0x3C74	0x3C3C381C ;_HandelGothic_BT21x22_Regular+1168
0x3C78	0x07E01FF8 ;_HandelGothic_BT21x22_Regular+1172
0x3C7C	0x00000000 ;_HandelGothic_BT21x22_Regular+1176
0x3C80	0x00000000 ;_HandelGothic_BT21x22_Regular+1180
0x3C84	0x00000000 ;_HandelGothic_BT21x22_Regular+1184
0x3C88	0x00000000 ;_HandelGothic_BT21x22_Regular+1188
0x3C8C	0x0FFF0FFF ;_HandelGothic_BT21x22_Regular+1192
0x3C90	0x07000F00 ;_HandelGothic_BT21x22_Regular+1196
0x3C94	0x03C00380 ;_HandelGothic_BT21x22_Regular+1200
0x3C98	0x00E001C0 ;_HandelGothic_BT21x22_Regular+1204
0x3C9C	0x007800F0 ;_HandelGothic_BT21x22_Regular+1208
0x3CA0	0x003C0038 ;_HandelGothic_BT21x22_Regular+1212
0x3CA4	0x000F001E ;_HandelGothic_BT21x22_Regular+1216
0x3CA8	0x00000000 ;_HandelGothic_BT21x22_Regular+1220
0x3CAC	0x00000000 ;_HandelGothic_BT21x22_Regular+1224
0x3CB0	0x00000000 ;_HandelGothic_BT21x22_Regular+1228
0x3CB4	0x00000000 ;_HandelGothic_BT21x22_Regular+1232
0x3CB8	0x0FFE07FC ;_HandelGothic_BT21x22_Regular+1236
0x3CBC	0x1C071E0F ;_HandelGothic_BT21x22_Regular+1240
0x3CC0	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+1244
0x3CC4	0x0FFE0FFE ;_HandelGothic_BT21x22_Regular+1248
0x3CC8	0x1C071E0F ;_HandelGothic_BT21x22_Regular+1252
0x3CCC	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+1256
0x3CD0	0x07FC0FFE ;_HandelGothic_BT21x22_Regular+1260
0x3CD4	0x00000000 ;_HandelGothic_BT21x22_Regular+1264
0x3CD8	0x00000000 ;_HandelGothic_BT21x22_Regular+1268
0x3CDC	0x00000000 ;_HandelGothic_BT21x22_Regular+1272
0x3CE0	0x00000000 ;_HandelGothic_BT21x22_Regular+1276
0x3CE4	0x07FE01F8 ;_HandelGothic_BT21x22_Regular+1280
0x3CE8	0x0E070F0F ;_HandelGothic_BT21x22_Regular+1284
0x3CEC	0x1C071C07 ;_HandelGothic_BT21x22_Regular+1288
0x3CF0	0x1FFC1FFE ;_HandelGothic_BT21x22_Regular+1292
0x3CF4	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1296
0x3CF8	0x0F000E00 ;_HandelGothic_BT21x22_Regular+1300
0x3CFC	0x01FE07FE ;_HandelGothic_BT21x22_Regular+1304
0x3D00	0x00000000 ;_HandelGothic_BT21x22_Regular+1308
0x3D04	0x00000000 ;_HandelGothic_BT21x22_Regular+1312
0x3D08	0x00000000 ;_HandelGothic_BT21x22_Regular+1316
0x3D0C	0x00000000 ;_HandelGothic_BT21x22_Regular+1320
0x3D10	0x06000000 ;_HandelGothic_BT21x22_Regular+1324
0x3D14	0x00000006 ;_HandelGothic_BT21x22_Regular+1328
0x3D18	0x00000606 ;_HandelGothic_BT21x22_Regular+1332
0x3D1C	0x00000000 ;_HandelGothic_BT21x22_Regular+1336
0x3D20	0x00000000 ;_HandelGothic_BT21x22_Regular+1340
0x3D24	0x00000000 ;_HandelGothic_BT21x22_Regular+1344
0x3D28	0x00060600 ;_HandelGothic_BT21x22_Regular+1348
0x3D2C	0x06060000 ;_HandelGothic_BT21x22_Regular+1352
0x3D30	0x00000204 ;_HandelGothic_BT21x22_Regular+1356
0x3D34	0x00000000 ;_HandelGothic_BT21x22_Regular+1360
0x3D38	0x00000000 ;_HandelGothic_BT21x22_Regular+1364
0x3D3C	0x00000000 ;_HandelGothic_BT21x22_Regular+1368
0x3D40	0x10000000 ;_HandelGothic_BT21x22_Regular+1372
0x3D44	0x0F801E00 ;_HandelGothic_BT21x22_Regular+1376
0x3D48	0x007C03E0 ;_HandelGothic_BT21x22_Regular+1380
0x3D4C	0x007C001C ;_HandelGothic_BT21x22_Regular+1384
0x3D50	0x0F8003E0 ;_HandelGothic_BT21x22_Regular+1388
0x3D54	0x10001E00 ;_HandelGothic_BT21x22_Regular+1392
0x3D58	0x00000000 ;_HandelGothic_BT21x22_Regular+1396
0x3D5C	0x00000000 ;_HandelGothic_BT21x22_Regular+1400
0x3D60	0x00000000 ;_HandelGothic_BT21x22_Regular+1404
0x3D64	0x00000000 ;_HandelGothic_BT21x22_Regular+1408
0x3D68	0x00000000 ;_HandelGothic_BT21x22_Regular+1412
0x3D6C	0x00000000 ;_HandelGothic_BT21x22_Regular+1416
0x3D70	0x1FFC0000 ;_HandelGothic_BT21x22_Regular+1420
0x3D74	0x00001FFC ;_HandelGothic_BT21x22_Regular+1424
0x3D78	0x1FFC0000 ;_HandelGothic_BT21x22_Regular+1428
0x3D7C	0x00001FFC ;_HandelGothic_BT21x22_Regular+1432
0x3D80	0x00000000 ;_HandelGothic_BT21x22_Regular+1436
0x3D84	0x00000000 ;_HandelGothic_BT21x22_Regular+1440
0x3D88	0x00000000 ;_HandelGothic_BT21x22_Regular+1444
0x3D8C	0x00000000 ;_HandelGothic_BT21x22_Regular+1448
0x3D90	0x00000000 ;_HandelGothic_BT21x22_Regular+1452
0x3D94	0x00000000 ;_HandelGothic_BT21x22_Regular+1456
0x3D98	0x00040000 ;_HandelGothic_BT21x22_Regular+1460
0x3D9C	0x00F8003C ;_HandelGothic_BT21x22_Regular+1464
0x3DA0	0x1F0003E0 ;_HandelGothic_BT21x22_Regular+1468
0x3DA4	0x1F001C00 ;_HandelGothic_BT21x22_Regular+1472
0x3DA8	0x00F803E0 ;_HandelGothic_BT21x22_Regular+1476
0x3DAC	0x0004003C ;_HandelGothic_BT21x22_Regular+1480
0x3DB0	0x00000000 ;_HandelGothic_BT21x22_Regular+1484
0x3DB4	0x00000000 ;_HandelGothic_BT21x22_Regular+1488
0x3DB8	0x00000000 ;_HandelGothic_BT21x22_Regular+1492
0x3DBC	0x00000000 ;_HandelGothic_BT21x22_Regular+1496
0x3DC0	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+1500
0x3DC4	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1504
0x3DC8	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1508
0x3DCC	0x07FC0FF8 ;_HandelGothic_BT21x22_Regular+1512
0x3DD0	0x000E001E ;_HandelGothic_BT21x22_Regular+1516
0x3DD4	0x0000000E ;_HandelGothic_BT21x22_Regular+1520
0x3DD8	0x000E000E ;_HandelGothic_BT21x22_Regular+1524
0x3DDC	0x00000000 ;_HandelGothic_BT21x22_Regular+1528
0x3DE0	0x00000000 ;_HandelGothic_BT21x22_Regular+1532
0x3DE4	0x00000000 ;_HandelGothic_BT21x22_Regular+1536
0x3DE8	0x00000000 ;_HandelGothic_BT21x22_Regular+1540
0x3DEC	0x00000000 ;_HandelGothic_BT21x22_Regular+1544
0x3DF0	0xE0001F80 ;_HandelGothic_BT21x22_Regular+1548
0x3DF4	0xE070007F ;_HandelGothic_BT21x22_Regular+1552
0x3DF8	0x01803800 ;_HandelGothic_BT21x22_Regular+1556
0x3DFC	0xCC03B79C ;_HandelGothic_BT21x22_Regular+1560
0x3E00	0x18C60317 ;_HandelGothic_BT21x22_Regular+1564
0x3E04	0x03186603 ;_HandelGothic_BT21x22_Regular+1568
0x3E08	0x66031866 ;_HandelGothic_BT21x22_Regular+1572
0x3E0C	0xCC66018C ;_HandelGothic_BT21x22_Regular+1576
0x3E10	0x00FBE601 ;_HandelGothic_BT21x22_Regular+1580
0x3E14	0x1C0079CC ;_HandelGothic_BT21x22_Regular+1584
0x3E18	0xE0780000 ;_HandelGothic_BT21x22_Regular+1588
0x3E1C	0x003FF000 ;_HandelGothic_BT21x22_Regular+1592
0x3E20	0x00000FC0 ;_HandelGothic_BT21x22_Regular+1596
0x3E24	0x00000000 ;_HandelGothic_BT21x22_Regular+1600
0x3E28	0x00000000 ;_HandelGothic_BT21x22_Regular+1604
0x3E2C	0x01E00000 ;_HandelGothic_BT21x22_Regular+1608
0x3E30	0x03E003E0 ;_HandelGothic_BT21x22_Regular+1612
0x3E34	0x073003F0 ;_HandelGothic_BT21x22_Regular+1616
0x3E38	0x0E380738 ;_HandelGothic_BT21x22_Regular+1620
0x3E3C	0x1FFC0E18 ;_HandelGothic_BT21x22_Regular+1624
0x3E40	0x1C0E1FFC ;_HandelGothic_BT21x22_Regular+1628
0x3E44	0x3806380E ;_HandelGothic_BT21x22_Regular+1632
0x3E48	0x00007807 ;_HandelGothic_BT21x22_Regular+1636
0x3E4C	0x00000000 ;_HandelGothic_BT21x22_Regular+1640
0x3E50	0x00000000 ;_HandelGothic_BT21x22_Regular+1644
0x3E54	0x00000000 ;_HandelGothic_BT21x22_Regular+1648
0x3E58	0x07FE0000 ;_HandelGothic_BT21x22_Regular+1652
0x3E5C	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1656
0x3E60	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+1660
0x3E64	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1664
0x3E68	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1668
0x3E6C	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+1672
0x3E70	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1676
0x3E74	0x000007FE ;_HandelGothic_BT21x22_Regular+1680
0x3E78	0x00000000 ;_HandelGothic_BT21x22_Regular+1684
0x3E7C	0x00000000 ;_HandelGothic_BT21x22_Regular+1688
0x3E80	0x00000000 ;_HandelGothic_BT21x22_Regular+1692
0x3E84	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1696
0x3E88	0x001C0FF8 ;_HandelGothic_BT21x22_Regular+1700
0x3E8C	0x000E001C ;_HandelGothic_BT21x22_Regular+1704
0x3E90	0x000E000E ;_HandelGothic_BT21x22_Regular+1708
0x3E94	0x000E000E ;_HandelGothic_BT21x22_Regular+1712
0x3E98	0x000C000E ;_HandelGothic_BT21x22_Regular+1716
0x3E9C	0x0FF8001C ;_HandelGothic_BT21x22_Regular+1720
0x3EA0	0x00000FF0 ;_HandelGothic_BT21x22_Regular+1724
0x3EA4	0x00000000 ;_HandelGothic_BT21x22_Regular+1728
0x3EA8	0x00000000 ;_HandelGothic_BT21x22_Regular+1732
0x3EAC	0x00000000 ;_HandelGothic_BT21x22_Regular+1736
0x3EB0	0x07FE0000 ;_HandelGothic_BT21x22_Regular+1740
0x3EB4	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1744
0x3EB8	0x380E1C0E ;_HandelGothic_BT21x22_Regular+1748
0x3EBC	0x380E380E ;_HandelGothic_BT21x22_Regular+1752
0x3EC0	0x380E380E ;_HandelGothic_BT21x22_Regular+1756
0x3EC4	0x1C0E380E ;_HandelGothic_BT21x22_Regular+1760
0x3EC8	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1764
0x3ECC	0x000007FE ;_HandelGothic_BT21x22_Regular+1768
0x3ED0	0x00000000 ;_HandelGothic_BT21x22_Regular+1772
0x3ED4	0x00000000 ;_HandelGothic_BT21x22_Regular+1776
0x3ED8	0x00000000 ;_HandelGothic_BT21x22_Regular+1780
0x3EDC	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1784
0x3EE0	0x001C0FF8 ;_HandelGothic_BT21x22_Regular+1788
0x3EE4	0x000E001C ;_HandelGothic_BT21x22_Regular+1792
0x3EE8	0x0FFE000E ;_HandelGothic_BT21x22_Regular+1796
0x3EEC	0x000E0FFE ;_HandelGothic_BT21x22_Regular+1800
0x3EF0	0x000C000E ;_HandelGothic_BT21x22_Regular+1804
0x3EF4	0x0FF8001C ;_HandelGothic_BT21x22_Regular+1808
0x3EF8	0x00000FF0 ;_HandelGothic_BT21x22_Regular+1812
0x3EFC	0x00000000 ;_HandelGothic_BT21x22_Regular+1816
0x3F00	0x00000000 ;_HandelGothic_BT21x22_Regular+1820
0x3F04	0x00000000 ;_HandelGothic_BT21x22_Regular+1824
0x3F08	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1828
0x3F0C	0x001C0FFC ;_HandelGothic_BT21x22_Regular+1832
0x3F10	0x000E000E ;_HandelGothic_BT21x22_Regular+1836
0x3F14	0x0FFE000E ;_HandelGothic_BT21x22_Regular+1840
0x3F18	0x000E0FFE ;_HandelGothic_BT21x22_Regular+1844
0x3F1C	0x000E000E ;_HandelGothic_BT21x22_Regular+1848
0x3F20	0x000E000E ;_HandelGothic_BT21x22_Regular+1852
0x3F24	0x0000000E ;_HandelGothic_BT21x22_Regular+1856
0x3F28	0x00000000 ;_HandelGothic_BT21x22_Regular+1860
0x3F2C	0x00000000 ;_HandelGothic_BT21x22_Regular+1864
0x3F30	0x00000000 ;_HandelGothic_BT21x22_Regular+1868
0x3F34	0x3FF00000 ;_HandelGothic_BT21x22_Regular+1872
0x3F38	0x003C3FF8 ;_HandelGothic_BT21x22_Regular+1876
0x3F3C	0x000E001C ;_HandelGothic_BT21x22_Regular+1880
0x3F40	0x3F8E000E ;_HandelGothic_BT21x22_Regular+1884
0x3F44	0x380E3F8E ;_HandelGothic_BT21x22_Regular+1888
0x3F48	0x381C380E ;_HandelGothic_BT21x22_Regular+1892
0x3F4C	0x3FF8383C ;_HandelGothic_BT21x22_Regular+1896
0x3F50	0x00003FF0 ;_HandelGothic_BT21x22_Regular+1900
0x3F54	0x00000000 ;_HandelGothic_BT21x22_Regular+1904
0x3F58	0x00000000 ;_HandelGothic_BT21x22_Regular+1908
0x3F5C	0x00000000 ;_HandelGothic_BT21x22_Regular+1912
0x3F60	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+1916
0x3F64	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1920
0x3F68	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1924
0x3F6C	0x0FFE0E0E ;_HandelGothic_BT21x22_Regular+1928
0x3F70	0x0E0E0FFE ;_HandelGothic_BT21x22_Regular+1932
0x3F74	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1936
0x3F78	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1940
0x3F7C	0x00000E0E ;_HandelGothic_BT21x22_Regular+1944
0x3F80	0x00000000 ;_HandelGothic_BT21x22_Regular+1948
0x3F84	0x00000000 ;_HandelGothic_BT21x22_Regular+1952
0x3F88	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+1956
0x3F8C	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1960
0x3F90	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1964
0x3F94	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1968
0x3F98	0x00000000 ;_HandelGothic_BT21x22_Regular+1972
0x3F9C	0x00000000 ;_HandelGothic_BT21x22_Regular+1976
0x3FA0	0x00000000 ;_HandelGothic_BT21x22_Regular+1980
0x3FA4	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1984
0x3FA8	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1988
0x3FAC	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1992
0x3FB0	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1996
0x3FB4	0x01C001C0 ;_HandelGothic_BT21x22_Regular+2000
0x3FB8	0x01E001C0 ;_HandelGothic_BT21x22_Regular+2004
0x3FBC	0x007F00FF ;_HandelGothic_BT21x22_Regular+2008
0x3FC0	0x00000000 ;_HandelGothic_BT21x22_Regular+2012
0x3FC4	0x00000000 ;_HandelGothic_BT21x22_Regular+2016
0x3FC8	0x00000000 ;_HandelGothic_BT21x22_Regular+2020
0x3FCC	0x00000000 ;_HandelGothic_BT21x22_Regular+2024
0x3FD0	0x0F0E1E0E ;_HandelGothic_BT21x22_Regular+2028
0x3FD4	0x038E078E ;_HandelGothic_BT21x22_Regular+2032
0x3FD8	0x00EE01CE ;_HandelGothic_BT21x22_Regular+2036
0x3FDC	0x00FE00FE ;_HandelGothic_BT21x22_Regular+2040
0x3FE0	0x01CE01EE ;_HandelGothic_BT21x22_Regular+2044
0x3FE4	0x078E038E ;_HandelGothic_BT21x22_Regular+2048
0x3FE8	0x1E0E0F0E ;_HandelGothic_BT21x22_Regular+2052
0x3FEC	0x00000000 ;_HandelGothic_BT21x22_Regular+2056
0x3FF0	0x00000000 ;_HandelGothic_BT21x22_Regular+2060
0x3FF4	0x00000000 ;_HandelGothic_BT21x22_Regular+2064
0x3FF8	0x00000000 ;_HandelGothic_BT21x22_Regular+2068
0x3FFC	0x000E000E ;_HandelGothic_BT21x22_Regular+2072
0x4000	0x000E000E ;_HandelGothic_BT21x22_Regular+2076
0x4004	0x000E000E ;_HandelGothic_BT21x22_Regular+2080
0x4008	0x000E000E ;_HandelGothic_BT21x22_Regular+2084
0x400C	0x000E000E ;_HandelGothic_BT21x22_Regular+2088
0x4010	0x001E000E ;_HandelGothic_BT21x22_Regular+2092
0x4014	0x03F803FC ;_HandelGothic_BT21x22_Regular+2096
0x4018	0x00000000 ;_HandelGothic_BT21x22_Regular+2100
0x401C	0x00000000 ;_HandelGothic_BT21x22_Regular+2104
0x4020	0x00000000 ;_HandelGothic_BT21x22_Regular+2108
0x4024	0x00000000 ;_HandelGothic_BT21x22_Regular+2112
0x4028	0xF83EF01E ;_HandelGothic_BT21x22_Regular+2116
0x402C	0xF83EF83E ;_HandelGothic_BT21x22_Regular+2120
0x4030	0xFC7EFC7E ;_HandelGothic_BT21x22_Regular+2124
0x4034	0xEE6EEC6E ;_HandelGothic_BT21x22_Regular+2128
0x4038	0xE6CEEEEE ;_HandelGothic_BT21x22_Regular+2132
0x403C	0xE7CEE6CE ;_HandelGothic_BT21x22_Regular+2136
0x4040	0xE38EE38E ;_HandelGothic_BT21x22_Regular+2140
0x4044	0x00000000 ;_HandelGothic_BT21x22_Regular+2144
0x4048	0x00000000 ;_HandelGothic_BT21x22_Regular+2148
0x404C	0x00000000 ;_HandelGothic_BT21x22_Regular+2152
0x4050	0x00000000 ;_HandelGothic_BT21x22_Regular+2156
0x4054	0x1C1E1C1E ;_HandelGothic_BT21x22_Regular+2160
0x4058	0x1C7E1C3E ;_HandelGothic_BT21x22_Regular+2164
0x405C	0x1CEE1C7E ;_HandelGothic_BT21x22_Regular+2168
0x4060	0x1DCE1CCE ;_HandelGothic_BT21x22_Regular+2172
0x4064	0x1F8E1D8E ;_HandelGothic_BT21x22_Regular+2176
0x4068	0x1F0E1F0E ;_HandelGothic_BT21x22_Regular+2180
0x406C	0x1E0E1E0E ;_HandelGothic_BT21x22_Regular+2184
0x4070	0x00000000 ;_HandelGothic_BT21x22_Regular+2188
0x4074	0x00000000 ;_HandelGothic_BT21x22_Regular+2192
0x4078	0x00000000 ;_HandelGothic_BT21x22_Regular+2196
0x407C	0x00000000 ;_HandelGothic_BT21x22_Regular+2200
0x4080	0x1FF807E0 ;_HandelGothic_BT21x22_Regular+2204
0x4084	0x381C3C3C ;_HandelGothic_BT21x22_Regular+2208
0x4088	0x700E700E ;_HandelGothic_BT21x22_Regular+2212
0x408C	0x700E700E ;_HandelGothic_BT21x22_Regular+2216
0x4090	0x700E700E ;_HandelGothic_BT21x22_Regular+2220
0x4094	0x3C3C381C ;_HandelGothic_BT21x22_Regular+2224
0x4098	0x07E01FF8 ;_HandelGothic_BT21x22_Regular+2228
0x409C	0x00000000 ;_HandelGothic_BT21x22_Regular+2232
0x40A0	0x00000000 ;_HandelGothic_BT21x22_Regular+2236
0x40A4	0x00000000 ;_HandelGothic_BT21x22_Regular+2240
0x40A8	0x00000000 ;_HandelGothic_BT21x22_Regular+2244
0x40AC	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+2248
0x40B0	0x1C0E1E0E ;_HandelGothic_BT21x22_Regular+2252
0x40B4	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2256
0x40B8	0x0FFE1E0E ;_HandelGothic_BT21x22_Regular+2260
0x40BC	0x000E07FE ;_HandelGothic_BT21x22_Regular+2264
0x40C0	0x000E000E ;_HandelGothic_BT21x22_Regular+2268
0x40C4	0x000E000E ;_HandelGothic_BT21x22_Regular+2272
0x40C8	0x00000000 ;_HandelGothic_BT21x22_Regular+2276
0x40CC	0x00000000 ;_HandelGothic_BT21x22_Regular+2280
0x40D0	0x00000000 ;_HandelGothic_BT21x22_Regular+2284
0x40D4	0x00000000 ;_HandelGothic_BT21x22_Regular+2288
0x40D8	0x1FF807E0 ;_HandelGothic_BT21x22_Regular+2292
0x40DC	0x381C3C3C ;_HandelGothic_BT21x22_Regular+2296
0x40E0	0x700E700E ;_HandelGothic_BT21x22_Regular+2300
0x40E4	0x700E700E ;_HandelGothic_BT21x22_Regular+2304
0x40E8	0x700E700E ;_HandelGothic_BT21x22_Regular+2308
0x40EC	0x3C3C781C ;_HandelGothic_BT21x22_Regular+2312
0x40F0	0xF7E03FF8 ;_HandelGothic_BT21x22_Regular+2316
0x40F4	0x00000000 ;_HandelGothic_BT21x22_Regular+2320
0x40F8	0x00000000 ;_HandelGothic_BT21x22_Regular+2324
0x40FC	0x00000000 ;_HandelGothic_BT21x22_Regular+2328
0x4100	0x00000000 ;_HandelGothic_BT21x22_Regular+2332
0x4104	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+2336
0x4108	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2340
0x410C	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2344
0x4110	0x07FE0FFE ;_HandelGothic_BT21x22_Regular+2348
0x4114	0x070E070E ;_HandelGothic_BT21x22_Regular+2352
0x4118	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+2356
0x411C	0x3C0E1C0E ;_HandelGothic_BT21x22_Regular+2360
0x4120	0x00000000 ;_HandelGothic_BT21x22_Regular+2364
0x4124	0x00000000 ;_HandelGothic_BT21x22_Regular+2368
0x4128	0x00000000 ;_HandelGothic_BT21x22_Regular+2372
0x412C	0x00000000 ;_HandelGothic_BT21x22_Regular+2376
0x4130	0x1FFC1FF8 ;_HandelGothic_BT21x22_Regular+2380
0x4134	0x000E001E ;_HandelGothic_BT21x22_Regular+2384
0x4138	0x000E000E ;_HandelGothic_BT21x22_Regular+2388
0x413C	0x1FF80FFC ;_HandelGothic_BT21x22_Regular+2392
0x4140	0x38003800 ;_HandelGothic_BT21x22_Regular+2396
0x4144	0x38003800 ;_HandelGothic_BT21x22_Regular+2400
0x4148	0x0FFC1FFC ;_HandelGothic_BT21x22_Regular+2404
0x414C	0x00000000 ;_HandelGothic_BT21x22_Regular+2408
0x4150	0x00000000 ;_HandelGothic_BT21x22_Regular+2412
0x4154	0x00000000 ;_HandelGothic_BT21x22_Regular+2416
0x4158	0x00000000 ;_HandelGothic_BT21x22_Regular+2420
0x415C	0x07FF07FF ;_HandelGothic_BT21x22_Regular+2424
0x4160	0x00700070 ;_HandelGothic_BT21x22_Regular+2428
0x4164	0x00700070 ;_HandelGothic_BT21x22_Regular+2432
0x4168	0x00700070 ;_HandelGothic_BT21x22_Regular+2436
0x416C	0x00700070 ;_HandelGothic_BT21x22_Regular+2440
0x4170	0x00700070 ;_HandelGothic_BT21x22_Regular+2444
0x4174	0x00700070 ;_HandelGothic_BT21x22_Regular+2448
0x4178	0x00000000 ;_HandelGothic_BT21x22_Regular+2452
0x417C	0x00000000 ;_HandelGothic_BT21x22_Regular+2456
0x4180	0x00000000 ;_HandelGothic_BT21x22_Regular+2460
0x4184	0x00000000 ;_HandelGothic_BT21x22_Regular+2464
0x4188	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2468
0x418C	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2472
0x4190	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2476
0x4194	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2480
0x4198	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2484
0x419C	0x1E1E1C0E ;_HandelGothic_BT21x22_Regular+2488
0x41A0	0x03F00FFC ;_HandelGothic_BT21x22_Regular+2492
0x41A4	0x00000000 ;_HandelGothic_BT21x22_Regular+2496
0x41A8	0x00000000 ;_HandelGothic_BT21x22_Regular+2500
0x41AC	0x00000000 ;_HandelGothic_BT21x22_Regular+2504
0x41B0	0x00000000 ;_HandelGothic_BT21x22_Regular+2508
0x41B4	0x1C073807 ;_HandelGothic_BT21x22_Regular+2512
0x41B8	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+2516
0x41BC	0x0F1E0E0E ;_HandelGothic_BT21x22_Regular+2520
0x41C0	0x071C071C ;_HandelGothic_BT21x22_Regular+2524
0x41C4	0x03B803B8 ;_HandelGothic_BT21x22_Regular+2528
0x41C8	0x01F003F8 ;_HandelGothic_BT21x22_Regular+2532
0x41CC	0x00E001F0 ;_HandelGothic_BT21x22_Regular+2536
0x41D0	0x00000000 ;_HandelGothic_BT21x22_Regular+2540
0x41D4	0x00000000 ;_HandelGothic_BT21x22_Regular+2544
0x41D8	0x00000000 ;_HandelGothic_BT21x22_Regular+2548
0x41DC	0x00000000 ;_HandelGothic_BT21x22_Regular+2552
0x41E0	0x00000000 ;_HandelGothic_BT21x22_Regular+2556
0x41E4	0x071C0E07 ;_HandelGothic_BT21x22_Regular+2560
0x41E8	0x1F061C0F ;_HandelGothic_BT21x22_Regular+2564
0x41EC	0x0E1F0E0E ;_HandelGothic_BT21x22_Regular+2568
0x41F0	0x8C0E1B0E ;_HandelGothic_BT21x22_Regular+2572
0x41F4	0x3B9C063B ;_HandelGothic_BT21x22_Regular+2576
0x41F8	0x07399C07 ;_HandelGothic_BT21x22_Regular+2580
0x41FC	0xF807319C ;_HandelGothic_BT21x22_Regular+2584
0x4200	0xF1F803F1 ;_HandelGothic_BT21x22_Regular+2588
0x4204	0x03F1F803 ;_HandelGothic_BT21x22_Regular+2592
0x4208	0xF001E0F0 ;_HandelGothic_BT21x22_Regular+2596
0x420C	0x000001E0 ;_HandelGothic_BT21x22_Regular+2600
0x4210	0x00000000 ;_HandelGothic_BT21x22_Regular+2604
0x4214	0x00000000 ;_HandelGothic_BT21x22_Regular+2608
0x4218	0x00000000 ;_HandelGothic_BT21x22_Regular+2612
0x421C	0x00000000 ;_HandelGothic_BT21x22_Regular+2616
0x4220	0x1E0F0000 ;_HandelGothic_BT21x22_Regular+2620
0x4224	0x071C0F0E ;_HandelGothic_BT21x22_Regular+2624
0x4228	0x03F803BC ;_HandelGothic_BT21x22_Regular+2628
0x422C	0x00F001F0 ;_HandelGothic_BT21x22_Regular+2632
0x4230	0x01F001F0 ;_HandelGothic_BT21x22_Regular+2636
0x4234	0x07BC03B8 ;_HandelGothic_BT21x22_Regular+2640
0x4238	0x0F0E071C ;_HandelGothic_BT21x22_Regular+2644
0x423C	0x00001E0F ;_HandelGothic_BT21x22_Regular+2648
0x4240	0x00000000 ;_HandelGothic_BT21x22_Regular+2652
0x4244	0x00000000 ;_HandelGothic_BT21x22_Regular+2656
0x4248	0x00000000 ;_HandelGothic_BT21x22_Regular+2660
0x424C	0x0F030000 ;_HandelGothic_BT21x22_Regular+2664
0x4250	0x038E0707 ;_HandelGothic_BT21x22_Regular+2668
0x4254	0x01DC038E ;_HandelGothic_BT21x22_Regular+2672
0x4258	0x00F800F8 ;_HandelGothic_BT21x22_Regular+2676
0x425C	0x00700070 ;_HandelGothic_BT21x22_Regular+2680
0x4260	0x00700070 ;_HandelGothic_BT21x22_Regular+2684
0x4264	0x00700070 ;_HandelGothic_BT21x22_Regular+2688
0x4268	0x00000070 ;_HandelGothic_BT21x22_Regular+2692
0x426C	0x00000000 ;_HandelGothic_BT21x22_Regular+2696
0x4270	0x00000000 ;_HandelGothic_BT21x22_Regular+2700
0x4274	0x00000000 ;_HandelGothic_BT21x22_Regular+2704
0x4278	0x1FFE0000 ;_HandelGothic_BT21x22_Regular+2708
0x427C	0x1E001FFE ;_HandelGothic_BT21x22_Regular+2712
0x4280	0x07800F00 ;_HandelGothic_BT21x22_Regular+2716
0x4284	0x01E003C0 ;_HandelGothic_BT21x22_Regular+2720
0x4288	0x00F001E0 ;_HandelGothic_BT21x22_Regular+2724
0x428C	0x003C0078 ;_HandelGothic_BT21x22_Regular+2728
0x4290	0x1FFE001E ;_HandelGothic_BT21x22_Regular+2732
0x4294	0x00001FFE ;_HandelGothic_BT21x22_Regular+2736
0x4298	0x00000000 ;_HandelGothic_BT21x22_Regular+2740
0x429C	0x00000000 ;_HandelGothic_BT21x22_Regular+2744
0x42A0	0x3E3E0000 ;_HandelGothic_BT21x22_Regular+2748
0x42A4	0x06060606 ;_HandelGothic_BT21x22_Regular+2752
0x42A8	0x06060606 ;_HandelGothic_BT21x22_Regular+2756
0x42AC	0x06060606 ;_HandelGothic_BT21x22_Regular+2760
0x42B0	0x00003E3E ;_HandelGothic_BT21x22_Regular+2764
0x42B4	0x00000000 ;_HandelGothic_BT21x22_Regular+2768
0x42B8	0x06020203 ;_HandelGothic_BT21x22_Regular+2772
0x42BC	0x08080C04 ;_HandelGothic_BT21x22_Regular+2776
0x42C0	0x20301010 ;_HandelGothic_BT21x22_Regular+2780
0x42C4	0xC0404060 ;_HandelGothic_BT21x22_Regular+2784
0x42C8	0x00000000 ;_HandelGothic_BT21x22_Regular+2788
0x42CC	0x1F1F0000 ;_HandelGothic_BT21x22_Regular+2792
0x42D0	0x18181818 ;_HandelGothic_BT21x22_Regular+2796
0x42D4	0x18181818 ;_HandelGothic_BT21x22_Regular+2800
0x42D8	0x18181818 ;_HandelGothic_BT21x22_Regular+2804
0x42DC	0x00001F1F ;_HandelGothic_BT21x22_Regular+2808
0x42E0	0x00000000 ;_HandelGothic_BT21x22_Regular+2812
0x42E4	0x00000000 ;_HandelGothic_BT21x22_Regular+2816
0x42E8	0x0F800700 ;_HandelGothic_BT21x22_Regular+2820
0x42EC	0x38E01DC0 ;_HandelGothic_BT21x22_Regular+2824
0x42F0	0x00007070 ;_HandelGothic_BT21x22_Regular+2828
0x42F4	0x00000000 ;_HandelGothic_BT21x22_Regular+2832
0x42F8	0x00000000 ;_HandelGothic_BT21x22_Regular+2836
0x42FC	0x00000000 ;_HandelGothic_BT21x22_Regular+2840
0x4300	0x00000000 ;_HandelGothic_BT21x22_Regular+2844
0x4304	0x00000000 ;_HandelGothic_BT21x22_Regular+2848
0x4308	0x00000000 ;_HandelGothic_BT21x22_Regular+2852
0x430C	0x00000000 ;_HandelGothic_BT21x22_Regular+2856
0x4310	0x00000000 ;_HandelGothic_BT21x22_Regular+2860
0x4314	0x00000000 ;_HandelGothic_BT21x22_Regular+2864
0x4318	0x00000000 ;_HandelGothic_BT21x22_Regular+2868
0x431C	0x00000000 ;_HandelGothic_BT21x22_Regular+2872
0x4320	0x00000000 ;_HandelGothic_BT21x22_Regular+2876
0x4324	0x00000000 ;_HandelGothic_BT21x22_Regular+2880
0x4328	0x00000000 ;_HandelGothic_BT21x22_Regular+2884
0x432C	0x00000000 ;_HandelGothic_BT21x22_Regular+2888
0x4330	0x00000000 ;_HandelGothic_BT21x22_Regular+2892
0x4334	0x03FF0000 ;_HandelGothic_BT21x22_Regular+2896
0x4338	0x00000000 ;_HandelGothic_BT21x22_Regular+2900
0x433C	0x0060301C ;_HandelGothic_BT21x22_Regular+2904
0x4340	0x00000000 ;_HandelGothic_BT21x22_Regular+2908
0x4344	0x00000000 ;_HandelGothic_BT21x22_Regular+2912
0x4348	0x00000000 ;_HandelGothic_BT21x22_Regular+2916
0x434C	0x00000000 ;_HandelGothic_BT21x22_Regular+2920
0x4350	0x00000000 ;_HandelGothic_BT21x22_Regular+2924
0x4354	0x00000000 ;_HandelGothic_BT21x22_Regular+2928
0x4358	0x00000000 ;_HandelGothic_BT21x22_Regular+2932
0x435C	0x01FC0000 ;_HandelGothic_BT21x22_Regular+2936
0x4360	0x070003FC ;_HandelGothic_BT21x22_Regular+2940
0x4364	0x07FC0700 ;_HandelGothic_BT21x22_Regular+2944
0x4368	0x070E07FE ;_HandelGothic_BT21x22_Regular+2948
0x436C	0x07FE070E ;_HandelGothic_BT21x22_Regular+2952
0x4370	0x000007FC ;_HandelGothic_BT21x22_Regular+2956
0x4374	0x00000000 ;_HandelGothic_BT21x22_Regular+2960
0x4378	0x00000000 ;_HandelGothic_BT21x22_Regular+2964
0x437C	0x00000000 ;_HandelGothic_BT21x22_Regular+2968
0x4380	0x000E0000 ;_HandelGothic_BT21x22_Regular+2972
0x4384	0x000E000E ;_HandelGothic_BT21x22_Regular+2976
0x4388	0x01FE000E ;_HandelGothic_BT21x22_Regular+2980
0x438C	0x078E03FE ;_HandelGothic_BT21x22_Regular+2984
0x4390	0x070E070E ;_HandelGothic_BT21x22_Regular+2988
0x4394	0x070E070E ;_HandelGothic_BT21x22_Regular+2992
0x4398	0x03FE038E ;_HandelGothic_BT21x22_Regular+2996
0x439C	0x000001FE ;_HandelGothic_BT21x22_Regular+3000
0x43A0	0x00000000 ;_HandelGothic_BT21x22_Regular+3004
0x43A4	0x00000000 ;_HandelGothic_BT21x22_Regular+3008
0x43A8	0x00000000 ;_HandelGothic_BT21x22_Regular+3012
0x43AC	0x00000000 ;_HandelGothic_BT21x22_Regular+3016
0x43B0	0x00000000 ;_HandelGothic_BT21x22_Regular+3020
0x43B4	0x03F00000 ;_HandelGothic_BT21x22_Regular+3024
0x43B8	0x001C03FC ;_HandelGothic_BT21x22_Regular+3028
0x43BC	0x000E000E ;_HandelGothic_BT21x22_Regular+3032
0x43C0	0x000E000E ;_HandelGothic_BT21x22_Regular+3036
0x43C4	0x03FC001C ;_HandelGothic_BT21x22_Regular+3040
0x43C8	0x000003F0 ;_HandelGothic_BT21x22_Regular+3044
0x43CC	0x00000000 ;_HandelGothic_BT21x22_Regular+3048
0x43D0	0x00000000 ;_HandelGothic_BT21x22_Regular+3052
0x43D4	0x00000000 ;_HandelGothic_BT21x22_Regular+3056
0x43D8	0x07000000 ;_HandelGothic_BT21x22_Regular+3060
0x43DC	0x07000700 ;_HandelGothic_BT21x22_Regular+3064
0x43E0	0x07F80700 ;_HandelGothic_BT21x22_Regular+3068
0x43E4	0x071E07FC ;_HandelGothic_BT21x22_Regular+3072
0x43E8	0x070E070E ;_HandelGothic_BT21x22_Regular+3076
0x43EC	0x070E070E ;_HandelGothic_BT21x22_Regular+3080
0x43F0	0x07FC071C ;_HandelGothic_BT21x22_Regular+3084
0x43F4	0x000007F8 ;_HandelGothic_BT21x22_Regular+3088
0x43F8	0x00000000 ;_HandelGothic_BT21x22_Regular+3092
0x43FC	0x00000000 ;_HandelGothic_BT21x22_Regular+3096
0x4400	0x00000000 ;_HandelGothic_BT21x22_Regular+3100
0x4404	0x00000000 ;_HandelGothic_BT21x22_Regular+3104
0x4408	0x00000000 ;_HandelGothic_BT21x22_Regular+3108
0x440C	0x03F80000 ;_HandelGothic_BT21x22_Regular+3112
0x4410	0x000E03FC ;_HandelGothic_BT21x22_Regular+3116
0x4414	0x03FE000E ;_HandelGothic_BT21x22_Regular+3120
0x4418	0x000E03FE ;_HandelGothic_BT21x22_Regular+3124
0x441C	0x03FC000E ;_HandelGothic_BT21x22_Regular+3128
0x4420	0x000003F8 ;_HandelGothic_BT21x22_Regular+3132
0x4424	0x00000000 ;_HandelGothic_BT21x22_Regular+3136
0x4428	0x00000000 ;_HandelGothic_BT21x22_Regular+3140
0x442C	0xFCF80000 ;_HandelGothic_BT21x22_Regular+3144
0x4430	0xFFFF1C1C ;_HandelGothic_BT21x22_Regular+3148
0x4434	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3152
0x4438	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3156
0x443C	0x00000000 ;_HandelGothic_BT21x22_Regular+3160
0x4440	0x00000000 ;_HandelGothic_BT21x22_Regular+3164
0x4444	0x00000000 ;_HandelGothic_BT21x22_Regular+3168
0x4448	0x00000000 ;_HandelGothic_BT21x22_Regular+3172
0x444C	0x00000000 ;_HandelGothic_BT21x22_Regular+3176
0x4450	0x07FC07F8 ;_HandelGothic_BT21x22_Regular+3180
0x4454	0x070E071C ;_HandelGothic_BT21x22_Regular+3184
0x4458	0x070E070E ;_HandelGothic_BT21x22_Regular+3188
0x445C	0x071E070E ;_HandelGothic_BT21x22_Regular+3192
0x4460	0x07F807FC ;_HandelGothic_BT21x22_Regular+3196
0x4464	0x07000700 ;_HandelGothic_BT21x22_Regular+3200
0x4468	0x01FC03FC ;_HandelGothic_BT21x22_Regular+3204
0x446C	0x00000000 ;_HandelGothic_BT21x22_Regular+3208
0x4470	0x00000000 ;_HandelGothic_BT21x22_Regular+3212
0x4474	0x000E000E ;_HandelGothic_BT21x22_Regular+3216
0x4478	0x000E000E ;_HandelGothic_BT21x22_Regular+3220
0x447C	0x03FE01FE ;_HandelGothic_BT21x22_Regular+3224
0x4480	0x038E038E ;_HandelGothic_BT21x22_Regular+3228
0x4484	0x038E038E ;_HandelGothic_BT21x22_Regular+3232
0x4488	0x038E038E ;_HandelGothic_BT21x22_Regular+3236
0x448C	0x038E038E ;_HandelGothic_BT21x22_Regular+3240
0x4490	0x00000000 ;_HandelGothic_BT21x22_Regular+3244
0x4494	0x00000000 ;_HandelGothic_BT21x22_Regular+3248
0x4498	0x00000000 ;_HandelGothic_BT21x22_Regular+3252
0x449C	0x000E0E00 ;_HandelGothic_BT21x22_Regular+3256
0x44A0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3260
0x44A4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3264
0x44A8	0x00000E0E ;_HandelGothic_BT21x22_Regular+3268
0x44AC	0x00000000 ;_HandelGothic_BT21x22_Regular+3272
0x44B0	0x0E000000 ;_HandelGothic_BT21x22_Regular+3276
0x44B4	0x0E0E000E ;_HandelGothic_BT21x22_Regular+3280
0x44B8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3284
0x44BC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3288
0x44C0	0x07070E0E ;_HandelGothic_BT21x22_Regular+3292
0x44C4	0x00000000 ;_HandelGothic_BT21x22_Regular+3296
0x44C8	0x00000000 ;_HandelGothic_BT21x22_Regular+3300
0x44CC	0x000E000E ;_HandelGothic_BT21x22_Regular+3304
0x44D0	0x000E000E ;_HandelGothic_BT21x22_Regular+3308
0x44D4	0x038E070E ;_HandelGothic_BT21x22_Regular+3312
0x44D8	0x00EE01CE ;_HandelGothic_BT21x22_Regular+3316
0x44DC	0x007E007E ;_HandelGothic_BT21x22_Regular+3320
0x44E0	0x01CE00EE ;_HandelGothic_BT21x22_Regular+3324
0x44E4	0x078E038E ;_HandelGothic_BT21x22_Regular+3328
0x44E8	0x00000000 ;_HandelGothic_BT21x22_Regular+3332
0x44EC	0x00000000 ;_HandelGothic_BT21x22_Regular+3336
0x44F0	0x00000000 ;_HandelGothic_BT21x22_Regular+3340
0x44F4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3344
0x44F8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3348
0x44FC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3352
0x4500	0x00000E0E ;_HandelGothic_BT21x22_Regular+3356
0x4504	0x00000000 ;_HandelGothic_BT21x22_Regular+3360
0x4508	0x00000000 ;_HandelGothic_BT21x22_Regular+3364
0x450C	0x00000000 ;_HandelGothic_BT21x22_Regular+3368
0x4510	0x00000000 ;_HandelGothic_BT21x22_Regular+3372
0x4514	0x1FFE0000 ;_HandelGothic_BT21x22_Regular+3376
0x4518	0x39CE3FFE ;_HandelGothic_BT21x22_Regular+3380
0x451C	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3384
0x4520	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3388
0x4524	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3392
0x4528	0x000039CE ;_HandelGothic_BT21x22_Regular+3396
0x452C	0x00000000 ;_HandelGothic_BT21x22_Regular+3400
0x4530	0x00000000 ;_HandelGothic_BT21x22_Regular+3404
0x4534	0x00000000 ;_HandelGothic_BT21x22_Regular+3408
0x4538	0x00000000 ;_HandelGothic_BT21x22_Regular+3412
0x453C	0x00000000 ;_HandelGothic_BT21x22_Regular+3416
0x4540	0x01FE0000 ;_HandelGothic_BT21x22_Regular+3420
0x4544	0x038E03FE ;_HandelGothic_BT21x22_Regular+3424
0x4548	0x038E038E ;_HandelGothic_BT21x22_Regular+3428
0x454C	0x038E038E ;_HandelGothic_BT21x22_Regular+3432
0x4550	0x038E038E ;_HandelGothic_BT21x22_Regular+3436
0x4554	0x0000038E ;_HandelGothic_BT21x22_Regular+3440
0x4558	0x00000000 ;_HandelGothic_BT21x22_Regular+3444
0x455C	0x00000000 ;_HandelGothic_BT21x22_Regular+3448
0x4560	0x00000000 ;_HandelGothic_BT21x22_Regular+3452
0x4564	0x00000000 ;_HandelGothic_BT21x22_Regular+3456
0x4568	0x00000000 ;_HandelGothic_BT21x22_Regular+3460
0x456C	0x01F00000 ;_HandelGothic_BT21x22_Regular+3464
0x4570	0x071C07FC ;_HandelGothic_BT21x22_Regular+3468
0x4574	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3472
0x4578	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3476
0x457C	0x07FC071C ;_HandelGothic_BT21x22_Regular+3480
0x4580	0x000001F0 ;_HandelGothic_BT21x22_Regular+3484
0x4584	0x00000000 ;_HandelGothic_BT21x22_Regular+3488
0x4588	0x00000000 ;_HandelGothic_BT21x22_Regular+3492
0x458C	0x00000000 ;_HandelGothic_BT21x22_Regular+3496
0x4590	0x00000000 ;_HandelGothic_BT21x22_Regular+3500
0x4594	0x00000000 ;_HandelGothic_BT21x22_Regular+3504
0x4598	0x01FE0000 ;_HandelGothic_BT21x22_Regular+3508
0x459C	0x038E03FE ;_HandelGothic_BT21x22_Regular+3512
0x45A0	0x070E070E ;_HandelGothic_BT21x22_Regular+3516
0x45A4	0x070E070E ;_HandelGothic_BT21x22_Regular+3520
0x45A8	0x03FE078E ;_HandelGothic_BT21x22_Regular+3524
0x45AC	0x000E01FE ;_HandelGothic_BT21x22_Regular+3528
0x45B0	0x000E000E ;_HandelGothic_BT21x22_Regular+3532
0x45B4	0x0000000E ;_HandelGothic_BT21x22_Regular+3536
0x45B8	0x00000000 ;_HandelGothic_BT21x22_Regular+3540
0x45BC	0x00000000 ;_HandelGothic_BT21x22_Regular+3544
0x45C0	0x00000000 ;_HandelGothic_BT21x22_Regular+3548
0x45C4	0x07F80000 ;_HandelGothic_BT21x22_Regular+3552
0x45C8	0x071C07FC ;_HandelGothic_BT21x22_Regular+3556
0x45CC	0x070E070E ;_HandelGothic_BT21x22_Regular+3560
0x45D0	0x070E070E ;_HandelGothic_BT21x22_Regular+3564
0x45D4	0x07FC071E ;_HandelGothic_BT21x22_Regular+3568
0x45D8	0x070007F8 ;_HandelGothic_BT21x22_Regular+3572
0x45DC	0x07000700 ;_HandelGothic_BT21x22_Regular+3576
0x45E0	0x00000700 ;_HandelGothic_BT21x22_Regular+3580
0x45E4	0x00000000 ;_HandelGothic_BT21x22_Regular+3584
0x45E8	0xFE7E0000 ;_HandelGothic_BT21x22_Regular+3588
0x45EC	0x0E0EEEEE ;_HandelGothic_BT21x22_Regular+3592
0x45F0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3596
0x45F4	0x00000000 ;_HandelGothic_BT21x22_Regular+3600
0x45F8	0x00000000 ;_HandelGothic_BT21x22_Regular+3604
0x45FC	0x00000000 ;_HandelGothic_BT21x22_Regular+3608
0x4600	0x00000000 ;_HandelGothic_BT21x22_Regular+3612
0x4604	0x00000000 ;_HandelGothic_BT21x22_Regular+3616
0x4608	0x03FE03FC ;_HandelGothic_BT21x22_Regular+3620
0x460C	0x000E000E ;_HandelGothic_BT21x22_Regular+3624
0x4610	0x07FC03FE ;_HandelGothic_BT21x22_Regular+3628
0x4614	0x07000700 ;_HandelGothic_BT21x22_Regular+3632
0x4618	0x03FE07FE ;_HandelGothic_BT21x22_Regular+3636
0x461C	0x00000000 ;_HandelGothic_BT21x22_Regular+3640
0x4620	0x00000000 ;_HandelGothic_BT21x22_Regular+3644
0x4624	0x00000000 ;_HandelGothic_BT21x22_Regular+3648
0x4628	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3652
0x462C	0x1C1CFFFF ;_HandelGothic_BT21x22_Regular+3656
0x4630	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3660
0x4634	0x0000F8FC ;_HandelGothic_BT21x22_Regular+3664
0x4638	0x00000000 ;_HandelGothic_BT21x22_Regular+3668
0x463C	0x00000000 ;_HandelGothic_BT21x22_Regular+3672
0x4640	0x00000000 ;_HandelGothic_BT21x22_Regular+3676
0x4644	0x00000000 ;_HandelGothic_BT21x22_Regular+3680
0x4648	0x038E0000 ;_HandelGothic_BT21x22_Regular+3684
0x464C	0x038E038E ;_HandelGothic_BT21x22_Regular+3688
0x4650	0x038E038E ;_HandelGothic_BT21x22_Regular+3692
0x4654	0x038E038E ;_HandelGothic_BT21x22_Regular+3696
0x4658	0x03FE038E ;_HandelGothic_BT21x22_Regular+3700
0x465C	0x000003F8 ;_HandelGothic_BT21x22_Regular+3704
0x4660	0x00000000 ;_HandelGothic_BT21x22_Regular+3708
0x4664	0x00000000 ;_HandelGothic_BT21x22_Regular+3712
0x4668	0x00000000 ;_HandelGothic_BT21x22_Regular+3716
0x466C	0x00000000 ;_HandelGothic_BT21x22_Regular+3720
0x4670	0x00000000 ;_HandelGothic_BT21x22_Regular+3724
0x4674	0x07070000 ;_HandelGothic_BT21x22_Regular+3728
0x4678	0x038E0306 ;_HandelGothic_BT21x22_Regular+3732
0x467C	0x019C038E ;_HandelGothic_BT21x22_Regular+3736
0x4680	0x00D801DC ;_HandelGothic_BT21x22_Regular+3740
0x4684	0x00F800F8 ;_HandelGothic_BT21x22_Regular+3744
0x4688	0x00000070 ;_HandelGothic_BT21x22_Regular+3748
0x468C	0x00000000 ;_HandelGothic_BT21x22_Regular+3752
0x4690	0x00000000 ;_HandelGothic_BT21x22_Regular+3756
0x4694	0x00000000 ;_HandelGothic_BT21x22_Regular+3760
0x4698	0x00000000 ;_HandelGothic_BT21x22_Regular+3764
0x469C	0x00000000 ;_HandelGothic_BT21x22_Regular+3768
0x46A0	0x00000000 ;_HandelGothic_BT21x22_Regular+3772
0x46A4	0x00000000 ;_HandelGothic_BT21x22_Regular+3776
0x46A8	0xC3830000 ;_HandelGothic_BT21x22_Regular+3780
0x46AC	0x01C7C701 ;_HandelGothic_BT21x22_Regular+3784
0x46B0	0xC600C7C6 ;_HandelGothic_BT21x22_Regular+3788
0x46B4	0xEEEE00C6 ;_HandelGothic_BT21x22_Regular+3792
0x46B8	0x006EEC00 ;_HandelGothic_BT21x22_Regular+3796
0x46BC	0x7C006C6C ;_HandelGothic_BT21x22_Regular+3800
0x46C0	0x3C78007C ;_HandelGothic_BT21x22_Regular+3804
0x46C4	0x00383800 ;_HandelGothic_BT21x22_Regular+3808
0x46C8	0x00000000 ;_HandelGothic_BT21x22_Regular+3812
0x46CC	0x00000000 ;_HandelGothic_BT21x22_Regular+3816
0x46D0	0x00000000 ;_HandelGothic_BT21x22_Regular+3820
0x46D4	0x00000000 ;_HandelGothic_BT21x22_Regular+3824
0x46D8	0x00000000 ;_HandelGothic_BT21x22_Regular+3828
0x46DC	0x00000000 ;_HandelGothic_BT21x22_Regular+3832
0x46E0	0x00000000 ;_HandelGothic_BT21x22_Regular+3836
0x46E4	0x01CE0387 ;_HandelGothic_BT21x22_Regular+3840
0x46E8	0x00FC00FC ;_HandelGothic_BT21x22_Regular+3844
0x46EC	0x00780078 ;_HandelGothic_BT21x22_Regular+3848
0x46F0	0x00FC007C ;_HandelGothic_BT21x22_Regular+3852
0x46F4	0x038701CE ;_HandelGothic_BT21x22_Regular+3856
0x46F8	0x00000000 ;_HandelGothic_BT21x22_Regular+3860
0x46FC	0x00000000 ;_HandelGothic_BT21x22_Regular+3864
0x4700	0x00000000 ;_HandelGothic_BT21x22_Regular+3868
0x4704	0x00000000 ;_HandelGothic_BT21x22_Regular+3872
0x4708	0x00000000 ;_HandelGothic_BT21x22_Regular+3876
0x470C	0x00000000 ;_HandelGothic_BT21x22_Regular+3880
0x4710	0x038E038E ;_HandelGothic_BT21x22_Regular+3884
0x4714	0x038E038E ;_HandelGothic_BT21x22_Regular+3888
0x4718	0x038E038E ;_HandelGothic_BT21x22_Regular+3892
0x471C	0x038E038E ;_HandelGothic_BT21x22_Regular+3896
0x4720	0x03FC03FE ;_HandelGothic_BT21x22_Regular+3900
0x4724	0x03800380 ;_HandelGothic_BT21x22_Regular+3904
0x4728	0x00FE01FE ;_HandelGothic_BT21x22_Regular+3908
0x472C	0x00000000 ;_HandelGothic_BT21x22_Regular+3912
0x4730	0x00000000 ;_HandelGothic_BT21x22_Regular+3916
0x4734	0x00000000 ;_HandelGothic_BT21x22_Regular+3920
0x4738	0x00000000 ;_HandelGothic_BT21x22_Regular+3924
0x473C	0x03FE03FE ;_HandelGothic_BT21x22_Regular+3928
0x4740	0x01E003C0 ;_HandelGothic_BT21x22_Regular+3932
0x4744	0x007800F0 ;_HandelGothic_BT21x22_Regular+3936
0x4748	0x001E003C ;_HandelGothic_BT21x22_Regular+3940
0x474C	0x03FE03FE ;_HandelGothic_BT21x22_Regular+3944
0x4750	0x00000000 ;_HandelGothic_BT21x22_Regular+3948
0x4754	0x00000000 ;_HandelGothic_BT21x22_Regular+3952
0x4758	0x00000000 ;_HandelGothic_BT21x22_Regular+3956
0x475C	0x3030F0E0 ;_HandelGothic_BT21x22_Regular+3960
0x4760	0x30303030 ;_HandelGothic_BT21x22_Regular+3964
0x4764	0x30301C1C ;_HandelGothic_BT21x22_Regular+3968
0x4768	0x30303030 ;_HandelGothic_BT21x22_Regular+3972
0x476C	0x0000E0F0 ;_HandelGothic_BT21x22_Regular+3976
0x4770	0x30303000 ;_HandelGothic_BT21x22_Regular+3980
0x4774	0x30303030 ;_HandelGothic_BT21x22_Regular+3984
0x4778	0x30303030 ;_HandelGothic_BT21x22_Regular+3988
0x477C	0x30303030 ;_HandelGothic_BT21x22_Regular+3992
0x4780	0x30303030 ;_HandelGothic_BT21x22_Regular+3996
0x4784	0x00000000 ;_HandelGothic_BT21x22_Regular+4000
0x4788	0x18181E0E ;_HandelGothic_BT21x22_Regular+4004
0x478C	0x18181818 ;_HandelGothic_BT21x22_Regular+4008
0x4790	0x18187070 ;_HandelGothic_BT21x22_Regular+4012
0x4794	0x18181818 ;_HandelGothic_BT21x22_Regular+4016
0x4798	0x00000E1E ;_HandelGothic_BT21x22_Regular+4020
0x479C	0x00000000 ;_HandelGothic_BT21x22_Regular+4024
0x47A0	0x00000000 ;_HandelGothic_BT21x22_Regular+4028
0x47A4	0x00000000 ;_HandelGothic_BT21x22_Regular+4032
0x47A8	0x00000000 ;_HandelGothic_BT21x22_Regular+4036
0x47AC	0x00000000 ;_HandelGothic_BT21x22_Regular+4040
0x47B0	0x1FFC10F8 ;_HandelGothic_BT21x22_Regular+4044
0x47B4	0x00000F04 ;_HandelGothic_BT21x22_Regular+4048
0x47B8	0x00000000 ;_HandelGothic_BT21x22_Regular+4052
0x47BC	0x00000000 ;_HandelGothic_BT21x22_Regular+4056
0x47C0	0x00000000 ;_HandelGothic_BT21x22_Regular+4060
0x47C4	0x00000000 ;_HandelGothic_BT21x22_Regular+4064
0x47C8	0x00000000 ;_HandelGothic_BT21x22_Regular+4068
0x47CC	0x00000000 ;_HandelGothic_BT21x22_Regular+4072
0x47D0	0x040207FE ;_HandelGothic_BT21x22_Regular+4076
0x47D4	0x04020402 ;_HandelGothic_BT21x22_Regular+4080
0x47D8	0x04020402 ;_HandelGothic_BT21x22_Regular+4084
0x47DC	0x04020402 ;_HandelGothic_BT21x22_Regular+4088
0x47E0	0x04020402 ;_HandelGothic_BT21x22_Regular+4092
0x47E4	0x04020402 ;_HandelGothic_BT21x22_Regular+4096
0x47E8	0x04020402 ;_HandelGothic_BT21x22_Regular+4100
0x47EC	0x04020402 ;_HandelGothic_BT21x22_Regular+4104
0x47F0	0x07FE ;_HandelGothic_BT21x22_Regular+4108
; end of _HandelGothic_BT21x22_Regular
;__Lib_TFT.c,4313 :: _TFT_defaultFont [2168]
0x47F2	0x00200000 ;_TFT_defaultFont+0
0x47F6	0x0010007F ;_TFT_defaultFont+4
0x47FA	0x00018801 ;_TFT_defaultFont+8
0x47FE	0x00019803 ;_TFT_defaultFont+12
0x4802	0x0001A805 ;_TFT_defaultFont+16
0x4806	0x0001B808 ;_TFT_defaultFont+20
0x480A	0x0001C807 ;_TFT_defaultFont+24
0x480E	0x0001D80D ;_TFT_defaultFont+28
0x4812	0x0001F80A ;_TFT_defaultFont+32
0x4816	0x00021803 ;_TFT_defaultFont+36
0x481A	0x00022805 ;_TFT_defaultFont+40
0x481E	0x00023805 ;_TFT_defaultFont+44
0x4822	0x00024807 ;_TFT_defaultFont+48
0x4826	0x00025809 ;_TFT_defaultFont+52
0x482A	0x00027803 ;_TFT_defaultFont+56
0x482E	0x00028805 ;_TFT_defaultFont+60
0x4832	0x00029803 ;_TFT_defaultFont+64
0x4836	0x0002A806 ;_TFT_defaultFont+68
0x483A	0x0002B807 ;_TFT_defaultFont+72
0x483E	0x0002C807 ;_TFT_defaultFont+76
0x4842	0x0002D807 ;_TFT_defaultFont+80
0x4846	0x0002E807 ;_TFT_defaultFont+84
0x484A	0x0002F807 ;_TFT_defaultFont+88
0x484E	0x00030807 ;_TFT_defaultFont+92
0x4852	0x00031807 ;_TFT_defaultFont+96
0x4856	0x00032807 ;_TFT_defaultFont+100
0x485A	0x00033807 ;_TFT_defaultFont+104
0x485E	0x00034807 ;_TFT_defaultFont+108
0x4862	0x00035803 ;_TFT_defaultFont+112
0x4866	0x00036803 ;_TFT_defaultFont+116
0x486A	0x00037809 ;_TFT_defaultFont+120
0x486E	0x00039809 ;_TFT_defaultFont+124
0x4872	0x0003B809 ;_TFT_defaultFont+128
0x4876	0x0003D806 ;_TFT_defaultFont+132
0x487A	0x0003E809 ;_TFT_defaultFont+136
0x487E	0x00040809 ;_TFT_defaultFont+140
0x4882	0x00042807 ;_TFT_defaultFont+144
0x4886	0x00043807 ;_TFT_defaultFont+148
0x488A	0x00044808 ;_TFT_defaultFont+152
0x488E	0x00045806 ;_TFT_defaultFont+156
0x4892	0x00046806 ;_TFT_defaultFont+160
0x4896	0x00047807 ;_TFT_defaultFont+164
0x489A	0x00048808 ;_TFT_defaultFont+168
0x489E	0x00049804 ;_TFT_defaultFont+172
0x48A2	0x0004A805 ;_TFT_defaultFont+176
0x48A6	0x0004B807 ;_TFT_defaultFont+180
0x48AA	0x0004C806 ;_TFT_defaultFont+184
0x48AE	0x0004D80A ;_TFT_defaultFont+188
0x48B2	0x0004F807 ;_TFT_defaultFont+192
0x48B6	0x00050808 ;_TFT_defaultFont+196
0x48BA	0x00051807 ;_TFT_defaultFont+200
0x48BE	0x00052808 ;_TFT_defaultFont+204
0x48C2	0x00053808 ;_TFT_defaultFont+208
0x48C6	0x00054807 ;_TFT_defaultFont+212
0x48CA	0x00055806 ;_TFT_defaultFont+216
0x48CE	0x00056807 ;_TFT_defaultFont+220
0x48D2	0x00057808 ;_TFT_defaultFont+224
0x48D6	0x0005880C ;_TFT_defaultFont+228
0x48DA	0x0005A808 ;_TFT_defaultFont+232
0x48DE	0x0005B808 ;_TFT_defaultFont+236
0x48E2	0x0005C806 ;_TFT_defaultFont+240
0x48E6	0x0005D805 ;_TFT_defaultFont+244
0x48EA	0x0005E806 ;_TFT_defaultFont+248
0x48EE	0x0005F805 ;_TFT_defaultFont+252
0x48F2	0x00060809 ;_TFT_defaultFont+256
0x48F6	0x00062808 ;_TFT_defaultFont+260
0x48FA	0x00063805 ;_TFT_defaultFont+264
0x48FE	0x00064807 ;_TFT_defaultFont+268
0x4902	0x00065807 ;_TFT_defaultFont+272
0x4906	0x00066806 ;_TFT_defaultFont+276
0x490A	0x00067807 ;_TFT_defaultFont+280
0x490E	0x00068807 ;_TFT_defaultFont+284
0x4912	0x00069805 ;_TFT_defaultFont+288
0x4916	0x0006A807 ;_TFT_defaultFont+292
0x491A	0x0006B807 ;_TFT_defaultFont+296
0x491E	0x0006C802 ;_TFT_defaultFont+300
0x4922	0x0006D803 ;_TFT_defaultFont+304
0x4926	0x0006E806 ;_TFT_defaultFont+308
0x492A	0x0006F802 ;_TFT_defaultFont+312
0x492E	0x0007080A ;_TFT_defaultFont+316
0x4932	0x00072807 ;_TFT_defaultFont+320
0x4936	0x00073807 ;_TFT_defaultFont+324
0x493A	0x00074807 ;_TFT_defaultFont+328
0x493E	0x00075807 ;_TFT_defaultFont+332
0x4942	0x00076805 ;_TFT_defaultFont+336
0x4946	0x00077806 ;_TFT_defaultFont+340
0x494A	0x00078805 ;_TFT_defaultFont+344
0x494E	0x00079807 ;_TFT_defaultFont+348
0x4952	0x0007A807 ;_TFT_defaultFont+352
0x4956	0x0007B80A ;_TFT_defaultFont+356
0x495A	0x0007D806 ;_TFT_defaultFont+360
0x495E	0x0007E807 ;_TFT_defaultFont+364
0x4962	0x0007F806 ;_TFT_defaultFont+368
0x4966	0x00080806 ;_TFT_defaultFont+372
0x496A	0x00081804 ;_TFT_defaultFont+376
0x496E	0x00082806 ;_TFT_defaultFont+380
0x4972	0x0008380A ;_TFT_defaultFont+384
0x4976	0x0008580B ;_TFT_defaultFont+388
0x497A	0x00000000 ;_TFT_defaultFont+392
0x497E	0x00000000 ;_TFT_defaultFont+396
0x4982	0x00000000 ;_TFT_defaultFont+400
0x4986	0x00000000 ;_TFT_defaultFont+404
0x498A	0x00000000 ;_TFT_defaultFont+408
0x498E	0x06060606 ;_TFT_defaultFont+412
0x4992	0x06000606 ;_TFT_defaultFont+416
0x4996	0x00000006 ;_TFT_defaultFont+420
0x499A	0x1B000000 ;_TFT_defaultFont+424
0x499E	0x001B1B1B ;_TFT_defaultFont+428
0x49A2	0x00000000 ;_TFT_defaultFont+432
0x49A6	0x00000000 ;_TFT_defaultFont+436
0x49AA	0x00000000 ;_TFT_defaultFont+440
0x49AE	0xFEFE4848 ;_TFT_defaultFont+444
0x49B2	0x127F7F24 ;_TFT_defaultFont+448
0x49B6	0x00000012 ;_TFT_defaultFont+452
0x49BA	0x08080000 ;_TFT_defaultFont+456
0x49BE	0x0B0B4B3E ;_TFT_defaultFont+460
0x49C2	0x6968683E ;_TFT_defaultFont+464
0x49C6	0x0008083E ;_TFT_defaultFont+468
0x49CA	0x00000000 ;_TFT_defaultFont+472
0x49CE	0x00000000 ;_TFT_defaultFont+476
0x49D2	0x0233001E ;_TFT_defaultFont+480
0x49D6	0x00B30133 ;_TFT_defaultFont+484
0x49DA	0x19A00F5E ;_TFT_defaultFont+488
0x49DE	0x19881990 ;_TFT_defaultFont+492
0x49E2	0x00000F00 ;_TFT_defaultFont+496
0x49E6	0x00000000 ;_TFT_defaultFont+500
0x49EA	0x00000000 ;_TFT_defaultFont+504
0x49EE	0x00000000 ;_TFT_defaultFont+508
0x49F2	0x0066003C ;_TFT_defaultFont+512
0x49F6	0x00660066 ;_TFT_defaultFont+516
0x49FA	0x0366033C ;_TFT_defaultFont+520
0x49FE	0x00C601C6 ;_TFT_defaultFont+524
0x4A02	0x000003BC ;_TFT_defaultFont+528
0x4A06	0x00000000 ;_TFT_defaultFont+532
0x4A0A	0x06000000 ;_TFT_defaultFont+536
0x4A0E	0x00060606 ;_TFT_defaultFont+540
0x4A12	0x00000000 ;_TFT_defaultFont+544
0x4A16	0x00000000 ;_TFT_defaultFont+548
0x4A1A	0x18000000 ;_TFT_defaultFont+552
0x4A1E	0x06060C0C ;_TFT_defaultFont+556
0x4A22	0x06060606 ;_TFT_defaultFont+560
0x4A26	0x180C0C06 ;_TFT_defaultFont+564
0x4A2A	0x06000000 ;_TFT_defaultFont+568
0x4A2E	0x18180C0C ;_TFT_defaultFont+572
0x4A32	0x18181818 ;_TFT_defaultFont+576
0x4A36	0x060C0C18 ;_TFT_defaultFont+580
0x4A3A	0x18000000 ;_TFT_defaultFont+584
0x4A3E	0x185A3C5A ;_TFT_defaultFont+588
0x4A42	0x00000000 ;_TFT_defaultFont+592
0x4A46	0x00000000 ;_TFT_defaultFont+596
0x4A4A	0x00000000 ;_TFT_defaultFont+600
0x4A4E	0x00000000 ;_TFT_defaultFont+604
0x4A52	0x00200000 ;_TFT_defaultFont+608
0x4A56	0x00200020 ;_TFT_defaultFont+612
0x4A5A	0x002001FC ;_TFT_defaultFont+616
0x4A5E	0x00200020 ;_TFT_defaultFont+620
0x4A62	0x00000000 ;_TFT_defaultFont+624
0x4A66	0x00000000 ;_TFT_defaultFont+628
0x4A6A	0x00000000 ;_TFT_defaultFont+632
0x4A6E	0x00000000 ;_TFT_defaultFont+636
0x4A72	0x06000000 ;_TFT_defaultFont+640
0x4A76	0x00030306 ;_TFT_defaultFont+644
0x4A7A	0x00000000 ;_TFT_defaultFont+648
0x4A7E	0x00000000 ;_TFT_defaultFont+652
0x4A82	0x0000001F ;_TFT_defaultFont+656
0x4A86	0x00000000 ;_TFT_defaultFont+660
0x4A8A	0x00000000 ;_TFT_defaultFont+664
0x4A8E	0x00000000 ;_TFT_defaultFont+668
0x4A92	0x06000000 ;_TFT_defaultFont+672
0x4A96	0x00000006 ;_TFT_defaultFont+676
0x4A9A	0x20000000 ;_TFT_defaultFont+680
0x4A9E	0x08101020 ;_TFT_defaultFont+684
0x4AA2	0x02040408 ;_TFT_defaultFont+688
0x4AA6	0x00010102 ;_TFT_defaultFont+692
0x4AAA	0x00000000 ;_TFT_defaultFont+696
0x4AAE	0x6363633E ;_TFT_defaultFont+700
0x4AB2	0x63636363 ;_TFT_defaultFont+704
0x4AB6	0x0000003E ;_TFT_defaultFont+708
0x4ABA	0x00000000 ;_TFT_defaultFont+712
0x4ABE	0x18181E18 ;_TFT_defaultFont+716
0x4AC2	0x18181818 ;_TFT_defaultFont+720
0x4AC6	0x0000007E ;_TFT_defaultFont+724
0x4ACA	0x00000000 ;_TFT_defaultFont+728
0x4ACE	0x6061613E ;_TFT_defaultFont+732
0x4AD2	0x060C1830 ;_TFT_defaultFont+736
0x4AD6	0x0000007F ;_TFT_defaultFont+740
0x4ADA	0x00000000 ;_TFT_defaultFont+744
0x4ADE	0x6060613E ;_TFT_defaultFont+748
0x4AE2	0x6160603C ;_TFT_defaultFont+752
0x4AE6	0x0000003E ;_TFT_defaultFont+756
0x4AEA	0x00000000 ;_TFT_defaultFont+760
0x4AEE	0x32343830 ;_TFT_defaultFont+764
0x4AF2	0x30307F31 ;_TFT_defaultFont+768
0x4AF6	0x00000030 ;_TFT_defaultFont+772
0x4AFA	0x00000000 ;_TFT_defaultFont+776
0x4AFE	0x3E06067E ;_TFT_defaultFont+780
0x4B02	0x61606060 ;_TFT_defaultFont+784
0x4B06	0x0000003E ;_TFT_defaultFont+788
0x4B0A	0x00000000 ;_TFT_defaultFont+792
0x4B0E	0x3F03063C ;_TFT_defaultFont+796
0x4B12	0x63636363 ;_TFT_defaultFont+800
0x4B16	0x0000003E ;_TFT_defaultFont+804
0x4B1A	0x00000000 ;_TFT_defaultFont+808
0x4B1E	0x3030607F ;_TFT_defaultFont+812
0x4B22	0x0C0C1818 ;_TFT_defaultFont+816
0x4B26	0x0000000C ;_TFT_defaultFont+820
0x4B2A	0x00000000 ;_TFT_defaultFont+824
0x4B2E	0x6363633E ;_TFT_defaultFont+828
0x4B32	0x6363633E ;_TFT_defaultFont+832
0x4B36	0x0000003E ;_TFT_defaultFont+836
0x4B3A	0x00000000 ;_TFT_defaultFont+840
0x4B3E	0x6363633E ;_TFT_defaultFont+844
0x4B42	0x30607E63 ;_TFT_defaultFont+848
0x4B46	0x0000001E ;_TFT_defaultFont+852
0x4B4A	0x00000000 ;_TFT_defaultFont+856
0x4B4E	0x06060000 ;_TFT_defaultFont+860
0x4B52	0x06000000 ;_TFT_defaultFont+864
0x4B56	0x00000006 ;_TFT_defaultFont+868
0x4B5A	0x00000000 ;_TFT_defaultFont+872
0x4B5E	0x06060000 ;_TFT_defaultFont+876
0x4B62	0x06000000 ;_TFT_defaultFont+880
0x4B66	0x00030306 ;_TFT_defaultFont+884
0x4B6A	0x00000000 ;_TFT_defaultFont+888
0x4B6E	0x00000000 ;_TFT_defaultFont+892
0x4B72	0x01800000 ;_TFT_defaultFont+896
0x4B76	0x00180060 ;_TFT_defaultFont+900
0x4B7A	0x00060006 ;_TFT_defaultFont+904
0x4B7E	0x00600018 ;_TFT_defaultFont+908
0x4B82	0x00000180 ;_TFT_defaultFont+912
0x4B86	0x00000000 ;_TFT_defaultFont+916
0x4B8A	0x00000000 ;_TFT_defaultFont+920
0x4B8E	0x00000000 ;_TFT_defaultFont+924
0x4B92	0x00000000 ;_TFT_defaultFont+928
0x4B96	0x000001FE ;_TFT_defaultFont+932
0x4B9A	0x01FE0000 ;_TFT_defaultFont+936
0x4B9E	0x00000000 ;_TFT_defaultFont+940
0x4BA2	0x00000000 ;_TFT_defaultFont+944
0x4BA6	0x00000000 ;_TFT_defaultFont+948
0x4BAA	0x00000000 ;_TFT_defaultFont+952
0x4BAE	0x00000000 ;_TFT_defaultFont+956
0x4BB2	0x00060000 ;_TFT_defaultFont+960
0x4BB6	0x00600018 ;_TFT_defaultFont+964
0x4BBA	0x01800180 ;_TFT_defaultFont+968
0x4BBE	0x00180060 ;_TFT_defaultFont+972
0x4BC2	0x00000006 ;_TFT_defaultFont+976
0x4BC6	0x00000000 ;_TFT_defaultFont+980
0x4BCA	0x00000000 ;_TFT_defaultFont+984
0x4BCE	0x1830311E ;_TFT_defaultFont+988
0x4BD2	0x0C000C0C ;_TFT_defaultFont+992
0x4BD6	0x0000000C ;_TFT_defaultFont+996
0x4BDA	0x00000000 ;_TFT_defaultFont+1000
0x4BDE	0x00000000 ;_TFT_defaultFont+1004
0x4BE2	0x0082007C ;_TFT_defaultFont+1008
0x4BE6	0x016D0179 ;_TFT_defaultFont+1012
0x4BEA	0x016D016D ;_TFT_defaultFont+1016
0x4BEE	0x00D9016D ;_TFT_defaultFont+1020
0x4BF2	0x00FC0002 ;_TFT_defaultFont+1024
0x4BF6	0x00000000 ;_TFT_defaultFont+1028
0x4BFA	0x00000000 ;_TFT_defaultFont+1032
0x4BFE	0x00000000 ;_TFT_defaultFont+1036
0x4C02	0x00380038 ;_TFT_defaultFont+1040
0x4C06	0x006C006C ;_TFT_defaultFont+1044
0x4C0A	0x00FE00C6 ;_TFT_defaultFont+1048
0x4C0E	0x018300C6 ;_TFT_defaultFont+1052
0x4C12	0x00000183 ;_TFT_defaultFont+1056
0x4C16	0x00000000 ;_TFT_defaultFont+1060
0x4C1A	0x00000000 ;_TFT_defaultFont+1064
0x4C1E	0x6363633F ;_TFT_defaultFont+1068
0x4C22	0x6363633F ;_TFT_defaultFont+1072
0x4C26	0x0000003F ;_TFT_defaultFont+1076
0x4C2A	0x00000000 ;_TFT_defaultFont+1080
0x4C2E	0x0343433E ;_TFT_defaultFont+1084
0x4C32	0x43430303 ;_TFT_defaultFont+1088
0x4C36	0x0000003E ;_TFT_defaultFont+1092
0x4C3A	0x00000000 ;_TFT_defaultFont+1096
0x4C3E	0xC3C3633F ;_TFT_defaultFont+1100
0x4C42	0x63C3C3C3 ;_TFT_defaultFont+1104
0x4C46	0x0000003F ;_TFT_defaultFont+1108
0x4C4A	0x00000000 ;_TFT_defaultFont+1112
0x4C4E	0x0303033F ;_TFT_defaultFont+1116
0x4C52	0x0303031F ;_TFT_defaultFont+1120
0x4C56	0x0000003F ;_TFT_defaultFont+1124
0x4C5A	0x00000000 ;_TFT_defaultFont+1128
0x4C5E	0x0303033F ;_TFT_defaultFont+1132
0x4C62	0x0303031F ;_TFT_defaultFont+1136
0x4C66	0x00000003 ;_TFT_defaultFont+1140
0x4C6A	0x00000000 ;_TFT_defaultFont+1144
0x4C6E	0x0343433E ;_TFT_defaultFont+1148
0x4C72	0x63636373 ;_TFT_defaultFont+1152
0x4C76	0x0000007E ;_TFT_defaultFont+1156
0x4C7A	0x00000000 ;_TFT_defaultFont+1160
0x4C7E	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x4C82	0xC3C3C3FF ;_TFT_defaultFont+1168
0x4C86	0x000000C3 ;_TFT_defaultFont+1172
0x4C8A	0x00000000 ;_TFT_defaultFont+1176
0x4C8E	0x0606060F ;_TFT_defaultFont+1180
0x4C92	0x06060606 ;_TFT_defaultFont+1184
0x4C96	0x0000000F ;_TFT_defaultFont+1188
0x4C9A	0x00000000 ;_TFT_defaultFont+1192
0x4C9E	0x1818181E ;_TFT_defaultFont+1196
0x4CA2	0x18181818 ;_TFT_defaultFont+1200
0x4CA6	0x0000000F ;_TFT_defaultFont+1204
0x4CAA	0x00000000 ;_TFT_defaultFont+1208
0x4CAE	0x0F1B3363 ;_TFT_defaultFont+1212
0x4CB2	0x331B0F07 ;_TFT_defaultFont+1216
0x4CB6	0x00000063 ;_TFT_defaultFont+1220
0x4CBA	0x00000000 ;_TFT_defaultFont+1224
0x4CBE	0x03030303 ;_TFT_defaultFont+1228
0x4CC2	0x03030303 ;_TFT_defaultFont+1232
0x4CC6	0x0000003F ;_TFT_defaultFont+1236
0x4CCA	0x00000000 ;_TFT_defaultFont+1240
0x4CCE	0x00000000 ;_TFT_defaultFont+1244
0x4CD2	0x03870387 ;_TFT_defaultFont+1248
0x4CD6	0x034D034D ;_TFT_defaultFont+1252
0x4CDA	0x03390339 ;_TFT_defaultFont+1256
0x4CDE	0x03110311 ;_TFT_defaultFont+1260
0x4CE2	0x00000301 ;_TFT_defaultFont+1264
0x4CE6	0x00000000 ;_TFT_defaultFont+1268
0x4CEA	0x00000000 ;_TFT_defaultFont+1272
0x4CEE	0x4D4D4747 ;_TFT_defaultFont+1276
0x4CF2	0x71715959 ;_TFT_defaultFont+1280
0x4CF6	0x00000061 ;_TFT_defaultFont+1284
0x4CFA	0x00000000 ;_TFT_defaultFont+1288
0x4CFE	0xC3C3C37E ;_TFT_defaultFont+1292
0x4D02	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x4D06	0x0000007E ;_TFT_defaultFont+1300
0x4D0A	0x00000000 ;_TFT_defaultFont+1304
0x4D0E	0x6363633F ;_TFT_defaultFont+1308
0x4D12	0x03033F63 ;_TFT_defaultFont+1312
0x4D16	0x00000003 ;_TFT_defaultFont+1316
0x4D1A	0x00000000 ;_TFT_defaultFont+1320
0x4D1E	0xC3C3C37E ;_TFT_defaultFont+1324
0x4D22	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x4D26	0x00C0607E ;_TFT_defaultFont+1332
0x4D2A	0x00000000 ;_TFT_defaultFont+1336
0x4D2E	0x6363633F ;_TFT_defaultFont+1340
0x4D32	0x63331B3F ;_TFT_defaultFont+1344
0x4D36	0x000000C3 ;_TFT_defaultFont+1348
0x4D3A	0x00000000 ;_TFT_defaultFont+1352
0x4D3E	0x0343433E ;_TFT_defaultFont+1356
0x4D42	0x6161603E ;_TFT_defaultFont+1360
0x4D46	0x0000003E ;_TFT_defaultFont+1364
0x4D4A	0x00000000 ;_TFT_defaultFont+1368
0x4D4E	0x0C0C0C3F ;_TFT_defaultFont+1372
0x4D52	0x0C0C0C0C ;_TFT_defaultFont+1376
0x4D56	0x0000000C ;_TFT_defaultFont+1380
0x4D5A	0x00000000 ;_TFT_defaultFont+1384
0x4D5E	0x63636363 ;_TFT_defaultFont+1388
0x4D62	0x63636363 ;_TFT_defaultFont+1392
0x4D66	0x0000003E ;_TFT_defaultFont+1396
0x4D6A	0x00000000 ;_TFT_defaultFont+1400
0x4D6E	0x66C3C3C3 ;_TFT_defaultFont+1404
0x4D72	0x183C3C66 ;_TFT_defaultFont+1408
0x4D76	0x00000018 ;_TFT_defaultFont+1412
0x4D7A	0x00000000 ;_TFT_defaultFont+1416
0x4D7E	0x00000000 ;_TFT_defaultFont+1420
0x4D82	0x0C630C63 ;_TFT_defaultFont+1424
0x4D86	0x0CF30C63 ;_TFT_defaultFont+1428
0x4D8A	0x079E06F6 ;_TFT_defaultFont+1432
0x4D8E	0x030C079E ;_TFT_defaultFont+1436
0x4D92	0x0000030C ;_TFT_defaultFont+1440
0x4D96	0x00000000 ;_TFT_defaultFont+1444
0x4D9A	0x00000000 ;_TFT_defaultFont+1448
0x4D9E	0x3C66C3C3 ;_TFT_defaultFont+1452
0x4DA2	0xC3663C18 ;_TFT_defaultFont+1456
0x4DA6	0x000000C3 ;_TFT_defaultFont+1460
0x4DAA	0x00000000 ;_TFT_defaultFont+1464
0x4DAE	0x6666C3C3 ;_TFT_defaultFont+1468
0x4DB2	0x1818183C ;_TFT_defaultFont+1472
0x4DB6	0x00000018 ;_TFT_defaultFont+1476
0x4DBA	0x00000000 ;_TFT_defaultFont+1480
0x4DBE	0x1830303F ;_TFT_defaultFont+1484
0x4DC2	0x0303060C ;_TFT_defaultFont+1488
0x4DC6	0x0000003F ;_TFT_defaultFont+1492
0x4DCA	0x1E000000 ;_TFT_defaultFont+1496
0x4DCE	0x06060606 ;_TFT_defaultFont+1500
0x4DD2	0x06060606 ;_TFT_defaultFont+1504
0x4DD6	0x001E0606 ;_TFT_defaultFont+1508
0x4DDA	0x01000000 ;_TFT_defaultFont+1512
0x4DDE	0x04020201 ;_TFT_defaultFont+1516
0x4DE2	0x10080804 ;_TFT_defaultFont+1520
0x4DE6	0x00202010 ;_TFT_defaultFont+1524
0x4DEA	0x1E000000 ;_TFT_defaultFont+1528
0x4DEE	0x18181818 ;_TFT_defaultFont+1532
0x4DF2	0x18181818 ;_TFT_defaultFont+1536
0x4DF6	0x001E1818 ;_TFT_defaultFont+1540
0x4DFA	0x00000000 ;_TFT_defaultFont+1544
0x4DFE	0x00000000 ;_TFT_defaultFont+1548
0x4E02	0x00480030 ;_TFT_defaultFont+1552
0x4E06	0x01020084 ;_TFT_defaultFont+1556
0x4E0A	0x00000000 ;_TFT_defaultFont+1560
0x4E0E	0x00000000 ;_TFT_defaultFont+1564
0x4E12	0x00000000 ;_TFT_defaultFont+1568
0x4E16	0x00000000 ;_TFT_defaultFont+1572
0x4E1A	0x00000000 ;_TFT_defaultFont+1576
0x4E1E	0x00000000 ;_TFT_defaultFont+1580
0x4E22	0x00000000 ;_TFT_defaultFont+1584
0x4E26	0x00FF0000 ;_TFT_defaultFont+1588
0x4E2A	0x0C000000 ;_TFT_defaultFont+1592
0x4E2E	0x00000018 ;_TFT_defaultFont+1596
0x4E32	0x00000000 ;_TFT_defaultFont+1600
0x4E36	0x00000000 ;_TFT_defaultFont+1604
0x4E3A	0x00000000 ;_TFT_defaultFont+1608
0x4E3E	0x623C0000 ;_TFT_defaultFont+1612
0x4E42	0x63637E60 ;_TFT_defaultFont+1616
0x4E46	0x0000007E ;_TFT_defaultFont+1620
0x4E4A	0x03000000 ;_TFT_defaultFont+1624
0x4E4E	0x673B0303 ;_TFT_defaultFont+1628
0x4E52	0x63636363 ;_TFT_defaultFont+1632
0x4E56	0x0000003F ;_TFT_defaultFont+1636
0x4E5A	0x00000000 ;_TFT_defaultFont+1640
0x4E5E	0x231E0000 ;_TFT_defaultFont+1644
0x4E62	0x23030303 ;_TFT_defaultFont+1648
0x4E66	0x0000001E ;_TFT_defaultFont+1652
0x4E6A	0x60000000 ;_TFT_defaultFont+1656
0x4E6E	0x637E6060 ;_TFT_defaultFont+1660
0x4E72	0x73636363 ;_TFT_defaultFont+1664
0x4E76	0x0000006E ;_TFT_defaultFont+1668
0x4E7A	0x00000000 ;_TFT_defaultFont+1672
0x4E7E	0x633E0000 ;_TFT_defaultFont+1676
0x4E82	0x43037F63 ;_TFT_defaultFont+1680
0x4E86	0x0000003E ;_TFT_defaultFont+1684
0x4E8A	0x1C000000 ;_TFT_defaultFont+1688
0x4E8E	0x060F0606 ;_TFT_defaultFont+1692
0x4E92	0x06060606 ;_TFT_defaultFont+1696
0x4E96	0x00000006 ;_TFT_defaultFont+1700
0x4E9A	0x00000000 ;_TFT_defaultFont+1704
0x4E9E	0x637E0000 ;_TFT_defaultFont+1708
0x4EA2	0x73636363 ;_TFT_defaultFont+1712
0x4EA6	0x3E61606E ;_TFT_defaultFont+1716
0x4EAA	0x03000000 ;_TFT_defaultFont+1720
0x4EAE	0x673B0303 ;_TFT_defaultFont+1724
0x4EB2	0x63636363 ;_TFT_defaultFont+1728
0x4EB6	0x00000063 ;_TFT_defaultFont+1732
0x4EBA	0x03000000 ;_TFT_defaultFont+1736
0x4EBE	0x03030003 ;_TFT_defaultFont+1740
0x4EC2	0x03030303 ;_TFT_defaultFont+1744
0x4EC6	0x00000003 ;_TFT_defaultFont+1748
0x4ECA	0x06000000 ;_TFT_defaultFont+1752
0x4ECE	0x06070006 ;_TFT_defaultFont+1756
0x4ED2	0x06060606 ;_TFT_defaultFont+1760
0x4ED6	0x03060606 ;_TFT_defaultFont+1764
0x4EDA	0x03000000 ;_TFT_defaultFont+1768
0x4EDE	0x1B330303 ;_TFT_defaultFont+1772
0x4EE2	0x1B0F070F ;_TFT_defaultFont+1776
0x4EE6	0x00000033 ;_TFT_defaultFont+1780
0x4EEA	0x03000000 ;_TFT_defaultFont+1784
0x4EEE	0x03030303 ;_TFT_defaultFont+1788
0x4EF2	0x03030303 ;_TFT_defaultFont+1792
0x4EF6	0x00000003 ;_TFT_defaultFont+1796
0x4EFA	0x00000000 ;_TFT_defaultFont+1800
0x4EFE	0x00000000 ;_TFT_defaultFont+1804
0x4F02	0x00000000 ;_TFT_defaultFont+1808
0x4F06	0x033301DF ;_TFT_defaultFont+1812
0x4F0A	0x03330333 ;_TFT_defaultFont+1816
0x4F0E	0x03330333 ;_TFT_defaultFont+1820
0x4F12	0x00000333 ;_TFT_defaultFont+1824
0x4F16	0x00000000 ;_TFT_defaultFont+1828
0x4F1A	0x00000000 ;_TFT_defaultFont+1832
0x4F1E	0x673B0000 ;_TFT_defaultFont+1836
0x4F22	0x63636363 ;_TFT_defaultFont+1840
0x4F26	0x00000063 ;_TFT_defaultFont+1844
0x4F2A	0x00000000 ;_TFT_defaultFont+1848
0x4F2E	0x633E0000 ;_TFT_defaultFont+1852
0x4F32	0x63636363 ;_TFT_defaultFont+1856
0x4F36	0x0000003E ;_TFT_defaultFont+1860
0x4F3A	0x00000000 ;_TFT_defaultFont+1864
0x4F3E	0x673B0000 ;_TFT_defaultFont+1868
0x4F42	0x63636363 ;_TFT_defaultFont+1872
0x4F46	0x0303033F ;_TFT_defaultFont+1876
0x4F4A	0x00000000 ;_TFT_defaultFont+1880
0x4F4E	0x637E0000 ;_TFT_defaultFont+1884
0x4F52	0x73636363 ;_TFT_defaultFont+1888
0x4F56	0x6060606E ;_TFT_defaultFont+1892
0x4F5A	0x00000000 ;_TFT_defaultFont+1896
0x4F5E	0x1F1B0000 ;_TFT_defaultFont+1900
0x4F62	0x03030303 ;_TFT_defaultFont+1904
0x4F66	0x00000003 ;_TFT_defaultFont+1908
0x4F6A	0x00000000 ;_TFT_defaultFont+1912
0x4F6E	0x231E0000 ;_TFT_defaultFont+1916
0x4F72	0x31381E07 ;_TFT_defaultFont+1920
0x4F76	0x0000001E ;_TFT_defaultFont+1924
0x4F7A	0x00000000 ;_TFT_defaultFont+1928
0x4F7E	0x061F0606 ;_TFT_defaultFont+1932
0x4F82	0x06060606 ;_TFT_defaultFont+1936
0x4F86	0x0000001C ;_TFT_defaultFont+1940
0x4F8A	0x00000000 ;_TFT_defaultFont+1944
0x4F8E	0x63630000 ;_TFT_defaultFont+1948
0x4F92	0x73636363 ;_TFT_defaultFont+1952
0x4F96	0x0000006E ;_TFT_defaultFont+1956
0x4F9A	0x00000000 ;_TFT_defaultFont+1960
0x4F9E	0x63630000 ;_TFT_defaultFont+1964
0x4FA2	0x1C363663 ;_TFT_defaultFont+1968
0x4FA6	0x0000001C ;_TFT_defaultFont+1972
0x4FAA	0x00000000 ;_TFT_defaultFont+1976
0x4FAE	0x00000000 ;_TFT_defaultFont+1980
0x4FB2	0x00000000 ;_TFT_defaultFont+1984
0x4FB6	0x03330333 ;_TFT_defaultFont+1988
0x4FBA	0x01B601B6 ;_TFT_defaultFont+1992
0x4FBE	0x00CC01CE ;_TFT_defaultFont+1996
0x4FC2	0x000000CC ;_TFT_defaultFont+2000
0x4FC6	0x00000000 ;_TFT_defaultFont+2004
0x4FCA	0x00000000 ;_TFT_defaultFont+2008
0x4FCE	0x33330000 ;_TFT_defaultFont+2012
0x4FD2	0x331E0C1E ;_TFT_defaultFont+2016
0x4FD6	0x00000033 ;_TFT_defaultFont+2020
0x4FDA	0x00000000 ;_TFT_defaultFont+2024
0x4FDE	0x63630000 ;_TFT_defaultFont+2028
0x4FE2	0x1C363663 ;_TFT_defaultFont+2032
0x4FE6	0x0C0C181C ;_TFT_defaultFont+2036
0x4FEA	0x00000000 ;_TFT_defaultFont+2040
0x4FEE	0x303F0000 ;_TFT_defaultFont+2044
0x4FF2	0x03060C18 ;_TFT_defaultFont+2048
0x4FF6	0x0000003F ;_TFT_defaultFont+2052
0x4FFA	0x38000000 ;_TFT_defaultFont+2056
0x4FFE	0x0C0C0C0C ;_TFT_defaultFont+2060
0x5002	0x0C0C0C07 ;_TFT_defaultFont+2064
0x5006	0x00380C0C ;_TFT_defaultFont+2068
0x500A	0x0C000000 ;_TFT_defaultFont+2072
0x500E	0x0C0C0C0C ;_TFT_defaultFont+2076
0x5012	0x0C0C0C0C ;_TFT_defaultFont+2080
0x5016	0x000C0C0C ;_TFT_defaultFont+2084
0x501A	0x07000000 ;_TFT_defaultFont+2088
0x501E	0x0C0C0C0C ;_TFT_defaultFont+2092
0x5022	0x0C0C0C38 ;_TFT_defaultFont+2096
0x5026	0x00070C0C ;_TFT_defaultFont+2100
0x502A	0x00000000 ;_TFT_defaultFont+2104
0x502E	0x00000000 ;_TFT_defaultFont+2108
0x5032	0x00000000 ;_TFT_defaultFont+2112
0x5036	0x021E0000 ;_TFT_defaultFont+2116
0x503A	0x03F1023F ;_TFT_defaultFont+2120
0x503E	0x000001E1 ;_TFT_defaultFont+2124
0x5042	0x00000000 ;_TFT_defaultFont+2128
0x5046	0x00000000 ;_TFT_defaultFont+2132
0x504A	0x00000000 ;_TFT_defaultFont+2136
0x504E	0x07FE0000 ;_TFT_defaultFont+2140
0x5052	0x04020402 ;_TFT_defaultFont+2144
0x5056	0x04020402 ;_TFT_defaultFont+2148
0x505A	0x04020402 ;_TFT_defaultFont+2152
0x505E	0x04020402 ;_TFT_defaultFont+2156
0x5062	0x000007FE ;_TFT_defaultFont+2160
0x5066	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_2 [1738]
; Containing: Verdana12x13_Regular [1705]
;             ?ICS?lstr1_Bluetooth_click [16]
;             ?ICS?lstr2_Bluetooth_click [17]
0x506A	0x00200000 ;_initBlock_2+0 : Verdana12x13_Regular at 0x506A
0x506E	0x000D007F ;_initBlock_2+4
0x5072	0x00018801 ;_initBlock_2+8
0x5076	0x00019503 ;_initBlock_2+12
0x507A	0x0001A204 ;_initBlock_2+16
0x507E	0x0001AF08 ;_initBlock_2+20
0x5082	0x0001BC06 ;_initBlock_2+24
0x5086	0x0001C90B ;_initBlock_2+28
0x508A	0x0001E308 ;_initBlock_2+32
0x508E	0x0001F002 ;_initBlock_2+36
0x5092	0x0001FD04 ;_initBlock_2+40
0x5096	0x00020A04 ;_initBlock_2+44
0x509A	0x00021706 ;_initBlock_2+48
0x509E	0x00022408 ;_initBlock_2+52
0x50A2	0x00023103 ;_initBlock_2+56
0x50A6	0x00023E04 ;_initBlock_2+60
0x50AA	0x00024B03 ;_initBlock_2+64
0x50AE	0x00025805 ;_initBlock_2+68
0x50B2	0x00026506 ;_initBlock_2+72
0x50B6	0x00027206 ;_initBlock_2+76
0x50BA	0x00027F06 ;_initBlock_2+80
0x50BE	0x00028C06 ;_initBlock_2+84
0x50C2	0x00029906 ;_initBlock_2+88
0x50C6	0x0002A606 ;_initBlock_2+92
0x50CA	0x0002B306 ;_initBlock_2+96
0x50CE	0x0002C006 ;_initBlock_2+100
0x50D2	0x0002CD06 ;_initBlock_2+104
0x50D6	0x0002DA06 ;_initBlock_2+108
0x50DA	0x0002E703 ;_initBlock_2+112
0x50DE	0x0002F403 ;_initBlock_2+116
0x50E2	0x00030107 ;_initBlock_2+120
0x50E6	0x00030E08 ;_initBlock_2+124
0x50EA	0x00031B08 ;_initBlock_2+128
0x50EE	0x00032805 ;_initBlock_2+132
0x50F2	0x00033509 ;_initBlock_2+136
0x50F6	0x00034F07 ;_initBlock_2+140
0x50FA	0x00035C07 ;_initBlock_2+144
0x50FE	0x00036908 ;_initBlock_2+148
0x5102	0x00037608 ;_initBlock_2+152
0x5106	0x00038306 ;_initBlock_2+156
0x510A	0x00039006 ;_initBlock_2+160
0x510E	0x00039D08 ;_initBlock_2+164
0x5112	0x0003AA07 ;_initBlock_2+168
0x5116	0x0003B704 ;_initBlock_2+172
0x511A	0x0003C404 ;_initBlock_2+176
0x511E	0x0003D107 ;_initBlock_2+180
0x5122	0x0003DE06 ;_initBlock_2+184
0x5126	0x0003EB08 ;_initBlock_2+188
0x512A	0x0003F807 ;_initBlock_2+192
0x512E	0x00040508 ;_initBlock_2+196
0x5132	0x00041206 ;_initBlock_2+200
0x5136	0x00041F08 ;_initBlock_2+204
0x513A	0x00042C07 ;_initBlock_2+208
0x513E	0x00043907 ;_initBlock_2+212
0x5142	0x00044607 ;_initBlock_2+216
0x5146	0x00045307 ;_initBlock_2+220
0x514A	0x00046007 ;_initBlock_2+224
0x514E	0x00046D0A ;_initBlock_2+228
0x5152	0x00048707 ;_initBlock_2+232
0x5156	0x00049407 ;_initBlock_2+236
0x515A	0x0004A107 ;_initBlock_2+240
0x515E	0x0004AE04 ;_initBlock_2+244
0x5162	0x0004BB05 ;_initBlock_2+248
0x5166	0x0004C804 ;_initBlock_2+252
0x516A	0x0004D508 ;_initBlock_2+256
0x516E	0x0004E207 ;_initBlock_2+260
0x5172	0x0004EF04 ;_initBlock_2+264
0x5176	0x0004FC06 ;_initBlock_2+268
0x517A	0x00050906 ;_initBlock_2+272
0x517E	0x00051606 ;_initBlock_2+276
0x5182	0x00052306 ;_initBlock_2+280
0x5186	0x00053006 ;_initBlock_2+284
0x518A	0x00053D04 ;_initBlock_2+288
0x518E	0x00054A06 ;_initBlock_2+292
0x5192	0x00055706 ;_initBlock_2+296
0x5196	0x00056402 ;_initBlock_2+300
0x519A	0x00057103 ;_initBlock_2+304
0x519E	0x00057E06 ;_initBlock_2+308
0x51A2	0x00058B02 ;_initBlock_2+312
0x51A6	0x0005980A ;_initBlock_2+316
0x51AA	0x0005B206 ;_initBlock_2+320
0x51AE	0x0005BF06 ;_initBlock_2+324
0x51B2	0x0005CC06 ;_initBlock_2+328
0x51B6	0x0005D906 ;_initBlock_2+332
0x51BA	0x0005E605 ;_initBlock_2+336
0x51BE	0x0005F305 ;_initBlock_2+340
0x51C2	0x00060004 ;_initBlock_2+344
0x51C6	0x00060D06 ;_initBlock_2+348
0x51CA	0x00061A06 ;_initBlock_2+352
0x51CE	0x00062708 ;_initBlock_2+356
0x51D2	0x00063406 ;_initBlock_2+360
0x51D6	0x00064106 ;_initBlock_2+364
0x51DA	0x00064E05 ;_initBlock_2+368
0x51DE	0x00065B06 ;_initBlock_2+372
0x51E2	0x00066803 ;_initBlock_2+376
0x51E6	0x00067506 ;_initBlock_2+380
0x51EA	0x00068208 ;_initBlock_2+384
0x51EE	0x00068F09 ;_initBlock_2+388
0x51F2	0x00000000 ;_initBlock_2+392
0x51F6	0x00000000 ;_initBlock_2+396
0x51FA	0x00000000 ;_initBlock_2+400
0x51FE	0x00000000 ;_initBlock_2+404
0x5202	0x04040404 ;_initBlock_2+408
0x5206	0x04000404 ;_initBlock_2+412
0x520A	0x00000000 ;_initBlock_2+416
0x520E	0x000A0A0A ;_initBlock_2+420
0x5212	0x00000000 ;_initBlock_2+424
0x5216	0x00000000 ;_initBlock_2+428
0x521A	0x50500000 ;_initBlock_2+432
0x521E	0x7E2828FC ;_initBlock_2+436
0x5222	0x00001414 ;_initBlock_2+440
0x5226	0x08080000 ;_initBlock_2+444
0x522A	0x1C0A0A3C ;_initBlock_2+448
0x522E	0x081E2828 ;_initBlock_2+452
0x5232	0x00000008 ;_initBlock_2+456
0x5236	0x8C000000 ;_initBlock_2+460
0x523A	0x52009200 ;_initBlock_2+464
0x523E	0x20004C00 ;_initBlock_2+468
0x5242	0x9004A003 ;_initBlock_2+472
0x5246	0x00031004 ;_initBlock_2+476
0x524A	0x00000000 ;_initBlock_2+480
0x524E	0x120C0000 ;_initBlock_2+484
0x5252	0x22524C12 ;_initBlock_2+488
0x5256	0x00009C62 ;_initBlock_2+492
0x525A	0x02020000 ;_initBlock_2+496
0x525E	0x00000002 ;_initBlock_2+500
0x5262	0x00000000 ;_initBlock_2+504
0x5266	0x08000000 ;_initBlock_2+508
0x526A	0x02020404 ;_initBlock_2+512
0x526E	0x04020202 ;_initBlock_2+516
0x5272	0x00000804 ;_initBlock_2+520
0x5276	0x08040402 ;_initBlock_2+524
0x527A	0x08080808 ;_initBlock_2+528
0x527E	0x00020404 ;_initBlock_2+532
0x5282	0x1C2A0800 ;_initBlock_2+536
0x5286	0x0000082A ;_initBlock_2+540
0x528A	0x00000000 ;_initBlock_2+544
0x528E	0x00000000 ;_initBlock_2+548
0x5292	0xFE101010 ;_initBlock_2+552
0x5296	0x00101010 ;_initBlock_2+556
0x529A	0x00000000 ;_initBlock_2+560
0x529E	0x00000000 ;_initBlock_2+564
0x52A2	0x04040000 ;_initBlock_2+568
0x52A6	0x00000204 ;_initBlock_2+572
0x52AA	0x00000000 ;_initBlock_2+576
0x52AE	0x00000E00 ;_initBlock_2+580
0x52B2	0x00000000 ;_initBlock_2+584
0x52B6	0x00000000 ;_initBlock_2+588
0x52BA	0x00000000 ;_initBlock_2+592
0x52BE	0x00000404 ;_initBlock_2+596
0x52C2	0x10100000 ;_initBlock_2+600
0x52C6	0x04040808 ;_initBlock_2+604
0x52CA	0x01010202 ;_initBlock_2+608
0x52CE	0x00000000 ;_initBlock_2+612
0x52D2	0x2222221C ;_initBlock_2+616
0x52D6	0x1C222222 ;_initBlock_2+620
0x52DA	0x00000000 ;_initBlock_2+624
0x52DE	0x080E0800 ;_initBlock_2+628
0x52E2	0x08080808 ;_initBlock_2+632
0x52E6	0x0000003E ;_initBlock_2+636
0x52EA	0x221C0000 ;_initBlock_2+640
0x52EE	0x04081020 ;_initBlock_2+644
0x52F2	0x00003E02 ;_initBlock_2+648
0x52F6	0x1C000000 ;_initBlock_2+652
0x52FA	0x20182022 ;_initBlock_2+656
0x52FE	0x001C2220 ;_initBlock_2+660
0x5302	0x00000000 ;_initBlock_2+664
0x5306	0x12141810 ;_initBlock_2+668
0x530A	0x10103F11 ;_initBlock_2+672
0x530E	0x00000000 ;_initBlock_2+676
0x5312	0x02023E00 ;_initBlock_2+680
0x5316	0x2220201E ;_initBlock_2+684
0x531A	0x0000001C ;_initBlock_2+688
0x531E	0x04180000 ;_initBlock_2+692
0x5322	0x22221E02 ;_initBlock_2+696
0x5326	0x00001C22 ;_initBlock_2+700
0x532A	0x3E000000 ;_initBlock_2+704
0x532E	0x08101020 ;_initBlock_2+708
0x5332	0x00040408 ;_initBlock_2+712
0x5336	0x00000000 ;_initBlock_2+716
0x533A	0x1C22221C ;_initBlock_2+720
0x533E	0x1C222222 ;_initBlock_2+724
0x5342	0x00000000 ;_initBlock_2+728
0x5346	0x22221C00 ;_initBlock_2+732
0x534A	0x10203C22 ;_initBlock_2+736
0x534E	0x0000000C ;_initBlock_2+740
0x5352	0x00000000 ;_initBlock_2+744
0x5356	0x00000404 ;_initBlock_2+748
0x535A	0x00000404 ;_initBlock_2+752
0x535E	0x00000000 ;_initBlock_2+756
0x5362	0x00040400 ;_initBlock_2+760
0x5366	0x04040400 ;_initBlock_2+764
0x536A	0x00000002 ;_initBlock_2+768
0x536E	0x18600000 ;_initBlock_2+772
0x5372	0x00601806 ;_initBlock_2+776
0x5376	0x00000000 ;_initBlock_2+780
0x537A	0x00000000 ;_initBlock_2+784
0x537E	0x00FE00FE ;_initBlock_2+788
0x5382	0x00000000 ;_initBlock_2+792
0x5386	0x00000000 ;_initBlock_2+796
0x538A	0x30C0300C ;_initBlock_2+800
0x538E	0x0000000C ;_initBlock_2+804
0x5392	0x0E000000 ;_initBlock_2+808
0x5396	0x04081010 ;_initBlock_2+812
0x539A	0x00040004 ;_initBlock_2+816
0x539E	0x00000000 ;_initBlock_2+820
0x53A2	0xF8000000 ;_initBlock_2+824
0x53A6	0x72010400 ;_initBlock_2+828
0x53AA	0x4A014A01 ;_initBlock_2+832
0x53AE	0xB2014A01 ;_initBlock_2+836
0x53B2	0x78000400 ;_initBlock_2+840
0x53B6	0x00000000 ;_initBlock_2+844
0x53BA	0x18180000 ;_initBlock_2+848
0x53BE	0x7E242424 ;_initBlock_2+852
0x53C2	0x00004242 ;_initBlock_2+856
0x53C6	0x1E000000 ;_initBlock_2+860
0x53CA	0x423E2222 ;_initBlock_2+864
0x53CE	0x003E4242 ;_initBlock_2+868
0x53D2	0x00000000 ;_initBlock_2+872
0x53D6	0x02028478 ;_initBlock_2+876
0x53DA	0x78840202 ;_initBlock_2+880
0x53DE	0x00000000 ;_initBlock_2+884
0x53E2	0x82423E00 ;_initBlock_2+888
0x53E6	0x42828282 ;_initBlock_2+892
0x53EA	0x0000003E ;_initBlock_2+896
0x53EE	0x023E0000 ;_initBlock_2+900
0x53F2	0x02023E02 ;_initBlock_2+904
0x53F6	0x00003E02 ;_initBlock_2+908
0x53FA	0x3E000000 ;_initBlock_2+912
0x53FE	0x021E0202 ;_initBlock_2+916
0x5402	0x00020202 ;_initBlock_2+920
0x5406	0x00000000 ;_initBlock_2+924
0x540A	0x02028478 ;_initBlock_2+928
0x540E	0x788482E2 ;_initBlock_2+932
0x5412	0x00000000 ;_initBlock_2+936
0x5416	0x42424200 ;_initBlock_2+940
0x541A	0x4242427E ;_initBlock_2+944
0x541E	0x00000042 ;_initBlock_2+948
0x5422	0x040E0000 ;_initBlock_2+952
0x5426	0x04040404 ;_initBlock_2+956
0x542A	0x00000E04 ;_initBlock_2+960
0x542E	0x0E000000 ;_initBlock_2+964
0x5432	0x08080808 ;_initBlock_2+968
0x5436	0x00070808 ;_initBlock_2+972
0x543A	0x00000000 ;_initBlock_2+976
0x543E	0x0A122242 ;_initBlock_2+980
0x5442	0x4222120E ;_initBlock_2+984
0x5446	0x00000000 ;_initBlock_2+988
0x544A	0x02020200 ;_initBlock_2+992
0x544E	0x02020202 ;_initBlock_2+996
0x5452	0x0000003E ;_initBlock_2+1000
0x5456	0xC6C60000 ;_initBlock_2+1004
0x545A	0x9292AAAA ;_initBlock_2+1008
0x545E	0x00008282 ;_initBlock_2+1012
0x5462	0x46000000 ;_initBlock_2+1016
0x5466	0x524A4A46 ;_initBlock_2+1020
0x546A	0x00626252 ;_initBlock_2+1024
0x546E	0x00000000 ;_initBlock_2+1028
0x5472	0x82824438 ;_initBlock_2+1032
0x5476	0x38448282 ;_initBlock_2+1036
0x547A	0x00000000 ;_initBlock_2+1040
0x547E	0x22221E00 ;_initBlock_2+1044
0x5482	0x02021E22 ;_initBlock_2+1048
0x5486	0x00000002 ;_initBlock_2+1052
0x548A	0x44380000 ;_initBlock_2+1056
0x548E	0x82828282 ;_initBlock_2+1060
0x5492	0xC0203844 ;_initBlock_2+1064
0x5496	0x1E000000 ;_initBlock_2+1068
0x549A	0x1E222222 ;_initBlock_2+1072
0x549E	0x00422212 ;_initBlock_2+1076
0x54A2	0x00000000 ;_initBlock_2+1080
0x54A6	0x0C02423C ;_initBlock_2+1084
0x54AA	0x3C424030 ;_initBlock_2+1088
0x54AE	0x00000000 ;_initBlock_2+1092
0x54B2	0x08087F00 ;_initBlock_2+1096
0x54B6	0x08080808 ;_initBlock_2+1100
0x54BA	0x00000008 ;_initBlock_2+1104
0x54BE	0x42420000 ;_initBlock_2+1108
0x54C2	0x42424242 ;_initBlock_2+1112
0x54C6	0x00003C42 ;_initBlock_2+1116
0x54CA	0x42000000 ;_initBlock_2+1120
0x54CE	0x24244242 ;_initBlock_2+1124
0x54D2	0x00181824 ;_initBlock_2+1128
0x54D6	0x00000000 ;_initBlock_2+1132
0x54DA	0x22000000 ;_initBlock_2+1136
0x54DE	0x54022202 ;_initBlock_2+1140
0x54E2	0x54015401 ;_initBlock_2+1144
0x54E6	0x88015401 ;_initBlock_2+1148
0x54EA	0x00008800 ;_initBlock_2+1152
0x54EE	0x00000000 ;_initBlock_2+1156
0x54F2	0x42420000 ;_initBlock_2+1160
0x54F6	0x24181824 ;_initBlock_2+1164
0x54FA	0x00004242 ;_initBlock_2+1168
0x54FE	0x41000000 ;_initBlock_2+1172
0x5502	0x08081422 ;_initBlock_2+1176
0x5506	0x00080808 ;_initBlock_2+1180
0x550A	0x00000000 ;_initBlock_2+1184
0x550E	0x1020407E ;_initBlock_2+1188
0x5512	0x7E020408 ;_initBlock_2+1192
0x5516	0x00000000 ;_initBlock_2+1196
0x551A	0x0202020E ;_initBlock_2+1200
0x551E	0x02020202 ;_initBlock_2+1204
0x5522	0x000E0202 ;_initBlock_2+1208
0x5526	0x02010100 ;_initBlock_2+1212
0x552A	0x08040402 ;_initBlock_2+1216
0x552E	0x00101008 ;_initBlock_2+1220
0x5532	0x080E0000 ;_initBlock_2+1224
0x5536	0x08080808 ;_initBlock_2+1228
0x553A	0x08080808 ;_initBlock_2+1232
0x553E	0x0000000E ;_initBlock_2+1236
0x5542	0x82442810 ;_initBlock_2+1240
0x5546	0x00000000 ;_initBlock_2+1244
0x554A	0x00000000 ;_initBlock_2+1248
0x554E	0x00000000 ;_initBlock_2+1252
0x5552	0x00000000 ;_initBlock_2+1256
0x5556	0x007F0000 ;_initBlock_2+1260
0x555A	0x00080400 ;_initBlock_2+1264
0x555E	0x00000000 ;_initBlock_2+1268
0x5562	0x00000000 ;_initBlock_2+1272
0x5566	0x00000000 ;_initBlock_2+1276
0x556A	0x3C201C00 ;_initBlock_2+1280
0x556E	0x003C2222 ;_initBlock_2+1284
0x5572	0x02000000 ;_initBlock_2+1288
0x5576	0x221E0202 ;_initBlock_2+1292
0x557A	0x1E222222 ;_initBlock_2+1296
0x557E	0x00000000 ;_initBlock_2+1300
0x5582	0x1C000000 ;_initBlock_2+1304
0x5586	0x22020222 ;_initBlock_2+1308
0x558A	0x0000001C ;_initBlock_2+1312
0x558E	0x20202000 ;_initBlock_2+1316
0x5592	0x2222223C ;_initBlock_2+1320
0x5596	0x00003C22 ;_initBlock_2+1324
0x559A	0x00000000 ;_initBlock_2+1328
0x559E	0x3E221C00 ;_initBlock_2+1332
0x55A2	0x001C2202 ;_initBlock_2+1336
0x55A6	0x0C000000 ;_initBlock_2+1340
0x55AA	0x020F0202 ;_initBlock_2+1344
0x55AE	0x02020202 ;_initBlock_2+1348
0x55B2	0x00000000 ;_initBlock_2+1352
0x55B6	0x3C000000 ;_initBlock_2+1356
0x55BA	0x22222222 ;_initBlock_2+1360
0x55BE	0x001C203C ;_initBlock_2+1364
0x55C2	0x02020200 ;_initBlock_2+1368
0x55C6	0x2222221E ;_initBlock_2+1372
0x55CA	0x00002222 ;_initBlock_2+1376
0x55CE	0x00020000 ;_initBlock_2+1380
0x55D2	0x02020200 ;_initBlock_2+1384
0x55D6	0x00020202 ;_initBlock_2+1388
0x55DA	0x04000000 ;_initBlock_2+1392
0x55DE	0x04060000 ;_initBlock_2+1396
0x55E2	0x04040404 ;_initBlock_2+1400
0x55E6	0x00000304 ;_initBlock_2+1404
0x55EA	0x22020202 ;_initBlock_2+1408
0x55EE	0x120E0A12 ;_initBlock_2+1412
0x55F2	0x00000022 ;_initBlock_2+1416
0x55F6	0x02020200 ;_initBlock_2+1420
0x55FA	0x02020202 ;_initBlock_2+1424
0x55FE	0x00000202 ;_initBlock_2+1428
0x5602	0x00000000 ;_initBlock_2+1432
0x5606	0x00000000 ;_initBlock_2+1436
0x560A	0x01DE0000 ;_initBlock_2+1440
0x560E	0x02220222 ;_initBlock_2+1444
0x5612	0x02220222 ;_initBlock_2+1448
0x5616	0x00000222 ;_initBlock_2+1452
0x561A	0x00000000 ;_initBlock_2+1456
0x561E	0x1E000000 ;_initBlock_2+1460
0x5622	0x22222222 ;_initBlock_2+1464
0x5626	0x00000022 ;_initBlock_2+1468
0x562A	0x00000000 ;_initBlock_2+1472
0x562E	0x2222221C ;_initBlock_2+1476
0x5632	0x00001C22 ;_initBlock_2+1480
0x5636	0x00000000 ;_initBlock_2+1484
0x563A	0x22221E00 ;_initBlock_2+1488
0x563E	0x021E2222 ;_initBlock_2+1492
0x5642	0x00000002 ;_initBlock_2+1496
0x5646	0x223C0000 ;_initBlock_2+1500
0x564A	0x3C222222 ;_initBlock_2+1504
0x564E	0x00002020 ;_initBlock_2+1508
0x5652	0x1A000000 ;_initBlock_2+1512
0x5656	0x02020206 ;_initBlock_2+1516
0x565A	0x00000002 ;_initBlock_2+1520
0x565E	0x00000000 ;_initBlock_2+1524
0x5662	0x1806021C ;_initBlock_2+1528
0x5666	0x00000E10 ;_initBlock_2+1532
0x566A	0x02000000 ;_initBlock_2+1536
0x566E	0x02020F02 ;_initBlock_2+1540
0x5672	0x000C0202 ;_initBlock_2+1544
0x5676	0x00000000 ;_initBlock_2+1548
0x567A	0x22220000 ;_initBlock_2+1552
0x567E	0x3C222222 ;_initBlock_2+1556
0x5682	0x00000000 ;_initBlock_2+1560
0x5686	0x22000000 ;_initBlock_2+1564
0x568A	0x08141422 ;_initBlock_2+1568
0x568E	0x00000008 ;_initBlock_2+1572
0x5692	0x00000000 ;_initBlock_2+1576
0x5696	0xAAAA9292 ;_initBlock_2+1580
0x569A	0x00004444 ;_initBlock_2+1584
0x569E	0x00000000 ;_initBlock_2+1588
0x56A2	0x08142200 ;_initBlock_2+1592
0x56A6	0x00221408 ;_initBlock_2+1596
0x56AA	0x00000000 ;_initBlock_2+1600
0x56AE	0x14220000 ;_initBlock_2+1604
0x56B2	0x08081414 ;_initBlock_2+1608
0x56B6	0x00000408 ;_initBlock_2+1612
0x56BA	0x1E000000 ;_initBlock_2+1616
0x56BE	0x02040810 ;_initBlock_2+1620
0x56C2	0x0000001E ;_initBlock_2+1624
0x56C6	0x08083000 ;_initBlock_2+1628
0x56CA	0x08060808 ;_initBlock_2+1632
0x56CE	0x30080808 ;_initBlock_2+1636
0x56D2	0x04040000 ;_initBlock_2+1640
0x56D6	0x04040404 ;_initBlock_2+1644
0x56DA	0x04040404 ;_initBlock_2+1648
0x56DE	0x06000004 ;_initBlock_2+1652
0x56E2	0x08080808 ;_initBlock_2+1656
0x56E6	0x08080830 ;_initBlock_2+1660
0x56EA	0x00000608 ;_initBlock_2+1664
0x56EE	0x00000000 ;_initBlock_2+1668
0x56F2	0x0062928C ;_initBlock_2+1672
0x56F6	0x00000000 ;_initBlock_2+1676
0x56FA	0x00000000 ;_initBlock_2+1680
0x56FE	0x0201FE00 ;_initBlock_2+1684
0x5702	0x02010201 ;_initBlock_2+1688
0x5706	0x02010201 ;_initBlock_2+1692
0x570A	0xFE010201 ;_initBlock_2+1696
0x570E	0x00000001 ;_initBlock_2+1700
0x5712	0x756C4200 ;_initBlock_2+1704 : ?ICS?lstr1_Bluetooth_click at 0x5713
0x5716	0x6F6F7465 ;_initBlock_2+1708
0x571A	0x20206874 ;_initBlock_2+1712
0x571E	0x54534554 ;_initBlock_2+1716
0x5722	0x626D4500 ;_initBlock_2+1720 : ?ICS?lstr2_Bluetooth_click at 0x5723
0x5726	0x65646465 ;_initBlock_2+1724
0x572A	0x52412064 ;_initBlock_2+1728
0x572E	0x5449204D ;_initBlock_2+1732
0x5732	0x0049 ;_initBlock_2+1736
; end of _initBlock_2
;Bluetooth_click.c,0 :: ?ICS?lstr3_Bluetooth_click [16]
0x5734	0x464F4E4D ;?ICS?lstr3_Bluetooth_click+0
0x5738	0x494E5520 ;?ICS?lstr3_Bluetooth_click+4
0x573C	0x53524556 ;?ICS?lstr3_Bluetooth_click+8
0x5740	0x00595449 ;?ICS?lstr3_Bluetooth_click+12
; end of ?ICS?lstr3_Bluetooth_click
;,0 :: _initBlock_4 [18]
; Containing: ?ICS_response [1]
;             ?ICS?lstr4_Bluetooth_click [17]
0x5744	0x756C4200 ;_initBlock_4+0 : ?ICS_response at 0x5744 : ?ICS?lstr4_Bluetooth_click at 0x5745
0x5748	0x6F6F5465 ;_initBlock_4+4
0x574C	0x432D6874 ;_initBlock_4+8
0x5750	0x6B63696C ;_initBlock_4+12
0x5754	0x0021 ;_initBlock_4+16
; end of _initBlock_4
;,0 :: _initBlock_5 [116]
; Containing: ?ICS?lstr5_Bluetooth_click [9]
;             ?ICS?lstr6_Bluetooth_click [32]
;             ?ICS?lstr7_Bluetooth_click [16]
;             ?ICS?lstr8_Bluetooth_click [32]
;             ?ICS?lstr9_Bluetooth_click [16]
;             ?ICS?lstr10_Bluetooth_click [11]
0x5756	0x2062614C ;_initBlock_5+0 : ?ICS?lstr5_Bluetooth_click at 0x5756
0x575A	0x38206F6E ;_initBlock_5+4
0x575E	0x61774100 ;_initBlock_5+8 : ?ICS?lstr6_Bluetooth_click at 0x575F
0x5762	0x6E697469 ;_initBlock_5+12
0x5766	0x6F432067 ;_initBlock_5+16
0x576A	0x63656E6E ;_initBlock_5+20
0x576E	0x6E6F6974 ;_initBlock_5+24
0x5772	0x6F726620 ;_initBlock_5+28
0x5776	0x616D206D ;_initBlock_5+32
0x577A	0x72657473 ;_initBlock_5+36
0x577E	0x656C5000 ;_initBlock_5+40 : ?ICS?lstr7_Bluetooth_click at 0x577F
0x5782	0x2C657361 ;_initBlock_5+44
0x5786	0x69617720 ;_initBlock_5+48
0x578A	0x2E2E2E74 ;_initBlock_5+52
0x578E	0x61774100 ;_initBlock_5+56 : ?ICS?lstr8_Bluetooth_click at 0x578F
0x5792	0x6E697469 ;_initBlock_5+60
0x5796	0x6F432067 ;_initBlock_5+64
0x579A	0x63656E6E ;_initBlock_5+68
0x579E	0x6E6F6974 ;_initBlock_5+72
0x57A2	0x6F726620 ;_initBlock_5+76
0x57A6	0x616D206D ;_initBlock_5+80
0x57AA	0x72657473 ;_initBlock_5+84
0x57AE	0x656C5000 ;_initBlock_5+88 : ?ICS?lstr9_Bluetooth_click at 0x57AF
0x57B2	0x2C657361 ;_initBlock_5+92
0x57B6	0x69617720 ;_initBlock_5+96
0x57BA	0x2E2E2E74 ;_initBlock_5+100
0x57BE	0x6E6F4300 ;_initBlock_5+104 : ?ICS?lstr10_Bluetooth_click at 0x57BF
0x57C2	0x7463656E ;_initBlock_5+108
0x57C6	0x00216465 ;_initBlock_5+112
; end of _initBlock_5
;,0 :: _initBlock_6 [70]
; Containing: ?ICS?lstr11_Bluetooth_click [27]
;             ?ICS?lstr12_Bluetooth_click [10]
;             ?ICS?lstr1_BT_Routines [4]
;             ?ICS?lstr2_BT_Routines [20]
;             ?ICS?lstr3_BT_Routines [9]
0x57CA	0x65756C42 ;_initBlock_6+0 : ?ICS?lstr11_Bluetooth_click at 0x57CA
0x57CE	0x746F6F74 ;_initBlock_6+4
0x57D2	0x6C432068 ;_initBlock_6+8
0x57D6	0x206B6369 ;_initBlock_6+12
0x57DA	0x6E6E6F43 ;_initBlock_6+16
0x57DE	0x65746365 ;_initBlock_6+20
0x57E2	0x52002164 ;_initBlock_6+24 : ?ICS?lstr12_Bluetooth_click at 0x57E5
0x57E6	0x69656365 ;_initBlock_6+28
0x57EA	0x3A646576 ;_initBlock_6+32
0x57EE	0x24242400 ;_initBlock_6+36 : ?ICS?lstr1_BT_Routines at 0x57EF
0x57F2	0x2C4E5300 ;_initBlock_6+40 : ?ICS?lstr2_BT_Routines at 0x57F3
0x57F6	0x65756C42 ;_initBlock_6+44
0x57FA	0x746F6F54 ;_initBlock_6+48
0x57FE	0x48535F68 ;_initBlock_6+52
0x5802	0x594B5741 ;_initBlock_6+56
0x5806	0x2C4F5300 ;_initBlock_6+60 : ?ICS?lstr3_BT_Routines at 0x5807
0x580A	0x76616C53 ;_initBlock_6+64
0x580E	0x0065 ;_initBlock_6+68
; end of _initBlock_6
;,0 :: _initBlock_7 [10]
; Containing: ?ICS?lstr4_BT_Routines [5]
;             ?ICS?lstr5_BT_Routines [5]
0x5810	0x302C4D53 ;_initBlock_7+0 : ?ICS?lstr4_BT_Routines at 0x5810
0x5814	0x2C415300 ;_initBlock_7+4 : ?ICS?lstr5_BT_Routines at 0x5815
0x5818	0x0031 ;_initBlock_7+8
; end of _initBlock_7
;BT_Routines.c,0 :: ?ICS?lstr6_BT_Routines [8]
0x581A	0x312C5053 ;?ICS?lstr6_BT_Routines+0
0x581E	0x00343332 ;?ICS?lstr6_BT_Routines+4
; end of ?ICS?lstr6_BT_Routines
;BT_Routines.c,0 :: ?ICS?lstr7_BT_Routines [4]
0x5822	0x002D2D2D ;?ICS?lstr7_BT_Routines+0
; end of ?ICS?lstr7_BT_Routines
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x5826	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x582A	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x582E	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x5832	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;,0 :: _initBlock_11 [4]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT_Ptr_Set [2]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x5836	0x00000000 ;_initBlock_11+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x5836 : ?ICS__Lib_TFT_Ptr_Set at 0x5837 : ?ICS__Lib_TFT_FontInitialized at 0x5839
; end of _initBlock_11
;,0 :: _initBlock_12 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x583A	0x0000 ;_initBlock_12+0 : ?ICS__Lib_TFT___no_acceleration at 0x583A : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x583B
; end of _initBlock_12
;,0 :: _initBlock_13 [47]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
;             ?ICS__Lib_TFT_Defs___controller [2]
;             ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x583C	0xFF00FF00 ;_initBlock_13+0 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x583C : ?ICS__Lib_TFT_Defs___controller at 0x583D : ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb at 0x583F
0x5840	0xFFFFFFFF ;_initBlock_13+4
0x5844	0xFFFFFFFF ;_initBlock_13+8
0x5848	0xFFFFFFFF ;_initBlock_13+12
0x584C	0xFFFFFFFF ;_initBlock_13+16
0x5850	0xFFFFFFFF ;_initBlock_13+20
0x5854	0xFFFFFFFF ;_initBlock_13+24
0x5858	0xFFFFFFFF ;_initBlock_13+28
0x585C	0xFFFFFFFF ;_initBlock_13+32
0x5860	0xFFFFFFFF ;_initBlock_13+36
0x5864	0xFFFFFFFF ;_initBlock_13+40
0x5868	0xFFFFFF ;_initBlock_13+44
; end of _initBlock_13
;__Lib_GPIO_32F4xx_Defs.c,821 :: __GPIO_MODULE_USART3_PD89 [108]
0x586C	0x00000738 ;__GPIO_MODULE_USART3_PD89+0
0x5870	0x00000739 ;__GPIO_MODULE_USART3_PD89+4
0x5874	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x5878	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x587C	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x5880	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x5884	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x5888	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x588C	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x5890	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x5894	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x5898	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x589C	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x58A0	0x00001018 ;__GPIO_MODULE_USART3_PD89+52
0x58A4	0x00001018 ;__GPIO_MODULE_USART3_PD89+56
0x58A8	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x58AC	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x58B0	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x58B4	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x58B8	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x58BC	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x58C0	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x58C4	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x58C8	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x58CC	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x58D0	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x58D4	0x00000000 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [136]    _TFT_Dot
0x02B8     [100]    __Lib_TFT__TFT_getHeader
0x031C      [24]    __Lib_TFT_Defs_Write_to_Port
0x0334      [34]    __Lib_SPI_123_SPIx_Read
0x0358      [30]    __Lib_UART_123_45_6_UARTx_Write
0x0378      [26]    _Delay_1us
0x0394     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0490      [12]    _Get_Fosc_kHz
0x049C      [28]    _SPI2_Write
0x04B8      [28]    _SPI3_Write
0x04D4      [28]    _UART2_Write
0x04F0      [28]    _UART3_Write
0x050C      [28]    _UART1_Write
0x0528      [26]    _TFT_Color16bitToRGB
0x0544     [104]    _TFT_Set_Address_ILI9481
0x05AC     [104]    _TFT_Set_Address_R61526
0x0614     [212]    _TFT_Set_Address_HX8352A
0x06E8     [104]    _TFT_Set_Address_ILI9342
0x0750      [36]    _TFT_RGBToColor16bit
0x0774      [28]    _SPI1_Write
0x0790     [104]    _TFT_Set_Address_ILI9340
0x07F8      [28]    _UART4_Write
0x0814     [404]    _TFT_H_Line
0x09A8     [244]    _TFT_V_Line
0x0A9C      [70]    _GPIO_Alternate_Function_Enable
0x0AE4     [512]    __Lib_TFT__TFT_Write_Char
0x0CE4     [132]    _RCC_GetClocksFrequency
0x0D68     [788]    __Lib_TFT__TFT_Write_Char_E
0x107C      [16]    __Lib_TFT_Is_SSD1963_Set
0x108C      [28]    _UART6_Write
0x10A8      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x10DC      [28]    _UART5_Write
0x10F8      [96]    _TFT_SSD1963_8bit_Write_Data
0x1158      [44]    _TFT_16bit_Write_Data
0x1184      [92]    _TFT_Write_Data
0x11E0     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x12A4      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x12F4      [52]    __Lib_TFT_Defs_Read_From_Port
0x1328      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x1354      [80]    _TFT_SSD1963_8bit_Set_Index
0x13A4      [24]    __Lib_USB_32F4xx_USBD_USR_DeviceReset
0x13BC     [568]    _GPIO_Config
0x15F4      [52]    _TFT_Write_Command
0x1628      [52]    _TFT_Set_Index
0x1660      [26]    _Delay_10ms
0x167C     [328]    _TFT_Set_Address_SSD1963II
0x17C8      [22]    _Delay_5ms
0x17E0     [104]    _TFT_Set_Address_SST7715R
0x1848     [120]    _TFT_Set_Address
0x18C0      [12]    _Is_TFT_Rotated_180
0x18D0      [26]    _Delay_100ms
0x18EC      [28]    _UART3_Write_Text
0x1908     [136]    _TFT_Write_Text
0x1990      [64]    _TFT_Set_Brush
0x19D0      [24]    _TFT_Set_Pen
0x19E8      [16]    _Is_TFT_Set
0x19F8     [192]    _TFT_GetCurrentColor
0x1AB8      [32]    _BT_Get_Response
0x1AD8     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x1D6C      [22]    __Lib_UART_123_45_6_UARTx_Read
0x1D84     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x2098     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x213C     [144]    _TFT_Fill_Screen
0x21CC     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x259C      [24]    _TFT_Move_Cursor
0x25B4      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x25E4     [108]    _TFT_Set_Font
0x2650     [664]    _TFT_Line
0x28E8     [180]    _DrawScr
0x299C     [620]    _TFT_Rectangle
0x2C08      [76]    __Lib_System_4XX_SystemClockSetDefault
0x2C54      [24]    _UART3_Read
0x2C6C     [120]    _NVIC_IntEnable
0x2CE4      [32]    _memset
0x2D04      [58]    ___FillZeros
0x2D40      [20]    ___CC2DW
0x2D54      [40]    _UART3_Init_Advanced
0x2D7C     [220]    _TFT_Init_ILI9341_8bit
0x2E58      [14]    _DisableInterrupts
0x2E68     [344]    _BT_Configure
0x2FC0      [14]    _EnableInterrupts
0x2FD0      [42]    ___EnableFPU
0x2FFC     [580]    _interrupt
0x3240     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x35A0     [536]    _main
0x37B8       [8]    ___GenExcept
0x37C0      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [16]    ?lstr1_Bluetooth_click
0x20000010      [17]    ?lstr2_Bluetooth_click
0x20000021      [16]    ?lstr3_Bluetooth_click
0x20000031       [1]    _response
0x20000032      [17]    ?lstr4_Bluetooth_click
0x20000043       [9]    ?lstr5_Bluetooth_click
0x2000004C      [32]    ?lstr6_Bluetooth_click
0x2000006C      [16]    ?lstr7_Bluetooth_click
0x2000007C      [32]    ?lstr8_Bluetooth_click
0x2000009C      [16]    ?lstr9_Bluetooth_click
0x200000AC      [11]    ?lstr10_Bluetooth_click
0x200000B7      [27]    ?lstr11_Bluetooth_click
0x200000D2      [10]    ?lstr12_Bluetooth_click
0x200000DC       [4]    ?lstr1_BT_Routines
0x200000E0      [20]    ?lstr2_BT_Routines
0x200000F4       [9]    ?lstr3_BT_Routines
0x200000FD       [5]    ?lstr4_BT_Routines
0x20000102       [5]    ?lstr5_BT_Routines
0x20000107       [8]    ?lstr6_BT_Routines
0x2000010F       [4]    ?lstr7_BT_Routines
0x20000113      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000123       [1]    __Lib_TFT___SSD1963_controller
0x20000124       [2]    __Lib_TFT_Ptr_Set
0x20000126       [1]    __Lib_TFT_FontInitialized
0x20000127       [1]    __Lib_TFT___no_acceleration
0x20000128       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000129       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x2000012A       [2]    __Lib_TFT_Defs___controller
0x2000012C      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x20000158       [1]    _response_rcvd
0x20000159       [1]    _responseID
0x2000015A       [1]    _CMD_mode
0x2000015B       [1]    _BT_state
0x2000015C       [1]    _tmp
0x2000015D       [1]    _DataReady
0x2000015E       [1]    _i
0x2000015F      [60]    _txt
0x2000019B       [1]    __Lib_TFT_PenWidth
0x2000019C       [4]    ___System_CLOCK_IN_KHZ
0x200001A0       [4]    __VOLTAGE_RANGE
0x200001A4       [2]    __Lib_TFT_PenColor
0x200001A6       [2]    _TFT_DISP_HEIGHT
0x200001A8       [2]    _TFT_DISP_WIDTH
0x200001AA       [2]    __Lib_TFT__fontFirstChar
0x200001AC       [4]    _TFT_SSD1963_Set_Address_Ptr
0x200001B0       [4]    _TFT_Set_Address_Ptr
0x200001B4       [4]    _TFT_Write_Data_Ptr
0x200001B8       [2]    __Lib_TFT__fontLastChar
0x200001BA       [1]    __Lib_TFT_FontOrientation
0x200001BB       [1]    __Lib_TFT_BrushEnabled
0x200001BC       [4]    __Lib_TFT__font
0x200001C0       [2]    __Lib_TFT_y_cord
0x200001C2       [2]    __Lib_TFT__fontHeight
0x200001C4       [2]    __Lib_TFT_x_cord
0x200001C6       [2]    __Lib_TFT_FontColor
0x200001C8      [10]    __Lib_TFT_headerBuffer
0x200001D2       [1]    __Lib_TFT_GradientEnabled
0x200001D3       [1]    __Lib_TFT_GradientOrientation
0x200001D4       [4]    _TFT_Get_Ext_Data_Ptr
0x200001D8       [2]    __Lib_TFT_GradColorFrom
0x200001DA       [2]    __Lib_TFT_GradColorTo
0x200001DC       [2]    __Lib_TFT_BrushColor
0x200001DE       [1]    _ExternalFontSet
0x200001E0       [4]    __Lib_TFT_activeExtFont
0x200001E4       [4]    _TFT_Set_Index_Ptr
0x200001E8       [4]    _TFT_Write_Command_Ptr
0x200001EC       [4]    _UART_Wr_Ptr
0x200001F0       [4]    _UART_Rd_Ptr
0x200001F4       [4]    _UART_Rdy_Ptr
0x200001F8       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x37E4    [4110]    _HandelGothic_BT21x22_Regular
0x47F2    [2168]    _TFT_defaultFont
0x506A    [1705]    _Verdana12x13_Regular
0x5713      [16]    ?ICS?lstr1_Bluetooth_click
0x5723      [17]    ?ICS?lstr2_Bluetooth_click
0x5734      [16]    ?ICS?lstr3_Bluetooth_click
0x5744       [1]    ?ICS_response
0x5745      [17]    ?ICS?lstr4_Bluetooth_click
0x5756       [9]    ?ICS?lstr5_Bluetooth_click
0x575F      [32]    ?ICS?lstr6_Bluetooth_click
0x577F      [16]    ?ICS?lstr7_Bluetooth_click
0x578F      [32]    ?ICS?lstr8_Bluetooth_click
0x57AF      [16]    ?ICS?lstr9_Bluetooth_click
0x57BF      [11]    ?ICS?lstr10_Bluetooth_click
0x57CA      [27]    ?ICS?lstr11_Bluetooth_click
0x57E5      [10]    ?ICS?lstr12_Bluetooth_click
0x57EF       [4]    ?ICS?lstr1_BT_Routines
0x57F3      [20]    ?ICS?lstr2_BT_Routines
0x5807       [9]    ?ICS?lstr3_BT_Routines
0x5810       [5]    ?ICS?lstr4_BT_Routines
0x5815       [5]    ?ICS?lstr5_BT_Routines
0x581A       [8]    ?ICS?lstr6_BT_Routines
0x5822       [4]    ?ICS?lstr7_BT_Routines
0x5826      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x5836       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x5837       [2]    ?ICS__Lib_TFT_Ptr_Set
0x5839       [1]    ?ICS__Lib_TFT_FontInitialized
0x583A       [1]    ?ICS__Lib_TFT___no_acceleration
0x583B       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x583C       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x583D       [2]    ?ICS__Lib_TFT_Defs___controller
0x583F      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
0x586C     [108]    __GPIO_MODULE_USART3_PD89
