{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639091980999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639091981016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 00:19:40 2021 " "Processing started: Fri Dec 10 00:19:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639091981016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639091981016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639091981017 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1639091982280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639091982418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639091982418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lcd_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lcd_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_UART-arch1 " "Found design unit 1: LCD_UART-arch1" {  } { { "MODELSIM/LCD_UART.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001716 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_UART " "Found entity 1: LCD_UART" {  } { { "MODELSIM/LCD_UART.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092001716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lcd_drawing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lcd_drawing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRAWING-arch1 " "Found design unit 1: LCD_DRAWING-arch1" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001736 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRAWING " "Found entity 1: LCD_DRAWING" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092001736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/romsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/romsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsinc-a " "Found design unit 1: romsinc-a" {  } { { "MODELSIM/romsinc.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001752 ""} { "Info" "ISGN_ENTITY_NAME" "1 romsinc " "Found entity 1: romsinc" {  } { { "MODELSIM/romsinc.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092001752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lt24setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lt24setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24Setup-rtl_0 " "Found design unit 1: LT24Setup-rtl_0" {  } { { "MODELSIM/LT24SetUp.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001764 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24Setup " "Found entity 1: LT24Setup" {  } { { "MODELSIM/LT24SetUp.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092001764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lt24initreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lt24initreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitReset-a " "Found design unit 1: LT24InitReset-a" {  } { { "MODELSIM/LT24InitReset.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001783 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitReset " "Found entity 1: LT24InitReset" {  } { { "MODELSIM/LT24InitReset.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092001783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lt24initlcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lt24initlcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitLCD-a " "Found design unit 1: LT24InitLCD-a" {  } { { "MODELSIM/LT24InitLCD.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001795 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitLCD " "Found entity 1: LT24InitLCD" {  } { { "MODELSIM/LT24InitLCD.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092001795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/lcd_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modelsim/lcd_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CTRL-arch1 " "Found design unit 1: LCD_CTRL-arch1" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001811 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CTRL " "Found entity 1: LCD_CTRL" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092001811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/init128rom_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file modelsim/init128rom_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romData_pkg " "Found design unit 1: romData_pkg" {  } { { "MODELSIM/Init128rom_pkg.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001826 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 romData_pkg-body " "Found design unit 2: romData_pkg-body" {  } { { "MODELSIM/Init128rom_pkg.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092001826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1soc_top.vhd 2 1 " "Using design file de1soc_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1SOC_TOP-rtl_0 " "Found design unit 1: DE1SOC_TOP-rtl_0" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001970 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1SOC_TOP " "Found entity 1: DE1SOC_TOP" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639092001970 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1639092001970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1SOC_TOP " "Elaborating entity \"DE1SOC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639092001980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset de1soc_top.vhd(163) " "Verilog HDL or VHDL warning at de1soc_top.vhd(163): object \"reset\" assigned a value but never read" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092001982 "|DE1SOC_TOP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5..0\] de1soc_top.vhd(36) " "Using initial value X (don't care) for net \"LEDR\[5..0\]\" at de1soc_top.vhd(36)" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092001982 "|DE1SOC_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Setup LT24Setup:DUT_SETUP " "Elaborating entity \"LT24Setup\" for hierarchy \"LT24Setup:DUT_SETUP\"" {  } { { "de1soc_top.vhd" "DUT_SETUP" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092001984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitReset LT24Setup:DUT_SETUP\|LT24InitReset:DUT_RESET " "Elaborating entity \"LT24InitReset\" for hierarchy \"LT24Setup:DUT_SETUP\|LT24InitReset:DUT_RESET\"" {  } { { "MODELSIM/LT24SetUp.vhd" "DUT_RESET" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092001987 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_10msec LT24InitReset.vhd(65) " "Verilog HDL or VHDL warning at LT24InitReset.vhd(65): object \"to_10msec\" assigned a value but never read" {  } { { "MODELSIM/LT24InitReset.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092001990 "|DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitLCD LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD " "Elaborating entity \"LT24InitLCD\" for hierarchy \"LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\"" {  } { { "MODELSIM/LT24SetUp.vhd" "DUT_InitLCD" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092001993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RomData LT24InitLCD.vhd(77) " "Verilog HDL or VHDL warning at LT24InitLCD.vhd(77): object \"RomData\" assigned a value but never read" {  } { { "MODELSIM/LT24InitLCD.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092001994 "|DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romsinc LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM " "Elaborating entity \"romsinc\" for hierarchy \"LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\"" {  } { { "MODELSIM/LT24InitLCD.vhd" "DUT_ROM" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092001996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CTRL LCD_CTRL:DUT_LCD_Ctrl " "Elaborating entity \"LCD_CTRL\" for hierarchy \"LCD_CTRL:DUT_LCD_Ctrl\"" {  } { { "de1soc_top.vhd" "DUT_LCD_Ctrl" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092002002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x LCD_CTRL.vhd(30) " "Verilog HDL or VHDL warning at LCD_CTRL.vhd(30): object \"x\" assigned a value but never read" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092002004 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y LCD_CTRL.vhd(31) " "Verilog HDL or VHDL warning at LCD_CTRL.vhd(31): object \"y\" assigned a value but never read" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_X LCD_CTRL.vhd(138) " "VHDL Process Statement warning at LCD_CTRL.vhd(138): signal \"LD_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_Y LCD_CTRL.vhd(146) " "VHDL Process Statement warning at LCD_CTRL.vhd(146): signal \"LD_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_RGB LCD_CTRL.vhd(168) " "VHDL Process Statement warning at LCD_CTRL.vhd(168): signal \"LD_RGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rgbreg LCD_CTRL.vhd(164) " "VHDL Process Statement warning at LCD_CTRL.vhd(164): inferring latch(es) for signal or variable \"rgbreg\", which holds its previous value in one or more paths through the process" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_NUMPIX LCD_CTRL.vhd(176) " "VHDL Process Statement warning at LCD_CTRL.vhd(176): signal \"LD_NUMPIX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_pix LCD_CTRL.vhd(172) " "VHDL Process Statement warning at LCD_CTRL.vhd(172): inferring latch(es) for signal or variable \"num_pix\", which holds its previous value in one or more paths through the process" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[0\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[0\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[1\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[1\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[2\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[2\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[3\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[3\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[4\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[4\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[5\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[5\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[6\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[6\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[7\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[7\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002005 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[8\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[8\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[9\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[9\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[10\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[10\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[11\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[11\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[12\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[12\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[13\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[13\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[14\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[14\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[15\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[15\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[16\] LCD_CTRL.vhd(172) " "Inferred latch for \"num_pix\[16\]\" at LCD_CTRL.vhd(172)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[0\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[0\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[1\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[1\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[2\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[2\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[3\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[3\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[4\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[4\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[5\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[5\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[6\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[6\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[7\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[7\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[8\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[8\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[9\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[9\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[10\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[10\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[11\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[11\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[12\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[12\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002006 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[13\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[13\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002007 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[14\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[14\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002007 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgbreg\[15\] LCD_CTRL.vhd(164) " "Inferred latch for \"rgbreg\[15\]\" at LCD_CTRL.vhd(164)" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002007 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRAWING LCD_DRAWING:DUT_LCD_Drawing " "Elaborating entity \"LCD_DRAWING\" for hierarchy \"LCD_DRAWING:DUT_LCD_Drawing\"" {  } { { "de1soc_top.vhd" "DUT_LCD_Drawing" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092002009 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_REG_COLOR LCD_DRAWING.vhd(150) " "VHDL Process Statement warning at LCD_DRAWING.vhd(150): signal \"LD_REG_COLOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_COLOR_N LCD_DRAWING.vhd(152) " "VHDL Process Statement warning at LCD_DRAWING.vhd(152): signal \"LD_COLOR_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "color LCD_DRAWING.vhd(146) " "VHDL Process Statement warning at LCD_DRAWING.vhd(146): inferring latch(es) for signal or variable \"color\", which holds its previous value in one or more paths through the process" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_NUMPIX_5 LCD_DRAWING.vhd(161) " "VHDL Process Statement warning at LCD_DRAWING.vhd(161): signal \"LD_NUMPIX_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_NUMPIX_A LCD_DRAWING.vhd(163) " "VHDL Process Statement warning at LCD_DRAWING.vhd(163): signal \"LD_NUMPIX_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RS_NUMPIX LCD_DRAWING.vhd(165) " "VHDL Process Statement warning at LCD_DRAWING.vhd(165): signal \"RS_NUMPIX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_pix LCD_DRAWING.vhd(157) " "VHDL Process Statement warning at LCD_DRAWING.vhd(157): inferring latch(es) for signal or variable \"num_pix\", which holds its previous value in one or more paths through the process" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[0\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[0\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[1\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[1\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[2\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[2\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[3\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[3\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[4\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[4\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[5\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[5\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[6\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[6\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[7\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[7\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[8\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[8\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[9\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[9\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[10\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[10\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002012 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[11\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[11\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002013 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[12\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[12\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002013 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[13\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[13\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002013 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[14\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[14\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002013 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[15\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[15\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002013 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_pix\[16\] LCD_DRAWING.vhd(157) " "Inferred latch for \"num_pix\[16\]\" at LCD_DRAWING.vhd(157)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002013 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] LCD_DRAWING.vhd(146) " "Inferred latch for \"color\[0\]\" at LCD_DRAWING.vhd(146)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002013 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] LCD_DRAWING.vhd(146) " "Inferred latch for \"color\[1\]\" at LCD_DRAWING.vhd(146)" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092002013 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_UART LCD_UART:DUT_LCD_UART " "Elaborating entity \"LCD_UART\" for hierarchy \"LCD_UART:DUT_LCD_UART\"" {  } { { "de1soc_top.vhd" "DUT_LCD_UART" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092002015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REGDPLZ_out LCD_UART.vhd(36) " "Verilog HDL or VHDL warning at LCD_UART.vhd(36): object \"REGDPLZ_out\" assigned a value but never read" {  } { { "MODELSIM/LCD_UART.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639092002017 "|DE1SOC_TOP|LCD_UART:DUT_LCD_UART"}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1639092002071 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\|rom " "RAM logic \"LT24Setup:DUT_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "MODELSIM/romsinc.vhd" "rom" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639092002481 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639092002481 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639092003094 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639092003209 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1639092003209 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[4\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[4\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[3\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[3\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[2\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[2\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[1\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[1\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[0\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[10\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[10\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[9\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[9\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[8\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[8\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[7\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[7\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[6\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[6\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[5\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[15\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[15\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[14\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[14\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[13\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[13\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[12\] LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\] " "Duplicate LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[12\]\" merged with LATCH primitive \"LCD_CTRL:DUT_LCD_Ctrl\|rgbreg\[11\]\"" {  } { { "MODELSIM/LCD_CTRL.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd" 164 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639092003215 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1639092003215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] " "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_DRAWING:DUT_LCD_Drawing\|WideOr9 " "Ports D and ENA on the latch are fed by the same signal LCD_DRAWING:DUT_LCD_Drawing\|WideOr9" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639092003216 ""}  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639092003216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_DRAWING:DUT_LCD_Drawing\|color\[1\] " "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_DRAWING:DUT_LCD_Drawing\|WideOr9 " "Ports D and ENA on the latch are fed by the same signal LCD_DRAWING:DUT_LCD_Drawing\|WideOr9" {  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639092003216 ""}  } { { "MODELSIM/LCD_DRAWING.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639092003216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092003529 "|DE1SOC_TOP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092003529 "|DE1SOC_TOP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092003529 "|DE1SOC_TOP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092003529 "|DE1SOC_TOP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092003529 "|DE1SOC_TOP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092003529 "|DE1SOC_TOP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092003529 "|DE1SOC_TOP|LT24_LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639092003529 "|DE1SOC_TOP|LT24_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639092003529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639092003670 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] GPIO_0\[3\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"GPIO_0\[3\]\" cannot be tri-stated" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 36 -1 0 } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1639092003955 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1639092004639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639092004752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639092004752 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092004884 "|DE1SOC_TOP|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639092004884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639092004888 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639092004888 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639092004888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "375 " "Implemented 375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639092004888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639092004888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639092004924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 00:20:04 2021 " "Processing ended: Fri Dec 10 00:20:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639092004924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639092004924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639092004924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639092004924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639092007685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639092007695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 00:20:06 2021 " "Processing started: Fri Dec 10 00:20:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639092007695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1639092007695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1639092007697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1639092008175 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1639092008184 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092008425 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1639092008547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639092008585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092008585 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1639092009598 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639092009625 "|DE1SOC_TOP|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1639092009625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639092009633 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639092009633 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639092009633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "375 " "Implemented 375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639092009633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1639092009633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 15 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639092009777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 00:20:09 2021 " "Processing ended: Fri Dec 10 00:20:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639092009777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639092009777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639092009777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1639092009777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639092011636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639092011645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 00:20:10 2021 " "Processing started: Fri Dec 10 00:20:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639092011645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639092011645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639092011645 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639092011862 ""}
{ "Info" "0" "" "Project  = DE1SOC_TOP" {  } {  } 0 0 "Project  = DE1SOC_TOP" 0 0 "Fitter" 0 0 1639092011862 ""}
{ "Info" "0" "" "Revision = DE1SOC_TOP" {  } {  } 0 0 "Revision = DE1SOC_TOP" 0 0 "Fitter" 0 0 1639092011862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639092012088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639092012089 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1SOC_TOP 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1SOC_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639092012114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639092012190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639092012190 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639092013037 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639092013082 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639092013678 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 83 " "No exact pin location assignment(s) for 8 pins of 83 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1639092014219 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1639092041801 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 239 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 239 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639092042414 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 232 global CLKCTRL_G7 " "KEY\[0\]~inputCLKENA0 with 232 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1639092042414 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639092042414 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1639092042414 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1639092042415 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1639092042415 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1639092042415 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639092042416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639092042425 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639092042426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639092042431 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639092042434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639092042434 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639092042436 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1639092044282 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1SOC_TOP.sdc " "Reading SDC File: 'DE1SOC_TOP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639092044284 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Node: LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] is being clocked by LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092044294 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639092044294 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|estado_q.Azul"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Node: LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[0\] LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[0\] is being clocked by LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092044295 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639092044295 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639092044300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639092044301 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1639092044302 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639092044302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639092044302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639092044302 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1639092044302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639092044422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1639092044427 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639092044427 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_BUSY " "Node \"LT24_ADC_BUSY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_BUSY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639092044776 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_CS_N " "Node \"LT24_ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639092044776 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_DCLK " "Node \"LT24_ADC_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639092044776 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_DIN " "Node \"LT24_ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639092044776 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_DOUT " "Node \"LT24_ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639092044776 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_ADC_PENIRQ_N " "Node \"LT24_ADC_PENIRQ_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_PENIRQ_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639092044776 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1639092044776 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639092044776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639092054044 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1639092055017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639092057388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639092059952 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639092061428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639092061428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639092065470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639092075677 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639092075677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639092077029 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1639092077029 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639092077029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639092077043 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.67 " "Total time spent on timing analysis during the Fitter is 1.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639092082170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639092082236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639092083257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639092083258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639092084858 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639092091549 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639092092230 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de1soc_top.vhd" "" { Text "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639092092296 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639092092296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/output_files/DE1SOC_TOP.fit.smsg " "Generated suppressed messages file C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/output_files/DE1SOC_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639092092680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6617 " "Peak virtual memory: 6617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639092094015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 00:21:34 2021 " "Processing ended: Fri Dec 10 00:21:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639092094015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639092094015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639092094015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639092094015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639092095612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639092095623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 00:21:35 2021 " "Processing started: Fri Dec 10 00:21:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639092095623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639092095623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639092095624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639092097101 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639092108584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639092116406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 00:21:56 2021 " "Processing ended: Fri Dec 10 00:21:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639092116406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639092116406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639092116406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639092116406 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639092117154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639092118295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639092118304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 00:21:57 2021 " "Processing started: Fri Dec 10 00:21:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639092118304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639092118304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1SOC_TOP -c DE1SOC_TOP " "Command: quartus_sta DE1SOC_TOP -c DE1SOC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639092118305 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639092118512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639092120158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639092120158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092120229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092120229 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639092121368 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1SOC_TOP.sdc " "Reading SDC File: 'DE1SOC_TOP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639092121484 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Node: LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[11\] LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[11\] is being clocked by LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092121504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639092121504 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Node: LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] is being clocked by LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092121505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639092121505 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|estado_q.Azul"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1639092121513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639092121514 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639092121516 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639092121548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.263 " "Worst-case setup slack is 15.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092121600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092121600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.263               0.000 CLOCK_50  " "   15.263               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092121600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092121600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092121610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092121610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 CLOCK_50  " "    0.331               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092121610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092121610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639092121626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639092121633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.216 " "Worst-case minimum pulse width slack is 9.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092121653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092121653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.216               0.000 CLOCK_50  " "    9.216               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092121653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092121653 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639092121696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639092121768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639092124036 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Node: LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[11\] LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[11\] is being clocked by LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092124197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639092124197 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Node: LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] is being clocked by LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092124197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639092124197 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|estado_q.Azul"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639092124199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.336 " "Worst-case setup slack is 15.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092124224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092124224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.336               0.000 CLOCK_50  " "   15.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092124224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092124224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092124232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092124232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 CLOCK_50  " "    0.310               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092124232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092124232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639092124242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639092124249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.280 " "Worst-case minimum pulse width slack is 9.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092124257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092124257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.280               0.000 CLOCK_50  " "    9.280               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092124257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092124257 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639092124276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639092124786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639092126781 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Node: LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[11\] LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[11\] is being clocked by LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092126933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639092126933 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Node: LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] is being clocked by LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092126933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639092126933 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|estado_q.Azul"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639092126935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.240 " "Worst-case setup slack is 17.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092126943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092126943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.240               0.000 CLOCK_50  " "   17.240               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092126943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092126943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092126957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092126957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092126957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092126957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639092126962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639092126970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.101 " "Worst-case minimum pulse width slack is 9.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092126976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092126976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.101               0.000 CLOCK_50  " "    9.101               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092126976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092126976 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639092126992 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Node: LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[11\] LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD " "Latch LCD_CTRL:DUT_LCD_Ctrl\|num_pix\[11\] is being clocked by LCD_CTRL:DUT_LCD_Ctrl\|estado_q.ProcesarD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092127308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639092127308 "|DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Node: LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul " "Latch LCD_DRAWING:DUT_LCD_Drawing\|color\[0\] is being clocked by LCD_DRAWING:DUT_LCD_Drawing\|estado_q.Azul" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639092127308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639092127308 "|DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|estado_q.Azul"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639092127310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.482 " "Worst-case setup slack is 17.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092127318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092127318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.482               0.000 CLOCK_50  " "   17.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092127318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092127318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092127328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092127328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLOCK_50  " "    0.170               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092127328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092127328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639092127338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639092127345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.064 " "Worst-case minimum pulse width slack is 9.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092127360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092127360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.064               0.000 CLOCK_50  " "    9.064               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639092127360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639092127360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639092131517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639092131519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5140 " "Peak virtual memory: 5140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639092131673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 00:22:11 2021 " "Processing ended: Fri Dec 10 00:22:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639092131673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639092131673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639092131673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639092131673 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 133 s " "Quartus Prime Full Compilation was successful. 0 errors, 133 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639092132623 ""}
