{"Source Block": ["oh/src/elink/hdl/etx_io.v@119:141@HdlStmFor", "   //# IO DRIVER STUFF\n   //############################################  \n\n   //DATA\n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n     begin : gen_oddr\n\tODDR #(.DDR_CLK_EDGE  (\"SAME_EDGE\"))\n\toddr_data (\n\t\t   .Q  (txo_data_ddr[i]),\n\t\t   .C  (tx_lclk_io),\n\t\t   .CE (1'b1),\n\t\t   .D1 (tx_data16[i+8] ^ invert_pins),\n\t\t   .D2 (tx_data16[i] ^ invert_pins),\n\t\t   .R  (1'b0),\n\t\t   .S  (1'b0)\n\t\t   );\n     end\n     endgenerate\n\n   //FRAME\n   ODDR #(.DDR_CLK_EDGE  (\"SAME_EDGE\"))\n   oddr_frame (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[126, "\tODDR #(.DDR_CLK_EDGE  (\"SAME_EDGE\"))\n"], [130, "\t\t   .CE (1'b1),\n"], [132, "\t\t   .D2 (tx_data16[i] ^ invert_pins),\n"], [133, "\t\t   .R  (1'b0),\n"], [134, "\t\t   .S  (1'b0)\n"]], "Add": [[126, "\tODDRE1\n"], [134, "\t\t   .D2 (tx_data16[i] ^ invert_pins)\n"]]}}