/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [20:0] _02_;
  wire [26:0] _03_;
  reg [3:0] _04_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [21:0] celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_43z;
  wire [27:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire [5:0] celloutsig_0_59z;
  wire [41:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_3z;
  wire [44:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_19z[3] ? celloutsig_0_3z : celloutsig_0_2z[1];
  assign celloutsig_0_46z = celloutsig_0_24z[5] ? celloutsig_0_39z : celloutsig_0_18z[3];
  assign celloutsig_1_0z = in_data[163] ? in_data[174] : in_data[132];
  assign celloutsig_0_22z = celloutsig_0_7z[1] ? celloutsig_0_15z[2] : _00_;
  assign celloutsig_1_13z = ~(celloutsig_1_1z[2] | celloutsig_1_12z[5]);
  assign celloutsig_1_16z = ~(celloutsig_1_13z | celloutsig_1_8z[3]);
  assign celloutsig_0_1z = ~(in_data[52] | _01_);
  assign celloutsig_0_39z = ~((celloutsig_0_24z[7] | celloutsig_0_3z) & celloutsig_0_2z[4]);
  assign celloutsig_0_25z = ~((celloutsig_0_18z[1] | in_data[95]) & celloutsig_0_24z[3]);
  assign celloutsig_1_6z = celloutsig_1_3z[9:2] + { celloutsig_1_4z[33:27], celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_5z[28:24], celloutsig_0_8z } + in_data[58:53];
  assign celloutsig_0_14z = { in_data[34:17], celloutsig_0_7z } + { celloutsig_0_2z[3:0], celloutsig_0_8z, _02_[15], _00_, _02_[13:12], celloutsig_0_3z, _02_[15], _00_, _02_[13:12], celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_15z } + { celloutsig_0_12z[4:3], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_6z };
  reg [26:0] _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 27'h0000000;
    else _18_ <= in_data[68:42];
  assign { _03_[26:17], _01_, _03_[15:0] } = _18_;
  reg [3:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 4'h0;
    else _19_ <= { in_data[85:83], celloutsig_0_1z };
  assign { _02_[15], _00_, _02_[13:12] } = _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 4'h0;
    else _04_ <= celloutsig_0_16z[4:1];
  assign celloutsig_0_37z = { celloutsig_0_17z[9:2], celloutsig_0_25z, _02_[15], _00_, _02_[13:12], celloutsig_0_35z } & { celloutsig_0_19z[7:1], celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_31z };
  assign celloutsig_1_7z = celloutsig_1_3z[8:0] & { celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_15z = { celloutsig_0_14z[16:15], celloutsig_0_3z } & celloutsig_0_2z[2:0];
  assign celloutsig_0_29z = { _04_[2:0], celloutsig_0_11z } > { _02_[15], _00_, _02_[13:12] };
  assign celloutsig_0_57z = celloutsig_0_44z[19:15] > { _01_, _03_[15:12] };
  assign celloutsig_1_11z = celloutsig_1_1z[7:5] > celloutsig_1_6z[7:5];
  assign celloutsig_0_50z = _03_[13:1] < celloutsig_0_28z[15:3];
  assign celloutsig_1_10z = celloutsig_1_4z[23:19] < { celloutsig_1_7z[8:5], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_1z & ~(_03_[9]);
  assign celloutsig_0_11z = celloutsig_0_8z & ~(celloutsig_0_10z);
  assign celloutsig_0_54z = { celloutsig_0_43z[5:2], celloutsig_0_10z, celloutsig_0_36z } % { 1'h1, celloutsig_0_24z[3:0], celloutsig_0_22z };
  assign celloutsig_0_9z = in_data[74:69] % { 1'h1, celloutsig_0_2z[3], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_20z = celloutsig_0_2z[4:0] % { 1'h1, celloutsig_0_18z[5:2] };
  assign celloutsig_0_24z = { celloutsig_0_17z[4:0], celloutsig_0_15z } % { 1'h1, celloutsig_0_20z[3:0], celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_14z[10], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_16z } % { 1'h1, celloutsig_0_18z[7:2], celloutsig_0_9z, celloutsig_0_16z[5:1], in_data[0] };
  assign celloutsig_0_59z = { celloutsig_0_54z[4:0], celloutsig_0_46z } % { 1'h1, in_data[49:45] };
  assign celloutsig_0_13z = { _02_[15], _00_, _02_[13:12], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z } % { 1'h1, _03_[6:5], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_4z = { in_data[187:153], celloutsig_1_3z } * in_data[166:122];
  assign celloutsig_0_7z = { _03_[18:17], _01_ } * celloutsig_0_5z[8:6];
  assign celloutsig_0_17z = { _03_[15:7], celloutsig_0_6z } * in_data[33:24];
  assign celloutsig_0_43z = celloutsig_0_24z[2] ? { celloutsig_0_13z[7:6], celloutsig_0_17z } : { celloutsig_0_37z[13:5], celloutsig_0_7z };
  assign celloutsig_1_12z = celloutsig_1_5z[3] ? { celloutsig_1_7z[7:0], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_0z } : celloutsig_1_1z;
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_9z } !== { in_data[12], _02_[15], _00_, _02_[13:12], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_1z = ~ in_data[106:96];
  assign celloutsig_1_8z = celloutsig_1_1z[9:3] | celloutsig_1_6z[7:1];
  assign celloutsig_0_32z = { celloutsig_0_12z[2], _02_[15], _00_, _02_[13:12] } >>> celloutsig_0_12z[5:1];
  assign celloutsig_0_44z = { _04_, celloutsig_0_43z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_18z } >>> { celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_19z = celloutsig_0_13z[18:6] >>> _03_[12:0];
  assign celloutsig_0_5z = { _03_[20:17], _01_, _03_[15:6], _03_[26:17], _01_, _03_[15:0] } - in_data[91:50];
  assign celloutsig_1_3z = celloutsig_1_1z[10:1] - celloutsig_1_1z[10:1];
  assign celloutsig_1_5z = in_data[126:122] - celloutsig_1_3z[4:0];
  assign celloutsig_1_19z = { celloutsig_1_6z[6:1], celloutsig_1_13z } - celloutsig_1_8z;
  assign celloutsig_0_2z = in_data[49:43] - _03_[15:9];
  assign celloutsig_1_18z = { celloutsig_1_4z[28:22], celloutsig_1_16z } ^ in_data[184:177];
  assign celloutsig_0_16z = { celloutsig_0_9z[5:1], celloutsig_0_8z } ^ in_data[14:9];
  assign celloutsig_0_31z = ~((celloutsig_0_7z[0] & celloutsig_0_15z[2]) | celloutsig_0_29z);
  assign celloutsig_0_35z = ~((celloutsig_0_22z & celloutsig_0_12z[4]) | celloutsig_0_1z);
  assign celloutsig_0_60z = ~((celloutsig_0_50z & _04_[0]) | celloutsig_0_57z);
  assign celloutsig_0_8z = ~((celloutsig_0_2z[6] & in_data[78]) | _02_[12]);
  assign celloutsig_0_3z = ~((_03_[17] & celloutsig_0_2z[0]) | (in_data[64] & in_data[50]));
  assign { _02_[20:16], _02_[14], _02_[11:0] } = { celloutsig_0_2z[3:0], celloutsig_0_8z, _00_, celloutsig_0_3z, _02_[15], _00_, _02_[13:12], celloutsig_0_2z };
  assign _03_[16] = _01_;
  assign { out_data[135:128], out_data[102:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
