## Simple verilog fpga pwm generator 
Duty cycle 0xfe
![alt text](img/pwm_verilog_sigma_delta_8bit_fe.png)

Duty cycle 0x0e

![alt text](img/pwm_sigma_delta_0e.png)

Incrementing pwm duty cycle

![alt text](img/document_5336805828047420603.gif)

New version reads +/- buttons connected to PMOD port pins PMOD_3 and PMOD_4 and increment or decrement PWM duty cycle