vendor_name = ModelSim
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/defines.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.qip
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.qip
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_tb.vhdl
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v
design_name = MIOSystem_tb
instance = comp, \SDRAM_CKE~output , SDRAM_CKE~output, MIOSystem_tb, 1
instance = comp, \SDRAM_CLK~output , SDRAM_CLK~output, MIOSystem_tb, 1
instance = comp, \SDRAM_CS_N~output , SDRAM_CS_N~output, MIOSystem_tb, 1
instance = comp, \SDRAM_WE_N~output , SDRAM_WE_N~output, MIOSystem_tb, 1
instance = comp, \SDRAM_CAS_N~output , SDRAM_CAS_N~output, MIOSystem_tb, 1
instance = comp, \SDRAM_RAS_N~output , SDRAM_RAS_N~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A0~output , SDRAM_A0~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A1~output , SDRAM_A1~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A2~output , SDRAM_A2~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A3~output , SDRAM_A3~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A4~output , SDRAM_A4~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A5~output , SDRAM_A5~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A6~output , SDRAM_A6~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A7~output , SDRAM_A7~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A8~output , SDRAM_A8~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A9~output , SDRAM_A9~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A10~output , SDRAM_A10~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A11~output , SDRAM_A11~output, MIOSystem_tb, 1
instance = comp, \SDRAM_A12~output , SDRAM_A12~output, MIOSystem_tb, 1
instance = comp, \SDRAM_BA0~output , SDRAM_BA0~output, MIOSystem_tb, 1
instance = comp, \SDRAM_BA1~output , SDRAM_BA1~output, MIOSystem_tb, 1
instance = comp, \SDRAM_DQML~output , SDRAM_DQML~output, MIOSystem_tb, 1
instance = comp, \SDRAM_DQMH~output , SDRAM_DQMH~output, MIOSystem_tb, 1
instance = comp, \RXD~output , RXD~output, MIOSystem_tb, 1
instance = comp, \FLASH_CS~output , FLASH_CS~output, MIOSystem_tb, 1
instance = comp, \FLASH_WP~output , FLASH_WP~output, MIOSystem_tb, 1
instance = comp, \FLASH_CLK~output , FLASH_CLK~output, MIOSystem_tb, 1
instance = comp, \FLASH_DI~output , FLASH_DI~output, MIOSystem_tb, 1
instance = comp, \DS_DP~output , DS_DP~output, MIOSystem_tb, 1
instance = comp, \DS_G~output , DS_G~output, MIOSystem_tb, 1
instance = comp, \DS_C~output , DS_C~output, MIOSystem_tb, 1
instance = comp, \DS_D~output , DS_D~output, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:0:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:1:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:2:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:3:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:4:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:5:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:6:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:7:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:8:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:9:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:10:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:11:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:12:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:13:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:14:obufa, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa , DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|\loop1:15:obufa, MIOSystem_tb, 1
instance = comp, \CLK~input , CLK~input, MIOSystem_tb, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, MIOSystem_tb, 1
instance = comp, \state.s_idle~feeder , state.s_idle~feeder, MIOSystem_tb, 1
instance = comp, \state.s_init_pll~feeder , state.s_init_pll~feeder, MIOSystem_tb, 1
instance = comp, \state.s_init_pll , state.s_init_pll, MIOSystem_tb, 1
instance = comp, \state.s_init~0 , state.s_init~0, MIOSystem_tb, 1
instance = comp, \state.s_init , state.s_init, MIOSystem_tb, 1
instance = comp, \Selector5~0 , Selector5~0, MIOSystem_tb, 1
instance = comp, \restart_system~feeder , restart_system~feeder, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|busy_wait~0 , FLASHMEM_Controller1|busy_wait~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|busy_wait , FLASHMEM_Controller1|busy_wait, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[0]~33 , FLASHMEM_Controller1|shift_reg_idx[0]~33, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[1]~35 , FLASHMEM_Controller1|shift_reg_idx[1]~35, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[6]~32 , FLASHMEM_Controller1|shift_reg_idx[6]~32, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector3~0 , FLASHMEM_Controller1|Selector3~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[23]~83 , FLASHMEM_Controller1|shift_reg_idx[23]~83, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[24]~85 , FLASHMEM_Controller1|shift_reg_idx[24]~85, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[24] , FLASHMEM_Controller1|shift_reg_idx[24], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[25]~87 , FLASHMEM_Controller1|shift_reg_idx[25]~87, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[25] , FLASHMEM_Controller1|shift_reg_idx[25], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[26]~89 , FLASHMEM_Controller1|shift_reg_idx[26]~89, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[26] , FLASHMEM_Controller1|shift_reg_idx[26], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[27]~91 , FLASHMEM_Controller1|shift_reg_idx[27]~91, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[27] , FLASHMEM_Controller1|shift_reg_idx[27], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[28]~93 , FLASHMEM_Controller1|shift_reg_idx[28]~93, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[28] , FLASHMEM_Controller1|shift_reg_idx[28], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[29]~95 , FLASHMEM_Controller1|shift_reg_idx[29]~95, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[29] , FLASHMEM_Controller1|shift_reg_idx[29], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[30]~97 , FLASHMEM_Controller1|shift_reg_idx[30]~97, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[30] , FLASHMEM_Controller1|shift_reg_idx[30], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[31]~99 , FLASHMEM_Controller1|shift_reg_idx[31]~99, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[31] , FLASHMEM_Controller1|shift_reg_idx[31], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~6 , FLASHMEM_Controller1|main_proc~6, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~5 , FLASHMEM_Controller1|main_proc~5, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~7 , FLASHMEM_Controller1|main_proc~7, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Equal0~0 , FLASHMEM_Controller1|Equal0~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Equal0~1 , FLASHMEM_Controller1|Equal0~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Equal0~2 , FLASHMEM_Controller1|Equal0~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state.s_trans_opcode~0 , FLASHMEM_Controller1|trans_state.s_trans_opcode~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state~12 , FLASHMEM_Controller1|trans_state~12, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state~13 , FLASHMEM_Controller1|trans_state~13, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state~14 , FLASHMEM_Controller1|trans_state~14, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state.s_trans_opcode , FLASHMEM_Controller1|trans_state.s_trans_opcode, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector2~0 , FLASHMEM_Controller1|Selector2~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|iob_fmem_instruction[2]~feeder , UART_Link1|iob_fmem_instruction[2]~feeder, MIOSystem_tb, 1
instance = comp, \uart_link_enable~feeder , uart_link_enable~feeder, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0 , UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_write_enable_next_state~30 , UART_Link1|fmem_write_enable_next_state~30, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page , UART_Link1|fmem_write_enable_next_state.s_fmem_write_page, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_wait_next_state~30 , UART_Link1|fmem_wait_next_state~30, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_wait_next_state.s_fmem_write_page , UART_Link1|fmem_wait_next_state.s_fmem_write_page, MIOSystem_tb, 1
instance = comp, \UART_Link1|state~30 , UART_Link1|state~30, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_write_enable_next_state.s_listen~0 , UART_Link1|fmem_write_enable_next_state.s_listen~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_write_enable_next_state.s_listen , UART_Link1|fmem_write_enable_next_state.s_listen, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_wait_next_state~32 , UART_Link1|fmem_wait_next_state~32, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_wait_next_state.s_listen , UART_Link1|fmem_wait_next_state.s_listen, MIOSystem_tb, 1
instance = comp, \UART_Link1|state~35 , UART_Link1|state~35, MIOSystem_tb, 1
instance = comp, \UART_Link1|state.s_listen , UART_Link1|state.s_listen, MIOSystem_tb, 1
instance = comp, \UART_Link1|state~31 , UART_Link1|state~31, MIOSystem_tb, 1
instance = comp, \UART_Link1|state.s_fmem_write_page , UART_Link1|state.s_fmem_write_page, MIOSystem_tb, 1
instance = comp, \UART_Link1|Selector135~0 , UART_Link1|Selector135~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|iob_fmem_instruction[1]~0 , UART_Link1|iob_fmem_instruction[1]~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|iob_fmem_instruction[2] , UART_Link1|iob_fmem_instruction[2], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_opcode~4 , FLASHMEM_Controller1|flash_opcode~4, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_opcode[0] , FLASHMEM_Controller1|flash_opcode[0], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state~12 , FLASHMEM_Controller1|state~12, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_opcode[0]~1 , FLASHMEM_Controller1|flash_opcode[0]~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_opcode[0]~2 , FLASHMEM_Controller1|flash_opcode[0]~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_opcode[2] , FLASHMEM_Controller1|flash_opcode[2], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Equal6~0 , FLASHMEM_Controller1|Equal6~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector3~1 , FLASHMEM_Controller1|Selector3~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~9 , FLASHMEM_Controller1|main_proc~9, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~8 , FLASHMEM_Controller1|main_proc~8, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~10 , FLASHMEM_Controller1|main_proc~10, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~11 , FLASHMEM_Controller1|main_proc~11, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~12 , FLASHMEM_Controller1|main_proc~12, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector3~2 , FLASHMEM_Controller1|Selector3~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state.s_trans_data , FLASHMEM_Controller1|trans_state.s_trans_data, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector5~0 , FLASHMEM_Controller1|Selector5~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[23]~43 , FLASHMEM_Controller1|shift_reg_idx[23]~43, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[0]~45 , FLASHMEM_Controller1|shift_reg_idx[0]~45, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[0]~46 , FLASHMEM_Controller1|shift_reg_idx[0]~46, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[1] , FLASHMEM_Controller1|shift_reg_idx[1], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[2]~37 , FLASHMEM_Controller1|shift_reg_idx[2]~37, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[2] , FLASHMEM_Controller1|shift_reg_idx[2], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[3]~39 , FLASHMEM_Controller1|shift_reg_idx[3]~39, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[3] , FLASHMEM_Controller1|shift_reg_idx[3], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[4]~41 , FLASHMEM_Controller1|shift_reg_idx[4]~41, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[4] , FLASHMEM_Controller1|shift_reg_idx[4], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[5]~47 , FLASHMEM_Controller1|shift_reg_idx[5]~47, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[5] , FLASHMEM_Controller1|shift_reg_idx[5], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[6]~49 , FLASHMEM_Controller1|shift_reg_idx[6]~49, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[6] , FLASHMEM_Controller1|shift_reg_idx[6], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[7]~51 , FLASHMEM_Controller1|shift_reg_idx[7]~51, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[7] , FLASHMEM_Controller1|shift_reg_idx[7], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[8]~53 , FLASHMEM_Controller1|shift_reg_idx[8]~53, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[8] , FLASHMEM_Controller1|shift_reg_idx[8], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[9]~55 , FLASHMEM_Controller1|shift_reg_idx[9]~55, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[9] , FLASHMEM_Controller1|shift_reg_idx[9], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[10]~57 , FLASHMEM_Controller1|shift_reg_idx[10]~57, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[10] , FLASHMEM_Controller1|shift_reg_idx[10], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[11]~59 , FLASHMEM_Controller1|shift_reg_idx[11]~59, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[11] , FLASHMEM_Controller1|shift_reg_idx[11], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[12]~61 , FLASHMEM_Controller1|shift_reg_idx[12]~61, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[12] , FLASHMEM_Controller1|shift_reg_idx[12], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[13]~63 , FLASHMEM_Controller1|shift_reg_idx[13]~63, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[13] , FLASHMEM_Controller1|shift_reg_idx[13], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[14]~65 , FLASHMEM_Controller1|shift_reg_idx[14]~65, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[14] , FLASHMEM_Controller1|shift_reg_idx[14], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[15]~67 , FLASHMEM_Controller1|shift_reg_idx[15]~67, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[15] , FLASHMEM_Controller1|shift_reg_idx[15], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[16]~69 , FLASHMEM_Controller1|shift_reg_idx[16]~69, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[16] , FLASHMEM_Controller1|shift_reg_idx[16], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[17]~71 , FLASHMEM_Controller1|shift_reg_idx[17]~71, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[17] , FLASHMEM_Controller1|shift_reg_idx[17], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[18]~73 , FLASHMEM_Controller1|shift_reg_idx[18]~73, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[18] , FLASHMEM_Controller1|shift_reg_idx[18], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[19]~75 , FLASHMEM_Controller1|shift_reg_idx[19]~75, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[19] , FLASHMEM_Controller1|shift_reg_idx[19], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[20]~77 , FLASHMEM_Controller1|shift_reg_idx[20]~77, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[20] , FLASHMEM_Controller1|shift_reg_idx[20], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[21]~79 , FLASHMEM_Controller1|shift_reg_idx[21]~79, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[21] , FLASHMEM_Controller1|shift_reg_idx[21], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[22]~81 , FLASHMEM_Controller1|shift_reg_idx[22]~81, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[22] , FLASHMEM_Controller1|shift_reg_idx[22], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[23] , FLASHMEM_Controller1|shift_reg_idx[23], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~3 , FLASHMEM_Controller1|main_proc~3, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~0 , FLASHMEM_Controller1|main_proc~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~2 , FLASHMEM_Controller1|main_proc~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~1 , FLASHMEM_Controller1|main_proc~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|main_proc~4 , FLASHMEM_Controller1|main_proc~4, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Equal2~0 , FLASHMEM_Controller1|Equal2~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector2~1 , FLASHMEM_Controller1|Selector2~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector2~2 , FLASHMEM_Controller1|Selector2~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state.s_trans_addr , FLASHMEM_Controller1|trans_state.s_trans_addr, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[23]~44 , FLASHMEM_Controller1|shift_reg_idx[23]~44, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|shift_reg_idx[0] , FLASHMEM_Controller1|shift_reg_idx[0], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector46~0 , FLASHMEM_Controller1|Selector46~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector46~1 , FLASHMEM_Controller1|Selector46~1, MIOSystem_tb, 1
instance = comp, \FLASH_DO~input , FLASH_DO~input, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector46~2 , FLASHMEM_Controller1|Selector46~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_status[0] , FLASHMEM_Controller1|flash_status[0], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state~14 , FLASHMEM_Controller1|state~14, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector52~0 , FLASHMEM_Controller1|Selector52~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|Selector297~0 , UART_Link1|Selector297~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|Selector297~1 , UART_Link1|Selector297~1, MIOSystem_tb, 1
instance = comp, \UART_Link1|iob_fmem_enable , UART_Link1|iob_fmem_enable, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector52~1 , FLASHMEM_Controller1|Selector52~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state.s_control , FLASHMEM_Controller1|state.s_control, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector54~0 , FLASHMEM_Controller1|Selector54~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector54~1 , FLASHMEM_Controller1|Selector54~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|ready , FLASHMEM_Controller1|ready, MIOSystem_tb, 1
instance = comp, \UART_Link1|state~34 , UART_Link1|state~34, MIOSystem_tb, 1
instance = comp, \UART_Link1|Selector312~0 , UART_Link1|Selector312~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_fsm_jumping , UART_Link1|fmem_fsm_jumping, MIOSystem_tb, 1
instance = comp, \UART_Link1|Selector327~0 , UART_Link1|Selector327~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|Selector327~1 , UART_Link1|Selector327~1, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_returned , UART_Link1|fmem_returned, MIOSystem_tb, 1
instance = comp, \UART_Link1|Selector135~1 , UART_Link1|Selector135~1, MIOSystem_tb, 1
instance = comp, \UART_Link1|state.s_fmem_write_enable~feeder , UART_Link1|state.s_fmem_write_enable~feeder, MIOSystem_tb, 1
instance = comp, \UART_Link1|state.s_fmem_write_enable , UART_Link1|state.s_fmem_write_enable, MIOSystem_tb, 1
instance = comp, \UART_Link1|state~33 , UART_Link1|state~33, MIOSystem_tb, 1
instance = comp, \UART_Link1|Selector138~0 , UART_Link1|Selector138~0, MIOSystem_tb, 1
instance = comp, \UART_Link1|state.s_fmem_control_wait , UART_Link1|state.s_fmem_control_wait, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector , UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_wait_next_state~31 , UART_Link1|fmem_wait_next_state~31, MIOSystem_tb, 1
instance = comp, \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector , UART_Link1|fmem_wait_next_state.s_fmem_erase_sector, MIOSystem_tb, 1
instance = comp, \UART_Link1|state~32 , UART_Link1|state~32, MIOSystem_tb, 1
instance = comp, \UART_Link1|state.s_fmem_erase_sector , UART_Link1|state.s_fmem_erase_sector, MIOSystem_tb, 1
instance = comp, \UART_Link1|iob_fmem_instruction[1]~1 , UART_Link1|iob_fmem_instruction[1]~1, MIOSystem_tb, 1
instance = comp, \UART_Link1|iob_fmem_instruction[1] , UART_Link1|iob_fmem_instruction[1], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_opcode~0 , FLASHMEM_Controller1|flash_opcode~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_opcode[1] , FLASHMEM_Controller1|flash_opcode[1], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Equal1~0 , FLASHMEM_Controller1|Equal1~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector4~2 , FLASHMEM_Controller1|Selector4~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector4~3 , FLASHMEM_Controller1|Selector4~3, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state.s_trans_finish , FLASHMEM_Controller1|trans_state.s_trans_finish, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state.s_trans_null~0 , FLASHMEM_Controller1|trans_state.s_trans_null~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|trans_state.s_trans_null , FLASHMEM_Controller1|trans_state.s_trans_null, MIOSystem_tb, 1
instance = comp, \UART_Link1|iob_fmem_instruction[5]~feeder , UART_Link1|iob_fmem_instruction[5]~feeder, MIOSystem_tb, 1
instance = comp, \UART_Link1|iob_fmem_instruction[5] , UART_Link1|iob_fmem_instruction[5], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_opcode~3 , FLASHMEM_Controller1|flash_opcode~3, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|flash_opcode[5] , FLASHMEM_Controller1|flash_opcode[5], MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Equal4~0 , FLASHMEM_Controller1|Equal4~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state~13 , FLASHMEM_Controller1|state~13, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector53~0 , FLASHMEM_Controller1|Selector53~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector53~1 , FLASHMEM_Controller1|Selector53~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state.s_idle , FLASHMEM_Controller1|state.s_idle, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state.s_wait_reset~0 , FLASHMEM_Controller1|state.s_wait_reset~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector50~0 , FLASHMEM_Controller1|Selector50~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state.s_reset , FLASHMEM_Controller1|state.s_reset, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state.s_reset_done~feeder , FLASHMEM_Controller1|state.s_reset_done~feeder, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state.s_reset_done , FLASHMEM_Controller1|state.s_reset_done, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state.s_wait_reset~1 , FLASHMEM_Controller1|state.s_wait_reset~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state.s_wait_reset~2 , FLASHMEM_Controller1|state.s_wait_reset~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|state.s_wait_reset , FLASHMEM_Controller1|state.s_wait_reset, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector47~0 , FLASHMEM_Controller1|Selector47~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|reset_done , FLASHMEM_Controller1|reset_done, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~0 , DRAM_Controller1|Add0~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~47 , DRAM_Controller1|Add0~47, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[0] , DRAM_Controller1|startup_wait_count[0], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~2 , DRAM_Controller1|Add0~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~45 , DRAM_Controller1|Add0~45, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[1] , DRAM_Controller1|startup_wait_count[1], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~4 , DRAM_Controller1|Add0~4, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~6 , DRAM_Controller1|Add0~6, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[2] , DRAM_Controller1|startup_wait_count[2], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~7 , DRAM_Controller1|Add0~7, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~46 , DRAM_Controller1|Add0~46, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[3] , DRAM_Controller1|startup_wait_count[3], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~9 , DRAM_Controller1|Add0~9, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~11 , DRAM_Controller1|Add0~11, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[4] , DRAM_Controller1|startup_wait_count[4], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~12 , DRAM_Controller1|Add0~12, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~14 , DRAM_Controller1|Add0~14, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[5] , DRAM_Controller1|startup_wait_count[5], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~15 , DRAM_Controller1|Add0~15, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~17 , DRAM_Controller1|Add0~17, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[6] , DRAM_Controller1|startup_wait_count[6], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~18 , DRAM_Controller1|Add0~18, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~23 , DRAM_Controller1|Add0~23, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[7] , DRAM_Controller1|startup_wait_count[7], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~20 , DRAM_Controller1|Add0~20, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~22 , DRAM_Controller1|Add0~22, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[8] , DRAM_Controller1|startup_wait_count[8], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~24 , DRAM_Controller1|Add0~24, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~26 , DRAM_Controller1|Add0~26, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[9] , DRAM_Controller1|startup_wait_count[9], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~27 , DRAM_Controller1|Add0~27, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~29 , DRAM_Controller1|Add0~29, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[10] , DRAM_Controller1|startup_wait_count[10], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~30 , DRAM_Controller1|Add0~30, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~32 , DRAM_Controller1|Add0~32, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[11] , DRAM_Controller1|startup_wait_count[11], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~33 , DRAM_Controller1|Add0~33, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~35 , DRAM_Controller1|Add0~35, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[12] , DRAM_Controller1|startup_wait_count[12], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~1 , DRAM_Controller1|Equal2~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~0 , DRAM_Controller1|Equal2~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~36 , DRAM_Controller1|Add0~36, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~38 , DRAM_Controller1|Add0~38, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[13] , DRAM_Controller1|startup_wait_count[13], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~39 , DRAM_Controller1|Add0~39, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~41 , DRAM_Controller1|Add0~41, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[14] , DRAM_Controller1|startup_wait_count[14], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~42 , DRAM_Controller1|Add0~42, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add0~44 , DRAM_Controller1|Add0~44, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|startup_wait_count[15] , DRAM_Controller1|startup_wait_count[15], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~2 , DRAM_Controller1|Equal2~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~3 , DRAM_Controller1|Equal2~3, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal1~0 , DRAM_Controller1|Equal1~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal5~0 , DRAM_Controller1|Equal5~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~44 , DRAM_Controller1|state~44, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_startup , DRAM_Controller1|state.s_startup, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector40~0 , DRAM_Controller1|Selector40~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|ready_for_new , DRAM_Controller1|ready_for_new, MIOSystem_tb, 1
instance = comp, \Selector3~0 , Selector3~0, MIOSystem_tb, 1
instance = comp, \state.s_init_wait~feeder , state.s_init_wait~feeder, MIOSystem_tb, 1
instance = comp, \state.s_init_wait , state.s_init_wait, MIOSystem_tb, 1
instance = comp, \Selector4~0 , Selector4~0, MIOSystem_tb, 1
instance = comp, \state.s_idle , state.s_idle, MIOSystem_tb, 1
instance = comp, \Selector0~0 , Selector0~0, MIOSystem_tb, 1
instance = comp, \pll_inst|altpll_component|auto_generated|pll1 , pll_inst|altpll_component|auto_generated|pll1, MIOSystem_tb, 1
instance = comp, \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_cke~0 , DRAM_Controller1|iob_cke~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_cke , DRAM_Controller1|iob_cke, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal1~1 , DRAM_Controller1|Equal1~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal3~0 , DRAM_Controller1|Equal3~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal3~1 , DRAM_Controller1|Equal3~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector2~0 , DRAM_Controller1|Selector2~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal4~0 , DRAM_Controller1|Equal4~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal2~4 , DRAM_Controller1|Equal2~4, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector2~1 , DRAM_Controller1|Selector2~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_command[0] , DRAM_Controller1|iob_command[0], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~0 , DRAM_Controller1|Add1~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[0] , DRAM_Controller1|refresh_count[0], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~2 , DRAM_Controller1|Add1~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~1 , DRAM_Controller1|refresh_count~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[1] , DRAM_Controller1|refresh_count[1], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~4 , DRAM_Controller1|Add1~4, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~0 , DRAM_Controller1|refresh_count~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[2] , DRAM_Controller1|refresh_count[2], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~6 , DRAM_Controller1|Add1~6, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[3] , DRAM_Controller1|refresh_count[3], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~8 , DRAM_Controller1|Add1~8, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[4] , DRAM_Controller1|refresh_count[4], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~10 , DRAM_Controller1|Add1~10, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[5] , DRAM_Controller1|refresh_count[5], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~12 , DRAM_Controller1|Add1~12, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[6] , DRAM_Controller1|refresh_count[6], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~14 , DRAM_Controller1|Add1~14, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~2 , DRAM_Controller1|refresh_count~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[7] , DRAM_Controller1|refresh_count[7], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~16 , DRAM_Controller1|Add1~16, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count~3 , DRAM_Controller1|refresh_count~3, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[8] , DRAM_Controller1|refresh_count[8], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Add1~18 , DRAM_Controller1|Add1~18, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|refresh_count[9] , DRAM_Controller1|refresh_count[9], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal0~0 , DRAM_Controller1|Equal0~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal0~1 , DRAM_Controller1|Equal0~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Equal0~2 , DRAM_Controller1|Equal0~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector18~0 , DRAM_Controller1|Selector18~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|pending_refresh , DRAM_Controller1|pending_refresh, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector23~0 , DRAM_Controller1|Selector23~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_6 , DRAM_Controller1|state.s_idle_in_6, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~49 , DRAM_Controller1|state~49, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_5 , DRAM_Controller1|state.s_idle_in_5, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~48 , DRAM_Controller1|state~48, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_4 , DRAM_Controller1|state.s_idle_in_4, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~47 , DRAM_Controller1|state~47, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_3 , DRAM_Controller1|state.s_idle_in_3, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~46 , DRAM_Controller1|state~46, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_2 , DRAM_Controller1|state.s_idle_in_2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state~45 , DRAM_Controller1|state~45, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle_in_1 , DRAM_Controller1|state.s_idle_in_1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector29~0 , DRAM_Controller1|Selector29~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector29~1 , DRAM_Controller1|Selector29~1, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|state.s_idle , DRAM_Controller1|state.s_idle, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_command~0 , DRAM_Controller1|iob_command~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector1~3 , DRAM_Controller1|Selector1~3, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_command[1] , DRAM_Controller1|iob_command[1], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector1~2 , DRAM_Controller1|Selector1~2, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector0~0 , DRAM_Controller1|Selector0~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_command[2] , DRAM_Controller1|iob_command[2], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector15~0 , DRAM_Controller1|Selector15~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_address[0]~feeder , DRAM_Controller1|iob_address[0]~feeder, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_address[0] , DRAM_Controller1|iob_address[0], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_address[5] , DRAM_Controller1|iob_address[5], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|Selector5~0 , DRAM_Controller1|Selector5~0, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_address[10] , DRAM_Controller1|iob_address[10], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[1]~feeder , DRAM_Controller1|iob_dqm[1]~feeder, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[1] , DRAM_Controller1|iob_dqm[1], MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[0]~feeder , DRAM_Controller1|iob_dqm[0]~feeder, MIOSystem_tb, 1
instance = comp, \DRAM_Controller1|iob_dqm[0] , DRAM_Controller1|iob_dqm[0], MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[0]~10 , UART_Controller1|tx_baud_counter[0]~10, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[3]~18 , UART_Controller1|tx_baud_counter[3]~18, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[0] , UART_Controller1|tx_baud_counter[0], MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[1]~12 , UART_Controller1|tx_baud_counter[1]~12, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[1] , UART_Controller1|tx_baud_counter[1], MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[2]~14 , UART_Controller1|tx_baud_counter[2]~14, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[2] , UART_Controller1|tx_baud_counter[2], MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[3]~16 , UART_Controller1|tx_baud_counter[3]~16, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[3] , UART_Controller1|tx_baud_counter[3], MIOSystem_tb, 1
instance = comp, \UART_Controller1|Equal4~0 , UART_Controller1|Equal4~0, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[4]~19 , UART_Controller1|tx_baud_counter[4]~19, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[4] , UART_Controller1|tx_baud_counter[4], MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[5]~21 , UART_Controller1|tx_baud_counter[5]~21, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[5] , UART_Controller1|tx_baud_counter[5], MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[6]~23 , UART_Controller1|tx_baud_counter[6]~23, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[6] , UART_Controller1|tx_baud_counter[6], MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[7]~25 , UART_Controller1|tx_baud_counter[7]~25, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[7] , UART_Controller1|tx_baud_counter[7], MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[8]~27 , UART_Controller1|tx_baud_counter[8]~27, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[8] , UART_Controller1|tx_baud_counter[8], MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[9]~29 , UART_Controller1|tx_baud_counter[9]~29, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_counter[9] , UART_Controller1|tx_baud_counter[9], MIOSystem_tb, 1
instance = comp, \UART_Controller1|Equal4~1 , UART_Controller1|Equal4~1, MIOSystem_tb, 1
instance = comp, \UART_Controller1|Equal4~2 , UART_Controller1|Equal4~2, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_tick~0 , UART_Controller1|tx_baud_tick~0, MIOSystem_tb, 1
instance = comp, \UART_Controller1|tx_baud_tick , UART_Controller1|tx_baud_tick, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_count[0]~0 , UART_Controller1|uart_tx_count[0]~0, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_count~3 , UART_Controller1|uart_tx_count~3, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_count[0]~2 , UART_Controller1|uart_tx_count[0]~2, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_count[0] , UART_Controller1|uart_tx_count[0], MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_count~4 , UART_Controller1|uart_tx_count~4, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_count[1] , UART_Controller1|uart_tx_count[1], MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_count~1 , UART_Controller1|uart_tx_count~1, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_count[2] , UART_Controller1|uart_tx_count[2], MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_state~8 , UART_Controller1|uart_tx_state~8, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_state~9 , UART_Controller1|uart_tx_state~9, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_state~10 , UART_Controller1|uart_tx_state~10, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_state.tx_send_stop_bit , UART_Controller1|uart_tx_state.tx_send_stop_bit, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_state~11 , UART_Controller1|uart_tx_state~11, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_state~12 , UART_Controller1|uart_tx_state~12, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_state.tx_send_data , UART_Controller1|uart_tx_state.tx_send_data, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_data~0 , UART_Controller1|uart_tx_data~0, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_data~1 , UART_Controller1|uart_tx_data~1, MIOSystem_tb, 1
instance = comp, \UART_Controller1|uart_tx_data , UART_Controller1|uart_tx_data, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector48~0 , FLASHMEM_Controller1|Selector48~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector48~1 , FLASHMEM_Controller1|Selector48~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|iob_flash_cs , FLASHMEM_Controller1|iob_flash_cs, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector5~1 , FLASHMEM_Controller1|Selector5~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector5~2 , FLASHMEM_Controller1|Selector5~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|sck_sched_fall , FLASHMEM_Controller1|sck_sched_fall, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|sck_en_fall~0 , FLASHMEM_Controller1|sck_en_fall~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|sck_en_fall , FLASHMEM_Controller1|sck_en_fall, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector38~0 , FLASHMEM_Controller1|Selector38~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|sck_en , FLASHMEM_Controller1|sck_en, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|sck~0 , FLASHMEM_Controller1|sck~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector63~0 , FLASHMEM_Controller1|Selector63~0, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector63~1 , FLASHMEM_Controller1|Selector63~1, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector63~2 , FLASHMEM_Controller1|Selector63~2, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|Selector63~3 , FLASHMEM_Controller1|Selector63~3, MIOSystem_tb, 1
instance = comp, \FLASHMEM_Controller1|iob_mosi , FLASHMEM_Controller1|iob_mosi, MIOSystem_tb, 1
instance = comp, \TXD~input , TXD~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ0~input , SDRAM_DQ0~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ1~input , SDRAM_DQ1~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ2~input , SDRAM_DQ2~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ3~input , SDRAM_DQ3~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ4~input , SDRAM_DQ4~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ5~input , SDRAM_DQ5~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ6~input , SDRAM_DQ6~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ7~input , SDRAM_DQ7~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ8~input , SDRAM_DQ8~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ9~input , SDRAM_DQ9~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ10~input , SDRAM_DQ10~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ11~input , SDRAM_DQ11~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ12~input , SDRAM_DQ12~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ13~input , SDRAM_DQ13~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ14~input , SDRAM_DQ14~input, MIOSystem_tb, 1
instance = comp, \SDRAM_DQ15~input , SDRAM_DQ15~input, MIOSystem_tb, 1
