# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:56 on Nov 23,2019
# vlog -reportprogress 300 ./D_FF.sv ./D_FF_en.sv ./alu.sv ./alu_staged.sv ./branch_accel.sv ./control.sv ./datamem.sv ./datapath.sv ./de_1_2.sv ./de_2_4.sv ./de_4_16.sv ./de_5_32.sv ./flag_register.sv ./forwarding_unit.sv ./full_adder.sv ./instructmem.sv ./mem_staged.sv ./mux16_1.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux8_1.sv ./n_bit_adder.sv ./nth_alu.sv ./processor.sv ./processorstim.sv ./program_counter.sv ./program_counter_staged.sv ./reg_dec_staged.sv ./regfile.sv ./register.sv ./shift_left.sv ./sign_extend.sv ./zero_flag.sv 
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/work/_lib1_3.qpg" in read mode
# flat_compact(): DATABASE ERROR: cannot open auxiliary database at path=C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/work (auxid=1, gen=3)
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# ** Error: ./mem_staged.sv(7): Identifier must be declared with a port mode: mem_to_forward.
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module processor
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# ** Error: (vlog-13069) ./reg_dec_staged.sv(18): near "input": syntax error, unexpected input, expecting ';'.
# ** Error: ./reg_dec_staged.sv(3): (vlog-2730) Undefined variable: 'ALU_out'.
# ** Error: ./reg_dec_staged.sv(3): Identifier must be declared with a port mode: ALU_out.
# ** Error: ./reg_dec_staged.sv(3): (vlog-2730) Undefined variable: 'Mem_out'.
# ** Error: ./reg_dec_staged.sv(3): Identifier must be declared with a port mode: Mem_out.
# ** Error: ./reg_dec_staged.sv(8): Identifier must be declared with a port mode: Rd_X30_WB.
# -- Compiling module reg_dec_staged_testbench
# ** Error: (vlog-13069) ./reg_dec_staged.sv(124): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';' or ','.
# ** Error: ./reg_dec_staged.sv(152): (vlog-2730) Undefined variable: 'ALU_out'.
# ** Error: ./reg_dec_staged.sv(152): (vlog-2730) Undefined variable: 'Mem_out'.
# ** Error: ./reg_dec_staged.sv(155): (vlog-2730) Undefined variable: 'Rd_X30_WB'.
# ** Warning: ./reg_dec_staged.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# End time: 14:13:57 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 11, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
restart -f; run all
# No Design Loaded!
restart -f; runlab.do
# No Design Loaded!
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/alu.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:47 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:25:47 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/alu_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:47 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/alu_staged.sv 
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# 
# Top level modules:
# 	ALU_staged_stim
# End time: 14:25:47 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/branch_accel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:47 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/branch_accel.sv 
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# 
# Top level modules:
# 	accel_stim
# End time: 14:25:47 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:47 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 14:25:47 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/D_FF.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:48 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:25:48 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/D_FF_en.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:48 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 14:25:48 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/datamem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:48 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:25:48 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:48 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 14:25:48 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_1_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:48 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_1_2.sv 
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# 
# Top level modules:
# 	de_1_2_testbench
# End time: 14:25:49 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_2_4.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:49 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_2_4.sv 
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# 
# Top level modules:
# 	de_2_4_testbench
# End time: 14:25:49 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_4_16.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:49 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_4_16.sv 
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# 
# Top level modules:
# 	de_4_16_testbench
# End time: 14:25:49 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_5_32.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:49 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_5_32.sv 
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# 
# Top level modules:
# 	de_5_32_testbench
# End time: 14:25:49 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/flag_register.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:49 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/flag_register.sv 
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# 
# Top level modules:
# 	flag_register_testbench
# End time: 14:25:49 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/forwarding_unit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:49 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/forwarding_unit.sv 
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# 
# Top level modules:
# 	forwarding_unit_testbench
# End time: 14:25:50 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/full_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:50 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:25:50 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/instructmem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:50 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:25:50 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mem_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:50 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mem_staged.sv 
# -- Compiling module mem_staged
# ** Error: C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mem_staged.sv(7): Identifier must be declared with a port mode: mem_to_forward.
# -- Compiling module mem_staged_stim
# End time: 14:25:50 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux2_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:50 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:25:50 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux4_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:50 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:25:51 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux8_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:51 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 14:25:51 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux16_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:51 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 14:25:51 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux32_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:51 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:25:51 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/n_bit_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:51 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/n_bit_adder.sv 
# -- Compiling module n_bit_adder
# 
# Top level modules:
# 	n_bit_adder
# End time: 14:25:51 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/nth_alu.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:51 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/nth_alu.sv 
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# 
# Top level modules:
# 	nth_alu_testbench
# End time: 14:25:52 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/processor.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:52 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/processor.sv 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 14:25:52 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/processorstim.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:52 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/processorstim.sv 
# -- Compiling module processorstim
# 
# Top level modules:
# 	processorstim
# End time: 14:25:52 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:52 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 14:25:52 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/program_counter_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:52 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/program_counter_staged.sv 
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# 
# Top level modules:
# 	pc_staged_stim
# End time: 14:25:52 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:52 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# ** Error: (vlog-13069) C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/reg_dec_staged.sv(124): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';' or ','.
# ** Error: C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/reg_dec_staged.sv(152): (vlog-2730) Undefined variable: 'ALU_out'.
# ** Error: C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/reg_dec_staged.sv(152): (vlog-2730) Undefined variable: 'Mem_out'.
# ** Warning: C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/reg_dec_staged.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# End time: 14:25:53 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/regfile.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:53 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:25:53 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/register.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:53 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 14:25:53 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/shift_left.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:53 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/shift_left.sv 
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# 
# Top level modules:
# 	shift_left
# 	shift_left_testbench
# End time: 14:25:53 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/sign_extend.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:53 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:25:53 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/zero_flag.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:53 on Nov 23,2019
# vlog -reportprogress 300 -work work C:/Users/sjaem/git_repo/EE469_ComputerArchitecture/EE469_lab4_pipelined/zero_flag.sv 
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	zero_flag_testbench
# End time: 14:25:54 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f;
# No Design Loaded!
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:41 on Nov 23,2019
# vlog -reportprogress 300 ./D_FF.sv ./D_FF_en.sv ./alu.sv ./alu_staged.sv ./branch_accel.sv ./control.sv ./datamem.sv ./datapath.sv ./de_1_2.sv ./de_2_4.sv ./de_4_16.sv ./de_5_32.sv ./flag_register.sv ./forwarding_unit.sv ./full_adder.sv ./instructmem.sv ./mem_staged.sv ./mux16_1.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux8_1.sv ./n_bit_adder.sv ./nth_alu.sv ./processor.sv ./processorstim.sv ./program_counter.sv ./program_counter_staged.sv ./reg_dec_staged.sv ./regfile.sv ./register.sv ./shift_left.sv ./sign_extend.sv ./zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# ** Error: ./mem_staged.sv(7): Identifier must be declared with a port mode: mem_to_forward.
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module processor
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# ** Error: (vlog-13069) ./reg_dec_staged.sv(124): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';' or ','.
# ** Error: ./reg_dec_staged.sv(152): (vlog-2730) Undefined variable: 'ALU_out'.
# ** Error: ./reg_dec_staged.sv(152): (vlog-2730) Undefined variable: 'Mem_out'.
# ** Warning: ./reg_dec_staged.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# End time: 14:26:42 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 4, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:52 on Nov 23,2019
# vlog -reportprogress 300 ./D_FF.sv ./D_FF_en.sv ./alu.sv ./alu_staged.sv ./branch_accel.sv ./control.sv ./datamem.sv ./datapath.sv ./de_1_2.sv ./de_2_4.sv ./de_4_16.sv ./de_5_32.sv ./flag_register.sv ./forwarding_unit.sv ./full_adder.sv ./instructmem.sv ./mem_staged.sv ./mux16_1.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux8_1.sv ./n_bit_adder.sv ./nth_alu.sv ./processor.sv ./processorstim.sv ./program_counter.sv ./program_counter_staged.sv ./reg_dec_staged.sv ./regfile.sv ./register.sv ./shift_left.sv ./sign_extend.sv ./zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# ** Error: ./mem_staged.sv(7): Identifier must be declared with a port mode: mem_to_forward.
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module processor
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# ** Warning: ./reg_dec_staged.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: ./reg_dec_staged.sv(116): In, out, or inout does not appear in port list: clk.
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# End time: 14:26:53 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:14 on Nov 23,2019
# vlog -reportprogress 300 ./D_FF.sv ./D_FF_en.sv ./alu.sv ./alu_staged.sv ./branch_accel.sv ./control.sv ./datamem.sv ./datapath.sv ./de_1_2.sv ./de_2_4.sv ./de_4_16.sv ./de_5_32.sv ./flag_register.sv ./forwarding_unit.sv ./full_adder.sv ./instructmem.sv ./mem_staged.sv ./mux16_1.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux8_1.sv ./n_bit_adder.sv ./nth_alu.sv ./processor.sv ./processorstim.sv ./program_counter.sv ./program_counter_staged.sv ./reg_dec_staged.sv ./regfile.sv ./register.sv ./shift_left.sv ./sign_extend.sv ./zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# ** Error: ./mem_staged.sv(7): Identifier must be declared with a port mode: mem_to_forward.
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module processor
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# ** Warning: ./reg_dec_staged.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# End time: 14:27:14 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
