{
  "name": "ostd::arch::irq::chip::ioapic::IoApicAccess::write",
  "span": "ostd/src/arch/x86/irq/chip/ioapic.rs:190:5: 190:66",
  "mir": "fn ostd::arch::irq::chip::ioapic::IoApicAccess::write(_1: &mut arch::irq::chip::ioapic::IoApicAccess, _2: u8, _3: u32) -> () {\n    let mut _0: ();\n    let  _4: ();\n    let mut _5: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let  _6: &u32;\n    let  _7: u32;\n    let  _8: ();\n    let mut _9: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let  _10: &u32;\n    debug self => _1;\n    debug register => _2;\n    debug data => _3;\n    bb0: {\n        StorageLive(_5);\n        _5 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        StorageLive(_7);\n        _7 = _2 as u32;\n        _6 = &_7;\n        _4 = io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once::<u32>(move _5, arch::irq::chip::ioapic::IoApicAccess::MMIO_REGSEL, _6) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        StorageDead(_7);\n        StorageLive(_9);\n        _9 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        _10 = &_3;\n        _8 = io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once::<u32>(move _9, arch::irq::chip::ioapic::IoApicAccess::MMIO_WIN, _10) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_9);\n        return;\n    }\n}\n"
}