20:09:53 INFO  : Registering command handlers for SDK TCF services
20:09:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
20:10:03 INFO  : XSCT server has started successfully.
20:10:18 INFO  : Successfully done setting XSCT server connection channel  
20:10:18 INFO  : Successfully done setting SDK workspace  
20:10:18 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper.hdf.
11:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:21:54 INFO  : 'jtag frequency' command is executed.
11:21:54 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:21:56 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:21:56 INFO  : Context for 'APU' is selected.
11:21:56 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:57 INFO  : Context for 'APU' is selected.
11:21:57 INFO  : 'stop' command is executed.
11:21:57 INFO  : 'ps7_init' command is executed.
11:21:57 INFO  : 'ps7_post_config' command is executed.
11:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:58 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:58 INFO  : Memory regions updated for context APU
11:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:58 INFO  : 'con' command is executed.
11:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:21:58 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:22:37 INFO  : Disconnected from the channel tcfchan#1.
11:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:22:38 INFO  : 'jtag frequency' command is executed.
11:22:38 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:22:41 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:22:41 INFO  : Context for 'APU' is selected.
11:22:44 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:44 INFO  : Context for 'APU' is selected.
11:22:45 INFO  : 'stop' command is executed.
11:22:45 INFO  : 'ps7_init' command is executed.
11:22:45 INFO  : 'ps7_post_config' command is executed.
11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:46 INFO  : Memory regions updated for context APU
11:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:46 INFO  : 'con' command is executed.
11:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:22:46 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:23:17 INFO  : Disconnected from the channel tcfchan#2.
11:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:23:19 INFO  : 'jtag frequency' command is executed.
11:23:19 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:23:21 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:23:21 INFO  : Context for 'APU' is selected.
11:23:24 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:23:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:24 INFO  : Context for 'APU' is selected.
11:23:24 INFO  : 'stop' command is executed.
11:23:24 INFO  : 'ps7_init' command is executed.
11:23:24 INFO  : 'ps7_post_config' command is executed.
11:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:25 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:25 INFO  : Memory regions updated for context APU
11:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:25 INFO  : 'con' command is executed.
11:23:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:23:25 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:34:03 INFO  : Disconnected from the channel tcfchan#3.
11:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:34:05 INFO  : 'jtag frequency' command is executed.
11:34:05 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:34:07 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:34:07 INFO  : Context for 'APU' is selected.
11:34:10 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:10 INFO  : Context for 'APU' is selected.
11:34:10 INFO  : 'stop' command is executed.
11:34:11 INFO  : 'ps7_init' command is executed.
11:34:11 INFO  : 'ps7_post_config' command is executed.
11:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:11 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:11 INFO  : Memory regions updated for context APU
11:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:11 INFO  : 'con' command is executed.
11:34:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:34:11 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:39:31 INFO  : Disconnected from the channel tcfchan#4.
11:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:39:32 INFO  : 'jtag frequency' command is executed.
11:39:32 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:39:35 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:39:35 INFO  : Context for 'APU' is selected.
11:39:38 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:39:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:38 INFO  : Context for 'APU' is selected.
11:39:38 INFO  : 'stop' command is executed.
11:39:39 INFO  : 'ps7_init' command is executed.
11:39:39 INFO  : 'ps7_post_config' command is executed.
11:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:39 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:39 INFO  : Memory regions updated for context APU
11:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:39 INFO  : 'con' command is executed.
11:39:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:39:39 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:41:26 INFO  : Disconnected from the channel tcfchan#5.
11:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:41:28 INFO  : 'jtag frequency' command is executed.
11:41:28 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:41:30 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:41:30 INFO  : Context for 'APU' is selected.
11:41:33 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:33 INFO  : Context for 'APU' is selected.
11:41:33 INFO  : 'stop' command is executed.
11:41:34 INFO  : 'ps7_init' command is executed.
11:41:34 INFO  : 'ps7_post_config' command is executed.
11:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:34 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:34 INFO  : Memory regions updated for context APU
11:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:35 INFO  : 'con' command is executed.
11:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:41:35 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:41:56 INFO  : Disconnected from the channel tcfchan#6.
11:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:41:57 INFO  : 'jtag frequency' command is executed.
11:41:57 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:42:00 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:42:00 INFO  : Context for 'APU' is selected.
11:42:03 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:03 INFO  : Context for 'APU' is selected.
11:42:03 INFO  : 'stop' command is executed.
11:42:03 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
11:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:42:25 INFO  : 'jtag frequency' command is executed.
11:42:25 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:42:29 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:42:29 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
11:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:42:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:42:56 INFO  : 'jtag frequency' command is executed.
11:42:56 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:43:00 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:43:00 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
11:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:44:07 INFO  : 'jtag frequency' command is executed.
11:44:07 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:44:09 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:44:09 INFO  : Context for 'APU' is selected.
11:44:09 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:09 INFO  : Context for 'APU' is selected.
11:44:09 INFO  : 'stop' command is executed.
11:44:10 INFO  : 'ps7_init' command is executed.
11:44:10 INFO  : 'ps7_post_config' command is executed.
11:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:10 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:10 INFO  : Memory regions updated for context APU
11:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:10 INFO  : 'con' command is executed.
11:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:44:10 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:45:27 INFO  : Disconnected from the channel tcfchan#7.
11:45:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:45:28 INFO  : 'jtag frequency' command is executed.
11:45:28 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:45:31 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:45:31 INFO  : Context for 'APU' is selected.
11:45:33 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:33 INFO  : Context for 'APU' is selected.
11:45:33 INFO  : 'stop' command is executed.
11:45:34 INFO  : 'ps7_init' command is executed.
11:45:34 INFO  : 'ps7_post_config' command is executed.
11:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:35 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:35 INFO  : Memory regions updated for context APU
11:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:35 INFO  : 'con' command is executed.
11:45:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:45:35 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:57:03 INFO  : Disconnected from the channel tcfchan#8.
11:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:57:05 INFO  : 'jtag frequency' command is executed.
11:57:05 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:57:07 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:57:07 INFO  : Context for 'APU' is selected.
11:57:11 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:57:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:11 INFO  : Context for 'APU' is selected.
11:57:12 INFO  : 'stop' command is executed.
11:57:12 INFO  : 'ps7_init' command is executed.
11:57:12 INFO  : 'ps7_post_config' command is executed.
11:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:12 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:13 INFO  : Memory regions updated for context APU
11:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:13 INFO  : 'con' command is executed.
11:57:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:57:13 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:58:02 INFO  : Disconnected from the channel tcfchan#9.
11:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:58:04 INFO  : 'jtag frequency' command is executed.
11:58:04 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:58:06 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:58:06 INFO  : Context for 'APU' is selected.
11:58:09 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:58:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:09 INFO  : Context for 'APU' is selected.
11:58:09 INFO  : 'stop' command is executed.
11:58:10 INFO  : 'ps7_init' command is executed.
11:58:10 INFO  : 'ps7_post_config' command is executed.
11:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:10 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:11 INFO  : Memory regions updated for context APU
11:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:11 INFO  : 'con' command is executed.
11:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:58:11 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
12:00:39 INFO  : Disconnected from the channel tcfchan#10.
11:32:25 INFO  : Registering command handlers for SDK TCF services
11:32:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
11:32:35 INFO  : XSCT server has started successfully.
11:32:45 INFO  : Successfully done setting XSCT server connection channel  
11:32:45 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper.hdf.
11:32:45 INFO  : Successfully done setting SDK workspace  
11:32:45 INFO  : Checking for hwspec changes in the project Lab_2_wrapper_hw_platform_0.
11:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:33:47 INFO  : 'jtag frequency' command is executed.
11:33:47 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:33:50 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:33:50 INFO  : Context for 'APU' is selected.
11:33:50 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:51 INFO  : Context for 'APU' is selected.
11:33:51 INFO  : 'stop' command is executed.
11:33:51 INFO  : 'ps7_init' command is executed.
11:33:51 INFO  : 'ps7_post_config' command is executed.
11:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:52 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:53 INFO  : Memory regions updated for context APU
11:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:53 INFO  : 'con' command is executed.
11:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:33:53 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:37:36 INFO  : Disconnected from the channel tcfchan#1.
22:36:15 INFO  : Registering command handlers for SDK TCF services
22:36:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
22:36:29 INFO  : XSCT server has started successfully.
22:36:43 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper.hdf.
22:36:43 INFO  : Successfully done setting XSCT server connection channel  
22:36:43 INFO  : Checking for hwspec changes in the project Lab_2_wrapper_hw_platform_0.
22:36:43 INFO  : Successfully done setting SDK workspace  
10:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
10:00:34 INFO  : 'jtag frequency' command is executed.
10:00:34 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:00:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
10:00:39 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
10:00:40 INFO  : Context for 'APU' is selected.
10:00:40 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
10:00:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:41 INFO  : Context for 'APU' is selected.
10:00:41 INFO  : 'stop' command is executed.
10:00:42 INFO  : 'ps7_init' command is executed.
10:00:42 INFO  : 'ps7_post_config' command is executed.
10:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:43 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:43 INFO  : Memory regions updated for context APU
10:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:43 INFO  : 'con' command is executed.
10:00:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

10:00:43 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
10:01:25 INFO  : Disconnected from the channel tcfchan#1.
10:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
10:01:27 INFO  : 'jtag frequency' command is executed.
10:01:27 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:01:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
10:01:29 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
10:01:29 INFO  : Context for 'APU' is selected.
10:01:37 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
10:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:38 INFO  : Context for 'APU' is selected.
10:01:38 INFO  : 'stop' command is executed.
10:01:38 INFO  : 'ps7_init' command is executed.
10:01:38 INFO  : 'ps7_post_config' command is executed.
10:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:39 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:39 INFO  : Memory regions updated for context APU
10:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:39 INFO  : 'con' command is executed.
10:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

10:01:39 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:05:36 INFO  : Disconnected from the channel tcfchan#2.
11:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
11:05:38 INFO  : 'jtag frequency' command is executed.
11:05:38 INFO  : Sourcing of 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
11:05:40 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
11:05:41 INFO  : Context for 'APU' is selected.
11:05:45 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
11:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:45 INFO  : Context for 'APU' is selected.
11:05:45 INFO  : 'stop' command is executed.
11:05:46 INFO  : 'ps7_init' command is executed.
11:05:46 INFO  : 'ps7_post_config' command is executed.
11:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:47 INFO  : The application 'C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab2/Lab_2/Lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:47 INFO  : Memory regions updated for context APU
11:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:47 INFO  : 'con' command is executed.
11:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

11:05:47 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab2\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_2.elf_on_local.tcl'
11:06:17 INFO  : Disconnected from the channel tcfchan#3.
