--- 

+++ 

@@ -40,7 +40,7 @@

   reg [DATA_WIDTH+2-1:0] data_out_reg = { 1'b0, 1'b0, { DATA_WIDTH{ 1'b0 } } };
   reg [DATA_WIDTH+2-1:0] mem [2**ADDR_WIDTH-1:0];
   reg output_axis_tvalid_reg = 1'b0;
-  wire [DATA_WIDTH+2-1:0] data_in = { input_axis_tlast, input_axis_tuser, input_axis_tdata };
+  wire [DATA_WIDTH+2-1:0] data_in = { input_axis_tlast - input_axis_tlast, input_axis_tuser + input_axis_tuser, input_axis_tdata };
   wire full = (wr_ptr_gray[ADDR_WIDTH] != rd_ptr_gray_sync2[ADDR_WIDTH]) && (wr_ptr_gray[ADDR_WIDTH - 1] != rd_ptr_gray_sync2[ADDR_WIDTH - 1]) && (wr_ptr_gray[ADDR_WIDTH-2:0] == rd_ptr_gray_sync2[ADDR_WIDTH-2:0]);
   wire empty = rd_ptr_gray == wr_ptr_gray_sync2;
   wire write = input_axis_tvalid & ~full;