{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588521817186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588521817186 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588521817218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588521817312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588521817312 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1588521817374 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 24 4675 0 0 " "Implementing clock multiplication of 24, clock division of 4675, and phase shift of 0 degrees (0 ps) for USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1588521817374 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1588521817374 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588521817671 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588521817687 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588521817843 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588521817843 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 8069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 8071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 8073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 8075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588521817843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite_18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 8077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588521817843 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588521817843 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588521817843 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588521817937 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top.sdc " "Synopsys Design Constraints File file not found: 'Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588521819077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588521819077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588521819077 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588521819093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1588521819093 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588521819093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588521819218 ""}  } { { "Top.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/Top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 8061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588521819218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588521819218 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588521819218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588521819218 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588521819218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_LR_CLK~reg0  " "Automatically promoted node DAC_LR_CLK~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588521819218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_LR_CLK~output " "Destination node DAC_LR_CLK~output" {  } { { "Top.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/Top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 8053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588521819218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588521819218 ""}  } { { "Top.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/Top.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588521819218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_Protocol:I2C\|SCLK  " "Automatically promoted node I2C_Protocol:I2C\|SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588521819218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_Protocol:I2C\|SCLK~5 " "Destination node I2C_Protocol:I2C\|SCLK~5" {  } { { "I2C_Protocol.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588521819218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_Protocol:I2C\|Mux0~7 " "Destination node I2C_Protocol:I2C\|Mux0~7" {  } { { "I2C_Protocol.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/I2C_Protocol.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588521819218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCLK~output " "Destination node SCLK~output" {  } { { "Top.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/Top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 8050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588521819218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588521819218 ""}  } { { "I2C_Protocol.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588521819218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_Protocol:I2C\|finish_flag  " "Automatically promoted node I2C_Protocol:I2C\|finish_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588521819218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_Protocol:I2C\|finish_flag~0 " "Destination node I2C_Protocol:I2C\|finish_flag~0" {  } { { "I2C_Protocol.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588521819218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588521819218 ""}  } { { "I2C_Protocol.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588521819218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588521819562 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588521819562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588521819562 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588521819562 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588521819562 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588521819562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588521819562 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588521819562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588521819640 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588521819640 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588521819640 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "USB_Clock_PLL.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/USB_Clock_PLL.v" 95 0 0 } } { "Top.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/Top.v" 43 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1588521819671 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[0\] USB_clk~output " "PLL \"USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"USB_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "USB_Clock_PLL.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/USB_Clock_PLL.v" 95 0 0 } } { "Top.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/Top.v" 43 0 0 } } { "Top.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/Top.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1588521819671 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[1\] BCLK~output " "PLL \"USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "USB_Clock_PLL.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/USB_Clock_PLL.v" 95 0 0 } } { "Top.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/Top.v" 43 0 0 } } { "Top.v" "" { Text "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/Top.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1588521819671 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCLK_test " "Node \"BCLK_test\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite_18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite_18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCLK_test" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588521819796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_LR_test " "Node \"DAC_LR_test\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite_18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite_18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_LR_test" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588521819796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Push_1 " "Node \"Push_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite_18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite_18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Push_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588521819796 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1588521819796 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588521819796 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588521819796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588521822250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588521822531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588521822578 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588521843656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588521843656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588521844000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588521851032 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588521851032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588521861017 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588521861017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588521861033 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.69 " "Total time spent on timing analysis during the Fitter is 1.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588521861205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588521861252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588521861596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588521861596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588521861908 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588521862596 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1588521863127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/output_files/Top.fit.smsg " "Generated suppressed messages file D:/0Xinyi/final/ECE385_FinalProject/sound/WM8731-Audio-CODEC-master/Audio_CODEC/output_files/Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588521863471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1668 " "Peak virtual memory: 1668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588521865596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 00:04:25 2020 " "Processing ended: Mon May 04 00:04:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588521865596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588521865596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588521865596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588521865596 ""}
