

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee_1'
================================================================
* Date:           Sat Aug  1 16:08:18 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.042|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   16|   10|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    4|    4|         2|          -|          -|      2|    no    |
        |- Loop 2  |    3|    8|         3|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    541|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|      64|      1|    0|
|Multiplexer      |        -|      -|       -|    134|    -|
|Register         |        -|      -|     236|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     340|    676|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |out_bits_V_U  |scaled_fixed2ieeeThq  |        2|   0|   0|    0|     2|   32|     1|           64|
    |c_U           |scaled_fixed2ieeeUhA  |        0|  64|   1|    0|     2|   32|     1|           64|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  64|   1|    0|     4|   64|     2|          128|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |i_1_fu_312_p2            |     +    |      0|   0|   10|           1|           2|
    |i_fu_272_p2              |     +    |      0|   0|   10|           2|           1|
    |shift_fu_337_p2          |     +    |      0|   0|   39|          32|          32|
    |newexp_fu_397_p2         |     -    |      0|   0|   39|          32|          32|
    |sub_ln1311_fu_331_p2     |     -    |      0|   0|   39|           1|          32|
    |sub_ln324_fu_388_p2      |     -    |      0|   0|   15|           7|           9|
    |c_d0                     |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln1452_fu_383_p2    |   icmp   |      0|   0|   18|          29|           1|
    |icmp_ln306_fu_266_p2     |   icmp   |      0|   0|    9|           2|           3|
    |icmp_ln313_fu_306_p2     |   icmp   |      0|   0|    9|           2|           3|
    |icmp_ln316_fu_378_p2     |   icmp   |      0|   0|   18|          32|           5|
    |lshr_ln1287_fu_351_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln330_fu_411_p2       |    or    |      0|   0|    2|           1|           1|
    |out_exp_V_fu_438_p3      |  select  |      0|   0|    8|           1|           1|
    |select_ln1310_fu_363_p3  |  select  |      0|   0|   32|           1|          32|
    |significand_V_fu_430_p3  |  select  |      0|   0|   23|           1|           1|
    |ush_fu_342_p3            |  select  |      0|   0|   32|           1|          32|
    |shl_ln1253_fu_357_p2     |    shl   |      0|   0|  101|          32|          32|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40|  541|         241|         251|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  41|          8|    1|          8|
    |ap_return            |   9|          2|   31|         62|
    |c_address0           |  15|          3|    1|          3|
    |i1_0_reg_147         |   9|          2|    2|          4|
    |i2_0_reg_180         |   9|          2|    2|          4|
    |out_bits_V_address0  |  15|          3|    1|          3|
    |p_0107_0_reg_158     |   9|          2|   29|         58|
    |p_Val2_s_reg_191     |   9|          2|   28|         56|
    |shift_0_reg_168      |   9|          2|   32|         64|
    |shift_1_reg_200      |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 134|         28|  159|        326|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |ap_return_preg       |  31|   0|   32|          1|
    |c_load_reg_508       |  32|   0|   32|          0|
    |i1_0_reg_147         |   2|   0|    2|          0|
    |i2_0_reg_180         |   2|   0|    2|          0|
    |i_1_reg_498          |   2|   0|    2|          0|
    |i_reg_474            |   2|   0|    2|          0|
    |icmp_ln1452_reg_545  |   1|   0|    1|          0|
    |icmp_ln313_reg_494   |   1|   0|    1|          0|
    |isNeg_reg_515        |   1|   0|    1|          0|
    |p_0107_0_reg_158     |  29|   0|   29|          0|
    |p_Val2_s_reg_191     |  28|   0|   28|          0|
    |shift_0_reg_168      |  32|   0|   32|          0|
    |shift_1_reg_200      |  32|   0|   32|          0|
    |sub_ln1311_reg_521   |  32|   0|   32|          0|
    |zext_ln307_reg_479   |   2|   0|   64|         62|
    +---------------------+----+----+-----+-----------+
    |Total                | 236|   0|  299|         63|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_done    | out |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_return  | out |   32| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|in_V       |  in |   29|   ap_none  |         in_V        |    scalar    |
|prescale   |  in |    9|   ap_none  |       prescale      |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

