
---------- Begin Simulation Statistics ----------
final_tick                               1774632442000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19585                       # Simulator instruction rate (inst/s)
host_mem_usage                                 888016                       # Number of bytes of host memory used
host_op_rate                                    36917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   510.59                       # Real time elapsed on the host
host_tick_rate                               43106324                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022010                       # Number of seconds simulated
sim_ticks                                 22009583250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       244297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        497151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3683721                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7429                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4033395                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155768                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3683721                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       527953                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5027017                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493154                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1828                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14442071                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14512670                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7480                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545374                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33177337                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39681998                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.475006                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.682466                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35683631     89.92%     89.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793948      2.00%     91.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       372913      0.94%     92.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561281      1.41%     94.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444500      1.12%     95.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201544      0.51%     95.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74782      0.19%     96.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4025      0.01%     96.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545374      3.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39681998                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.401914                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.401914                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30652186                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64785409                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607094                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8520463                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389411                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820487                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377331                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2076                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606470                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2002                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5027017                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314980                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37028869                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35722798                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778822                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114201                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648922                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.811529                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43989650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.755573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.037105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31310463     71.18%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701921      1.60%     72.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737816      1.68%     74.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987220      2.24%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260634      2.87%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779504      1.77%     81.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901649      2.05%     83.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745670      1.70%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6564773     14.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43989650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16038140                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12337167                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10043                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500379                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.301271                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23366673                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606470                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7572203                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602370                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733122                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61095684                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12760203                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423714                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57280833                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1430567                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389411                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1347583                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24662                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322372                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9260017                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782821                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3535                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42228575                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52856052                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718985                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30361694                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.200751                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56281702                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76795196                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26467478                       # number of integer regfile writes
system.switch_cpus.ipc                       0.227174                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.227174                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292620      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27632928     47.89%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639130      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216739      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2986      0.01%     55.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269121      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658028      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3731156      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259968     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6876227     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57704552                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22800788                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43417563                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19505192                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365045                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099388                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053711                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181979      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            434      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202730      6.54%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473085     15.26%     27.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664634     53.71%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576204     18.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34710532                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119141051                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33350860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64977391                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60809440                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57704552                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286244                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42246424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60477                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16669626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43989650                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.311776                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.367023                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31336975     71.24%     71.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1201765      2.73%     73.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660579      3.77%     77.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271287      2.89%     80.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015637      4.58%     85.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1815065      4.13%     89.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2173390      4.94%     94.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       930061      2.11%     96.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584891      3.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43989650                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.310897                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6315062                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14344                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3382657                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31200168                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 44019146                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8999582                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         143129                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024312                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472964                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2954                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155538667                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62316482                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56539883                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8765451                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21297435                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389411                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21810885                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36167603                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820573                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86165626                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5624821                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85201941                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108360880                       # The number of ROB writes
system.switch_cpus.timesIdled                     437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        69567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506149                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          69567                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126915                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       121849                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122448                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126915                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       750005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       750005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 750005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252854                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252854    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252854                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1011250500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317753500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22009583250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       247409                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          615                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          279687                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           975                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126850                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24214464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24316224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          275329                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7798336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           529096                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131483                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337928                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 459529     86.85%     86.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  69567     13.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             529096                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379247500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1459500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          571                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          342                       # number of demand (read+write) hits
system.l2.demand_hits::total                      913                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          571                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          342                       # number of overall hits
system.l2.overall_hits::total                     913                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          402                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252448                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252854                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          402                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252448                       # number of overall misses
system.l2.overall_misses::total                252854                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     35378000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20897734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20933112000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     35378000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20897734000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20933112000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253767                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253767                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.413155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996402                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.413155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996402                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88004.975124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82780.350805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82787.347639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88004.975124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82780.350805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82787.347639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              121849                       # number of writebacks
system.l2.writebacks::total                    121849                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252850                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252850                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     31358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18373254000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18404612000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     31358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18373254000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18404612000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.413155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996386                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.413155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996386                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78004.975124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72780.350805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72788.657307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78004.975124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72780.350805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72788.657307                       # average overall mshr miss latency
system.l2.replacements                         275329                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125560                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125560                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          615                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              615                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          615                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          615                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        38536                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         38536                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10025040000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10025040000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79602.347168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79602.347168                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8765650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8765650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69602.347168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69602.347168                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     35378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.413155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.414359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88004.975124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87569.306931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     31358000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31358000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.413155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.412308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78004.975124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78004.975124                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10872694000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10872694000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85944.035602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85942.676921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9607604000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9607604000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75944.035602                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75944.035602                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7974.307264                       # Cycle average of tags in use
system.l2.tags.total_refs                      452187                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    275329                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.642352                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     716.246555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.101377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.085816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.589457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7244.284059                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.087432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.884312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973426                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7011                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1295819                       # Number of tag accesses
system.l2.tags.data_accesses                  1295819                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16156672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16182656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7798336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7798336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       121849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             121849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1168945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    734074417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735254994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1168945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1174761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      354315478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            354315478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      354315478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1168945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    734074417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1089570472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000614868500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611423                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114774                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121849                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121849                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7476                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3298858000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8039795500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13046.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31796.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   225049                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  107800                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121849                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.280926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   384.311356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.782652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6751     16.14%     16.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5800     13.87%     30.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4635     11.08%     41.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1939      4.64%     45.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2192      5.24%     50.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2521      6.03%     56.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1832      4.38%     61.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3305      7.90%     69.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12851     30.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41826                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.787975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.588612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.323729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7246     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           13      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            6      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.762108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.731897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4530     62.33%     62.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              202      2.78%     65.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2321     31.93%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.48%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.34%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7268                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16182400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7796928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16182400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7798336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       735.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       354.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22009460500                       # Total gap between requests
system.mem_ctrls.avgGap                      58739.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16156672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7796928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1168945.350203302922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 734074417.333640336990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 354251505.420939803123                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121849                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     14819000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   8024976500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 513585008750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36863.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31788.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4214930.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147876540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78598245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898054920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315846540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1736972640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7489233420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2144931360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12811513665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.087971                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5435415500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    734760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15839397750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            150775380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             80131425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907294080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320090400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1736972640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7488620670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2145446880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12829331475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.897519                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5437642750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    734760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15837170500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    22009573250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313876                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313876                       # number of overall hits
system.cpu.icache.overall_hits::total         6313886                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1106                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1104                       # number of overall misses
system.cpu.icache.overall_misses::total          1106                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     51180000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51180000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     51180000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51180000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314992                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314992                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 46358.695652                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46274.864376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 46358.695652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46274.864376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          615                       # number of writebacks
system.cpu.icache.writebacks::total               615                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          131                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          973                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          973                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          973                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          973                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     42862500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42862500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     42862500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42862500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 44051.901336                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44051.901336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 44051.901336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44051.901336                       # average overall mshr miss latency
system.cpu.icache.replacements                    615                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313876                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313886                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1106                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     51180000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51180000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 46358.695652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46274.864376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          131                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          973                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          973                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     42862500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42862500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 44051.901336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44051.901336                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.862051                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486720                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            791.414634                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.859816                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630959                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630959                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11840392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11840393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13311181                       # number of overall hits
system.cpu.dcache.overall_hits::total        13311182                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       551028                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         551030                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       645127                       # number of overall misses
system.cpu.dcache.overall_misses::total        645129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43618984000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43618984000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43618984000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43618984000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956308                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044469                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044469                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046225                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79159.287731                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79159.000417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67613.018832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67612.809221                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3758600                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        23569                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24368                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             311                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   154.243270                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.784566                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125560                       # number of writebacks
system.cpu.dcache.writebacks::total            125560                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       346004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       346004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       346004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       346004                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252791                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16744593000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16744593000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21292468500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21292468500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81671.379936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81671.379936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84229.535466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84229.535466                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10016044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10016045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       425085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        425087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33279053500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33279053500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78287.997695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78287.629356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       346004                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       346004                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6530604500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6530604500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82581.207875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82581.207875                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10339930500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10339930500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82100.080989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82100.080989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10213988500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10213988500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81100.088929                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81100.088929                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470789                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470789                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94099                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94099                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564888                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564888                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060131                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060131                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47767                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47767                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4547875500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4547875500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030524                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030524                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 95209.569368                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 95209.569368                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774632442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.664519                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12380369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.173915                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.662260                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165413                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1803262073500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54295                       # Simulator instruction rate (inst/s)
host_mem_usage                                 912944                       # Number of bytes of host memory used
host_op_rate                                   115614                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   736.72                       # Real time elapsed on the host
host_tick_rate                               38861074                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028630                       # Number of seconds simulated
sim_ticks                                 28629631500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       325913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        652004                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1372271                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18630                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1400268                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1132297                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1372271                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       239974                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1625678                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117955                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7343                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5403599                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5170247                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18857                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4504004                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8753799                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     55950565                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.185438                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.451220                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     41537726     74.24%     74.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2546514      4.55%     78.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2382692      4.26%     83.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1119723      2.00%     85.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1643381      2.94%     87.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       775720      1.39%     89.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       914955      1.64%     91.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       525850      0.94%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4504004      8.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     55950565                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.908642                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.908642                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43685804                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78411448                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2654317                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8498349                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113967                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2142588                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23509287                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5545                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8993359                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2903                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1625678                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4235607                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              52573477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8248                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          183                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37233743                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          247                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1658                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          227934                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.028392                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4405493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1250252                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.650266                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     57095025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.433019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.890224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44456294     77.86%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           431813      0.76%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           758860      1.33%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           931873      1.63%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           841743      1.47%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           576498      1.01%     84.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           789997      1.38%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           379896      0.67%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7928051     13.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     57095025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99734554                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53983328                       # number of floating regfile writes
system.switch_cpus.idleCycles                  164238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        28977                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1212798                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.336363                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33008251                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8993354                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2262000                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23576310                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          693                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9804727                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77244121                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      24014897                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141413                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76519180                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          16555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12992054                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113967                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12993226                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        92002                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1660079                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2403110                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2960213                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          861                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17081                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          87750560                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              74999372                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.623160                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54682678                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.309821                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75839498                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76302300                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10839232                       # number of integer regfile writes
system.switch_cpus.ipc                       0.523933                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.523933                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       818034      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16734580     21.83%     22.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14821      0.02%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           405      0.00%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       289591      0.38%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          964      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139715      0.18%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6116      0.01%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74415      0.10%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          102      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576230     19.01%     42.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           25      0.00%     42.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663301     13.91%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2934106      3.83%     60.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1009149      1.32%     62.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21125728     27.56%     89.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7986906     10.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76660591                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65445252                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127977438                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61943902                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66668514                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3392447                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044253                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63369      1.87%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            788      0.02%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             27      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       314835      9.28%     11.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       712817     21.01%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         270943      7.99%     40.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133321      3.93%     44.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1639229     48.32%     92.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       256728      7.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13789752                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     85848046                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13055470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21494681                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77172959                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76660591                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10918233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16828                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65215                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4779770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     57095025                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.342684                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.323918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38875986     68.09%     68.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2732337      4.79%     72.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2436032      4.27%     77.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1946421      3.41%     80.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2929388      5.13%     85.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2427047      4.25%     89.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2576437      4.51%     94.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1465498      2.57%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1705879      2.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     57095025                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.338833                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4235876                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   384                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        61083                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       971644                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23576310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9804727                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36081979                       # number of misc regfile reads
system.switch_cpus.numCycles                 57259263                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        16483594                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         166480                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3636009                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3910202                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        118889                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221552500                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77727762                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71241552                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9594198                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22622709                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113967                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      27266956                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9793247                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100578042                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78365258                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          301                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           51                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13177972                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           54                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            125297399                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151304395                       # The number of ROB writes
system.switch_cpus.timesIdled                    1989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        41304                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887019                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          41306                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  28629631500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             187053                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       147264                       # Transaction distribution
system.membus.trans_dist::CleanEvict           178644                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            139042                       # Transaction distribution
system.membus.trans_dist::ReadExResp           139042                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        187053                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       978099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       978099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 978099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            326096                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  326096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              326096                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1289696000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1770222500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  28629631500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28629631500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  28629631500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28629631500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       373060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3442                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          415615                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162897                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3596                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277092                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1319973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       450304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     42610304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43060608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          348687                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9425024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           792272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052154                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.222349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 750954     94.78%     94.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41316      5.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             792272                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          672747500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         659986998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5394000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  28629631500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1562                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       115926                       # number of demand (read+write) hits
system.l2.demand_hits::total                   117488                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1562                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       115926                       # number of overall hits
system.l2.overall_hits::total                  117488                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2032                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       324063                       # number of demand (read+write) misses
system.l2.demand_misses::total                 326095                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2032                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       324063                       # number of overall misses
system.l2.overall_misses::total                326095                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    171668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30955033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31126701000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    171668000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30955033000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31126701000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       439989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443583                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       439989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443583                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.565387                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.736525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735139                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.565387                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.736525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735139                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84482.283465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95521.651654                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95452.861896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84482.283465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95521.651654                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95452.861896                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              147264                       # number of writebacks
system.l2.writebacks::total                    147264                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       324063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            326095                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       324063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           326095                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    151348000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27714403000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27865751000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    151348000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27714403000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27865751000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.565387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.736525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.565387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.736525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735139                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74482.283465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85521.651654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85452.861896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74482.283465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85521.651654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85452.861896                       # average overall mshr miss latency
system.l2.replacements                         348685                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       225796                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           225796                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       225796                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       225796                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3435                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3435                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3435                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3435                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        18526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         18526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        23855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23855                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       139042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              139042                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  12370871000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12370871000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.853558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.853558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88972.188260                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88972.188260                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       139042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         139042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  10980451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10980451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.853558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.853558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78972.188260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78972.188260                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2032                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2032                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    171668000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    171668000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.565387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.565387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84482.283465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84482.283465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2032                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2032                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    151348000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    151348000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.565387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.565387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74482.283465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74482.283465                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        92071                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92071                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       185021                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          185021                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  18584162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18584162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.667724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.667724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100443.528032                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100443.528032                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       185021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       185021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  16733952000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16733952000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.667724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.667724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90443.528032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90443.528032                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28629631500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      883908                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    356877                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.476786                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     368.075575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    19.377599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7804.546826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.044931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.952703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1308                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2122703                       # Number of tag accesses
system.l2.tags.data_accesses                  2122703                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28629631500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       130048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     20740032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20870080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       130048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        130048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9424896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9424896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       324063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              326095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       147264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4542427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    724425391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             728967818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4542427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4542427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      329200744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            329200744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      329200744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4542427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    724425391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1058168562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    147259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    323815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000835032250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8975                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8975                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              735164                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138501                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      326095                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147264                       # Number of write requests accepted
system.mem_ctrls.readBursts                    326095                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9950                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8297997500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1629230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14407610000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25466.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44216.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135162                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118260                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                326095                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               147264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  205831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       219681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    137.831274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.099394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.944870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       173507     78.98%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19679      8.96%     87.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9068      4.13%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4158      1.89%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1836      0.84%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1238      0.56%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1109      0.50%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1765      0.80%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7321      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       219681                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.307075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.594452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.433849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8935     99.55%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18      0.20%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8975                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.408468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.386126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.885371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7275     81.06%     81.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              126      1.40%     82.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1242     13.84%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              284      3.16%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.43%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8975                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20854144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9425024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20870080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9424896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       728.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       329.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    728.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    329.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28629557500                       # Total gap between requests
system.mem_ctrls.avgGap                      60481.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       129984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     20724160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9425024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4540191.165226838551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 723871000.575051069260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 329205215.233035743237                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       324063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       147264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67670500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14339939500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 700030225500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33302.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     44250.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4753573.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            872993520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            463988085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1258203660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          412834140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2260031280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11505957300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1304551200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18078559185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        631.463216                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3246342250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    956020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24427269250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            695593080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            369701310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1068336780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355894380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2260031280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11368392930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1420394880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17538344640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.594145                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3550339500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    956020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24123272000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    50639204750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10545266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10545276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10545266                       # number of overall hits
system.cpu.icache.overall_hits::total        10545276                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5321                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5323                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5321                       # number of overall misses
system.cpu.icache.overall_misses::total          5323                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    279147999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    279147999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    279147999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    279147999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10550587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10550599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10550587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10550599                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000504                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000505                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000504                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000505                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52461.567187                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52441.855908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52461.567187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52441.855908                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          995                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.458333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4057                       # number of writebacks
system.cpu.icache.writebacks::total              4057                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          752                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          752                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          752                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          752                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4569                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4569                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4569                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4569                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    236462499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    236462499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    236462499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    236462499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000433                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000433                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000433                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000433                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51753.665791                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51753.665791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51753.665791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51753.665791                       # average overall mshr miss latency
system.cpu.icache.replacements                   4057                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10545266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10545276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5321                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5323                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    279147999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    279147999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10550587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10550599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52461.567187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52441.855908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          752                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          752                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    236462499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    236462499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51753.665791                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51753.665791                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            11.240810                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10549847                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4571                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2307.995406                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.238611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.021950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.021955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21105769                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21105769                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39302578                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39302579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41120378                       # number of overall hits
system.cpu.dcache.overall_hits::total        41120379                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1394214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1518614                       # number of overall misses
system.cpu.dcache.overall_misses::total       1518616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  98736375519                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98736375519                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  98736375519                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98736375519                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40696792                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40696795                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42638992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42638995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035616                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035616                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70818.665943                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70818.564354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65017.427417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65017.341789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9815347                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        24548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            118349                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             318                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    82.935614                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    77.194969                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       351356                       # number of writebacks
system.cpu.dcache.writebacks::total            351356                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       762953                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       762953                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       762953                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       762953                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692781                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692781                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  48330503519                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48330503519                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  54154572519                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54154572519                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016248                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016248                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76561.839745                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76561.839745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78169.829310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78169.829310                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691757                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30796697                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30796698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1105300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1105302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  75362269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75362269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31901997                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31902000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68182.637293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68182.513919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       762879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       762879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  25246639000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25246639000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73729.820893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73729.820893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  23374106519                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23374106519                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032851                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032851                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80903.336353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80903.336353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           74                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  23083864519                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23083864519                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79919.209663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79919.209663                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1817800                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1817800                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       124400                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       124400                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942200                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942200                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.064051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.064051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61520                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61520                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5824069000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5824069000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 94669.522107                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94669.522107                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1803262073500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            28.721066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41813162                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692781                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.355526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    28.718843                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.028046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.028048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          778                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          85970771                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         85970771                       # Number of data accesses

---------- End Simulation Statistics   ----------
